{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592488886511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592488886512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 16:01:23 2020 " "Processing started: Thu Jun 18 16:01:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592488886512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1592488886512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TestBench_LS -c TestBench_LS " "Command: quartus_sta TestBench_LS -c TestBench_LS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592488886513 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1592488886542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1592488888599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488888678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488888678 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_05s1 " "Entity dcfifo_05s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3gt1 " "Entity dcfifo_3gt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_82s1 " "Entity dcfifo_82s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lot1 " "Entity dcfifo_lot1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkt1 " "Entity dcfifo_nkt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_slt1 " "Entity dcfifo_slt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vit1 " "Entity dcfifo_vit1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592488892447 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1592488892447 ""}
{ "Info" "ISTA_SDC_FOUND" "TestBench_LS.out.sdc " "Reading SDC File: 'TestBench_LS.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592488893491 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592488893492 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\} " "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\} " "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 5 -duty_cycle 50.00 -name \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 5 -duty_cycle 50.00 -name \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592488893624 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488893624 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592488893627 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592488893794 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592488893861 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592488894136 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592488894177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1592488894208 ""}
{ "Info" "0" "" "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" {  } {  } 0 0 "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" 0 0 "Timing Analyzer" 0 0 1592488894209 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592488895742 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592488896006 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592488896007 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592488896262 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1592488897769 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488898071 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1592488898071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488899348 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592488899348 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488899371 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592488899371 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1592488899378 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592488899503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592488902247 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592488902247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.361 " "Worst-case setup slack is -1.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361           -1307.261 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "   -1.361           -1307.261 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.005               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 M2_DDR2_clk\[1\]  " "    0.106               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 M1_DDR2_clk\[0\]  " "    0.113               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 M1_DDR2_clk\[1\]  " "    0.121               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 M2_DDR2_clk\[0\]  " "    0.130               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.435               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.520               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.687               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.695               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.782               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.348               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.356               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    1.574               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.697               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.838               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.838               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.932               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.932               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.178               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.178               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.665               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.665               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.680               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.680               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.743               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.743               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.748               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.264               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    5.264               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.303               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    5.303               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.646               0.000 OSC_50_BANK6  " "   16.646               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.212               0.000 altera_reserved_tck  " "   43.212               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488902248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.148               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.156               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.170               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.193               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.214               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.229               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.231               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.231               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.233               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.235               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.236               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.238               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.241               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 altera_reserved_tck  " "    0.286               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.313               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 OSC_50_BANK6  " "    0.325               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.436               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.445               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 M1_DDR2_clk\[1\]  " "    0.655               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 M1_DDR2_clk\[0\]  " "    0.664               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 M2_DDR2_clk\[0\]  " "    0.671               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 M2_DDR2_clk\[1\]  " "    0.697               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.054               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.420               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.420               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.429               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.110               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    5.110               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488902823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.813 " "Worst-case recovery slack is 0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.813               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.865               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.969               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.087               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    1.192               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.384               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    1.384               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.478               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.527               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.527               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.643               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.643               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.600               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.600               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.051               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.051               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.110               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.110               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.135               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.135               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.277               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.277               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.453               0.000 altera_reserved_tck  " "   47.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488902980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488902980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.447 " "Worst-case removal slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.447               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.484               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.493               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.545               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.761               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.791               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.884               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.896               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    1.003               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.010               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    1.039               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.073               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    1.073               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.413               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.413               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.717               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.717               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488903140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.113 " "Worst-case minimum pulse width slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    0.113               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.503               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.503               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.638               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.641               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.657               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.660               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.697               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.703               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.901               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.901               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.905               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.905               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.964               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.964               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.182               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.182               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.187               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.187               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.190               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.190               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.192               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.192               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.200               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.200               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.212               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.212               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.213               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.213               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.428               0.000 OSC_50_BANK6  " "    9.428               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.958               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.958               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.388               0.000 altera_reserved_tck  " "   49.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488903170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488903170 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 609 synchronizer chains. " "Report Metastability: Found 609 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 609 " "Number of Synchronizer Chains Found: 609" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.038 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.038" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.989 ns " "Worst Case Available Settling Time: 3.989 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488903713 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488903713 ""}
{ "Info" "0" "" "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" {  } {  } 0 0 "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" 0 0 "Timing Analyzer" 0 0 1592488904104 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592488905610 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592488905649 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592488905649 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592488905686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488912425 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912515 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488912515 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488912538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.655 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.655" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488912628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.088 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.088" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (setup)\} " "-panel_name \{u0\|ddr2_ram Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488912900 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488912900 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.169 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (hold)\} " "-panel_name \{u0\|ddr2_ram Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913136 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488913136 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.384 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.384" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913243 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488913243 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.455 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.455" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488913348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488913348 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592488913813 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592488913813 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 85C Model)                \|  0.113  0.655" {  } {  } 0 0 "Address Command (Slow 900mV 85C Model)                \|  0.113  0.655" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.446     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.446     --" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Warning" "0" "" "Core (Slow 900mV 85C Model)                        \| -1.088  0.169" {  } {  } 0 0 "Core (Slow 900mV 85C Model)                        \| -1.088  0.169" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 85C Model)          \|  1.384  0.455" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 85C Model)          \|  1.384  0.455" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" {  } {  } 0 0 "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 85C Model)                    \|  2.392 25.639" {  } {  } 0 0 "Read Resync (Slow 900mV 85C Model)                    \|  2.392 25.639" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Info" "0" "" "Write (Slow 900mV 85C Model)                          \|  0.147  0.147" {  } {  } 0 0 "Write (Slow 900mV 85C Model)                          \|  0.147  0.147" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1592488913814 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488919861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.106 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.106" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488919950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488919950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488919950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488919950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488919950 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488919950 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488919994 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.671 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.671" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920086 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488920086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.435 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488920375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.158 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.158" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488920593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.865 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.865" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920691 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488920691 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.447 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.447" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488920788 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488920788 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592488921235 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592488921235 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 85C Model)                \|  0.106  0.671" {  } {  } 0 0 "Address Command (Slow 900mV 85C Model)                \|  0.106  0.671" 0 0 "Timing Analyzer" 0 0 1592488921236 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.439     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.439     --" 0 0 "Timing Analyzer" 0 0 1592488921236 ""}
{ "Info" "0" "" "Core (Slow 900mV 85C Model)                           \|  0.435  0.158" {  } {  } 0 0 "Core (Slow 900mV 85C Model)                           \|  0.435  0.158" 0 0 "Timing Analyzer" 0 0 1592488921236 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 85C Model)          \|  0.865  0.447" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 85C Model)          \|  0.865  0.447" 0 0 "Timing Analyzer" 0 0 1592488921236 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" {  } {  } 0 0 "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" 0 0 "Timing Analyzer" 0 0 1592488921236 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 85C Model)                    \|  2.392  5.639" {  } {  } 0 0 "Read Resync (Slow 900mV 85C Model)                    \|  2.392  5.639" 0 0 "Timing Analyzer" 0 0 1592488921236 ""}
{ "Info" "0" "" "Write (Slow 900mV 85C Model)                          \|   0.14   0.14" {  } {  } 0 0 "Write (Slow 900mV 85C Model)                          \|   0.14   0.14" 0 0 "Timing Analyzer" 0 0 1592488921236 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592488921236 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592488921236 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592488921398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592488921526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592488925646 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488927912 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1592488927912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488927927 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592488927927 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488927949 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592488927949 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592488929381 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592488929381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.132 " "Worst-case setup slack is -1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.132            -778.529 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "   -1.132            -778.529 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.019               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 M2_DDR2_clk\[1\]  " "    0.094               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 M1_DDR2_clk\[0\]  " "    0.103               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 M1_DDR2_clk\[1\]  " "    0.110               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 M2_DDR2_clk\[0\]  " "    0.110               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.595               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.702               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.709               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.726               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.964               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.363               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.363               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.370               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.370               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.756               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    1.756               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.863               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.863               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.989               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.989               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.068               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.287               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.287               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.735               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.793               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.793               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.856               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.856               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.969               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.969               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.471               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    5.471               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.543               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    5.543               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.790               0.000 OSC_50_BANK6  " "   16.790               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.525               0.000 altera_reserved_tck  " "   43.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488929421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.129               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.143               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.148               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.163               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.210               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.222               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.223               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.225               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.226               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.228               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.230               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.230               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.232               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 altera_reserved_tck  " "    0.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.301               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 OSC_50_BANK6  " "    0.317               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.454               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.461               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 M1_DDR2_clk\[1\]  " "    0.710               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 M1_DDR2_clk\[0\]  " "    0.718               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 M2_DDR2_clk\[0\]  " "    0.727               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 M2_DDR2_clk\[1\]  " "    0.745               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.034               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.431               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.431               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.438               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.438               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.967               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    4.967               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488929984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488929984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.902 " "Worst-case recovery slack is 0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.902               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.115               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.115               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.131               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.201               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.201               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    1.378               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.540               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    1.540               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.564               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.675               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.791               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.791               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.676               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.676               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.124               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.124               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.188               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.188               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.205               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.205               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.339               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.339               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.548               0.000 altera_reserved_tck  " "   47.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488930153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.433 " "Worst-case removal slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.433               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 altera_reserved_tck  " "    0.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.468               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.475               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.523               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.736               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.747               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.846               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.857               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.911               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.960               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.965               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.991               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.334               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.334               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.646               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488930326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.115 " "Worst-case minimum pulse width slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    0.115               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.510               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.510               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.662               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.662               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.680               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.680               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.714               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.714               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.721               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.721               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.922               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.922               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.923               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.923               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.947               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.947               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.193               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.193               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.199               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.199               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.204               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.204               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.207               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.207               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.215               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.215               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.225               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.225               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.226               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.226               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.429               0.000 OSC_50_BANK6  " "    9.429               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.939               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.939               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.431               0.000 altera_reserved_tck  " "   49.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488930393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488930393 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 609 synchronizer chains. " "Report Metastability: Found 609 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 609 " "Number of Synchronizer Chains Found: 609" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.038 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.038" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.027 ns " "Worst Case Available Settling Time: 4.027 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488930794 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488930794 ""}
{ "Info" "0" "" "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" {  } {  } 0 0 "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" 0 0 "Timing Analyzer" 0 0 1592488931262 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592488932938 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592488932982 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592488932982 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592488933024 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488934792 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.103 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.103" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488934882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488934882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488934882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488934882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488934882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488934882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488934943 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.710 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.710" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935033 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488935033 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.770 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.770" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (setup)\} " "-panel_name \{u0\|ddr2_ram Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935281 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488935281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.226 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.226" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (hold)\} " "-panel_name \{u0\|ddr2_ram Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935534 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488935534 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.540 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935649 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488935649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.440 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488935763 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488935763 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592488936223 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 0C Model)                 \|  0.103   0.71" {  } {  } 0 0 "Address Command (Slow 900mV 0C Model)                 \|  0.103   0.71" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.472     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.472     --" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Warning" "0" "" "Core (Slow 900mV 0C Model)                         \|  -0.77  0.226" {  } {  } 0 0 "Core (Slow 900mV 0C Model)                         \|  -0.77  0.226" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 0C Model)           \|   1.54   0.44" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 0C Model)           \|   1.54   0.44" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" {  } {  } 0 0 "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 0C Model)                     \|  2.524 25.725" {  } {  } 0 0 "Read Resync (Slow 900mV 0C Model)                     \|  2.524 25.725" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Info" "0" "" "Write (Slow 900mV 0C Model)                           \|  0.183  0.183" {  } {  } 0 0 "Write (Slow 900mV 0C Model)                           \|  0.183  0.183" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1592488936224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488937847 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.094 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.094" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488937943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488937943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488937943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488937943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488937943 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488937943 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488938029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.727 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938121 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488938121 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.595 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.595" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938386 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488938386 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.222 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938660 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488938660 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.131 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.131" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938794 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488938794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.433 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.433" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488938932 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488938932 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592488939405 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592488939405 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 0C Model)                 \|  0.094  0.727" {  } {  } 0 0 "Address Command (Slow 900mV 0C Model)                 \|  0.094  0.727" 0 0 "Timing Analyzer" 0 0 1592488939406 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 0C Model)             \|   5.47     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 0C Model)             \|   5.47     --" 0 0 "Timing Analyzer" 0 0 1592488939406 ""}
{ "Info" "0" "" "Core (Slow 900mV 0C Model)                            \|  0.595  0.222" {  } {  } 0 0 "Core (Slow 900mV 0C Model)                            \|  0.595  0.222" 0 0 "Timing Analyzer" 0 0 1592488939406 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 0C Model)           \|  1.131  0.433" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 0C Model)           \|  1.131  0.433" 0 0 "Timing Analyzer" 0 0 1592488939406 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" {  } {  } 0 0 "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" 0 0 "Timing Analyzer" 0 0 1592488939406 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 0C Model)                     \|  2.524  5.725" {  } {  } 0 0 "Read Resync (Slow 900mV 0C Model)                     \|  2.524  5.725" 0 0 "Timing Analyzer" 0 0 1592488939406 ""}
{ "Info" "0" "" "Write (Slow 900mV 0C Model)                           \|  0.181  0.181" {  } {  } 0 0 "Write (Slow 900mV 0C Model)                           \|  0.181  0.181" 0 0 "Timing Analyzer" 0 0 1592488939406 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592488939406 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592488939406 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592488939644 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592488941185 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1592488941185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488941200 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592488941200 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592488941222 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592488941222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.071 " "Worst-case setup slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 M1_DDR2_clk\[1\]  " "    0.071               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 M2_DDR2_clk\[1\]  " "    0.071               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 M1_DDR2_clk\[0\]  " "    0.075               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 M2_DDR2_clk\[0\]  " "    0.075               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.119               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.411               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.684               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.689               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.330               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.330               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.336               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.336               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.722               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.722               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.781               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.781               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.003               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.003               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.048               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    3.048               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.113               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.113               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.159               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.159               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.180               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    3.180               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.227               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.227               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.277               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.277               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.288               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.288               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.462               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    3.462               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.531               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.531               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.252               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    7.252               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.317               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    7.317               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.108               0.000 OSC_50_BANK6  " "   18.108               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.172               0.000 altera_reserved_tck  " "   46.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488941816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488941816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.095               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.097               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.109               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.120               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.126               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.127               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.131               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.131               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.131               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.133               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.133               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.134               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.135               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 altera_reserved_tck  " "    0.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 OSC_50_BANK6  " "    0.173               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.174               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.574               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.701               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.708               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 M1_DDR2_clk\[0\]  " "    0.862               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 M1_DDR2_clk\[1\]  " "    0.865               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 M2_DDR2_clk\[0\]  " "    0.881               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 M2_DDR2_clk\[1\]  " "    0.887               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.546               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.546               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.554               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.554               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.675               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    3.675               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488942383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.970 " "Worst-case recovery slack is 1.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.970               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.970               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.160               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.160               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.417               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    2.417               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.453               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.453               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.461               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    2.461               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    2.690               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.878               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    2.878               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.950               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    2.950               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.988               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    2.988               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.589               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.589               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.857               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.857               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.882               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.882               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.894               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.894               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.997               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    6.997               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.758               0.000 altera_reserved_tck  " "   48.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488942588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.259 " "Worst-case removal slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.259               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 altera_reserved_tck  " "    0.264               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.269               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.274               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.302               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.409               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.478               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.489               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.508               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.574               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.589               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.616               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.717               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.825               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.030               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488942794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.168 " "Worst-case minimum pulse width slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    0.168               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.505               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.505               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.703               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.704               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.835               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.836               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.701               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.701               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.706               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.706               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.079               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.079               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.080               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.080               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.159               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.159               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.203               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.203               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.219               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.219               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.220               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.220               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.221               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.221               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.225               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.225               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.211               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.211               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.212               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.212               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.356               0.000 OSC_50_BANK6  " "    9.356               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.154               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.154               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.289               0.000 altera_reserved_tck  " "   49.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592488942900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592488942900 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 609 synchronizer chains. " "Report Metastability: Found 609 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 609 " "Number of Synchronizer Chains Found: 609" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.038 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.038" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.430 ns " "Worst Case Available Settling Time: 4.430 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592488943302 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488943302 ""}
{ "Info" "0" "" "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" {  } {  } 0 0 "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" 0 0 "Timing Analyzer" 0 0 1592488943903 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592488945435 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592488945475 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592488945475 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592488945512 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488947423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.071 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.071" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947513 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488947513 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488947612 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.862 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.862" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947703 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488947703 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.672 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.672" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (setup)\} " "-panel_name \{u0\|ddr2_ram Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488947991 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488947991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.127 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.127" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (hold)\} " "-panel_name \{u0\|ddr2_ram Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488948314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.453 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.453" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488948471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.264 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.264" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488948629 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488948629 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "Address Command (Fast 900mV 0C Model)                 \|  0.071  0.862" {  } {  } 0 0 "Address Command (Fast 900mV 0C Model)                 \|  0.071  0.862" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.515     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.515     --" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "Core (Fast 900mV 0C Model)                            \|  0.672  0.127" {  } {  } 0 0 "Core (Fast 900mV 0C Model)                            \|  0.672  0.127" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 900mV 0C Model)           \|  2.453  0.264" {  } {  } 0 0 "Core Recovery/Removal (Fast 900mV 0C Model)           \|  2.453  0.264" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" {  } {  } 0 0 "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "Read Resync (Fast 900mV 0C Model)                     \|  3.157  26.12" {  } {  } 0 0 "Read Resync (Fast 900mV 0C Model)                     \|  3.157  26.12" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "Write (Fast 900mV 0C Model)                           \|  0.162  0.162" {  } {  } 0 0 "Write (Fast 900mV 0C Model)                           \|  0.162  0.162" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592488949130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488950964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.071 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.071" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488951055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488951176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.881 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.881" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951267 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488951267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.682 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.682" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951579 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488951579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.126 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.126" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488951868 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488951868 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.160 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952043 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488952043 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.259 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.259" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592488952219 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488952219 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592488952745 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592488952745 ""}
{ "Info" "0" "" "Address Command (Fast 900mV 0C Model)                 \|  0.071  0.881" {  } {  } 0 0 "Address Command (Fast 900mV 0C Model)                 \|  0.071  0.881" 0 0 "Timing Analyzer" 0 0 1592488952745 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.521     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.521     --" 0 0 "Timing Analyzer" 0 0 1592488952746 ""}
{ "Info" "0" "" "Core (Fast 900mV 0C Model)                            \|  0.682  0.126" {  } {  } 0 0 "Core (Fast 900mV 0C Model)                            \|  0.682  0.126" 0 0 "Timing Analyzer" 0 0 1592488952746 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 900mV 0C Model)           \|   2.16  0.259" {  } {  } 0 0 "Core Recovery/Removal (Fast 900mV 0C Model)           \|   2.16  0.259" 0 0 "Timing Analyzer" 0 0 1592488952746 ""}
{ "Info" "0" "" "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" {  } {  } 0 0 "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" 0 0 "Timing Analyzer" 0 0 1592488952746 ""}
{ "Info" "0" "" "Read Resync (Fast 900mV 0C Model)                     \|  3.157   6.12" {  } {  } 0 0 "Read Resync (Fast 900mV 0C Model)                     \|  3.157   6.12" 0 0 "Timing Analyzer" 0 0 1592488952746 ""}
{ "Info" "0" "" "Write (Fast 900mV 0C Model)                           \|  0.161  0.161" {  } {  } 0 0 "Write (Fast 900mV 0C Model)                           \|  0.161  0.161" 0 0 "Timing Analyzer" 0 0 1592488952746 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592488952746 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592488952746 ""}
{ "Info" "ISTA_REPORT_TCCS_INFO" "Report TCCS: " "Report TCCS:" { { "Info" "ISTA_REPORT_TCCS_INFO" "Maximum TCCS for all channels: 0.100 " "Maximum TCCS for all channels: 0.100" {  } {  } 0 332107 "%1!s!" 0 0 "Design Software" 0 -1 1592488954498 ""}  } {  } 0 332107 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592488954498 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592488954626 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592488954632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1906 " "Peak virtual memory: 1906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592488955921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 16:02:35 2020 " "Processing ended: Thu Jun 18 16:02:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592488955921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592488955921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592488955921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592488955921 ""}
