

================================================================
== Vitis HLS Report for 'systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6'
================================================================
* Date:           Wed Sep 28 10:01:32 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        sysArray_simple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  54.000 ns|  54.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_168_5_VITIS_LOOP_169_6  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_3_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_3_3_5_reload"   --->   Operation 8 'read' 'pe_array_pe_val_3_3_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_2_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_3_2_5_reload"   --->   Operation 9 'read' 'pe_array_pe_val_3_2_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_1_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_3_1_5_reload"   --->   Operation 10 'read' 'pe_array_pe_val_3_1_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_0_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_3_0_5_reload"   --->   Operation 11 'read' 'pe_array_pe_val_3_0_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_3_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_2_3_5_reload"   --->   Operation 12 'read' 'pe_array_pe_val_2_3_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_2_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_2_2_5_reload"   --->   Operation 13 'read' 'pe_array_pe_val_2_2_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_1_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_2_1_5_reload"   --->   Operation 14 'read' 'pe_array_pe_val_2_1_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_0_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_2_0_5_reload"   --->   Operation 15 'read' 'pe_array_pe_val_2_0_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_3_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_1_3_5_reload"   --->   Operation 16 'read' 'pe_array_pe_val_1_3_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_2_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_1_2_5_reload"   --->   Operation 17 'read' 'pe_array_pe_val_1_2_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_1_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_1_1_5_reload"   --->   Operation 18 'read' 'pe_array_pe_val_1_1_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_0_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_1_0_5_reload"   --->   Operation 19 'read' 'pe_array_pe_val_1_0_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_3_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_0_3_5_reload"   --->   Operation 20 'read' 'pe_array_pe_val_0_3_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_2_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_0_2_5_reload"   --->   Operation 21 'read' 'pe_array_pe_val_0_2_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_1_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_0_1_5_reload"   --->   Operation 22 'read' 'pe_array_pe_val_0_1_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_0_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pe_array_pe_val_0_0_5_reload"   --->   Operation 23 'read' 'pe_array_pe_val_0_0_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln168_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln168"   --->   Operation 24 'read' 'sext_ln168_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln168_cast = sext i62 %sext_ln168_read"   --->   Operation 25 'sext' 'sext_ln168_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_13, i32 0, i32 32, void @empty_14, void @empty_8, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten23"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i5 %indvar_flatten23" [sysArray_simple/sysArray.cpp:168]   --->   Operation 31 'load' 'indvar_flatten23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln168_cast" [sysArray_simple/sysArray.cpp:168]   --->   Operation 32 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.63ns)   --->   "%icmp_ln168 = icmp_eq  i5 %indvar_flatten23_load, i5 16" [sysArray_simple/sysArray.cpp:168]   --->   Operation 34 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln168 = add i5 %indvar_flatten23_load, i5 1" [sysArray_simple/sysArray.cpp:168]   --->   Operation 35 'add' 'add_ln168' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %.split4, void %.exitStub" [sysArray_simple/sysArray.cpp:168]   --->   Operation 36 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [sysArray_simple/sysArray.cpp:169]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [sysArray_simple/sysArray.cpp:168]   --->   Operation 38 'load' 'i_load' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.49ns)   --->   "%icmp_ln169 = icmp_eq  i3 %j_load, i3 4" [sysArray_simple/sysArray.cpp:169]   --->   Operation 39 'icmp' 'icmp_ln169' <Predicate = (!icmp_ln168)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.27ns)   --->   "%select_ln168 = select i1 %icmp_ln169, i3 0, i3 %j_load" [sysArray_simple/sysArray.cpp:168]   --->   Operation 40 'select' 'select_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.57ns)   --->   "%add_ln168_1 = add i3 %i_load, i3 1" [sysArray_simple/sysArray.cpp:168]   --->   Operation 41 'add' 'add_ln168_1' <Predicate = (!icmp_ln168)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.27ns)   --->   "%select_ln168_1 = select i1 %icmp_ln169, i3 %add_ln168_1, i3 %i_load" [sysArray_simple/sysArray.cpp:168]   --->   Operation 42 'select' 'select_ln168_1' <Predicate = (!icmp_ln168)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i3 %select_ln168_1" [sysArray_simple/sysArray.cpp:168]   --->   Operation 43 'trunc' 'trunc_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i3 %select_ln168" [sysArray_simple/sysArray.cpp:170]   --->   Operation 44 'trunc' 'trunc_ln170' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln168, i2 %trunc_ln170" [sysArray_simple/sysArray.cpp:170]   --->   Operation 45 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i4 %tmp_1" [sysArray_simple/sysArray.cpp:170]   --->   Operation 46 'zext' 'zext_ln170' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.49ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %pe_array_pe_val_0_0_5_reload_read, i32 %pe_array_pe_val_0_1_5_reload_read, i32 %pe_array_pe_val_0_2_5_reload_read, i32 %pe_array_pe_val_0_3_5_reload_read, i32 %pe_array_pe_val_1_0_5_reload_read, i32 %pe_array_pe_val_1_1_5_reload_read, i32 %pe_array_pe_val_1_2_5_reload_read, i32 %pe_array_pe_val_1_3_5_reload_read, i32 %pe_array_pe_val_2_0_5_reload_read, i32 %pe_array_pe_val_2_1_5_reload_read, i32 %pe_array_pe_val_2_2_5_reload_read, i32 %pe_array_pe_val_2_3_5_reload_read, i32 %pe_array_pe_val_3_0_5_reload_read, i32 %pe_array_pe_val_3_1_5_reload_read, i32 %pe_array_pe_val_3_2_5_reload_read, i32 %pe_array_pe_val_3_3_5_reload_read, i5 %zext_ln170" [sysArray_simple/sysArray.cpp:170]   --->   Operation 47 'mux' 'tmp' <Predicate = (!icmp_ln168)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.57ns)   --->   "%add_ln169 = add i3 %select_ln168, i3 1" [sysArray_simple/sysArray.cpp:169]   --->   Operation 48 'add' 'add_ln169' <Predicate = (!icmp_ln168)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln168 = store i5 %add_ln168, i5 %indvar_flatten23" [sysArray_simple/sysArray.cpp:168]   --->   Operation 49 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln168 = store i3 %select_ln168_1, i3 %i" [sysArray_simple/sysArray.cpp:168]   --->   Operation 50 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %j" [sysArray_simple/sysArray.cpp:169]   --->   Operation 51 'store' 'store_ln169' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_168_5_VITIS_LOOP_169_6_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sysArray_simple/sysArray.cpp:169]   --->   Operation 55 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.19ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp, i4 15" [sysArray_simple/sysArray.cpp:170]   --->   Operation 56 'write' 'write_ln170' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	'alloca' operation ('j') [19]  (0 ns)
	'load' operation ('j_load', sysArray_simple/sysArray.cpp:169) on local variable 'j' [53]  (0 ns)
	'icmp' operation ('icmp_ln169', sysArray_simple/sysArray.cpp:169) [57]  (0.5 ns)
	'select' operation ('select_ln168', sysArray_simple/sysArray.cpp:168) [58]  (0.278 ns)
	'add' operation ('add_ln169', sysArray_simple/sysArray.cpp:169) [69]  (0.572 ns)
	'store' operation ('store_ln169', sysArray_simple/sysArray.cpp:169) of variable 'add_ln169', sysArray_simple/sysArray.cpp:169 on local variable 'j' [72]  (0.387 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	bus write operation ('write_ln170', sysArray_simple/sysArray.cpp:170) on port 'gmem' (sysArray_simple/sysArray.cpp:170) [68]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
