tests:
- name: test_csinc_1
  bytes: [0x20, 0x4, 0x82, 0x9a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = bool.read_reg "z"
      nextln:   v1 = bool.icmp.eq v0, 0x1
      nextln:   jumpif v1, csinc_positive_condition, csinc_negative_condition
      check: block_4: // preds: csinc_positive_condition csinc_negative_condition
      check: csinc_positive_condition: // preds: entry
      nextln:   v2 = i64.read_reg "x1"
      nextln:   i64.write_reg v2, "x0"
      nextln:   jump block_4
      check: csinc_negative_condition: // preds: entry
      nextln:   v3 = i64.read_reg "x2"
      nextln:   v4 = i64.add v3, 0x1
      nextln:   i64.write_reg v4, "x0"
      nextln:   jump block_4
- name: test_csinc_2
  bytes: [0x20, 0x4, 0x84, 0x1a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = bool.read_reg "z"
      nextln:   v1 = bool.icmp.eq v0, 0x1
      nextln:   jumpif v1, csinc_positive_condition, csinc_negative_condition
      check: block_4: // preds: csinc_positive_condition csinc_negative_condition
      check: csinc_positive_condition: // preds: entry
      nextln:   v2 = i32.read_reg "x1"
      nextln:   i32.write_reg v2, "x0"
      nextln:   jump block_4
      check: csinc_negative_condition: // preds: entry
      nextln:   v3 = i32.read_reg "x4"
      nextln:   v4 = i32.add v3, 0x1
      nextln:   i32.write_reg v4, "x0"
      nextln:   jump block_4
- name: test_csinc_3
  bytes: [0x62, 0xd4, 0x84, 0x9a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = bool.read_reg "z"
      nextln:   v1 = bool.read_reg "n"
      nextln:   v2 = bool.read_reg "v"
      nextln:   v3 = bool.icmp.eq v0, 0x1
      nextln:   v4 = bool.icmp.ne v1, v2
      nextln:   v5 = bool.or v3, v4
      nextln:   jumpif v5, csinc_positive_condition, csinc_negative_condition
      check: block_4: // preds: csinc_positive_condition csinc_negative_condition
      check: csinc_positive_condition: // preds: entry
      nextln:   v6 = i64.read_reg "x3"
      nextln:   i64.write_reg v6, "x2"
      nextln:   jump block_4
      check: csinc_negative_condition: // preds: entry
      nextln:   v7 = i64.read_reg "x4"
      nextln:   v8 = i64.add v7, 0x1
      nextln:   i64.write_reg v8, "x2"
      nextln:   jump block_4
