head	1.3;
access;
symbols
	sid-snapshot-20180601:1.3
	sid-snapshot-20180501:1.3
	sid-snapshot-20180401:1.3
	sid-snapshot-20180301:1.3
	sid-snapshot-20180201:1.3
	sid-snapshot-20180101:1.3
	sid-snapshot-20171201:1.3
	sid-snapshot-20171101:1.3
	sid-snapshot-20171001:1.3
	sid-snapshot-20170901:1.3
	sid-snapshot-20170801:1.3
	sid-snapshot-20170701:1.3
	sid-snapshot-20170601:1.3
	sid-snapshot-20170501:1.3
	sid-snapshot-20170401:1.3
	sid-snapshot-20170301:1.3
	sid-snapshot-20170201:1.3
	sid-snapshot-20170101:1.3
	sid-snapshot-20161201:1.3
	sid-snapshot-20161101:1.3
	sid-snapshot-20160901:1.3
	sid-snapshot-20160801:1.3
	sid-snapshot-20160701:1.3
	sid-snapshot-20160601:1.3
	sid-snapshot-20160501:1.3
	sid-snapshot-20160401:1.3
	sid-snapshot-20160301:1.3
	sid-snapshot-20160201:1.3
	sid-snapshot-20160101:1.3
	sid-snapshot-20151201:1.3
	sid-snapshot-20151101:1.3
	sid-snapshot-20151001:1.3
	sid-snapshot-20150901:1.3
	sid-snapshot-20150801:1.3
	sid-snapshot-20150701:1.3
	sid-snapshot-20150601:1.3
	sid-snapshot-20150501:1.3
	sid-snapshot-20150401:1.3
	sid-snapshot-20150301:1.3
	sid-snapshot-20150201:1.3
	sid-snapshot-20150101:1.3
	sid-snapshot-20141201:1.3
	sid-snapshot-20141101:1.3
	sid-snapshot-20141001:1.3
	sid-snapshot-20140901:1.3
	sid-snapshot-20140801:1.3
	sid-snapshot-20140701:1.3
	sid-snapshot-20140601:1.3
	sid-snapshot-20140501:1.3
	sid-snapshot-20140401:1.3
	sid-snapshot-20140301:1.3
	sid-snapshot-20140201:1.3
	sid-snapshot-20140101:1.3
	sid-snapshot-20131201:1.3
	sid-snapshot-20131101:1.3
	sid-snapshot-20131001:1.3
	sid-snapshot-20130901:1.3
	sid-snapshot-20130801:1.3
	sid-snapshot-20130701:1.3
	sid-snapshot-20130601:1.3
	sid-snapshot-20130501:1.3
	sid-snapshot-20130401:1.3
	sid-snapshot-20130301:1.3
	sid-snapshot-20130201:1.3
	sid-snapshot-20130101:1.3
	sid-snapshot-20121201:1.3
	sid-snapshot-20121101:1.3
	sid-snapshot-20121001:1.3
	sid-snapshot-20120901:1.3
	sid-snapshot-20120801:1.3
	sid-snapshot-20120701:1.3
	sid-snapshot-20120601:1.3
	sid-snapshot-20120501:1.3
	sid-snapshot-20120401:1.3
	sid-snapshot-20120301:1.3
	sid-snapshot-20120201:1.3
	sid-snapshot-20120101:1.3
	sid-snapshot-20111201:1.3
	sid-snapshot-20111101:1.3
	sid-snapshot-20111001:1.3
	sid-snapshot-20110901:1.3
	sid-snapshot-20110801:1.3
	sid-snapshot-20110701:1.3
	sid-snapshot-20110601:1.3
	sid-snapshot-20110501:1.3
	sid-snapshot-20110401:1.3
	sid-snapshot-20110301:1.3
	sid-snapshot-20110201:1.3
	sid-snapshot-20110101:1.3
	sid-snapshot-20101201:1.3
	sid-snapshot-20101101:1.3
	sid-snapshot-20101001:1.3
	sid-snapshot-20100901:1.3
	sid-snapshot-20100801:1.3
	sid-snapshot-20100701:1.3
	sid-snapshot-20100601:1.3
	sid-snapshot-20100501:1.3
	sid-snapshot-20100401:1.3
	sid-snapshot-20100301:1.3
	sid-snapshot-20100201:1.3
	sid-snapshot-20100101:1.3
	sid-snapshot-20091201:1.3
	sid-snapshot-20091101:1.3
	sid-snapshot-20091001:1.3
	sid-snapshot-20090901:1.3
	sid-snapshot-20090801:1.3
	sid-snapshot-20090701:1.3
	sid-snapshot-20090601:1.3
	sid-snapshot-20090501:1.3
	sid-snapshot-20090401:1.3
	sid-snapshot-20090301:1.3
	sid-snapshot-20090201:1.3
	sid-snapshot-20090101:1.3
	sid-snapshot-20081201:1.3
	sid-snapshot-20081101:1.3
	sid-snapshot-20081001:1.3
	sid-snapshot-20080901:1.3
	sid-snapshot-20080801:1.3
	sid-snapshot-20080701:1.3
	sid-snapshot-20080601:1.3
	sid-snapshot-20080501:1.3
	sid-snapshot-20080403:1.3
	sid-snapshot-20080401:1.3
	sid-snapshot-20080301:1.3
	sid-snapshot-20080201:1.3
	sid-snapshot-20080101:1.3
	sid-snapshot-20071201:1.3
	sid-snapshot-20071101:1.3
	sid-snapshot-20071001:1.3
	sid-20020905-branchpoint:1.3
	sid-20020905-branch:1.3.0.2
	cygnus_cvs_20020108_pre:1.3;
locks; strict;
comment	@# @;


1.3
date	2001.06.28.09.20.07;	author bje;	state Exp;
branches;
next	1.2;

1.2
date	2001.03.26.19.36.14;	author fche;	state Exp;
branches;
next	1.1;

1.1
date	2000.12.07.19.30.59;	author fche;	state Exp;
branches;
next	;


desc
@@


1.3
log
@2001-06-28  Ben Elliston  <bje@@redhat.com>

	* sidcomp.cfgroot/CBinvaName.badconf: Remove ARM-specific parts.
	* sidcomp.cfgroot/CBinvaComp.badconf: Likewise.
	* sidcomp.cfgroot/CPinvaPin.badconf: Likewise.
	* sidcomp.cfgroot/multiCB.badconf: Likewise.
	* sidcomp.cfgroot/multiCP.badconf: Likewise.
	* sidcomp.cfgroot/CBinvaName.expect: Update to reflect new errors.
	* sidcomp.cfgroot/CBinvaComp.expect: Likewise.
	* sidcomp.cfgroot/CPinvaPin.expect: Likewise.
	* sidcomp.cfgroot/multiCB.expect: Likewise.
	* sidcomp.cfgroot/multiCP.expect: Likewise.
@
text
@# This conf file contains multiple connect-bus command on the same bus and 
# connect bus command with bus and accessor switched.

# configuration logging
set main verbose? 0

# component libraries
load libconsoles.la console_component_library
load libloader.la loader_component_library
load libmapper.la mapper_component_library
load libmemory.la mem_component_library
load libsched.la sched_component_library

# Components

new sw-load-elf loader
new sid-io-stdio stdio
new hw-mapper-basic bus
new sid-sched-host host-sched
new sid-sched-sim target-sched
new hw-memory-ram/rom-basic mem

connect-bus loader load-accessor-data bus access-port
connect-bus loader load-accessor-data bus access-port	# another connect-bus command
connect-bus bus access-port loader load-accessor-data	# another connect-bus command in the opposite direction

# Bus connections
connect-bus loader load-accessor-data mem all
connect-bus bus [0,0x7fffff] mem read-write-port
connect-bus bus [0,0x7fffff] mem read-write-port		# duplicate of previous connect-bus command
connect-bus bus [0xA800000,0xA80000F] mem read-write-port
connect-bus bus [0xA800020,0xA80002F] mem read-write-port	# duplicate of previous connect-bus command

@


1.2
log
@* testsuite fixes

2001-03-26  Frank Ch. Eigler  <fche@@redhat.com>

	* sidcomp.bsp/armbsp.exp: Adapt to modern combined arm/thumb gcc.
	* sidcomp.bsp/dhrystone.exp: Double ditto.
	* sidcomp.bsp/test-insn.c, test-memory.c (WORKFACTOR): Increase.
	* sidcomp.cfgroot/CBinvaComp.{badconf,expect}: Update for semirecent
	loader accessor renaming.
	* sidcomp.cfgroot/{CPinvaPin,comment,cr100931,illegCh}.badconf: Ditto.
	* sidcomp.cfgroot/{multiCB,multiDso,multiSet,unknown}.badconf: Ditto.
	* sidcomp.cfgroot/{multiCB,unknown}.expect, wrongOrd.badconf: Ditto.
	* sidcomp.cgen-cpu/armeit.conf: Ditto.
@
text
@a7 1
load libcgencpu.la cgen_component_library
a8 2
load libgloss.la gloss_component_library
load libinterrupt.la interrupt_component_library
a11 1
load libmmu.la mmu_component_library
a12 1
load libtimers.la timer_component_library
a15 1
new hw-cpu-arm7t cpu
a17 2
new sw-gloss-arm/angel angel
new hw-interrupt-arm/ref intctrl
a18 1
new hw-remap/pause-arm/ref remapper
a21 2
new hw-timer-arm/ref-sched timer1
new hw-timer-arm/ref-sched timer2
a22 28
# Scheduler

set target-sched enabled? 1
set target-sched num-clients 2

set host-sched enabled? 1
set host-sched num-clients 1
set host-sched 0-regular? 1
set host-sched 0-time 50

connect-pin target-sched 0-control <- timer1 divided-clock-control
connect-pin target-sched 1-control <- timer2 divided-clock-control
connect-pin target-sched 0-event -> timer1 divided-clock-event
connect-pin target-sched 1-event -> timer2 divided-clock-event
connect-pin host-sched 0-event -> stdio poll

# Component relationships
relate angel cpu cpu

# Main pin connections
connect-pin main perform-activity -> host-sched advance
connect-pin main perform-activity -> target-sched advance
connect-pin main starting -> loader load!
connect-pin main perform-activity -> cpu step!

# ELF loader
connect-pin loader start-pc-set -> cpu start-pc-set!
connect-pin loader endian-set -> cpu endian-set!
a26 21
# Gloss support
connect-pin cpu trap <-> angel trap
connect-pin cpu trap-code -> angel trap-code
connect-pin angel process-signal -> main stop!
connect-pin angel debug-tx -> stdio stdout
connect-pin angel debug-rx <- stdio stdin

# Interrupts from reference peripherals
connect-pin timer1 interrupt -> intctrl interrupt-source-4
connect-pin timer2 interrupt -> intctrl interrupt-source-5
connect-pin intctrl interrupt -> cpu nirq
connect-pin intctrl fast-interrupt -> cpu nfiq

# Alter this attribute to get more available system RAM.
set mem size 8388608

# Attributes
set loader file hello
set cpu engine-type scache
set cpu step-insn-count 1000

d28 1
a28 5
connect-bus remapper all bus access-port
connect-bus bus access-port remapper all		# reverse the bus connection
connect-bus cpu insn-memory remapper access-port
connect-bus cpu data-memory remapper access-port
connect-bus angel target-memory remapper access-port
d30 3
a32 6
connect-bus bus [0,0x7fffff] mem read-write-port	# duplicate of previous connect-bus command
connect-bus bus [0xA000000,0xA000013] intctrl irq-registers
connect-bus bus [0xA000100,0xA00010F] intctrl fiq-registers
connect-bus bus [0xA800000,0xA80000F] timer1 registers
connect-bus bus [0xA800020,0xA80002F] timer2 registers	# duplicate of previous connect-bus command
connect-bus bus [0xB000000,0xB000037] remapper registers
@


1.1
log
@* public snapshot of sid simulator
@
text
@d62 3
a64 3
connect-bus loader load-accessor bus access-port
connect-bus loader load-accessor bus access-port	# another connect-bus command
connect-bus bus access-port loader load-accessor	# another connect-bus command in the opposite direction
@

