###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       199448   # Number of WRITE/WRITEP commands
num_reads_done                 =       655243   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       481219   # Number of read row buffer hits
num_read_cmds                  =       655248   # Number of READ/READP commands
num_writes_done                =       199482   # Number of read requests issued
num_write_row_hits             =       163271   # Number of write row buffer hits
num_act_cmds                   =       210961   # Number of ACT commands
num_pre_cmds                   =       210931   # Number of PRE commands
num_ondemand_pres              =       187067   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9469937   # Cyles of rank active rank.0
rank_active_cycles.1           =      9170634   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       530063   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       829366   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       797665   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8962   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3175   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3605   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4651   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8596   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5956   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          728   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          831   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1391   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19188   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          351   # Write cmd latency (cycles)
write_latency[40-59]           =          667   # Write cmd latency (cycles)
write_latency[60-79]           =         1252   # Write cmd latency (cycles)
write_latency[80-99]           =         2733   # Write cmd latency (cycles)
write_latency[100-119]         =         3875   # Write cmd latency (cycles)
write_latency[120-139]         =         5680   # Write cmd latency (cycles)
write_latency[140-159]         =         8054   # Write cmd latency (cycles)
write_latency[160-179]         =         9650   # Write cmd latency (cycles)
write_latency[180-199]         =        10674   # Write cmd latency (cycles)
write_latency[200-]            =       156506   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       266200   # Read request latency (cycles)
read_latency[40-59]            =        77302   # Read request latency (cycles)
read_latency[60-79]            =       108074   # Read request latency (cycles)
read_latency[80-99]            =        35803   # Read request latency (cycles)
read_latency[100-119]          =        28987   # Read request latency (cycles)
read_latency[120-139]          =        25916   # Read request latency (cycles)
read_latency[140-159]          =        13966   # Read request latency (cycles)
read_latency[160-179]          =        10801   # Read request latency (cycles)
read_latency[180-199]          =         8303   # Read request latency (cycles)
read_latency[200-]             =        79890   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.95644e+08   # Write energy
read_energy                    =  2.64196e+09   # Read energy
act_energy                     =  5.77189e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.5443e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.98096e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90924e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72248e+09   # Active standby energy rank.1
average_read_latency           =      109.232   # Average read request latency (cycles)
average_interarrival           =      11.6993   # Average request interarrival latency (cycles)
total_energy                   =  1.72037e+10   # Total energy (pJ)
average_power                  =      1720.37   # Average power (mW)
average_bandwidth              =      7.29365   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       222712   # Number of WRITE/WRITEP commands
num_reads_done                 =       674936   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       480538   # Number of read row buffer hits
num_read_cmds                  =       674938   # Number of READ/READP commands
num_writes_done                =       222741   # Number of read requests issued
num_write_row_hits             =       172299   # Number of write row buffer hits
num_act_cmds                   =       245796   # Number of ACT commands
num_pre_cmds                   =       245767   # Number of PRE commands
num_ondemand_pres              =       222621   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9343642   # Cyles of rank active rank.0
rank_active_cycles.1           =      9268214   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       656358   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       731786   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       842060   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7673   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3126   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3619   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4644   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8447   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6048   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          710   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          803   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1446   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19118   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           28   # Write cmd latency (cycles)
write_latency[20-39]           =          475   # Write cmd latency (cycles)
write_latency[40-59]           =          620   # Write cmd latency (cycles)
write_latency[60-79]           =         1339   # Write cmd latency (cycles)
write_latency[80-99]           =         2768   # Write cmd latency (cycles)
write_latency[100-119]         =         3919   # Write cmd latency (cycles)
write_latency[120-139]         =         5872   # Write cmd latency (cycles)
write_latency[140-159]         =         8649   # Write cmd latency (cycles)
write_latency[160-179]         =        10639   # Write cmd latency (cycles)
write_latency[180-199]         =        11993   # Write cmd latency (cycles)
write_latency[200-]            =       176410   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       256937   # Read request latency (cycles)
read_latency[40-59]            =        76442   # Read request latency (cycles)
read_latency[60-79]            =       118229   # Read request latency (cycles)
read_latency[80-99]            =        39301   # Read request latency (cycles)
read_latency[100-119]          =        31448   # Read request latency (cycles)
read_latency[120-139]          =        27889   # Read request latency (cycles)
read_latency[140-159]          =        15530   # Read request latency (cycles)
read_latency[160-179]          =        11428   # Read request latency (cycles)
read_latency[180-199]          =         8705   # Read request latency (cycles)
read_latency[200-]             =        89024   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.11178e+09   # Write energy
read_energy                    =  2.72135e+09   # Read energy
act_energy                     =  6.72498e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.15052e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.51257e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83043e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78337e+09   # Active standby energy rank.1
average_read_latency           =      114.059   # Average read request latency (cycles)
average_interarrival           =      11.1396   # Average request interarrival latency (cycles)
total_energy                   =  1.74904e+10   # Total energy (pJ)
average_power                  =      1749.04   # Average power (mW)
average_bandwidth              =      7.66018   # Average bandwidth
