verilog xil_defaultlib --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/ec67/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/8c62/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ip/pynqz2_ps7_0" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/1ddd/hdl/verilog" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/b2d0/hdl/verilog" \
"../../../bd/pynqz2/ip/pynqz2_ps7_0/sim/pynqz2_ps7_0.v" \
"../../../bd/pynqz2/ip/pynqz2_xlconstant_0_1/sim/pynqz2_xlconstant_0_1.v" \
"../../../bd/pynqz2/ip/pynqz2_xlconcat_0_1/sim/pynqz2_xlconcat_0_1.v" \
"../../../bd/pynqz2/ip/pynqz2_nv_nvdla_wrapper_0_3/sim/pynqz2_nv_nvdla_wrapper_0_3.v" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/sim/bd_9057.v" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_0/sim/bd_9057_one_0.v" \

sv xil_defaultlib --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/ec67/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/8c62/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ip/pynqz2_ps7_0" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/1ddd/hdl/verilog" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/b2d0/hdl/verilog" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_2/sim/bd_9057_s00mmu_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_3/sim/bd_9057_s00tr_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_4/sim/bd_9057_s00sic_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_5/sim/bd_9057_s00a2s_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_6/sim/bd_9057_sarn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_7/sim/bd_9057_srn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_8/sim/bd_9057_sawn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_9/sim/bd_9057_swn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_10/sim/bd_9057_sbn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_11/sim/bd_9057_m00s2a_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/bd_0/ip/ip_12/sim/bd_9057_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/ec67/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/8c62/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ip/pynqz2_ps7_0" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/1ddd/hdl/verilog" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/b2d0/hdl/verilog" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_4/sim/pynqz2_axi_smc_4.v" \
"../../../bd/pynqz2/sim/pynqz2.v" \
"../../../bd/pynqz2/ip/pynqz2_auto_pc_0/sim/pynqz2_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
