$date
	Wed Jan 15 19:40:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vending_machine_tb $end
$var wire 1 ! out $end
$var wire 2 " change [1:0] $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 2 & in [1:0] $end
$var wire 1 % rst $end
$var parameter 2 ' s0 $end
$var parameter 2 ( s1 $end
$var parameter 2 ) s2 $end
$var reg 2 * c_state [1:0] $end
$var reg 2 + change [1:0] $end
$var reg 2 , n_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 )
b1 (
b0 '
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
b0 &
1%
b0 $
0#
b0 "
0!
$end
#5
1#
#10
0#
0%
#15
1#
#20
b1 ,
0#
b1 $
b1 &
#25
b10 ,
b1 *
1#
#30
1!
b0 ,
0#
b10 $
b10 &
#35
b10 ,
0!
b0 *
1#
#40
b0 ,
0#
b0 $
b0 &
#45
1#
#50
0#
#55
1#
#60
0#
1%
#65
1#
#70
0#
0%
#75
1#
#80
b10 ,
0#
b10 $
b10 &
#85
b1 "
b1 +
1!
b0 ,
b10 *
1#
#90
0#
#95
b10 ,
b0 "
b0 +
0!
b0 *
1#
#100
b0 ,
0#
b0 $
b0 &
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
