
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034874                       # Number of seconds simulated
sim_ticks                                 34873862622                       # Number of ticks simulated
final_tick                               561177912630                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 252870                       # Simulator instruction rate (inst/s)
host_op_rate                                   327207                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2748776                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908740                       # Number of bytes of host memory used
host_seconds                                 12687.05                       # Real time elapsed on the host
sim_insts                                  3208171357                       # Number of instructions simulated
sim_ops                                    4151293150                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       628224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1947648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1746304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4327936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1225728                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1225728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4908                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15216                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13643                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33812                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9576                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9576                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18014179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55848359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50074866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124102571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             165167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35147469                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35147469                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35147469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18014179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55848359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50074866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              159250039                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83630367                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31522238                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25718363                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102708                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13441059                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440455                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260156                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92518                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32666965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171260613                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31522238                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15700611                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37137663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10969443                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4677111                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902556                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83331116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.541449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46193453     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3032912      3.64%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4575811      5.49%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3164819      3.80%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219923      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2171216      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1310186      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796462      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17866334     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83331116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376923                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.047828                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33599752                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4905510                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35459613                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517117                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8849116                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309893                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205092491                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1234                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8849116                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35466851                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         500592                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1702955                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34071609                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2739987                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199006702                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150009                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       928633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279088986                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926373916                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926373916                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107098554                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35918                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17152                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8135378                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18249857                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9343546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112671                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2658695                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185530882                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148260137                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294734                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61797872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189052283                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83331116                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779169                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918907                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29675853     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16753480     20.10%     55.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12005383     14.41%     70.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8005378      9.61%     79.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8103708      9.72%     89.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3892141      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3451035      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       655094      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       789044      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83331116                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808977     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160123     14.05%     85.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       170547     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124001694     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872154      1.26%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14571229      9.83%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7797973      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148260137                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772803                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1139647                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007687                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381285763                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247363384                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144161050                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149399784                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       464613                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7074047                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          393                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2236523                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8849116                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         262873                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49115                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185565127                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       642863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18249857                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9343546                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          393                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425267                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145537434                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13620031                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2722695                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21225028                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691015                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7604997                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740246                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144223224                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144161050                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93405937                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265361948                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723788                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351994                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62301134                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119645                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74482000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654952                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.177187                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28351538     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21396956     28.73%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8092040     10.86%     77.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4527784      6.08%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823521      5.13%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1709776      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1632594      2.19%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1121092      1.51%     94.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3826699      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74482000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3826699                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256220587                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379985357                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 299251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836304                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836304                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195738                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195738                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653648791                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200497916                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188553394                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83630367                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30256525                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24592170                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2066753                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12802339                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11812296                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3196945                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87635                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30388925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167797433                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30256525                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15009241                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36915367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11086927                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6080027                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         14885668                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       891415                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82358784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45443417     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3246573      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2617448      3.18%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6377190      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1719610      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2227391      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1610976      1.96%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          898987      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18217192     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82358784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361789                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006418                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31792610                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5894928                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35498959                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       238802                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8933482                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5167066                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41298                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200633660                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78902                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8933482                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34119273                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1317220                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1151465                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33356045                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3481296                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193536655                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29130                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1444219                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1081794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          980                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    271004068                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    903505019                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    903505019                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166134293                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104869771                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39372                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22059                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9542080                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18049355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9177940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       144586                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3064194                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183034221                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145406026                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       282382                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63220699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193137151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5702                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82358784                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765519                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28464334     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17760253     21.56%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11670982     14.17%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8616829     10.46%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7401501      8.99%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3840110      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3287529      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       616374      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       700872      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82358784                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         852084     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173126     14.46%     85.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172109     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121152281     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2068823      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16093      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14443395      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7725434      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145406026                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738675                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1197328                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    374650546                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246293440                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141700770                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146603354                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       543993                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7115326                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2912                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          636                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2339687                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8933482                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         541183                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        79199                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183072107                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       401886                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18049355                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9177940                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21794                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          636                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1238842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159141                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2397983                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143093016                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13545207                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2313010                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21069204                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20182969                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7523997                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711017                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141794975                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141700770                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92334599                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260724331                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694370                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354146                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97328486                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119528909                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63543935                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32184                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2071079                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73425301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28423110     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20403665     27.79%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8305986     11.31%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4658368      6.34%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3816704      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1550925      2.11%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1845688      2.51%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       924241      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3496614      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73425301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97328486                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119528909                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17772282                       # Number of memory references committed
system.switch_cpus1.commit.loads             10934029                       # Number of loads committed
system.switch_cpus1.commit.membars              16092                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17174223                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107699712                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2433463                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3496614                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253001531                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375084931                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1271583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97328486                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119528909                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97328486                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859259                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859259                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163794                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163794                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643736738                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195873417                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185111168                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32184                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83630367                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30549236                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26712603                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1934335                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15350416                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14702968                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2196052                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61258                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36034792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170002617                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30549236                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16899020                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34999422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9492300                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4015355                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17764303                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       766719                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82596542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.368891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47597120     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1732105      2.10%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3179175      3.85%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2973502      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4907504      5.94%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5102592      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1208851      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          910369      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14985324     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82596542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365289                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032786                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37168933                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3880368                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33870605                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       135220                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7541411                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3318056                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5565                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190159070                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7541411                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38726890                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1297042                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       446215                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32432764                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2152216                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     185165599                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        738235                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       864200                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    245753617                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    842803292                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    842803292                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160092620                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        85660986                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21817                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10662                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5769586                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28529787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6190986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       103565                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1978328                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         175261489                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21312                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147994419                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       195670                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52486585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    144078845                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82596542                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791775                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841167                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28481427     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15460485     18.72%     53.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13418590     16.25%     69.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8248988      9.99%     79.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8649092     10.47%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5092226      6.17%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2238087      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       597406      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       410241      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82596542                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         580236     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        187203     21.37%     87.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       108666     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116046328     78.41%     78.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1165131      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10649      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25509775     17.24%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5262536      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147994419                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.769625                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             876105                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379657155                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    227769841                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143172739                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148870524                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       363228                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8134258                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          965                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          456                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1513929                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7541411                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         680914                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61668                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    175282802                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       204366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28529787                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6190986                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10662                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33166                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          456                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1031935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1136988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2168923                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145236037                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24521634                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2758382                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29654963                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21956853                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5133329                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736642                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143333744                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143172739                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87963385                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        214560165                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.711971                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409971                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107579581                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122188850                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53094658                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1939456                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75055130                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627988                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.322019                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34411753     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15950506     21.25%     67.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8932858     11.90%     79.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3024010      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2894157      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1203369      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3230646      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       939399      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4468432      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75055130                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107579581                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122188850                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25072583                       # Number of memory references committed
system.switch_cpus2.commit.loads             20395526                       # Number of loads committed
system.switch_cpus2.commit.membars              10650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19136052                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106658860                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1650236                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4468432                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245870206                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          358114895                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1033825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107579581                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122188850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107579581                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.777381                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.777381                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.286370                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.286370                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671918233                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187601634                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      196096798                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21300                       # number of misc regfile writes
system.l2.replacements                          33813                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           919518                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66581                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.810517                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           969.916410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.323810                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2135.418157                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.661882                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5366.021945                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.352315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6038.021691                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4008.421349                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6147.875213                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8067.987228                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.029599                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.065168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.163758                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000346                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.184266                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.122327                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.187618                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.246215                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28154                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55509                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39656                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  123319                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39354                       # number of Writeback hits
system.l2.Writeback_hits::total                 39354                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55509                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39656                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123319                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28154                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55509                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39656                       # number of overall hits
system.l2.overall_hits::total                  123319                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4908                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15216                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13643                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33812                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4908                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15216                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13643                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33812                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4908                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15216                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13643                       # number of overall misses
system.l2.overall_misses::total                 33812                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       721757                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    265430655                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       731866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    770316376                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       826531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    714168867                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1752196052                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       721757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    265430655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       731866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    770316376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       826531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    714168867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1752196052                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       721757                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    265430655                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       731866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    770316376                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       826531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    714168867                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1752196052                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        70725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              157131                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39354                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39354                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33062                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        70725                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53299                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157131                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33062                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        70725                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53299                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157131                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.148448                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.215143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.255971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215184                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.148448                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.215143                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.255971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215184                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.148448                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.215143                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.255971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215184                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45109.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54081.225550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52276.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 50625.419033                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 55102.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52346.908085                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51821.721637                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45109.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54081.225550                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52276.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 50625.419033                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 55102.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52346.908085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51821.721637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45109.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54081.225550                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52276.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 50625.419033                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 55102.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52346.908085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51821.721637                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9576                       # number of writebacks
system.l2.writebacks::total                      9576                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4908                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33812                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33812                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33812                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       629226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    237033175                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       648948                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    682224659                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       739370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    635063714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1556339092                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       629226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    237033175                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       648948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    682224659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       739370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    635063714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1556339092                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       629226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    237033175                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       648948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    682224659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       739370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    635063714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1556339092                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.148448                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.215143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.255971                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215184                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.148448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.215143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.255971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215184                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.148448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.215143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.255971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215184                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39326.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48295.267930                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46353.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 44836.005455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49291.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46548.685333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46029.193541                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39326.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48295.267930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46353.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 44836.005455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 49291.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46548.685333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46029.193541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39326.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48295.267930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46353.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 44836.005455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 49291.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46548.685333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46029.193541                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996223                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910189                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.803030                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996223                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902537                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902537                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902537                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902537                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902537                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902537                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       919361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       919361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       919361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       919361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       919361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       919361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902556                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902556                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902556                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902556                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902556                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902556                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48387.421053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48387.421053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48387.421053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48387.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48387.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48387.421053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       738798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       738798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       738798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       738798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       738798                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       738798                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46174.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46174.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46174.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46174.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46174.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46174.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33062                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163648003                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33318                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.699472                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414616                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585384                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10367394                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10367394                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17120                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17440243                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17440243                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17440243                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17440243                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67418                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67418                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67418                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67418                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67418                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67418                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1797577607                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1797577607                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1797577607                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1797577607                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1797577607                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1797577607                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10434812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10434812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17507661                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17507661                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17507661                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17507661                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006461                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003851                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003851                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003851                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003851                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26663.170177                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26663.170177                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26663.170177                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26663.170177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26663.170177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26663.170177                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7865                       # number of writebacks
system.cpu0.dcache.writebacks::total             7865                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34356                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34356                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34356                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34356                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33062                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33062                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33062                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33062                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    511576029                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    511576029                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    511576029                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    511576029                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    511576029                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    511576029                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15473.232987                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15473.232987                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15473.232987                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15473.232987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15473.232987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15473.232987                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996303                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013600089                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2039436.798793                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996303                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14885653                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14885653                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14885653                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14885653                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14885653                       # number of overall hits
system.cpu1.icache.overall_hits::total       14885653                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       851651                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       851651                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       851651                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       851651                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       851651                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       851651                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14885668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14885668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14885668                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14885668                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14885668                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14885668                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56776.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56776.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56776.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56776.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56776.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56776.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       747536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       747536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       747536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       747536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       747536                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       747536                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53395.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53395.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53395.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53395.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53395.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53395.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70725                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179898261                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 70981                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2534.456559                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.373350                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.626650                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899896                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100104                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10291777                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10291777                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6806068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6806068                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21341                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16092                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16092                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17097845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17097845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17097845                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17097845                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       150698                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       150698                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       150698                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        150698                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       150698                       # number of overall misses
system.cpu1.dcache.overall_misses::total       150698                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4630959749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4630959749                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4630959749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4630959749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4630959749                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4630959749                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10442475                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10442475                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6806068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6806068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17248543                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17248543                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17248543                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17248543                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014431                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008737                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008737                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008737                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008737                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30730.067745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30730.067745                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30730.067745                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30730.067745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30730.067745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30730.067745                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19752                       # number of writebacks
system.cpu1.dcache.writebacks::total            19752                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79973                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79973                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79973                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79973                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79973                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79973                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70725                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70725                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70725                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70725                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70725                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70725                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1262627347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1262627347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1262627347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1262627347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1262627347                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1262627347                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17852.631276                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17852.631276                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17852.631276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17852.631276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17852.631276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17852.631276                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996674                       # Cycle average of tags in use
system.cpu2.icache.total_refs               922352867                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1701758.057196                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996674                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17764285                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17764285                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17764285                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17764285                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17764285                       # number of overall hits
system.cpu2.icache.overall_hits::total       17764285                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1041878                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1041878                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1041878                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1041878                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1041878                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1041878                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17764303                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17764303                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17764303                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17764303                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17764303                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17764303                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 57882.111111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57882.111111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 57882.111111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57882.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 57882.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57882.111111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       842871                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       842871                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       842871                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       842871                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       842871                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       842871                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56191.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56191.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 56191.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56191.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 56191.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56191.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53299                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               230614635                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53555                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4306.127066                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.881715                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.118285                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.843288                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.156712                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22271660                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22271660                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4655739                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4655739                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10664                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10664                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10650                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10650                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     26927399                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26927399                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     26927399                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26927399                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       164374                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164374                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       164374                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        164374                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       164374                       # number of overall misses
system.cpu2.dcache.overall_misses::total       164374                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6366924635                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6366924635                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6366924635                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6366924635                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6366924635                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6366924635                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22436034                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22436034                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4655739                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4655739                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27091773                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27091773                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27091773                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27091773                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007326                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007326                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006067                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006067                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006067                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006067                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38734.377913                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38734.377913                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38734.377913                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38734.377913                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38734.377913                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38734.377913                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11737                       # number of writebacks
system.cpu2.dcache.writebacks::total            11737                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       111075                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       111075                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       111075                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       111075                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       111075                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       111075                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53299                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53299                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53299                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53299                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53299                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53299                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1038282739                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1038282739                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1038282739                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1038282739                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1038282739                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1038282739                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19480.341826                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19480.341826                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19480.341826                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19480.341826                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19480.341826                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19480.341826                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
