Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Sam/Desktop/440/Stack_CPU/STACK_CPU_tb_isim_beh.exe" -prj "C:/Users/Sam/Desktop/440/Stack_CPU/STACK_CPU_tb_beh.prj" "work.STACK_CPU_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Sam/Desktop/440/Stack_CPU/STACK.v" into library work
Analyzing Verilog file "C:/Users/Sam/Desktop/440/Stack_CPU/INSTRUCTION_MEM_128x32.v" into library work
Analyzing Verilog file "C:/Users/Sam/Desktop/440/Stack_CPU/CONTROL_UNIT.v" into library work
Analyzing Verilog file "C:/Users/Sam/Desktop/440/Stack_CPU/ALU.v" into library work
Analyzing Verilog file "C:/Users/Sam/Desktop/440/Stack_CPU/STACK_CPU.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Sam/Desktop/440/Stack_CPU/STACK_CPU.v" Line 27: Redeclaration of ansi port result is not allowed
Analyzing Verilog file "C:/Users/Sam/Desktop/440/Stack_CPU/STACK_CPU_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Sam/Desktop/440/Stack_CPU/STACK_CPU_tb.v" Line 32: Port zero is not connected to this instance
Completed static elaboration
Compiling module INSTRUCTION_MEM_128x32
Compiling module CONTROL_UNIT
Compiling module STACK
Compiling module ALU
Compiling module STACK_CPU
Compiling module STACK_CPU_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable C:/Users/Sam/Desktop/440/Stack_CPU/STACK_CPU_tb_isim_beh.exe
Fuse Memory Usage: 27968 KB
Fuse CPU Usage: 1702 ms
