5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate8.5.vcd) 2 -o (generate8.5.cdd) 2 -v (generate8.5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate8.5.v 1 42 1
2 1 3d 24 e0012 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 A 3 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 B 4 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 C 5 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 b 1 20 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 23 107000a 1 0 0 0 1 17 0 1 0 1 0 0
4 1 24 14 1 0 0 1
3 1 main.$u1 "main.$u1" 0 generate8.5.v 0 28 1
2 2 0 25 120015 1 21004 0 0 1 16 0 0
2 3 1 25 e000e 0 1410 0 0 1 1 c
2 4 37 25 e0015 1 16 2 3
2 5 0 26 f0010 1 1008 0 0 32 48 a 0
2 6 2c 26 e0010 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 27 120015 1 21008 0 0 1 16 1 0
2 8 1 27 e000e 0 1410 0 0 1 1 c
2 9 37 27 e0015 1 1a 7 8
4 4 25 14 11 6 6 4
4 6 26 14 0 9 0 4
4 9 27 14 0 0 0 4
3 1 main.$u2 "main.$u2" 0 generate8.5.v 0 40 1
