//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35583870
// Cuda compilation tools, release 12.8, V12.8.93
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_80
.address_size 64

	// .globl	my_kernel_kernel0
// _ZZ17my_kernel_kernel0E18PaddedInput_shared has been demoted
// _ZZ17my_kernel_kernel0E18placeholder_shared has been demoted

.visible .entry my_kernel_kernel0(
	.param .u64 my_kernel_kernel0_param_0,
	.param .u64 my_kernel_kernel0_param_1,
	.param .u64 my_kernel_kernel0_param_2,
	.param .u64 my_kernel_kernel0_param_3
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<223>;
	.reg .b64 	%rd<45>;
	// demoted variable
	.shared .align 4 .b8 _ZZ17my_kernel_kernel0E18PaddedInput_shared[1624];
	// demoted variable
	.shared .align 4 .b8 _ZZ17my_kernel_kernel0E18placeholder_shared[1856];

	ld.param.u64 	%rd5, [my_kernel_kernel0_param_0];
	ld.param.u64 	%rd6, [my_kernel_kernel0_param_1];
	ld.param.u64 	%rd7, [my_kernel_kernel0_param_2];
	ld.param.u64 	%rd8, [my_kernel_kernel0_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd7;
	cvta.to.global.u64 	%rd4, %rd8;
	mov.u32 	%r1, %ctaid.x;
	shr.s32 	%r36, %r1, 4;
	mul.lo.s32 	%r37, %r36, 928;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r37, %r2;
	shl.b32 	%r38, %r2, 2;
	mov.u32 	%r39, _ZZ17my_kernel_kernel0E18PaddedInput_shared;
	add.s32 	%r4, %r39, %r38;
	add.s32 	%r40, %r2, 56;
	mul.hi.s32 	%r41, %r40, -1925330167;
	add.s32 	%r42, %r41, %r40;
	shr.u32 	%r43, %r42, 31;
	shr.s32 	%r44, %r42, 5;
	add.s32 	%r45, %r44, %r43;
	mul.lo.s32 	%r46, %r45, 58;
	sub.s32 	%r47, %r40, %r46;
	add.s32 	%r48, %r47, %r37;
	mad.lo.s32 	%r5, %r45, 6496, %r48;
	add.s32 	%r49, %r2, 84;
	mul.hi.s32 	%r50, %r49, -1925330167;
	add.s32 	%r51, %r50, %r49;
	shr.u32 	%r52, %r51, 31;
	shr.s32 	%r53, %r51, 5;
	add.s32 	%r54, %r53, %r52;
	mad.lo.s32 	%r55, %r54, 6496, %r3;
	add.s32 	%r6, %r55, 26;
	add.s32 	%r56, %r2, 112;
	mul.hi.s32 	%r57, %r56, -1925330167;
	add.s32 	%r58, %r57, %r56;
	shr.u32 	%r59, %r58, 31;
	shr.s32 	%r60, %r58, 5;
	add.s32 	%r61, %r60, %r59;
	add.s32 	%r62, %r2, 54;
	mul.hi.s32 	%r63, %r62, -1925330167;
	add.s32 	%r64, %r63, %r62;
	shr.u32 	%r65, %r64, 31;
	shr.s32 	%r66, %r64, 5;
	add.s32 	%r67, %r66, %r65;
	mul.lo.s32 	%r68, %r67, 58;
	sub.s32 	%r69, %r62, %r68;
	add.s32 	%r70, %r69, %r37;
	mad.lo.s32 	%r7, %r61, 6496, %r70;
	add.s32 	%r71, %r2, 140;
	mul.hi.s32 	%r72, %r71, -1925330167;
	add.s32 	%r73, %r72, %r71;
	shr.u32 	%r74, %r73, 31;
	shr.s32 	%r75, %r73, 5;
	add.s32 	%r76, %r75, %r74;
	mad.lo.s32 	%r77, %r76, 6496, %r3;
	add.s32 	%r8, %r77, 24;
	add.s32 	%r78, %r2, 168;
	mul.hi.s32 	%r79, %r78, -1925330167;
	add.s32 	%r80, %r79, %r78;
	shr.u32 	%r81, %r80, 31;
	shr.s32 	%r82, %r80, 5;
	add.s32 	%r83, %r82, %r81;
	add.s32 	%r84, %r2, 52;
	mul.hi.s32 	%r85, %r84, -1925330167;
	add.s32 	%r86, %r85, %r84;
	shr.u32 	%r87, %r86, 31;
	shr.s32 	%r88, %r86, 5;
	add.s32 	%r89, %r88, %r87;
	mul.lo.s32 	%r90, %r89, 58;
	sub.s32 	%r91, %r84, %r90;
	add.s32 	%r92, %r91, %r37;
	mad.lo.s32 	%r9, %r83, 6496, %r92;
	add.s32 	%r93, %r2, 196;
	mul.hi.s32 	%r94, %r93, -1925330167;
	add.s32 	%r95, %r94, %r93;
	shr.u32 	%r96, %r95, 31;
	shr.s32 	%r97, %r95, 5;
	add.s32 	%r98, %r97, %r96;
	mad.lo.s32 	%r99, %r98, 6496, %r3;
	add.s32 	%r10, %r99, 22;
	add.s32 	%r100, %r2, 224;
	mul.hi.s32 	%r101, %r100, -1925330167;
	add.s32 	%r102, %r101, %r100;
	shr.u32 	%r103, %r102, 31;
	shr.s32 	%r104, %r102, 5;
	add.s32 	%r105, %r104, %r103;
	add.s32 	%r106, %r2, 50;
	mul.hi.s32 	%r107, %r106, -1925330167;
	add.s32 	%r108, %r107, %r106;
	shr.u32 	%r109, %r108, 31;
	shr.s32 	%r110, %r108, 5;
	add.s32 	%r111, %r110, %r109;
	mul.lo.s32 	%r112, %r111, 58;
	sub.s32 	%r113, %r106, %r112;
	add.s32 	%r114, %r113, %r37;
	mad.lo.s32 	%r11, %r105, 6496, %r114;
	add.s32 	%r115, %r2, 252;
	mul.hi.s32 	%r116, %r115, -1925330167;
	add.s32 	%r117, %r116, %r115;
	shr.u32 	%r118, %r117, 31;
	shr.s32 	%r119, %r117, 5;
	add.s32 	%r120, %r119, %r118;
	mad.lo.s32 	%r121, %r120, 6496, %r3;
	add.s32 	%r12, %r121, 20;
	add.s32 	%r122, %r2, 280;
	mul.hi.s32 	%r123, %r122, -1925330167;
	add.s32 	%r124, %r123, %r122;
	shr.u32 	%r125, %r124, 31;
	shr.s32 	%r126, %r124, 5;
	add.s32 	%r127, %r126, %r125;
	add.s32 	%r128, %r2, 48;
	mul.hi.s32 	%r129, %r128, -1925330167;
	add.s32 	%r130, %r129, %r128;
	shr.u32 	%r131, %r130, 31;
	shr.s32 	%r132, %r130, 5;
	add.s32 	%r133, %r132, %r131;
	mul.lo.s32 	%r134, %r133, 58;
	sub.s32 	%r135, %r128, %r134;
	add.s32 	%r136, %r135, %r37;
	mad.lo.s32 	%r13, %r127, 6496, %r136;
	add.s32 	%r137, %r2, 308;
	mul.hi.s32 	%r138, %r137, -1925330167;
	add.s32 	%r139, %r138, %r137;
	shr.u32 	%r140, %r139, 31;
	shr.s32 	%r141, %r139, 5;
	add.s32 	%r142, %r141, %r140;
	mad.lo.s32 	%r143, %r142, 6496, %r3;
	add.s32 	%r14, %r143, 18;
	add.s32 	%r144, %r2, 336;
	mul.hi.s32 	%r145, %r144, -1925330167;
	add.s32 	%r146, %r145, %r144;
	shr.u32 	%r147, %r146, 31;
	shr.s32 	%r148, %r146, 5;
	add.s32 	%r149, %r148, %r147;
	add.s32 	%r150, %r2, 46;
	mul.hi.s32 	%r151, %r150, -1925330167;
	add.s32 	%r152, %r151, %r150;
	shr.u32 	%r153, %r152, 31;
	shr.s32 	%r154, %r152, 5;
	add.s32 	%r155, %r154, %r153;
	mul.lo.s32 	%r156, %r155, 58;
	sub.s32 	%r157, %r150, %r156;
	add.s32 	%r158, %r157, %r37;
	mad.lo.s32 	%r15, %r149, 6496, %r158;
	add.s32 	%r159, %r2, 364;
	mul.hi.s32 	%r160, %r159, -1925330167;
	add.s32 	%r161, %r160, %r159;
	shr.u32 	%r162, %r161, 31;
	shr.s32 	%r163, %r161, 5;
	add.s32 	%r164, %r163, %r162;
	mad.lo.s32 	%r165, %r164, 6496, %r3;
	add.s32 	%r16, %r165, 16;
	add.s32 	%r166, %r2, 392;
	mul.hi.s32 	%r167, %r166, -1925330167;
	add.s32 	%r168, %r167, %r166;
	shr.u32 	%r169, %r168, 31;
	shr.s32 	%r170, %r168, 5;
	add.s32 	%r171, %r170, %r169;
	mad.lo.s32 	%r172, %r171, 6496, %r3;
	add.s32 	%r17, %r172, 44;
	shl.b32 	%r173, %r1, 3;
	and.b32  	%r18, %r173, 120;
	shr.s32 	%r19, %r2, 2;
	mul.lo.s32 	%r20, %r19, 58;
	and.b32  	%r21, %r2, 3;
	mul.lo.s32 	%r174, %r2, 58;
	or.b32  	%r22, %r174, 1;
	shl.b32 	%r175, %r174, 2;
	mov.u32 	%r176, _ZZ17my_kernel_kernel0E18placeholder_shared;
	add.s32 	%r23, %r176, %r175;
	mov.f32 	%f41, 0f00000000;
	mov.u32 	%r219, 0;
	mov.f32 	%f42, %f41;

$L__BB0_1:
	bar.sync 	0;
	mul.lo.s32 	%r25, %r219, 58;
	add.s32 	%r177, %r3, %r25;
	mul.wide.s32 	%rd9, %r177, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.nc.f32 	%f9, [%rd10];
	st.shared.f32 	[%r4], %f9;
	ld.global.nc.f32 	%f10, [%rd10+112];
	st.shared.f32 	[%r4+112], %f10;
	add.s32 	%r178, %r5, %r25;
	mul.wide.s32 	%rd11, %r178, 4;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.f32 	%f11, [%rd12];
	st.shared.f32 	[%r4+224], %f11;
	add.s32 	%r179, %r6, %r25;
	mul.wide.s32 	%rd13, %r179, 4;
	add.s64 	%rd14, %rd2, %rd13;
	ld.global.nc.f32 	%f12, [%rd14];
	st.shared.f32 	[%r4+336], %f12;
	add.s32 	%r180, %r7, %r25;
	mul.wide.s32 	%rd15, %r180, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f13, [%rd16];
	st.shared.f32 	[%r4+448], %f13;
	add.s32 	%r181, %r8, %r25;
	mul.wide.s32 	%rd17, %r181, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f14, [%rd18];
	st.shared.f32 	[%r4+560], %f14;
	add.s32 	%r182, %r9, %r25;
	mul.wide.s32 	%rd19, %r182, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.nc.f32 	%f15, [%rd20];
	st.shared.f32 	[%r4+672], %f15;
	add.s32 	%r183, %r10, %r25;
	mul.wide.s32 	%rd21, %r183, 4;
	add.s64 	%rd22, %rd2, %rd21;
	ld.global.nc.f32 	%f16, [%rd22];
	st.shared.f32 	[%r4+784], %f16;
	add.s32 	%r184, %r11, %r25;
	mul.wide.s32 	%rd23, %r184, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.nc.f32 	%f17, [%rd24];
	st.shared.f32 	[%r4+896], %f17;
	add.s32 	%r185, %r12, %r25;
	mul.wide.s32 	%rd25, %r185, 4;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	st.shared.f32 	[%r4+1008], %f18;
	add.s32 	%r186, %r13, %r25;
	mul.wide.s32 	%rd27, %r186, 4;
	add.s64 	%rd28, %rd2, %rd27;
	ld.global.nc.f32 	%f19, [%rd28];
	st.shared.f32 	[%r4+1120], %f19;
	add.s32 	%r187, %r14, %r25;
	mul.wide.s32 	%rd29, %r187, 4;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.nc.f32 	%f20, [%rd30];
	st.shared.f32 	[%r4+1232], %f20;
	add.s32 	%r188, %r15, %r25;
	mul.wide.s32 	%rd31, %r188, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f21, [%rd32];
	st.shared.f32 	[%r4+1344], %f21;
	add.s32 	%r189, %r16, %r25;
	mul.wide.s32 	%rd33, %r189, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.f32 	%f22, [%rd34];
	st.shared.f32 	[%r4+1456], %f22;
	setp.gt.s32 	%p1, %r2, 13;
	@%p1 bra 	$L__BB0_3;

	add.s32 	%r190, %r17, %r25;
	mul.wide.s32 	%rd35, %r190, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f23, [%rd36];
	st.shared.f32 	[%r4+1568], %f23;

$L__BB0_3:
	mul.lo.s32 	%r192, %r219, 7424;
	or.b32  	%r26, %r192, %r18;
	mov.u32 	%r220, 0;
	mov.u32 	%r221, %r22;

$L__BB0_4:
	add.s32 	%r193, %r221, -1;
	setp.gt.s32 	%p2, %r193, 463;
	setp.gt.s32 	%p3, %r2, 7;
	add.s32 	%r29, %r23, %r220;
	or.pred  	%p4, %p3, %p2;
	@%p4 bra 	$L__BB0_6;

	shl.b32 	%r195, %r193, 4;
	and.b32  	%r196, %r195, -128;
	and.b32  	%r197, %r193, 6;
	add.s32 	%r198, %r26, %r197;
	add.s32 	%r199, %r198, %r196;
	mul.wide.s32 	%rd37, %r199, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f24, [%rd38];
	st.shared.f32 	[%r29], %f24;

$L__BB0_6:
	setp.gt.s32 	%p6, %r221, 463;
	or.pred  	%p7, %p3, %p6;
	@%p7 bra 	$L__BB0_8;

	shl.b32 	%r200, %r221, 4;
	and.b32  	%r201, %r200, -128;
	and.b32  	%r202, %r221, 7;
	add.s32 	%r203, %r26, %r202;
	add.s32 	%r204, %r203, %r201;
	mul.wide.s32 	%rd39, %r204, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f25, [%rd40];
	st.shared.f32 	[%r29+4], %f25;

$L__BB0_8:
	add.s32 	%r221, %r221, 2;
	add.s32 	%r31, %r220, 8;
	setp.ne.s32 	%p8, %r220, 224;
	mov.u32 	%r220, %r31;
	@%p8 bra 	$L__BB0_4;

	bar.sync 	0;
	mov.u32 	%r222, 0;

$L__BB0_10:
	add.s32 	%r206, %r222, %r20;
	shl.b32 	%r207, %r206, 2;
	add.s32 	%r209, %r39, %r207;
	shl.b32 	%r210, %r222, 3;
	or.b32  	%r211, %r210, %r21;
	shl.b32 	%r212, %r211, 2;
	add.s32 	%r214, %r176, %r212;
	ld.shared.f32 	%f26, [%r214];
	ld.shared.f32 	%f27, [%r209];
	fma.rn.f32 	%f28, %f27, %f26, %f41;
	ld.shared.f32 	%f29, [%r214+16];
	fma.rn.f32 	%f30, %f27, %f29, %f42;
	ld.shared.f32 	%f31, [%r214+32];
	ld.shared.f32 	%f32, [%r209+4];
	fma.rn.f32 	%f41, %f32, %f31, %f28;
	ld.shared.f32 	%f33, [%r214+48];
	fma.rn.f32 	%f42, %f32, %f33, %f30;
	add.s32 	%r222, %r222, 2;
	setp.ne.s32 	%p9, %r222, 58;
	@%p9 bra 	$L__BB0_10;

	add.s32 	%r219, %r219, 1;
	setp.lt.u32 	%p10, %r219, 16;
	@%p10 bra 	$L__BB0_1;

	add.s32 	%r215, %r18, %r21;
	mul.wide.u32 	%rd41, %r215, 4;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42];
	add.f32 	%f35, %f41, %f34;
	mov.f32 	%f36, 0f00000000;
	max.f32 	%f37, %f35, %f36;
	or.b32  	%r217, %r21, %r173;
	mad.lo.s32 	%r218, %r19, 896, %r217;
	mul.wide.s32 	%rd43, %r218, 4;
	add.s64 	%rd44, %rd3, %rd43;
	st.global.f32 	[%rd44], %f37;
	ld.global.nc.f32 	%f38, [%rd42+16];
	add.f32 	%f39, %f42, %f38;
	max.f32 	%f40, %f39, %f36;
	st.global.f32 	[%rd44+16], %f40;
	ret;

}

