// Seed: 3999619839
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5;
  final $unsigned(58);
  ;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5
);
  wire id_7;
  ;
  wire [-1 : 1] id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  wire id_9;
endmodule
module module_0 #(
    parameter id_10 = 32'd80,
    parameter id_11 = 32'd24,
    parameter id_12 = 32'd19,
    parameter id_20 = 32'd96,
    parameter id_3  = 32'd67,
    parameter id_4  = 32'd44,
    parameter id_5  = 32'd3,
    parameter id_6  = 32'd30
) (
    output tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply0 _id_3,
    input tri0 _id_4,
    input uwire module_2,
    input uwire _id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri id_9,
    input tri _id_10,
    output wire _id_11,
    output wor _id_12,
    input tri1 id_13,
    output tri id_14
);
  logic [-1 : id_12  ==?  id_3  |  id_11] id_16, id_17;
  wire [-1 'b0 : -1] id_18;
  parameter id_19 = -1;
  wire [-1 : 1] _id_20, id_21;
  wire [id_20 : id_6] id_22;
  wire id_23, id_24, id_25;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_22,
      id_24
  );
  logic [id_4 : 1] id_26[(  id_5  ) : id_10];
endmodule
