Warning (10268): Verilog HDL information at counter.sv(10): always construct contains both blocking and non-blocking assignments File: C:/Users/Jose Rivera/Documents/VGA-Controller/counter.sv Line: 10
Warning (10268): Verilog HDL information at random.sv(12): always construct contains both blocking and non-blocking assignments File: C:/Users/Jose Rivera/Documents/VGA-Controller/random.sv Line: 12
