

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Sun Nov 16 16:18:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write" [FIR_HLS.cpp:60]   --->   Operation 7 'read' 'FIR_delays_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_12" [FIR_HLS.cpp:60]   --->   Operation 8 'read' 'FIR_delays_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_11" [FIR_HLS.cpp:60]   --->   Operation 9 'read' 'FIR_delays_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_10" [FIR_HLS.cpp:60]   --->   Operation 10 'read' 'FIR_delays_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%FIR_delays_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_9" [FIR_HLS.cpp:60]   --->   Operation 11 'read' 'FIR_delays_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FIR_delays_read11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read" [FIR_HLS.cpp:60]   --->   Operation 12 'read' 'FIR_delays_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i16 %FIR_delays_read_2" [FIR_HLS.cpp:68]   --->   Operation 13 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i16 %FIR_delays_read_3" [FIR_HLS.cpp:68]   --->   Operation 14 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.39ns) (grouped into DSP with root node tmp1)   --->   "%tmp = add i17 %sext_ln68_2, i17 %sext_ln68_1" [FIR_HLS.cpp:68]   --->   Operation 15 'add' 'tmp' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into DSP with root node tmp1)   --->   "%tmp_cast = sext i17 %tmp" [FIR_HLS.cpp:68]   --->   Operation 16 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i31 %tmp_cast, i31 9860" [FIR_HLS.cpp:68]   --->   Operation 17 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i16 %FIR_delays_write_read" [FIR_HLS.cpp:63]   --->   Operation 18 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%FIR_delays_read_cast = sext i16 %FIR_delays_read11" [FIR_HLS.cpp:60]   --->   Operation 19 'sext' 'FIR_delays_read_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i31 %tmp_cast, i31 9860" [FIR_HLS.cpp:68]   --->   Operation 20 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (1.69ns) (grouped into DSP with root node add_ln68)   --->   "%tmp4 = add i17 %FIR_delays_read_cast, i17 %sext_ln63" [FIR_HLS.cpp:60]   --->   Operation 21 'add' 'tmp4' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into DSP with root node add_ln68)   --->   "%tmp4_cast = sext i17 %tmp4" [FIR_HLS.cpp:60]   --->   Operation 22 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [3/3] (0.99ns) (grouped into DSP with root node add_ln68)   --->   "%tmp5 = mul i27 %tmp4_cast, i27 436" [FIR_HLS.cpp:60]   --->   Operation 23 'mul' 'tmp5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i16 %FIR_delays_read_1" [FIR_HLS.cpp:68]   --->   Operation 24 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i16 %FIR_delays_read_4" [FIR_HLS.cpp:68]   --->   Operation 25 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i31 %tmp_cast, i31 9860" [FIR_HLS.cpp:68]   --->   Operation 26 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [1/1] (1.69ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp2 = add i17 %sext_ln68_3, i17 %sext_ln68" [FIR_HLS.cpp:68]   --->   Operation 27 'add' 'tmp2' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp2_cast = sext i17 %tmp2" [FIR_HLS.cpp:68]   --->   Operation 28 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i30 %tmp2_cast, i30 1073739770" [FIR_HLS.cpp:68]   --->   Operation 29 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 30 [2/3] (0.99ns) (grouped into DSP with root node add_ln68)   --->   "%tmp5 = mul i27 %tmp4_cast, i27 436" [FIR_HLS.cpp:60]   --->   Operation 30 'mul' 'tmp5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 31 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp1 = mul i31 %tmp_cast, i31 9860" [FIR_HLS.cpp:68]   --->   Operation 31 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i30 %tmp2_cast, i30 1073739770" [FIR_HLS.cpp:68]   --->   Operation 32 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node add_ln68)   --->   "%tmp5 = mul i27 %tmp4_cast, i27 436" [FIR_HLS.cpp:60]   --->   Operation 33 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node add_ln68)   --->   "%sext_ln68_4 = sext i27 %tmp5" [FIR_HLS.cpp:68]   --->   Operation 34 'sext' 'sext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln68 = add i31 %tmp1, i31 %sext_ln68_4" [FIR_HLS.cpp:68]   --->   Operation 35 'add' 'add_ln68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i30 %tmp2_cast, i30 1073739770" [FIR_HLS.cpp:68]   --->   Operation 36 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3_cast = sext i30 %tmp3" [FIR_HLS.cpp:68]   --->   Operation 37 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln68 = add i31 %tmp1, i31 %sext_ln68_4" [FIR_HLS.cpp:68]   --->   Operation 38 'add' 'add_ln68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i31 %add_ln68, i31 %tmp3_cast" [FIR_HLS.cpp:68]   --->   Operation 39 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [FIR_HLS.cpp:60]   --->   Operation 40 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i31 %add_ln68, i31 %tmp3_cast" [FIR_HLS.cpp:68]   --->   Operation 41 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%y = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %FIR_accu32, i32 16, i32 30" [FIR_HLS.cpp:70]   --->   Operation 42 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i15 %y" [FIR_HLS.cpp:70]   --->   Operation 43 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%newret = insertvalue i96 <undef>, i16 %sext_ln70" [FIR_HLS.cpp:70]   --->   Operation 44 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i96 %newret, i16 %FIR_delays_read_4" [FIR_HLS.cpp:70]   --->   Operation 45 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i96 %newret2, i16 %FIR_delays_read_3" [FIR_HLS.cpp:70]   --->   Operation 46 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i96 %newret4, i16 %FIR_delays_read_2" [FIR_HLS.cpp:70]   --->   Operation 47 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i96 %newret6, i16 %FIR_delays_read_1" [FIR_HLS.cpp:70]   --->   Operation 48 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i96 %newret8, i16 %FIR_delays_write_read" [FIR_HLS.cpp:70]   --->   Operation 49 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln70 = ret i96 %newret10" [FIR_HLS.cpp:70]   --->   Operation 50 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_delays_write_read (read        ) [ 0111111]
FIR_delays_read_1     (read        ) [ 0111111]
FIR_delays_read_2     (read        ) [ 0111111]
FIR_delays_read_3     (read        ) [ 0111111]
FIR_delays_read_4     (read        ) [ 0111111]
FIR_delays_read11     (read        ) [ 0110000]
sext_ln68_1           (sext        ) [ 0000000]
sext_ln68_2           (sext        ) [ 0000000]
tmp                   (add         ) [ 0000000]
tmp_cast              (sext        ) [ 0111100]
sext_ln63             (sext        ) [ 0000000]
FIR_delays_read_cast  (sext        ) [ 0000000]
tmp4                  (add         ) [ 0000000]
tmp4_cast             (sext        ) [ 0101100]
sext_ln68             (sext        ) [ 0000000]
sext_ln68_3           (sext        ) [ 0000000]
tmp2                  (add         ) [ 0000000]
tmp2_cast             (sext        ) [ 0100110]
tmp1                  (mul         ) [ 0100010]
tmp5                  (mul         ) [ 0000000]
sext_ln68_4           (sext        ) [ 0100010]
tmp3                  (mul         ) [ 0000000]
tmp3_cast             (sext        ) [ 0100001]
add_ln68              (add         ) [ 0100001]
specpipeline_ln60     (specpipeline) [ 0000000]
FIR_accu32            (add         ) [ 0000000]
y                     (partselect  ) [ 0000000]
sext_ln70             (sext        ) [ 0000000]
newret                (insertvalue ) [ 0000000]
newret2               (insertvalue ) [ 0000000]
newret4               (insertvalue ) [ 0000000]
newret6               (insertvalue ) [ 0000000]
newret8               (insertvalue ) [ 0000000]
newret10              (insertvalue ) [ 0000000]
ret_ln70              (ret         ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_delays_read_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_delays_read_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FIR_delays_read_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FIR_delays_write">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_write"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="FIR_delays_write_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_write_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="FIR_delays_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="FIR_delays_read_2_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="FIR_delays_read_3_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="FIR_delays_read_4_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="FIR_delays_read11_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read11/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln68_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln68_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln63_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="1"/>
<pin id="82" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="FIR_delays_read_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="1"/>
<pin id="85" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="FIR_delays_read_cast/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln68_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="2"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sext_ln68_3_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="2"/>
<pin id="91" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_3/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="y_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="15" slack="0"/>
<pin id="94" dir="0" index="1" bw="31" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sext_ln70_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="15" slack="0"/>
<pin id="103" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="newret_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="96" slack="0"/>
<pin id="107" dir="0" index="1" bw="15" slack="0"/>
<pin id="108" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="newret2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="96" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="5"/>
<pin id="114" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="newret4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="96" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="5"/>
<pin id="119" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="newret6_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="96" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="5"/>
<pin id="124" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="newret8_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="96" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="5"/>
<pin id="129" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="newret10_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="96" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="5"/>
<pin id="134" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret10/6 "/>
</bind>
</comp>

<comp id="136" class="1007" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="14" slack="0"/>
<pin id="140" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp/1 tmp_cast/1 tmp1/1 "/>
</bind>
</comp>

<comp id="144" class="1007" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="0" index="3" bw="31" slack="0"/>
<pin id="149" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp4/2 tmp4_cast/2 tmp5/2 sext_ln68_4/4 add_ln68/4 "/>
</bind>
</comp>

<comp id="154" class="1007" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="13" slack="0"/>
<pin id="158" dir="0" index="3" bw="31" slack="0"/>
<pin id="159" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp2/3 tmp2_cast/3 tmp3/3 tmp3_cast/5 FIR_accu32/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="FIR_delays_write_read_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_write_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="FIR_delays_read_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="2"/>
<pin id="173" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="FIR_delays_read_1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="FIR_delays_read_2_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="5"/>
<pin id="179" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="FIR_delays_read_2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="FIR_delays_read_3_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="5"/>
<pin id="184" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="FIR_delays_read_3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="FIR_delays_read_4_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="2"/>
<pin id="189" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="FIR_delays_read_4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="FIR_delays_read11_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="1"/>
<pin id="195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read11 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="1"/>
<pin id="200" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="203" class="1005" name="add_ln68_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="1"/>
<pin id="205" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="48" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="54" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="104"><net_src comp="92" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="111" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="116" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="121" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="76" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="72" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="83" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="80" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="136" pin="3"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="89" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="86" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="144" pin="4"/><net_sink comp="154" pin=3"/></net>

<net id="164"><net_src comp="154" pin="4"/><net_sink comp="92" pin=1"/></net>

<net id="168"><net_src comp="36" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="174"><net_src comp="42" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="180"><net_src comp="48" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="185"><net_src comp="54" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="190"><net_src comp="60" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="196"><net_src comp="66" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="201"><net_src comp="136" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="206"><net_src comp="144" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: FIR_filter.2 : FIR_delays_read | {1 }
	Port: FIR_filter.2 : FIR_delays_read_9 | {1 }
	Port: FIR_filter.2 : FIR_delays_read_10 | {1 }
	Port: FIR_filter.2 : FIR_delays_read_11 | {1 }
	Port: FIR_filter.2 : FIR_delays_read_12 | {1 }
	Port: FIR_filter.2 : FIR_delays_write | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast : 2
		tmp1 : 3
	State 2
		tmp4 : 1
		tmp4_cast : 2
		tmp5 : 3
	State 3
		tmp2 : 1
		tmp2_cast : 2
		tmp3 : 3
	State 4
		sext_ln68_4 : 1
		add_ln68 : 2
	State 5
		tmp3_cast : 1
		FIR_accu32 : 2
	State 6
		y : 1
		sext_ln70 : 2
		newret : 3
		newret2 : 4
		newret4 : 5
		newret6 : 6
		newret8 : 7
		newret10 : 8
		ret_ln70 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|
| Operation|          Functional Unit         |   DSP   |
|----------|----------------------------------|---------|
| addmuladd|            grp_fu_144            |    1    |
|          |            grp_fu_154            |    1    |
|----------|----------------------------------|---------|
|  addmul  |            grp_fu_136            |    1    |
|----------|----------------------------------|---------|
|          | FIR_delays_write_read_read_fu_36 |    0    |
|          |   FIR_delays_read_1_read_fu_42   |    0    |
|   read   |   FIR_delays_read_2_read_fu_48   |    0    |
|          |   FIR_delays_read_3_read_fu_54   |    0    |
|          |   FIR_delays_read_4_read_fu_60   |    0    |
|          |   FIR_delays_read11_read_fu_66   |    0    |
|----------|----------------------------------|---------|
|          |         sext_ln68_1_fu_72        |    0    |
|          |         sext_ln68_2_fu_76        |    0    |
|          |          sext_ln63_fu_80         |    0    |
|   sext   |    FIR_delays_read_cast_fu_83    |    0    |
|          |          sext_ln68_fu_86         |    0    |
|          |         sext_ln68_3_fu_89        |    0    |
|          |         sext_ln70_fu_101         |    0    |
|----------|----------------------------------|---------|
|partselect|              y_fu_92             |    0    |
|----------|----------------------------------|---------|
|          |           newret_fu_105          |    0    |
|          |          newret2_fu_111          |    0    |
|insertvalue|          newret4_fu_116          |    0    |
|          |          newret6_fu_121          |    0    |
|          |          newret8_fu_126          |    0    |
|          |          newret10_fu_131         |    0    |
|----------|----------------------------------|---------|
|   Total  |                                  |    3    |
|----------|----------------------------------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  FIR_delays_read11_reg_193  |   16   |
|  FIR_delays_read_1_reg_171  |   16   |
|  FIR_delays_read_2_reg_177  |   16   |
|  FIR_delays_read_3_reg_182  |   16   |
|  FIR_delays_read_4_reg_187  |   16   |
|FIR_delays_write_read_reg_165|   16   |
|       add_ln68_reg_203      |   31   |
|         tmp1_reg_198        |   31   |
+-----------------------------+--------+
|            Total            |   158  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_144 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_154 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   64   ||  0.854  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   158  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   158  |   18   |
+-----------+--------+--------+--------+--------+
