// Seed: 3254995318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_11 = -1 ? -1'b0 : $realtime;
  id_13 :
  assume property (@(negedge -1) 1'b0);
  assign id_8 = $realtime;
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6
    , id_11,
    input wor id_7,
    input logic id_8,
    output wire id_9
);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  function void id_12;
    input id_13, id_14, id_15, id_16;
    input id_17;
    begin : LABEL_0
      id_1 <= #1 id_8;
    end
  endfunction
  wire id_18;
  initial begin
    id_12(id_11, id_18);
  end
endmodule
