<html><body><samp><pre>
<!@TC:1699033565>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Fri Nov  3 17:46:05 2023

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1699033574> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1699033574> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1699033574> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1699033574> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":"C:\Users\Duncan\git\ForthCPU\mcuResources\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":"C:\Users\Duncan\git\ForthCPU\UART\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\constants.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\testSetup.v" (library work)
Verilog syntax check successful!
File C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v changed - recompiling
Selecting top level module mcu
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1032:7:1032:10:@N:CG364:@XP_MSG">machxo3l.v(1032)</a><!@TM:1699033574> | Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:494:7:494:10:@N:CG364:@XP_MSG">machxo3l.v(494)</a><!@TM:1699033574> | Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v:8:7:8:15:@N:CG364:@XP_MSG">devBoard.v(8)</a><!@TM:1699033574> | Synthesizing module devBoard in library work.
Running optimization stage 1 on devBoard .......
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v:84:1:84:3:@W:CL118:@XP_MSG">devBoard.v(84)</a><!@TM:1699033574> | Latch generated from always block for signal DIN[15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v:84:1:84:3:@W:CL118:@XP_MSG">devBoard.v(84)</a><!@TM:1699033574> | Latch generated from always block for signal DIN_GPIO[7:0]; possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on devBoard (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:3:7:3:30:@N:CG364:@XP_MSG">instructionPhaseDecoder.v(3)</a><!@TM:1699033574> | Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1699033574> | Feedback mux created for signal FETCH. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1699033574> | Feedback mux created for signal EXECUTE. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1699033574> | Feedback mux created for signal DECODE. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1699033574> | Feedback mux created for signal COMMIT. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v:3:7:3:10:@N:CG364:@XP_MSG">alu.v(3)</a><!@TM:1699033574> | Synthesizing module alu in library work.
Running optimization stage 1 on alu .......
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v:6:7:6:14:@N:CG364:@XP_MSG">aluAMux.v(6)</a><!@TM:1699033574> | Synthesizing module aluAMux in library work.
Running optimization stage 1 on aluAMux .......
Finished optimization stage 1 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v:6:7:6:14:@N:CG364:@XP_MSG">aluBMux.v(6)</a><!@TM:1699033574> | Synthesizing module aluBMux in library work.
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v:9:7:9:14:@N:CG364:@XP_MSG">fullALU.v(9)</a><!@TM:1699033574> | Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1291:7:1291:12:@N:CG364:@XP_MSG">machxo3l.v(1291)</a><!@TM:1699033574> | Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1124:7:1124:10:@N:CG364:@XP_MSG">machxo3l.v(1124)</a><!@TM:1699033574> | Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v:8:7:8:16:@N:CG364:@XP_MSG">registers.v(8)</a><!@TM:1699033574> | Synthesizing module registers in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v:27:9:27:18:@W:CG360:@XP_MSG">registers.v(27)</a><!@TM:1699033574> | Removing wire scuba_vhi, as there is no assignment to it.</font>
Running optimization stage 1 on registers .......
Finished optimization stage 1 on registers (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v:3:7:3:19:@N:CG364:@XP_MSG">registerFile.v(3)</a><!@TM:1699033574> | Synthesizing module registerFile in library work.
Running optimization stage 1 on registerFile .......
Finished optimization stage 1 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\busController\source\busController.v:9:7:9:20:@N:CG364:@XP_MSG">busController.v(9)</a><!@TM:1699033574> | Synthesizing module busController in library work.
Running optimization stage 1 on busController .......
Finished optimization stage 1 on busController (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v:16:7:16:21:@N:CG364:@XP_MSG">programCounter.v(16)</a><!@TM:1699033574> | Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v:3:7:3:28:@N:CG364:@XP_MSG">interruptStateMachine.v(3)</a><!@TM:1699033574> | Synthesizing module interruptStateMachine in library work.
Running optimization stage 1 on interruptStateMachine .......
Finished optimization stage 1 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:34:7:34:22:@N:CG364:@XP_MSG">aluGroupDecoder.v(34)</a><!@TM:1699033574> | Synthesizing module aluGroupDecoder in library work.
Running optimization stage 1 on aluGroupDecoder .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:130:0:130:6:@N:CL189:@XP_MSG">aluGroupDecoder.v(130)</a><!@TM:1699033574> | Register bit REGB_WEN is always 0.
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:77:7:77:28:@N:CG364:@XP_MSG">loadStoreGroupDecoder.v(77)</a><!@TM:1699033574> | Synthesizing module loadStoreGroupDecoder in library work.
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:29:7:29:23:@N:CG364:@XP_MSG">jumpGroupDecoder.v(29)</a><!@TM:1699033574> | Synthesizing module jumpGroupDecoder in library work.
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:12:7:12:26:@N:CG364:@XP_MSG">generalGroupDecoder.v(12)</a><!@TM:1699033574> | Synthesizing module generalGroupDecoder in library work.
Running optimization stage 1 on generalGroupDecoder .......
Finished optimization stage 1 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v:7:7:7:21:@N:CG364:@XP_MSG">opxMultiplexer.v(7)</a><!@TM:1699033574> | Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:6:7:6:11:@N:CG364:@XP_MSG">core.v(6)</a><!@TM:1699033574> | Synthesizing module core in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:43:13:43:22:@W:CG360:@XP_MSG">core.v(43)</a><!@TM:1699033574> | Removing wire CC_APPLYX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:44:13:44:23:@W:CG360:@XP_MSG">core.v(44)</a><!@TM:1699033574> | Removing wire CC_INVERTX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:45:12:45:22:@W:CG360:@XP_MSG">core.v(45)</a><!@TM:1699033574> | Removing wire CC_SELECTX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:51:12:51:19:@W:CG360:@XP_MSG">core.v(51)</a><!@TM:1699033574> | Removing wire LDSINCF, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:93:12:93:24:@W:CG360:@XP_MSG">core.v(93)</a><!@TM:1699033574> | Removing wire LDS_PC_BASEX, as there is no assignment to it.</font>
Running optimization stage 1 on core .......
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v:11:7:11:19:@N:CG364:@XP_MSG">memoryMapper.v(11)</a><!@TM:1699033574> | Synthesizing module memoryMapper in library work.
Running optimization stage 1 on memoryMapper .......
Finished optimization stage 1 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1037:7:1037:16:@N:CG364:@XP_MSG">machxo3l.v(1037)</a><!@TM:1699033574> | Synthesizing module ROM128X1A in library work.
Running optimization stage 1 on ROM128X1A .......
Finished optimization stage 1 on ROM128X1A (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v:8:7:8:10:@N:CG364:@XP_MSG">rom.v(8)</a><!@TM:1699033574> | Synthesizing module rom in library work.
Running optimization stage 1 on rom .......
Finished optimization stage 1 on rom (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:563:7:563:10:@N:CG364:@XP_MSG">machxo3l.v(563)</a><!@TM:1699033574> | Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:43:7:43:11:@N:CG364:@XP_MSG">machxo3l.v(43)</a><!@TM:1699033574> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1120:7:1120:10:@N:CG364:@XP_MSG">machxo3l.v(1120)</a><!@TM:1699033574> | Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:187:7:187:14:@N:CG364:@XP_MSG">machxo3l.v(187)</a><!@TM:1699033574> | Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:782:7:782:12:@N:CG364:@XP_MSG">machxo3l.v(782)</a><!@TM:1699033574> | Synthesizing module MUX81 in library work.
Running optimization stage 1 on MUX81 .......
Finished optimization stage 1 on MUX81 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v:8:7:8:10:@N:CG364:@XP_MSG">RAM.v(8)</a><!@TM:1699033574> | Synthesizing module RAM in library work.
Running optimization stage 1 on RAM .......
Finished optimization stage 1 on RAM (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v:14:7:14:14:@N:CG364:@XP_MSG">receiver.v(14)</a><!@TM:1699033574> | Synthesizing module UART_RX in library work.
Running optimization stage 1 on UART_RX .......
Finished optimization stage 1 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:14:7:14:14:@N:CG364:@XP_MSG">transmitter.v(14)</a><!@TM:1699033574> | Synthesizing module UART_TX in library work.
Running optimization stage 1 on UART_TX .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:38:2:38:8:@A:CL282:@XP_MSG">transmitter.v(38)</a><!@TM:1699033574> | Feedback mux created for signal r_TX_Data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:38:2:38:8:@A:CL282:@XP_MSG">transmitter.v(38)</a><!@TM:1699033574> | Feedback mux created for signal r_Clock_Count[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:38:2:38:8:@A:CL282:@XP_MSG">transmitter.v(38)</a><!@TM:1699033574> | Feedback mux created for signal r_Bit_Index[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\UART.v:27:7:27:11:@N:CG364:@XP_MSG">UART.v(27)</a><!@TM:1699033574> | Synthesizing module UART in library work.
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\UART.v:94:48:94:54:@W:CS101:@XP_MSG">UART.v(94)</a><!@TM:1699033574> | Index 16 is out of range for variable STATUS</font>
Running optimization stage 1 on UART .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\UART.v:97:0:97:6:@A:CL282:@XP_MSG">UART.v(97)</a><!@TM:1699033574> | Feedback mux created for signal DOUT[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v:7:7:7:28:@N:CG364:@XP_MSG">interruptMaskRegister.v(7)</a><!@TM:1699033574> | Synthesizing module interruptMaskRegister in library work.
Running optimization stage 1 on interruptMaskRegister .......
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v:60:0:60:6:@W:CL208:@XP_MSG">interruptMaskRegister.v(60)</a><!@TM:1699033574> | All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v:3:7:3:19:@N:CG364:@XP_MSG">mcuResources.v(3)</a><!@TM:1699033574> | Synthesizing module mcuResources in library work.
Running optimization stage 1 on mcuResources .......
Finished optimization stage 1 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:7:7:7:10:@N:CG364:@XP_MSG">mcu.v(7)</a><!@TM:1699033574> | Synthesizing module mcu in library work.
Running optimization stage 1 on mcu .......
Finished optimization stage 1 on mcu (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on mcu .......
Finished optimization stage 2 on mcu (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 103MB)
Running optimization stage 2 on mcuResources .......
Finished optimization stage 2 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 103MB)
Running optimization stage 2 on interruptMaskRegister .......
Finished optimization stage 2 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on UART .......
Finished optimization stage 2 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on UART_TX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:38:2:38:8:@N:CL201:@XP_MSG">transmitter.v(38)</a><!@TM:1699033574> | Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 103MB)
Running optimization stage 2 on UART_RX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v:37:2:37:8:@N:CL201:@XP_MSG">receiver.v(37)</a><!@TM:1699033574> | Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on RAM .......
Finished optimization stage 2 on RAM (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on MUX81 .......
Finished optimization stage 2 on MUX81 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on rom .......
Finished optimization stage 2 on rom (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on ROM128X1A .......
Finished optimization stage 2 on ROM128X1A (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on memoryMapper .......
Finished optimization stage 2 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on core .......
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on opxMultiplexer .......
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on generalGroupDecoder .......
Finished optimization stage 2 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on jumpGroupDecoder .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:37:13:37:19:@N:CL159:@XP_MSG">jumpGroupDecoder.v(37)</a><!@TM:1699033574> | Input GROUPF is unused.
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:298:0:298:6:@W:CL177:@XP_MSG">loadStoreGroupDecoder.v(298)</a><!@TM:1699033574> | Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:85:7:85:12:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(85)</a><!@TM:1699033574> | Input FETCH is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on aluGroupDecoder .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:37:7:37:12:@N:CL159:@XP_MSG">aluGroupDecoder.v(37)</a><!@TM:1699033574> | Input RESET is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on interruptStateMachine .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v:174:0:174:6:@N:CL201:@XP_MSG">interruptStateMachine.v(174)</a><!@TM:1699033574> | Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 10 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on programCounter .......
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on busController .......
Finished optimization stage 2 on busController (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on registerFile .......
Finished optimization stage 2 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on registers .......
Finished optimization stage 2 on registers (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on aluBMux .......
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on aluAMux .......
Finished optimization stage 2 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 103MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@N:CL201:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1699033574> | Trying to extract state machine for register PHASE.
Extracted state machine for register PHASE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 106MB)
Running optimization stage 2 on devBoard .......
Finished optimization stage 2 on devBoard (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 106MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 106MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 106MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 101MB peak: 106MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime

Process completed successfully.
# Fri Nov  3 17:46:14 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1699033574> | Running in 64-bit mode 
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov  3 17:46:14 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.rt.csv:@XP_FILE">ForthCPU_impl1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime

Process completed successfully.
# Fri Nov  3 17:46:14 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1699033565>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1699033575> | Running in 64-bit mode 
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov  3 17:46:15 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1699033565>
# Fri Nov  3 17:46:15 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1699033577> | No constraint file specified. 
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt:@XP_FILE">ForthCPU_impl1_scck.rpt</a>
See clock summary report "C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1699033577> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1699033577> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1699033577> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1699033577> | Applying initial value "00000000" on instance r_RX_Byte[7:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1699033577> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1699033577> | Applying initial value "0" on instance r_RX_DV. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1699033577> | Applying initial value "000" on instance r_SM_Main[2:0]. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:97:0:97:6:@W:BN132:@XP_MSG">uart.v(97)</a><!@TM:1699033577> | Removing sequential instance mcuResourcesInst.UARTInst.DATA_AVAILABLE_R because it is equivalent to instance mcuResourcesInst.UARTInst.RXI_R. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine PHASE[4:0] (in view: work.instructionPhaseDecoder(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
Encoding state machine STATE[9:0] (in view: work.interruptStateMachine(verilog))
original code -> new code
   0000 -> 0000000001
   0010 -> 0000000010
   0011 -> 0000000100
   0100 -> 0000001000
   0101 -> 0000010000
   0110 -> 0000100000
   0111 -> 0001000000
   1000 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
Encoding state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\transmitter.v:38:2:38:8:@N:MO225:@XP_MSG">transmitter.v(38)</a><!@TM:1699033577> | There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 178MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 179MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1699033577> | Applying syn_allowed_resources blockrams=240 on top level netlist mcu  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 179MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start              Requested     Requested     Clock        Clock                   Clock
Level     Clock              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------
0 -       System             100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                   
0 -       mcu|PIN_CLK_X1     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     304  
                                                                                                   
0 -       mcu|PIN_RESETN     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     24   
===================================================================================================



Clock Load Summary
***********************

                   Clock     Source               Clock Pin                                                      Non-clock Pin                                                  Non-clock Pin                                              
Clock              Load      Pin                  Seq Example                                                    Seq Example                                                    Comb Example                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System             0         -                    -                                                              -                                                              -                                                          
                                                                                                                                                                                                                                           
mcu|PIN_CLK_X1     304       PIN_CLK_X1(port)     mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                                                              coreInst.busControllerInst.un1_CLK.I[0](inv)               
                                                                                                                                                                                                                                           
mcu|PIN_RESETN     24        PIN_RESETN(port)     boardInst.DIN[0].C                                             mcuResourcesInst.interruptMaskRegisterInst.MASK_REG[7:0].E     mcuResourcesInst.interruptMaskRegisterInst.DOUT18.I[0](inv)
===========================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\duncan\git\forthcpu\devboard\source\devboard.v:111:0:111:6:@W:MT529:@XP_MSG">devboard.v(111)</a><!@TM:1699033577> | Found inferred clock mcu|PIN_CLK_X1 which controls 304 sequential elements including boardInst.BPIN_LED[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\duncan\git\forthcpu\devboard\source\devboard.v:84:1:84:3:@W:MT529:@XP_MSG">devboard.v(84)</a><!@TM:1699033577> | Found inferred clock mcu|PIN_RESETN which controls 24 sequential elements including boardInst.DIN_GPIO[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 328 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_prem.srm@|S:PIN_CLK_X1@|E:boardInst.BPIN_LED[7:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       PIN_CLK_X1          port                   304        boardInst.BPIN_LED[7:0]
<a href="@|L:C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_prem.srm@|S:PIN_RESETN@|E:boardInst.DIN_GPIO[7]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       PIN_RESETN          port                   24         boardInst.DIN_GPIO[7]  
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1699033577> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 92MB peak: 180MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Nov  3 17:46:17 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1699033565>
# Fri Nov  3 17:46:18 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1699033605> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1699033605> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1699033605> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 171MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v:174:0:174:6:@W:BN132:@XP_MSG">interruptstatemachine.v(174)</a><!@TM:1699033605> | Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\duncan\git\forthcpu\alub\source\alu.v:34:3:34:7:@W:FA239:@XP_MSG">alu.v(34)</a><!@TM:1699033605> | ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\duncan\git\forthcpu\alub\source\alu.v:34:3:34:7:@N:MO106:@XP_MSG">alu.v(34)</a><!@TM:1699033605> | Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v:174:0:174:6:@W:BN132:@XP_MSG">interruptstatemachine.v(174)</a><!@TM:1699033605> | Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1699033605> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\receiver.v:56:14:56:50:@N:MF179:@XP_MSG">receiver.v(56)</a><!@TM:1699033605> | Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 198MB peak: 198MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 197MB peak: 198MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 198MB peak: 206MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 200MB peak: 206MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 200MB peak: 206MB)


Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 198MB peak: 206MB)


Finished technology mapping (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 254MB peak: 254MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:17s		   -22.21ns		1318 /       276
   2		0h:00m:17s		   -21.23ns		1309 /       276
   3		0h:00m:17s		   -21.23ns		1310 /       276
   4		0h:00m:17s		   -21.23ns		1310 /       276
   5		0h:00m:17s		   -21.09ns		1310 /       276
   6		0h:00m:17s		   -21.04ns		1310 /       276
   7		0h:00m:17s		   -21.23ns		1310 /       276
   8		0h:00m:17s		   -21.23ns		1310 /       276
   9		0h:00m:17s		   -21.09ns		1310 /       276
  10		0h:00m:17s		   -21.23ns		1310 /       276
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v:68:0:68:6:@N:FX271:@XP_MSG">instructionphasedecoder.v(68)</a><!@TM:1699033605> | Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[9] (in view: work.mcu(verilog)) with 33 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  11		0h:00m:20s		   -21.23ns		1312 /       278
  12		0h:00m:20s		   -21.08ns		1314 /       278
  13		0h:00m:20s		   -21.09ns		1314 /       278
  14		0h:00m:20s		   -21.23ns		1316 /       278
  15		0h:00m:20s		   -21.09ns		1316 /       278
  16		0h:00m:20s		   -21.04ns		1316 /       278
  17		0h:00m:20s		   -20.89ns		1316 /       278
  18		0h:00m:20s		   -21.04ns		1317 /       278
  19		0h:00m:20s		   -20.89ns		1317 /       278
  20		0h:00m:21s		   -21.04ns		1316 /       278
  21		0h:00m:21s		   -20.89ns		1316 /       278

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v:68:0:68:6:@N:FX271:@XP_MSG">instructionphasedecoder.v(68)</a><!@TM:1699033605> | Replicating instance coreInst.instructionPhaseDecoderInst.INSTRUCTION[15] (in view: work.mcu(verilog)) with 52 loads 2 times to improve timing.
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  22		0h:00m:21s		   -20.16ns		1334 /       280
  23		0h:00m:21s		   -19.94ns		1335 /       280
  24		0h:00m:21s		   -19.80ns		1335 /       280
  25		0h:00m:21s		   -20.25ns		1337 /       280

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 255MB peak: 255MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1699033605> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 256MB peak: 256MB)


Start Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 215MB peak: 256MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:23s; Memory used current: 255MB peak: 256MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1699033605> | Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1699033605> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:24s; Memory used current: 261MB peak: 261MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:24s; Memory used current: 261MB peak: 261MB)


Start final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:24s; Memory used current: 255MB peak: 261MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1699033605> | Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1699033605> | Found inferred clock mcu|PIN_RESETN with period 10.00ns. Please declare a user-defined clock on port PIN_RESETN.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Nov  3 17:46:44 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1699033605> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1699033605> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -20.005

                   Requested     Estimated      Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency      Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1     100.0 MHz     33.3 MHz       10.000        30.005        -20.005     inferred     Inferred_clkgroup_0
mcu|PIN_RESETN     100.0 MHz     NA             10.000        NA            NA          inferred     Inferred_clkgroup_1
System             100.0 MHz     2120.4 MHz     10.000        0.472         9.528       system       system_clkgroup    
========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------
System          mcu|PIN_CLK_X1  |  10.000      9.528    |  No paths    -      |  No paths    -      |  No paths    -     
mcu|PIN_CLK_X1  mcu|PIN_CLK_X1  |  10.000      -20.005  |  No paths    -      |  5.000       2.606  |  5.000       -6.340
mcu|PIN_CLK_X1  mcu|PIN_RESETN  |  Diff grp    -        |  No paths    -      |  No paths    -      |  Diff grp    -     
mcu|PIN_RESETN  mcu|PIN_CLK_X1  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: mcu|PIN_CLK_X1</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                      Arrival            
Instance                                                      Reference          Type        Pin      Net                   Time        Slack  
                                                              Clock                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOB5     REGB_DOUT[5]          3.548       -20.005
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOB6     REGB_DOUT[6]          3.548       -20.005
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOB7     REGB_DOUT[7]          3.548       -20.005
coreInst.registerFileInst.regs.registers_0_1_0                mcu|PIN_CLK_X1     DP8KC       DOB0     REGB_DOUT[8]          3.548       -20.005
coreInst.registerFileInst.regs.registers_0_1_0                mcu|PIN_CLK_X1     DP8KC       DOB1     REGB_DOUT[9]          3.548       -20.005
coreInst.registerFileInst.regs.registers_0_1_0                mcu|PIN_CLK_X1     DP8KC       DOB2     REGB_DOUT[10]         3.548       -20.005
coreInst.registerFileInst.regs.registers_0_1_0                mcu|PIN_CLK_X1     DP8KC       DOB4     REGB_DOUT[12]         3.548       -20.005
coreInst.instructionPhaseDecoderInst.INSTRUCTION[14]          mcu|PIN_CLK_X1     FD1P3DX     Q        INSTRUCTION[14]       1.417       -20.000
coreInst.registerFileInst.regs.registers_0_0_1                mcu|PIN_CLK_X1     DP8KC       DOB0     REGB_DOUT[0]          3.548       -19.912
coreInst.instructionPhaseDecoderInst.INSTRUCTION_fast[15]     mcu|PIN_CLK_X1     FD1P3DX     Q        REGA_DINX_fast[1]     1.329       -19.911
===============================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                   Starting                                                 Required            
Instance                                           Reference          Type        Pin      Net              Time         Slack  
                                                   Clock                                                                        
--------------------------------------------------------------------------------------------------------------------------------
coreInst.fullALUInst.CC_PARITY                     mcu|PIN_CLK_X1     FD1P3DX     D        CC_P             9.894        -17.753
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA0     DINA[8]          8.247        -16.661
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA1     DINA[9]          8.247        -16.661
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA2     DINA[10]         8.247        -16.661
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA3     DINA[11]         8.247        -16.661
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA4     DINA[12]         8.247        -16.661
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA5     DINA[13]         8.247        -16.661
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA6     DINA[14]         8.247        -16.661
coreInst.registerFileInst.regs.registers_0_1_0     mcu|PIN_CLK_X1     DP8KC       DIA7     DINA[15]         8.247        -16.661
mcuResourcesInst.RAMInst.RAM_0_1_14                mcu|PIN_CLK_X1     DP8KC       DIA5     DOUT_BUF[13]     8.247        -14.091
================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.srr:srsfC:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.srs:fp:57524:67430:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      30.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.005

    Number of logic level(s):                25
    Starting point:                          coreInst.registerFileInst.regs.registers_0_0_1 / DOB5
    Ending point:                            coreInst.programCounterInst.PC_A[4] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKB
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                             Pin      Pin               Arrival      No. of    
Name                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                DP8KC        DOB5     Out     3.548     3.548 r      -         
REGB_DOUT[5]                                                  Net          -        -       -         -            4         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_4                  ORCALUT4     B        In      0.000     3.548 r      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_4                  ORCALUT4     Z        Out     1.017     4.565 f      -         
OVER_2_9_i_a5_4                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5                    ORCALUT4     D        In      0.000     4.565 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5                    ORCALUT4     Z        Out     1.017     5.582 f      -         
N_74                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     B        In      0.000     5.582 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     Z        Out     1.017     6.598 f      -         
N_33_1                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     C        In      0.000     6.598 f      -         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     Z        Out     1.277     7.875 r      -         
OVER_2                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     C        In      0.000     7.875 r      -         
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     Z        Out     1.193     9.068 f      -         
un7_sex[15]                                                   Net          -        -       -         -            4         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     D        In      0.000     9.068 f      -         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     Z        Out     1.017     10.085 f     -         
sex_2_0                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     A        In      0.000     10.085 f     -         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     Z        Out     1.273     11.358 f     -         
sex_2_12                                                      Net          -        -       -         -            9         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     A        In      0.000     11.358 f     -         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     Z        Out     1.265     12.622 f     -         
sex_2                                                         Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     B        In      0.000     12.622 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     Z        Out     1.017     13.639 f     -         
N_246                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     B        In      0.000     13.639 f     -         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     Z        Out     1.017     14.656 f     -         
N_262                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     C        In      0.000     14.656 f     -         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     Z        Out     1.017     15.673 f     -         
RESULT_15_am[5]                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        BLUT     In      0.000     15.673 f     -         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        Z        Out     0.214     15.887 f     -         
N_294                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     B        In      0.000     15.887 f     -         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     Z        Out     1.233     17.120 f     -         
ALU_R[5]                                                      Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     A        In      0.000     17.120 f     -         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     Z        Out     0.449     17.569 f     -         
ADDR_BUF[5]                                                   Net          -        -       -         -            34        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     A        In      0.000     17.569 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     Z        Out     1.153     18.721 f     -         
UART_MAP_0_a2_0_3_s_2_0                                       Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     C        In      0.000     18.721 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     Z        Out     1.089     19.810 f     -         
UART_MAP_0_a2_0_3_s_2_x                                       Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     D        In      0.000     19.810 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     Z        Out     1.017     20.827 r     -         
UART_MAP_0_a2_sx                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     C        In      0.000     20.827 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     Z        Out     1.313     22.140 f     -         
UART_MAP                                                      Net          -        -       -         -            16        
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     D        In      0.000     22.140 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     Z        Out     1.017     23.157 r     -         
ARGA_0_iv_a4_0[1]                                             Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     B        In      0.000     23.157 r     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     Z        Out     1.017     24.173 f     -         
ARGA_0_iv_0_2_0[1]                                            Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     C        In      0.000     24.173 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     Z        Out     1.017     25.190 r     -         
ARGA_0_iv_0_2[1]                                              Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        B0       In      0.000     25.190 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        COUT     Out     1.544     26.735 r     -         
PC_A_NEXT_cry_2                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        CIN      In      0.000     26.735 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        S1       Out     1.725     28.460 r     -         
PC_A_NEXT[4]                                                  Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     D        In      0.000     28.460 r     -         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     Z        Out     1.017     29.477 f     -         
PC_A_RNO_0[4]                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     C        In      0.000     29.477 f     -         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     Z        Out     0.617     30.093 r     -         
N_161_i                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[4]                           FD1P3BX      D        In      0.000     30.093 r     -         
=============================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      30.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.005

    Number of logic level(s):                25
    Starting point:                          coreInst.registerFileInst.regs.registers_0_0_1 / DOB6
    Ending point:                            coreInst.programCounterInst.PC_A[4] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKB
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                             Pin      Pin               Arrival      No. of    
Name                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                DP8KC        DOB6     Out     3.548     3.548 r      -         
REGB_DOUT[6]                                                  Net          -        -       -         -            4         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_1_5                ORCALUT4     C        In      0.000     3.548 r      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_1_5                ORCALUT4     Z        Out     1.017     4.565 f      -         
OVER_2_9_i_a5_1_3                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_1                  ORCALUT4     D        In      0.000     4.565 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_1                  ORCALUT4     Z        Out     1.017     5.582 f      -         
N_76_0                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     D        In      0.000     5.582 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     Z        Out     1.017     6.598 f      -         
N_33_1                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     C        In      0.000     6.598 f      -         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     Z        Out     1.277     7.875 r      -         
OVER_2                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     C        In      0.000     7.875 r      -         
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     Z        Out     1.193     9.068 f      -         
un7_sex[15]                                                   Net          -        -       -         -            4         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     D        In      0.000     9.068 f      -         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     Z        Out     1.017     10.085 f     -         
sex_2_0                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     A        In      0.000     10.085 f     -         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     Z        Out     1.273     11.358 f     -         
sex_2_12                                                      Net          -        -       -         -            9         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     A        In      0.000     11.358 f     -         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     Z        Out     1.265     12.622 f     -         
sex_2                                                         Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     B        In      0.000     12.622 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     Z        Out     1.017     13.639 f     -         
N_246                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     B        In      0.000     13.639 f     -         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     Z        Out     1.017     14.656 f     -         
N_262                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     C        In      0.000     14.656 f     -         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     Z        Out     1.017     15.673 f     -         
RESULT_15_am[5]                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        BLUT     In      0.000     15.673 f     -         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        Z        Out     0.214     15.887 f     -         
N_294                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     B        In      0.000     15.887 f     -         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     Z        Out     1.233     17.120 f     -         
ALU_R[5]                                                      Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     A        In      0.000     17.120 f     -         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     Z        Out     0.449     17.569 f     -         
ADDR_BUF[5]                                                   Net          -        -       -         -            34        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     A        In      0.000     17.569 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     Z        Out     1.153     18.721 f     -         
UART_MAP_0_a2_0_3_s_2_0                                       Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     C        In      0.000     18.721 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     Z        Out     1.089     19.810 f     -         
UART_MAP_0_a2_0_3_s_2_x                                       Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     D        In      0.000     19.810 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     Z        Out     1.017     20.827 r     -         
UART_MAP_0_a2_sx                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     C        In      0.000     20.827 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     Z        Out     1.313     22.140 f     -         
UART_MAP                                                      Net          -        -       -         -            16        
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     D        In      0.000     22.140 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     Z        Out     1.017     23.157 r     -         
ARGA_0_iv_a4_0[1]                                             Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     B        In      0.000     23.157 r     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     Z        Out     1.017     24.173 f     -         
ARGA_0_iv_0_2_0[1]                                            Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     C        In      0.000     24.173 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     Z        Out     1.017     25.190 r     -         
ARGA_0_iv_0_2[1]                                              Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        B0       In      0.000     25.190 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        COUT     Out     1.544     26.735 r     -         
PC_A_NEXT_cry_2                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        CIN      In      0.000     26.735 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        S1       Out     1.725     28.460 r     -         
PC_A_NEXT[4]                                                  Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     D        In      0.000     28.460 r     -         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     Z        Out     1.017     29.477 f     -         
PC_A_RNO_0[4]                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     C        In      0.000     29.477 f     -         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     Z        Out     0.617     30.093 r     -         
N_161_i                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[4]                           FD1P3BX      D        In      0.000     30.093 r     -         
=============================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      30.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.005

    Number of logic level(s):                25
    Starting point:                          coreInst.registerFileInst.regs.registers_0_0_1 / DOB7
    Ending point:                            coreInst.programCounterInst.PC_A[4] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKB
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                             Pin      Pin               Arrival      No. of    
Name                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_0_1                DP8KC        DOB7     Out     3.548     3.548 r      -         
REGB_DOUT[7]                                                  Net          -        -       -         -            4         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_4                  ORCALUT4     D        In      0.000     3.548 r      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_4                  ORCALUT4     Z        Out     1.017     4.565 f      -         
OVER_2_9_i_a5_4                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5                    ORCALUT4     D        In      0.000     4.565 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5                    ORCALUT4     Z        Out     1.017     5.582 f      -         
N_74                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     B        In      0.000     5.582 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     Z        Out     1.017     6.598 f      -         
N_33_1                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     C        In      0.000     6.598 f      -         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     Z        Out     1.277     7.875 r      -         
OVER_2                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     C        In      0.000     7.875 r      -         
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     Z        Out     1.193     9.068 f      -         
un7_sex[15]                                                   Net          -        -       -         -            4         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     D        In      0.000     9.068 f      -         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     Z        Out     1.017     10.085 f     -         
sex_2_0                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     A        In      0.000     10.085 f     -         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     Z        Out     1.273     11.358 f     -         
sex_2_12                                                      Net          -        -       -         -            9         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     A        In      0.000     11.358 f     -         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     Z        Out     1.265     12.622 f     -         
sex_2                                                         Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     B        In      0.000     12.622 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     Z        Out     1.017     13.639 f     -         
N_246                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     B        In      0.000     13.639 f     -         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     Z        Out     1.017     14.656 f     -         
N_262                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     C        In      0.000     14.656 f     -         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     Z        Out     1.017     15.673 f     -         
RESULT_15_am[5]                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        BLUT     In      0.000     15.673 f     -         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        Z        Out     0.214     15.887 f     -         
N_294                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     B        In      0.000     15.887 f     -         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     Z        Out     1.233     17.120 f     -         
ALU_R[5]                                                      Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     A        In      0.000     17.120 f     -         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     Z        Out     0.449     17.569 f     -         
ADDR_BUF[5]                                                   Net          -        -       -         -            34        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     A        In      0.000     17.569 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     Z        Out     1.153     18.721 f     -         
UART_MAP_0_a2_0_3_s_2_0                                       Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     C        In      0.000     18.721 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     Z        Out     1.089     19.810 f     -         
UART_MAP_0_a2_0_3_s_2_x                                       Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     D        In      0.000     19.810 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     Z        Out     1.017     20.827 r     -         
UART_MAP_0_a2_sx                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     C        In      0.000     20.827 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     Z        Out     1.313     22.140 f     -         
UART_MAP                                                      Net          -        -       -         -            16        
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     D        In      0.000     22.140 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     Z        Out     1.017     23.157 r     -         
ARGA_0_iv_a4_0[1]                                             Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     B        In      0.000     23.157 r     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     Z        Out     1.017     24.173 f     -         
ARGA_0_iv_0_2_0[1]                                            Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     C        In      0.000     24.173 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     Z        Out     1.017     25.190 r     -         
ARGA_0_iv_0_2[1]                                              Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        B0       In      0.000     25.190 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        COUT     Out     1.544     26.735 r     -         
PC_A_NEXT_cry_2                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        CIN      In      0.000     26.735 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        S1       Out     1.725     28.460 r     -         
PC_A_NEXT[4]                                                  Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     D        In      0.000     28.460 r     -         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     Z        Out     1.017     29.477 f     -         
PC_A_RNO_0[4]                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     C        In      0.000     29.477 f     -         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     Z        Out     0.617     30.093 r     -         
N_161_i                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[4]                           FD1P3BX      D        In      0.000     30.093 r     -         
=============================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      30.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.005

    Number of logic level(s):                25
    Starting point:                          coreInst.registerFileInst.regs.registers_0_1_0 / DOB0
    Ending point:                            coreInst.programCounterInst.PC_A[4] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKB
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                             Pin      Pin               Arrival      No. of    
Name                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_1_0                DP8KC        DOB0     Out     3.548     3.548 r      -         
REGB_DOUT[8]                                                  Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_3                  ORCALUT4     A        In      0.000     3.548 r      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_3                  ORCALUT4     Z        Out     1.017     4.565 f      -         
OVER_2_9_i_a5_3                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5                    ORCALUT4     C        In      0.000     4.565 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5                    ORCALUT4     Z        Out     1.017     5.582 f      -         
N_74                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     B        In      0.000     5.582 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     Z        Out     1.017     6.598 f      -         
N_33_1                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     C        In      0.000     6.598 f      -         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     Z        Out     1.277     7.875 r      -         
OVER_2                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     C        In      0.000     7.875 r      -         
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     Z        Out     1.193     9.068 f      -         
un7_sex[15]                                                   Net          -        -       -         -            4         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     D        In      0.000     9.068 f      -         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     Z        Out     1.017     10.085 f     -         
sex_2_0                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     A        In      0.000     10.085 f     -         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     Z        Out     1.273     11.358 f     -         
sex_2_12                                                      Net          -        -       -         -            9         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     A        In      0.000     11.358 f     -         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     Z        Out     1.265     12.622 f     -         
sex_2                                                         Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     B        In      0.000     12.622 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     Z        Out     1.017     13.639 f     -         
N_246                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     B        In      0.000     13.639 f     -         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     Z        Out     1.017     14.656 f     -         
N_262                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     C        In      0.000     14.656 f     -         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     Z        Out     1.017     15.673 f     -         
RESULT_15_am[5]                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        BLUT     In      0.000     15.673 f     -         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        Z        Out     0.214     15.887 f     -         
N_294                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     B        In      0.000     15.887 f     -         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     Z        Out     1.233     17.120 f     -         
ALU_R[5]                                                      Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     A        In      0.000     17.120 f     -         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     Z        Out     0.449     17.569 f     -         
ADDR_BUF[5]                                                   Net          -        -       -         -            34        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     A        In      0.000     17.569 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     Z        Out     1.153     18.721 f     -         
UART_MAP_0_a2_0_3_s_2_0                                       Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     C        In      0.000     18.721 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     Z        Out     1.089     19.810 f     -         
UART_MAP_0_a2_0_3_s_2_x                                       Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     D        In      0.000     19.810 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     Z        Out     1.017     20.827 r     -         
UART_MAP_0_a2_sx                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     C        In      0.000     20.827 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     Z        Out     1.313     22.140 f     -         
UART_MAP                                                      Net          -        -       -         -            16        
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     D        In      0.000     22.140 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     Z        Out     1.017     23.157 r     -         
ARGA_0_iv_a4_0[1]                                             Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     B        In      0.000     23.157 r     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     Z        Out     1.017     24.173 f     -         
ARGA_0_iv_0_2_0[1]                                            Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     C        In      0.000     24.173 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     Z        Out     1.017     25.190 r     -         
ARGA_0_iv_0_2[1]                                              Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        B0       In      0.000     25.190 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        COUT     Out     1.544     26.735 r     -         
PC_A_NEXT_cry_2                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        CIN      In      0.000     26.735 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        S1       Out     1.725     28.460 r     -         
PC_A_NEXT[4]                                                  Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     D        In      0.000     28.460 r     -         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     Z        Out     1.017     29.477 f     -         
PC_A_RNO_0[4]                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     C        In      0.000     29.477 f     -         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     Z        Out     0.617     30.093 r     -         
N_161_i                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[4]                           FD1P3BX      D        In      0.000     30.093 r     -         
=============================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      30.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.005

    Number of logic level(s):                25
    Starting point:                          coreInst.registerFileInst.regs.registers_0_1_0 / DOB1
    Ending point:                            coreInst.programCounterInst.PC_A[4] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLKB
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                             Pin      Pin               Arrival      No. of    
Name                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
coreInst.registerFileInst.regs.registers_0_1_0                DP8KC        DOB1     Out     3.548     3.548 r      -         
REGB_DOUT[9]                                                  Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_3                  ORCALUT4     B        In      0.000     3.548 r      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5_3                  ORCALUT4     Z        Out     1.017     4.565 f      -         
OVER_2_9_i_a5_3                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5                    ORCALUT4     C        In      0.000     4.565 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i_a5                    ORCALUT4     Z        Out     1.017     5.582 f      -         
N_74                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     B        In      0.000     5.582 f      -         
coreInst.fullALUInst.aluInst.OVER_2_9_i                       ORCALUT4     Z        Out     1.017     6.598 f      -         
N_33_1                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     C        In      0.000     6.598 f      -         
coreInst.fullALUInst.aluInst.OVER_2                           ORCALUT4     Z        Out     1.277     7.875 r      -         
OVER_2                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     C        In      0.000     7.875 r      -         
coreInst.fullALUInst.aluInst.un7_sex_181                      ORCALUT4     Z        Out     1.193     9.068 f      -         
un7_sex[15]                                                   Net          -        -       -         -            4         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     D        In      0.000     9.068 f      -         
coreInst.fullALUInst.aluInst.sex_2_0                          ORCALUT4     Z        Out     1.017     10.085 f     -         
sex_2_0                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     A        In      0.000     10.085 f     -         
coreInst.fullALUInst.aluInst.sex_2_12                         ORCALUT4     Z        Out     1.273     11.358 f     -         
sex_2_12                                                      Net          -        -       -         -            9         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     A        In      0.000     11.358 f     -         
coreInst.fullALUInst.aluInst.sex_2                            ORCALUT4     Z        Out     1.265     12.622 f     -         
sex_2                                                         Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     B        In      0.000     12.622 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[5]                   ORCALUT4     Z        Out     1.017     13.639 f     -         
N_246                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     B        In      0.000     13.639 f     -         
coreInst.fullALUInst.aluInst.RESULT_13[5]                     ORCALUT4     Z        Out     1.017     14.656 f     -         
N_262                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     C        In      0.000     14.656 f     -         
coreInst.fullALUInst.aluInst.RESULT_15_am[5]                  ORCALUT4     Z        Out     1.017     15.673 f     -         
RESULT_15_am[5]                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        BLUT     In      0.000     15.673 f     -         
coreInst.fullALUInst.aluInst.RESULT_15[5]                     PFUMX        Z        Out     0.214     15.887 f     -         
N_294                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     B        In      0.000     15.887 f     -         
coreInst.fullALUInst.aluInst.RESULT_16[5]                     ORCALUT4     Z        Out     1.233     17.120 f     -         
ALU_R[5]                                                      Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     A        In      0.000     17.120 f     -         
coreInst.busControllerInst.ADDR_BUF_3_d_RNID3VF[5]            ORCALUT4     Z        Out     0.449     17.569 f     -         
ADDR_BUF[5]                                                   Net          -        -       -         -            34        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     A        In      0.000     17.569 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_0     ORCALUT4     Z        Out     1.153     18.721 f     -         
UART_MAP_0_a2_0_3_s_2_0                                       Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     C        In      0.000     18.721 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_0_3_s_2_x     ORCALUT4     Z        Out     1.089     19.810 f     -         
UART_MAP_0_a2_0_3_s_2_x                                       Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     D        In      0.000     19.810 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_sx            ORCALUT4     Z        Out     1.017     20.827 r     -         
UART_MAP_0_a2_sx                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     C        In      0.000     20.827 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2               ORCALUT4     Z        Out     1.313     22.140 f     -         
UART_MAP                                                      Net          -        -       -         -            16        
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     D        In      0.000     22.140 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0_RNO[1]            ORCALUT4     Z        Out     1.017     23.157 r     -         
ARGA_0_iv_a4_0[1]                                             Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     B        In      0.000     23.157 r     -         
coreInst.programCounterInst.ARGA_0_iv_0_2_0[1]                ORCALUT4     Z        Out     1.017     24.173 f     -         
ARGA_0_iv_0_2_0[1]                                            Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     C        In      0.000     24.173 f     -         
coreInst.programCounterInst.ARGA_0_iv_0_2[1]                  ORCALUT4     Z        Out     1.017     25.190 r     -         
ARGA_0_iv_0_2[1]                                              Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        B0       In      0.000     25.190 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                 CCU2D        COUT     Out     1.544     26.735 r     -         
PC_A_NEXT_cry_2                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        CIN      In      0.000     26.735 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                 CCU2D        S1       Out     1.725     28.460 r     -         
PC_A_NEXT[4]                                                  Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     D        In      0.000     28.460 r     -         
coreInst.programCounterInst.PC_A_RNO_0[4]                     ORCALUT4     Z        Out     1.017     29.477 f     -         
PC_A_RNO_0[4]                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     C        In      0.000     29.477 f     -         
coreInst.programCounterInst.PC_A_RNO[4]                       ORCALUT4     Z        Out     0.617     30.093 r     -         
N_161_i                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[4]                           FD1P3BX      D        In      0.000     30.093 r     -         
=============================================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                     Starting                                      Arrival          
Instance                             Reference     Type     Pin     Net            Time        Slack
                                     Clock                                                          
----------------------------------------------------------------------------------------------------
mcuResourcesInst.RAMInst.AND2_t0     System        AND2     Z       wren_inv_g     0.000       9.528
====================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                         Required          
Instance                          Reference     Type        Pin     Net            Time         Slack
                                  Clock                                                              
-----------------------------------------------------------------------------------------------------
mcuResourcesInst.RAMInst.FF_3     System        FD1P3DX     SP      wren_inv_g     9.528        9.528
mcuResourcesInst.RAMInst.FF_4     System        FD1P3DX     SP      wren_inv_g     9.528        9.528
mcuResourcesInst.RAMInst.FF_5     System        FD1P3DX     SP      wren_inv_g     9.528        9.528
=====================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.srr:srsfC:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.srs:fp:115771:116071:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.528

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.528

    Number of logic level(s):                0
    Starting point:                          mcuResourcesInst.RAMInst.AND2_t0 / Z
    Ending point:                            mcuResourcesInst.RAMInst.FF_3 / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
mcuResourcesInst.RAMInst.AND2_t0     AND2        Z        Out     0.000     0.000 r     -         
wren_inv_g                           Net         -        -       -         -           3         
mcuResourcesInst.RAMInst.FF_3        FD1P3DX     SP       In      0.000     0.000 r     -         
==================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 256MB peak: 261MB)


Finished timing report (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:25s; Memory used current: 256MB peak: 261MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lcmxo3l_6900c-5

Register bits: 286 of 54912 (1%)
Latch bits:      24
PIC Latch:       0
I/O cells:       62
Block Rams : 18 of 240 (7%)


Details:
AND2:           1
BB:             16
CCU2D:          281
DP8KC:          18
FD1P3AX:        35
FD1P3BX:        25
FD1P3DX:        151
FD1P3IX:        1
FD1P3JX:        1
FD1S1AY:        24
FD1S3AX:        4
FD1S3BX:        1
FD1S3DX:        20
FD1S3IX:        40
FD1S3JX:        3
GSR:            1
IB:             14
IFS1P3DX:       5
INV:            5
L6MUX21:        21
MUX81:          16
OB:             32
ORCALUT4:       1333
PFUMX:          154
PUR:            1
ROM128X1A:      16
VHI:            26
VLO:            26
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:25s; Memory used current: 75MB peak: 261MB)

Process took 0h:00m:27s realtime, 0h:00m:25s cputime
# Fri Nov  3 17:46:45 2023

###########################################################]

</pre></samp></body></html>
