<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › nid.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nid.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Advanced Micro Devices, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Alex Deucher</span>
<span class="cm"> */</span>
<span class="cp">#ifndef NI_H</span>
<span class="cp">#define NI_H</span>

<span class="cp">#define CAYMAN_MAX_SH_GPRS           256</span>
<span class="cp">#define CAYMAN_MAX_TEMP_GPRS         16</span>
<span class="cp">#define CAYMAN_MAX_SH_THREADS        256</span>
<span class="cp">#define CAYMAN_MAX_SH_STACK_ENTRIES  4096</span>
<span class="cp">#define CAYMAN_MAX_FRC_EOV_CNT       16384</span>
<span class="cp">#define CAYMAN_MAX_BACKENDS          8</span>
<span class="cp">#define CAYMAN_MAX_BACKENDS_MASK     0xFF</span>
<span class="cp">#define CAYMAN_MAX_BACKENDS_PER_SE_MASK 0xF</span>
<span class="cp">#define CAYMAN_MAX_SIMDS             16</span>
<span class="cp">#define CAYMAN_MAX_SIMDS_MASK        0xFFFF</span>
<span class="cp">#define CAYMAN_MAX_SIMDS_PER_SE_MASK 0xFFF</span>
<span class="cp">#define CAYMAN_MAX_PIPES             8</span>
<span class="cp">#define CAYMAN_MAX_PIPES_MASK        0xFF</span>
<span class="cp">#define CAYMAN_MAX_LDS_NUM           0xFFFF</span>
<span class="cp">#define CAYMAN_MAX_TCC               16</span>
<span class="cp">#define CAYMAN_MAX_TCC_MASK          0xFF</span>

<span class="cp">#define CAYMAN_GB_ADDR_CONFIG_GOLDEN       0x02011003</span>
<span class="cp">#define ARUBA_GB_ADDR_CONFIG_GOLDEN        0x12010001</span>

<span class="cp">#define DMIF_ADDR_CONFIG  				0xBD4</span>
<span class="cp">#define	SRBM_GFX_CNTL				        0x0E44</span>
<span class="cp">#define		RINGID(x)					(((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define		VMID(x)						(((x) &amp; 0x7) &lt;&lt; 0)</span>
<span class="cp">#define	SRBM_STATUS				        0x0E50</span>

<span class="cp">#define VM_CONTEXT0_REQUEST_RESPONSE			0x1470</span>
<span class="cp">#define		REQUEST_TYPE(x)					(((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#define		RESPONSE_TYPE_MASK				0x000000F0</span>
<span class="cp">#define		RESPONSE_TYPE_SHIFT				4</span>
<span class="cp">#define VM_L2_CNTL					0x1400</span>
<span class="cp">#define		ENABLE_L2_CACHE					(1 &lt;&lt; 0)</span>
<span class="cp">#define		ENABLE_L2_FRAGMENT_PROCESSING			(1 &lt;&lt; 1)</span>
<span class="cp">#define		ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE		(1 &lt;&lt; 9)</span>
<span class="cp">#define		ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	(1 &lt;&lt; 10)</span>
<span class="cp">#define		EFFECTIVE_L2_QUEUE_SIZE(x)			(((x) &amp; 7) &lt;&lt; 14)</span>
<span class="cp">#define		CONTEXT1_IDENTITY_ACCESS_MODE(x)		(((x) &amp; 3) &lt;&lt; 18)</span>
<span class="cm">/* CONTEXT1_IDENTITY_ACCESS_MODE</span>
<span class="cm"> * 0 physical = logical</span>
<span class="cm"> * 1 logical via context1 page table</span>
<span class="cm"> * 2 inside identity aperture use translation, outside physical = logical</span>
<span class="cm"> * 3 inside identity aperture physical = logical, outside use translation</span>
<span class="cm"> */</span>
<span class="cp">#define VM_L2_CNTL2					0x1404</span>
<span class="cp">#define		INVALIDATE_ALL_L1_TLBS				(1 &lt;&lt; 0)</span>
<span class="cp">#define		INVALIDATE_L2_CACHE				(1 &lt;&lt; 1)</span>
<span class="cp">#define VM_L2_CNTL3					0x1408</span>
<span class="cp">#define		BANK_SELECT(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		CACHE_UPDATE_MODE(x)				((x) &lt;&lt; 6)</span>
<span class="cp">#define		L2_CACHE_BIGK_ASSOCIATIVITY			(1 &lt;&lt; 20)</span>
<span class="cp">#define		L2_CACHE_BIGK_FRAGMENT_SIZE(x)			((x) &lt;&lt; 15)</span>
<span class="cp">#define	VM_L2_STATUS					0x140C</span>
<span class="cp">#define		L2_BUSY						(1 &lt;&lt; 0)</span>
<span class="cp">#define VM_CONTEXT0_CNTL				0x1410</span>
<span class="cp">#define		ENABLE_CONTEXT					(1 &lt;&lt; 0)</span>
<span class="cp">#define		PAGE_TABLE_DEPTH(x)				(((x) &amp; 3) &lt;&lt; 1)</span>
<span class="cp">#define		RANGE_PROTECTION_FAULT_ENABLE_DEFAULT		(1 &lt;&lt; 4)</span>
<span class="cp">#define VM_CONTEXT1_CNTL				0x1414</span>
<span class="cp">#define VM_CONTEXT0_CNTL2				0x1430</span>
<span class="cp">#define VM_CONTEXT1_CNTL2				0x1434</span>
<span class="cp">#define VM_INVALIDATE_REQUEST				0x1478</span>
<span class="cp">#define VM_INVALIDATE_RESPONSE				0x147c</span>
<span class="cp">#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	0x1518</span>
<span class="cp">#define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	0x151c</span>
<span class="cp">#define	VM_CONTEXT0_PAGE_TABLE_BASE_ADDR		0x153C</span>
<span class="cp">#define	VM_CONTEXT0_PAGE_TABLE_START_ADDR		0x155C</span>
<span class="cp">#define	VM_CONTEXT0_PAGE_TABLE_END_ADDR			0x157C</span>

<span class="cp">#define MC_SHARED_CHMAP						0x2004</span>
<span class="cp">#define		NOOFCHAN_SHIFT					12</span>
<span class="cp">#define		NOOFCHAN_MASK					0x00003000</span>
<span class="cp">#define MC_SHARED_CHREMAP					0x2008</span>

<span class="cp">#define	MC_VM_SYSTEM_APERTURE_LOW_ADDR			0x2034</span>
<span class="cp">#define	MC_VM_SYSTEM_APERTURE_HIGH_ADDR			0x2038</span>
<span class="cp">#define	MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR		0x203C</span>
<span class="cp">#define	MC_VM_MX_L1_TLB_CNTL				0x2064</span>
<span class="cp">#define		ENABLE_L1_TLB					(1 &lt;&lt; 0)</span>
<span class="cp">#define		ENABLE_L1_FRAGMENT_PROCESSING			(1 &lt;&lt; 1)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_PA_ONLY			(0 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_USE_SYS_MAP			(1 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_IN_SYS			(2 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_NOT_IN_SYS			(3 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	(0 &lt;&lt; 5)</span>
<span class="cp">#define		ENABLE_ADVANCED_DRIVER_MODEL			(1 &lt;&lt; 6)</span>
<span class="cp">#define	FUS_MC_VM_FB_OFFSET				0x2068</span>

<span class="cp">#define MC_SHARED_BLACKOUT_CNTL           		0x20ac</span>
<span class="cp">#define	MC_ARB_RAMCFG					0x2760</span>
<span class="cp">#define		NOOFBANK_SHIFT					0</span>
<span class="cp">#define		NOOFBANK_MASK					0x00000003</span>
<span class="cp">#define		NOOFRANK_SHIFT					2</span>
<span class="cp">#define		NOOFRANK_MASK					0x00000004</span>
<span class="cp">#define		NOOFROWS_SHIFT					3</span>
<span class="cp">#define		NOOFROWS_MASK					0x00000038</span>
<span class="cp">#define		NOOFCOLS_SHIFT					6</span>
<span class="cp">#define		NOOFCOLS_MASK					0x000000C0</span>
<span class="cp">#define		CHANSIZE_SHIFT					8</span>
<span class="cp">#define		CHANSIZE_MASK					0x00000100</span>
<span class="cp">#define		BURSTLENGTH_SHIFT				9</span>
<span class="cp">#define		BURSTLENGTH_MASK				0x00000200</span>
<span class="cp">#define		CHANSIZE_OVERRIDE				(1 &lt;&lt; 11)</span>
<span class="cp">#define MC_SEQ_SUP_CNTL           			0x28c8</span>
<span class="cp">#define		RUN_MASK      				(1 &lt;&lt; 0)</span>
<span class="cp">#define MC_SEQ_SUP_PGM           			0x28cc</span>
<span class="cp">#define MC_IO_PAD_CNTL_D0           			0x29d0</span>
<span class="cp">#define		MEM_FALL_OUT_CMD      			(1 &lt;&lt; 8)</span>
<span class="cp">#define MC_SEQ_MISC0           				0x2a00</span>
<span class="cp">#define		MC_SEQ_MISC0_GDDR5_SHIFT      		28</span>
<span class="cp">#define		MC_SEQ_MISC0_GDDR5_MASK      		0xf0000000</span>
<span class="cp">#define		MC_SEQ_MISC0_GDDR5_VALUE      		5</span>
<span class="cp">#define MC_SEQ_IO_DEBUG_INDEX           		0x2a44</span>
<span class="cp">#define MC_SEQ_IO_DEBUG_DATA           			0x2a48</span>

<span class="cp">#define	HDP_HOST_PATH_CNTL				0x2C00</span>
<span class="cp">#define	HDP_NONSURFACE_BASE				0x2C04</span>
<span class="cp">#define	HDP_NONSURFACE_INFO				0x2C08</span>
<span class="cp">#define	HDP_NONSURFACE_SIZE				0x2C0C</span>
<span class="cp">#define HDP_ADDR_CONFIG  				0x2F48</span>
<span class="cp">#define HDP_MISC_CNTL					0x2F4C</span>
<span class="cp">#define 	HDP_FLUSH_INVALIDATE_CACHE			(1 &lt;&lt; 0)</span>

<span class="cp">#define	CC_SYS_RB_BACKEND_DISABLE			0x3F88</span>
<span class="cp">#define	GC_USER_SYS_RB_BACKEND_DISABLE			0x3F8C</span>
<span class="cp">#define	CGTS_SYS_TCC_DISABLE				0x3F90</span>
<span class="cp">#define	CGTS_USER_SYS_TCC_DISABLE			0x3F94</span>

<span class="cp">#define RLC_GFX_INDEX           			0x3FC4</span>

<span class="cp">#define	CONFIG_MEMSIZE					0x5428</span>

<span class="cp">#define HDP_MEM_COHERENCY_FLUSH_CNTL			0x5480</span>
<span class="cp">#define HDP_REG_COHERENCY_FLUSH_CNTL			0x54A0</span>

<span class="cp">#define	GRBM_CNTL					0x8000</span>
<span class="cp">#define		GRBM_READ_TIMEOUT(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define	GRBM_STATUS					0x8010</span>
<span class="cp">#define		CMDFIFO_AVAIL_MASK				0x0000000F</span>
<span class="cp">#define		RING2_RQ_PENDING				(1 &lt;&lt; 4)</span>
<span class="cp">#define		SRBM_RQ_PENDING					(1 &lt;&lt; 5)</span>
<span class="cp">#define		RING1_RQ_PENDING				(1 &lt;&lt; 6)</span>
<span class="cp">#define		CF_RQ_PENDING					(1 &lt;&lt; 7)</span>
<span class="cp">#define		PF_RQ_PENDING					(1 &lt;&lt; 8)</span>
<span class="cp">#define		GDS_DMA_RQ_PENDING				(1 &lt;&lt; 9)</span>
<span class="cp">#define		GRBM_EE_BUSY					(1 &lt;&lt; 10)</span>
<span class="cp">#define		SX_CLEAN					(1 &lt;&lt; 11)</span>
<span class="cp">#define		DB_CLEAN					(1 &lt;&lt; 12)</span>
<span class="cp">#define		CB_CLEAN					(1 &lt;&lt; 13)</span>
<span class="cp">#define		TA_BUSY 					(1 &lt;&lt; 14)</span>
<span class="cp">#define		GDS_BUSY 					(1 &lt;&lt; 15)</span>
<span class="cp">#define		VGT_BUSY_NO_DMA					(1 &lt;&lt; 16)</span>
<span class="cp">#define		VGT_BUSY					(1 &lt;&lt; 17)</span>
<span class="cp">#define		IA_BUSY_NO_DMA					(1 &lt;&lt; 18)</span>
<span class="cp">#define		IA_BUSY						(1 &lt;&lt; 19)</span>
<span class="cp">#define		SX_BUSY 					(1 &lt;&lt; 20)</span>
<span class="cp">#define		SH_BUSY 					(1 &lt;&lt; 21)</span>
<span class="cp">#define		SPI_BUSY					(1 &lt;&lt; 22)</span>
<span class="cp">#define		SC_BUSY 					(1 &lt;&lt; 24)</span>
<span class="cp">#define		PA_BUSY 					(1 &lt;&lt; 25)</span>
<span class="cp">#define		DB_BUSY 					(1 &lt;&lt; 26)</span>
<span class="cp">#define		CP_COHERENCY_BUSY      				(1 &lt;&lt; 28)</span>
<span class="cp">#define		CP_BUSY 					(1 &lt;&lt; 29)</span>
<span class="cp">#define		CB_BUSY 					(1 &lt;&lt; 30)</span>
<span class="cp">#define		GUI_ACTIVE					(1 &lt;&lt; 31)</span>
<span class="cp">#define	GRBM_STATUS_SE0					0x8014</span>
<span class="cp">#define	GRBM_STATUS_SE1					0x8018</span>
<span class="cp">#define		SE_SX_CLEAN					(1 &lt;&lt; 0)</span>
<span class="cp">#define		SE_DB_CLEAN					(1 &lt;&lt; 1)</span>
<span class="cp">#define		SE_CB_CLEAN					(1 &lt;&lt; 2)</span>
<span class="cp">#define		SE_VGT_BUSY					(1 &lt;&lt; 23)</span>
<span class="cp">#define		SE_PA_BUSY					(1 &lt;&lt; 24)</span>
<span class="cp">#define		SE_TA_BUSY					(1 &lt;&lt; 25)</span>
<span class="cp">#define		SE_SX_BUSY					(1 &lt;&lt; 26)</span>
<span class="cp">#define		SE_SPI_BUSY					(1 &lt;&lt; 27)</span>
<span class="cp">#define		SE_SH_BUSY					(1 &lt;&lt; 28)</span>
<span class="cp">#define		SE_SC_BUSY					(1 &lt;&lt; 29)</span>
<span class="cp">#define		SE_DB_BUSY					(1 &lt;&lt; 30)</span>
<span class="cp">#define		SE_CB_BUSY					(1 &lt;&lt; 31)</span>
<span class="cp">#define	GRBM_SOFT_RESET					0x8020</span>
<span class="cp">#define		SOFT_RESET_CP					(1 &lt;&lt; 0)</span>
<span class="cp">#define		SOFT_RESET_CB					(1 &lt;&lt; 1)</span>
<span class="cp">#define		SOFT_RESET_DB					(1 &lt;&lt; 3)</span>
<span class="cp">#define		SOFT_RESET_GDS					(1 &lt;&lt; 4)</span>
<span class="cp">#define		SOFT_RESET_PA					(1 &lt;&lt; 5)</span>
<span class="cp">#define		SOFT_RESET_SC					(1 &lt;&lt; 6)</span>
<span class="cp">#define		SOFT_RESET_SPI					(1 &lt;&lt; 8)</span>
<span class="cp">#define		SOFT_RESET_SH					(1 &lt;&lt; 9)</span>
<span class="cp">#define		SOFT_RESET_SX					(1 &lt;&lt; 10)</span>
<span class="cp">#define		SOFT_RESET_TC					(1 &lt;&lt; 11)</span>
<span class="cp">#define		SOFT_RESET_TA					(1 &lt;&lt; 12)</span>
<span class="cp">#define		SOFT_RESET_VGT					(1 &lt;&lt; 14)</span>
<span class="cp">#define		SOFT_RESET_IA					(1 &lt;&lt; 15)</span>

<span class="cp">#define GRBM_GFX_INDEX          			0x802C</span>
<span class="cp">#define		INSTANCE_INDEX(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#define		SE_INDEX(x)     			((x) &lt;&lt; 16)</span>
<span class="cp">#define		INSTANCE_BROADCAST_WRITES      		(1 &lt;&lt; 30)</span>
<span class="cp">#define		SE_BROADCAST_WRITES      		(1 &lt;&lt; 31)</span>

<span class="cp">#define	SCRATCH_REG0					0x8500</span>
<span class="cp">#define	SCRATCH_REG1					0x8504</span>
<span class="cp">#define	SCRATCH_REG2					0x8508</span>
<span class="cp">#define	SCRATCH_REG3					0x850C</span>
<span class="cp">#define	SCRATCH_REG4					0x8510</span>
<span class="cp">#define	SCRATCH_REG5					0x8514</span>
<span class="cp">#define	SCRATCH_REG6					0x8518</span>
<span class="cp">#define	SCRATCH_REG7					0x851C</span>
<span class="cp">#define	SCRATCH_UMSK					0x8540</span>
<span class="cp">#define	SCRATCH_ADDR					0x8544</span>
<span class="cp">#define	CP_SEM_WAIT_TIMER				0x85BC</span>
<span class="cp">#define	CP_SEM_INCOMPLETE_TIMER_CNTL			0x85C8</span>
<span class="cp">#define	CP_COHER_CNTL2					0x85E8</span>
<span class="cp">#define CP_ME_CNTL					0x86D8</span>
<span class="cp">#define		CP_ME_HALT					(1 &lt;&lt; 28)</span>
<span class="cp">#define		CP_PFP_HALT					(1 &lt;&lt; 26)</span>
<span class="cp">#define	CP_RB2_RPTR					0x86f8</span>
<span class="cp">#define	CP_RB1_RPTR					0x86fc</span>
<span class="cp">#define	CP_RB0_RPTR					0x8700</span>
<span class="cp">#define	CP_RB_WPTR_DELAY				0x8704</span>
<span class="cp">#define CP_MEQ_THRESHOLDS				0x8764</span>
<span class="cp">#define		MEQ1_START(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		MEQ2_START(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define	CP_PERFMON_CNTL					0x87FC</span>

<span class="cp">#define	VGT_CACHE_INVALIDATION				0x88C4</span>
<span class="cp">#define		CACHE_INVALIDATION(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define			VC_ONLY						0</span>
<span class="cp">#define			TC_ONLY						1</span>
<span class="cp">#define			VC_AND_TC					2</span>
<span class="cp">#define		AUTO_INVLD_EN(x)				((x) &lt;&lt; 6)</span>
<span class="cp">#define			NO_AUTO						0</span>
<span class="cp">#define			ES_AUTO						1</span>
<span class="cp">#define			GS_AUTO						2</span>
<span class="cp">#define			ES_AND_GS_AUTO					3</span>
<span class="cp">#define	VGT_GS_VERTEX_REUSE				0x88D4</span>

<span class="cp">#define CC_GC_SHADER_PIPE_CONFIG			0x8950</span>
<span class="cp">#define	GC_USER_SHADER_PIPE_CONFIG			0x8954</span>
<span class="cp">#define		INACTIVE_QD_PIPES(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define		INACTIVE_QD_PIPES_MASK				0x0000FF00</span>
<span class="cp">#define		INACTIVE_QD_PIPES_SHIFT				8</span>
<span class="cp">#define		INACTIVE_SIMDS(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define		INACTIVE_SIMDS_MASK				0xFFFF0000</span>
<span class="cp">#define		INACTIVE_SIMDS_SHIFT				16</span>

<span class="cp">#define VGT_PRIMITIVE_TYPE                              0x8958</span>
<span class="cp">#define	VGT_NUM_INSTANCES				0x8974</span>
<span class="cp">#define VGT_TF_RING_SIZE				0x8988</span>
<span class="cp">#define VGT_OFFCHIP_LDS_BASE				0x89b4</span>

<span class="cp">#define	PA_SC_LINE_STIPPLE_STATE			0x8B10</span>
<span class="cp">#define	PA_CL_ENHANCE					0x8A14</span>
<span class="cp">#define		CLIP_VTX_REORDER_ENA				(1 &lt;&lt; 0)</span>
<span class="cp">#define		NUM_CLIP_SEQ(x)					((x) &lt;&lt; 1)</span>
<span class="cp">#define	PA_SC_FIFO_SIZE					0x8BCC</span>
<span class="cp">#define		SC_PRIM_FIFO_SIZE(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		SC_HIZ_TILE_FIFO_SIZE(x)			((x) &lt;&lt; 12)</span>
<span class="cp">#define		SC_EARLYZ_TILE_FIFO_SIZE(x)			((x) &lt;&lt; 20)</span>
<span class="cp">#define	PA_SC_FORCE_EOV_MAX_CNTS			0x8B24</span>
<span class="cp">#define		FORCE_EOV_MAX_CLK_CNT(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#define		FORCE_EOV_MAX_REZ_CNT(x)			((x) &lt;&lt; 16)</span>

<span class="cp">#define	SQ_CONFIG					0x8C00</span>
<span class="cp">#define		VC_ENABLE					(1 &lt;&lt; 0)</span>
<span class="cp">#define		EXPORT_SRC_C					(1 &lt;&lt; 1)</span>
<span class="cp">#define		GFX_PRIO(x)					((x) &lt;&lt; 2)</span>
<span class="cp">#define		CS1_PRIO(x)					((x) &lt;&lt; 4)</span>
<span class="cp">#define		CS2_PRIO(x)					((x) &lt;&lt; 6)</span>
<span class="cp">#define	SQ_GPR_RESOURCE_MGMT_1				0x8C04</span>
<span class="cp">#define		NUM_PS_GPRS(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_VS_GPRS(x)					((x) &lt;&lt; 16)</span>
<span class="cp">#define		NUM_CLAUSE_TEMP_GPRS(x)				((x) &lt;&lt; 28)</span>
<span class="cp">#define SQ_ESGS_RING_SIZE				0x8c44</span>
<span class="cp">#define SQ_GSVS_RING_SIZE				0x8c4c</span>
<span class="cp">#define SQ_ESTMP_RING_BASE				0x8c50</span>
<span class="cp">#define SQ_ESTMP_RING_SIZE				0x8c54</span>
<span class="cp">#define SQ_GSTMP_RING_BASE				0x8c58</span>
<span class="cp">#define SQ_GSTMP_RING_SIZE				0x8c5c</span>
<span class="cp">#define SQ_VSTMP_RING_BASE				0x8c60</span>
<span class="cp">#define SQ_VSTMP_RING_SIZE				0x8c64</span>
<span class="cp">#define SQ_PSTMP_RING_BASE				0x8c68</span>
<span class="cp">#define SQ_PSTMP_RING_SIZE				0x8c6c</span>
<span class="cp">#define	SQ_MS_FIFO_SIZES				0x8CF0</span>
<span class="cp">#define		CACHE_FIFO_SIZE(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		FETCH_FIFO_HIWATER(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define		DONE_FIFO_HIWATER(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define		ALU_UPDATE_FIFO_HIWATER(x)			((x) &lt;&lt; 24)</span>
<span class="cp">#define SQ_LSTMP_RING_BASE				0x8e10</span>
<span class="cp">#define SQ_LSTMP_RING_SIZE				0x8e14</span>
<span class="cp">#define SQ_HSTMP_RING_BASE				0x8e18</span>
<span class="cp">#define SQ_HSTMP_RING_SIZE				0x8e1c</span>
<span class="cp">#define	SQ_DYN_GPR_CNTL_PS_FLUSH_REQ    		0x8D8C</span>
<span class="cp">#define		DYN_GPR_ENABLE					(1 &lt;&lt; 8)</span>
<span class="cp">#define SQ_CONST_MEM_BASE				0x8df8</span>

<span class="cp">#define	SX_EXPORT_BUFFER_SIZES				0x900C</span>
<span class="cp">#define		COLOR_BUFFER_SIZE(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		POSITION_BUFFER_SIZE(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define		SMX_BUFFER_SIZE(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define	SX_DEBUG_1					0x9058</span>
<span class="cp">#define		ENABLE_NEW_SMX_ADDRESS				(1 &lt;&lt; 16)</span>

<span class="cp">#define	SPI_CONFIG_CNTL					0x9100</span>
<span class="cp">#define		GPR_WRITE_PRIORITY(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define	SPI_CONFIG_CNTL_1				0x913C</span>
<span class="cp">#define		VTX_DONE_DELAY(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		INTERP_ONE_PRIM_PER_ROW				(1 &lt;&lt; 4)</span>
<span class="cp">#define		CRC_SIMD_ID_WADDR_DISABLE			(1 &lt;&lt; 8)</span>

<span class="cp">#define	CGTS_TCC_DISABLE				0x9148</span>
<span class="cp">#define	CGTS_USER_TCC_DISABLE				0x914C</span>
<span class="cp">#define		TCC_DISABLE_MASK				0xFFFF0000</span>
<span class="cp">#define		TCC_DISABLE_SHIFT				16</span>
<span class="cp">#define	CGTS_SM_CTRL_REG				0x9150</span>
<span class="cp">#define		OVERRIDE				(1 &lt;&lt; 21)</span>

<span class="cp">#define	TA_CNTL_AUX					0x9508</span>
<span class="cp">#define		DISABLE_CUBE_WRAP				(1 &lt;&lt; 0)</span>
<span class="cp">#define		DISABLE_CUBE_ANISO				(1 &lt;&lt; 1)</span>

<span class="cp">#define	TCP_CHAN_STEER_LO				0x960c</span>
<span class="cp">#define	TCP_CHAN_STEER_HI				0x9610</span>

<span class="cp">#define CC_RB_BACKEND_DISABLE				0x98F4</span>
<span class="cp">#define		BACKEND_DISABLE(x)     			((x) &lt;&lt; 16)</span>
<span class="cp">#define GB_ADDR_CONFIG  				0x98F8</span>
<span class="cp">#define		NUM_PIPES(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_PIPES_MASK				0x00000007</span>
<span class="cp">#define		NUM_PIPES_SHIFT				0</span>
<span class="cp">#define		PIPE_INTERLEAVE_SIZE(x)			((x) &lt;&lt; 4)</span>
<span class="cp">#define		PIPE_INTERLEAVE_SIZE_MASK		0x00000070</span>
<span class="cp">#define		PIPE_INTERLEAVE_SIZE_SHIFT		4</span>
<span class="cp">#define		BANK_INTERLEAVE_SIZE(x)			((x) &lt;&lt; 8)</span>
<span class="cp">#define		NUM_SHADER_ENGINES(x)			((x) &lt;&lt; 12)</span>
<span class="cp">#define		NUM_SHADER_ENGINES_MASK			0x00003000</span>
<span class="cp">#define		NUM_SHADER_ENGINES_SHIFT		12</span>
<span class="cp">#define		SHADER_ENGINE_TILE_SIZE(x)     		((x) &lt;&lt; 16)</span>
<span class="cp">#define		SHADER_ENGINE_TILE_SIZE_MASK		0x00070000</span>
<span class="cp">#define		SHADER_ENGINE_TILE_SIZE_SHIFT		16</span>
<span class="cp">#define		NUM_GPUS(x)     			((x) &lt;&lt; 20)</span>
<span class="cp">#define		NUM_GPUS_MASK				0x00700000</span>
<span class="cp">#define		NUM_GPUS_SHIFT				20</span>
<span class="cp">#define		MULTI_GPU_TILE_SIZE(x)     		((x) &lt;&lt; 24)</span>
<span class="cp">#define		MULTI_GPU_TILE_SIZE_MASK		0x03000000</span>
<span class="cp">#define		MULTI_GPU_TILE_SIZE_SHIFT		24</span>
<span class="cp">#define		ROW_SIZE(x)             		((x) &lt;&lt; 28)</span>
<span class="cp">#define		ROW_SIZE_MASK				0x30000000</span>
<span class="cp">#define		ROW_SIZE_SHIFT				28</span>
<span class="cp">#define		NUM_LOWER_PIPES(x)			((x) &lt;&lt; 30)</span>
<span class="cp">#define		NUM_LOWER_PIPES_MASK			0x40000000</span>
<span class="cp">#define		NUM_LOWER_PIPES_SHIFT			30</span>
<span class="cp">#define GB_BACKEND_MAP  				0x98FC</span>

<span class="cp">#define CB_PERF_CTR0_SEL_0				0x9A20</span>
<span class="cp">#define CB_PERF_CTR0_SEL_1				0x9A24</span>
<span class="cp">#define CB_PERF_CTR1_SEL_0				0x9A28</span>
<span class="cp">#define CB_PERF_CTR1_SEL_1				0x9A2C</span>
<span class="cp">#define CB_PERF_CTR2_SEL_0				0x9A30</span>
<span class="cp">#define CB_PERF_CTR2_SEL_1				0x9A34</span>
<span class="cp">#define CB_PERF_CTR3_SEL_0				0x9A38</span>
<span class="cp">#define CB_PERF_CTR3_SEL_1				0x9A3C</span>

<span class="cp">#define	GC_USER_RB_BACKEND_DISABLE			0x9B7C</span>
<span class="cp">#define		BACKEND_DISABLE_MASK			0x00FF0000</span>
<span class="cp">#define		BACKEND_DISABLE_SHIFT			16</span>

<span class="cp">#define	SMX_DC_CTL0					0xA020</span>
<span class="cp">#define		USE_HASH_FUNCTION				(1 &lt;&lt; 0)</span>
<span class="cp">#define		NUMBER_OF_SETS(x)				((x) &lt;&lt; 1)</span>
<span class="cp">#define		FLUSH_ALL_ON_EVENT				(1 &lt;&lt; 10)</span>
<span class="cp">#define		STALL_ON_EVENT					(1 &lt;&lt; 11)</span>
<span class="cp">#define	SMX_EVENT_CTL					0xA02C</span>
<span class="cp">#define		ES_FLUSH_CTL(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		GS_FLUSH_CTL(x)					((x) &lt;&lt; 3)</span>
<span class="cp">#define		ACK_FLUSH_CTL(x)				((x) &lt;&lt; 6)</span>
<span class="cp">#define		SYNC_FLUSH_CTL					(1 &lt;&lt; 8)</span>

<span class="cp">#define	CP_RB0_BASE					0xC100</span>
<span class="cp">#define	CP_RB0_CNTL					0xC104</span>
<span class="cp">#define		RB_BUFSZ(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		RB_BLKSZ(x)					((x) &lt;&lt; 8)</span>
<span class="cp">#define		RB_NO_UPDATE					(1 &lt;&lt; 27)</span>
<span class="cp">#define		RB_RPTR_WR_ENA					(1 &lt;&lt; 31)</span>
<span class="cp">#define		BUF_SWAP_32BIT					(2 &lt;&lt; 16)</span>
<span class="cp">#define	CP_RB0_RPTR_ADDR				0xC10C</span>
<span class="cp">#define	CP_RB0_RPTR_ADDR_HI				0xC110</span>
<span class="cp">#define	CP_RB0_WPTR					0xC114</span>

<span class="cp">#define CP_INT_CNTL                                     0xC124</span>
<span class="cp">#       define CNTX_BUSY_INT_ENABLE                     (1 &lt;&lt; 19)</span>
<span class="cp">#       define CNTX_EMPTY_INT_ENABLE                    (1 &lt;&lt; 20)</span>
<span class="cp">#       define TIME_STAMP_INT_ENABLE                    (1 &lt;&lt; 26)</span>

<span class="cp">#define	CP_RB1_BASE					0xC180</span>
<span class="cp">#define	CP_RB1_CNTL					0xC184</span>
<span class="cp">#define	CP_RB1_RPTR_ADDR				0xC188</span>
<span class="cp">#define	CP_RB1_RPTR_ADDR_HI				0xC18C</span>
<span class="cp">#define	CP_RB1_WPTR					0xC190</span>
<span class="cp">#define	CP_RB2_BASE					0xC194</span>
<span class="cp">#define	CP_RB2_CNTL					0xC198</span>
<span class="cp">#define	CP_RB2_RPTR_ADDR				0xC19C</span>
<span class="cp">#define	CP_RB2_RPTR_ADDR_HI				0xC1A0</span>
<span class="cp">#define	CP_RB2_WPTR					0xC1A4</span>
<span class="cp">#define	CP_PFP_UCODE_ADDR				0xC150</span>
<span class="cp">#define	CP_PFP_UCODE_DATA				0xC154</span>
<span class="cp">#define	CP_ME_RAM_RADDR					0xC158</span>
<span class="cp">#define	CP_ME_RAM_WADDR					0xC15C</span>
<span class="cp">#define	CP_ME_RAM_DATA					0xC160</span>
<span class="cp">#define	CP_DEBUG					0xC1FC</span>

<span class="cp">#define VGT_EVENT_INITIATOR                             0x28a90</span>
<span class="cp">#       define CACHE_FLUSH_AND_INV_EVENT_TS                     (0x14 &lt;&lt; 0)</span>
<span class="cp">#       define CACHE_FLUSH_AND_INV_EVENT                        (0x16 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * PM4</span>
<span class="cm"> */</span>
<span class="cp">#define	PACKET_TYPE0	0</span>
<span class="cp">#define	PACKET_TYPE1	1</span>
<span class="cp">#define	PACKET_TYPE2	2</span>
<span class="cp">#define	PACKET_TYPE3	3</span>

<span class="cp">#define CP_PACKET_GET_TYPE(h) (((h) &gt;&gt; 30) &amp; 3)</span>
<span class="cp">#define CP_PACKET_GET_COUNT(h) (((h) &gt;&gt; 16) &amp; 0x3FFF)</span>
<span class="cp">#define CP_PACKET0_GET_REG(h) (((h) &amp; 0xFFFF) &lt;&lt; 2)</span>
<span class="cp">#define CP_PACKET3_GET_OPCODE(h) (((h) &gt;&gt; 8) &amp; 0xFF)</span>
<span class="cp">#define PACKET0(reg, n)	((PACKET_TYPE0 &lt;&lt; 30) |				\</span>
<span class="cp">			 (((reg) &gt;&gt; 2) &amp; 0xFFFF) |			\</span>
<span class="cp">			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</span>
<span class="cp">#define CP_PACKET2			0x80000000</span>
<span class="cp">#define		PACKET2_PAD_SHIFT		0</span>
<span class="cp">#define		PACKET2_PAD_MASK		(0x3fffffff &lt;&lt; 0)</span>

<span class="cp">#define PACKET2(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</span>

<span class="cp">#define PACKET3(op, n)	((PACKET_TYPE3 &lt;&lt; 30) |				\</span>
<span class="cp">			 (((op) &amp; 0xFF) &lt;&lt; 8) |				\</span>
<span class="cp">			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</span>

<span class="cm">/* Packet 3 types */</span>
<span class="cp">#define	PACKET3_NOP					0x10</span>
<span class="cp">#define	PACKET3_SET_BASE				0x11</span>
<span class="cp">#define	PACKET3_CLEAR_STATE				0x12</span>
<span class="cp">#define	PACKET3_INDEX_BUFFER_SIZE			0x13</span>
<span class="cp">#define	PACKET3_DEALLOC_STATE				0x14</span>
<span class="cp">#define	PACKET3_DISPATCH_DIRECT				0x15</span>
<span class="cp">#define	PACKET3_DISPATCH_INDIRECT			0x16</span>
<span class="cp">#define	PACKET3_INDIRECT_BUFFER_END			0x17</span>
<span class="cp">#define	PACKET3_MODE_CONTROL				0x18</span>
<span class="cp">#define	PACKET3_SET_PREDICATION				0x20</span>
<span class="cp">#define	PACKET3_REG_RMW					0x21</span>
<span class="cp">#define	PACKET3_COND_EXEC				0x22</span>
<span class="cp">#define	PACKET3_PRED_EXEC				0x23</span>
<span class="cp">#define	PACKET3_DRAW_INDIRECT				0x24</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_INDIRECT			0x25</span>
<span class="cp">#define	PACKET3_INDEX_BASE				0x26</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_2				0x27</span>
<span class="cp">#define	PACKET3_CONTEXT_CONTROL				0x28</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_OFFSET			0x29</span>
<span class="cp">#define	PACKET3_INDEX_TYPE				0x2A</span>
<span class="cp">#define	PACKET3_DRAW_INDEX				0x2B</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_AUTO				0x2D</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_IMMD				0x2E</span>
<span class="cp">#define	PACKET3_NUM_INSTANCES				0x2F</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_MULTI_AUTO			0x30</span>
<span class="cp">#define	PACKET3_INDIRECT_BUFFER				0x32</span>
<span class="cp">#define	PACKET3_STRMOUT_BUFFER_UPDATE			0x34</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_OFFSET_2			0x35</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_MULTI_ELEMENT		0x36</span>
<span class="cp">#define	PACKET3_WRITE_DATA				0x37</span>
<span class="cp">#define	PACKET3_MEM_SEMAPHORE				0x39</span>
<span class="cp">#define	PACKET3_MPEG_INDEX				0x3A</span>
<span class="cp">#define	PACKET3_WAIT_REG_MEM				0x3C</span>
<span class="cp">#define	PACKET3_MEM_WRITE				0x3D</span>
<span class="cp">#define	PACKET3_SURFACE_SYNC				0x43</span>
<span class="cp">#              define PACKET3_CB0_DEST_BASE_ENA    (1 &lt;&lt; 6)</span>
<span class="cp">#              define PACKET3_CB1_DEST_BASE_ENA    (1 &lt;&lt; 7)</span>
<span class="cp">#              define PACKET3_CB2_DEST_BASE_ENA    (1 &lt;&lt; 8)</span>
<span class="cp">#              define PACKET3_CB3_DEST_BASE_ENA    (1 &lt;&lt; 9)</span>
<span class="cp">#              define PACKET3_CB4_DEST_BASE_ENA    (1 &lt;&lt; 10)</span>
<span class="cp">#              define PACKET3_CB5_DEST_BASE_ENA    (1 &lt;&lt; 11)</span>
<span class="cp">#              define PACKET3_CB6_DEST_BASE_ENA    (1 &lt;&lt; 12)</span>
<span class="cp">#              define PACKET3_CB7_DEST_BASE_ENA    (1 &lt;&lt; 13)</span>
<span class="cp">#              define PACKET3_DB_DEST_BASE_ENA     (1 &lt;&lt; 14)</span>
<span class="cp">#              define PACKET3_CB8_DEST_BASE_ENA    (1 &lt;&lt; 15)</span>
<span class="cp">#              define PACKET3_CB9_DEST_BASE_ENA    (1 &lt;&lt; 16)</span>
<span class="cp">#              define PACKET3_CB10_DEST_BASE_ENA   (1 &lt;&lt; 17)</span>
<span class="cp">#              define PACKET3_CB11_DEST_BASE_ENA   (1 &lt;&lt; 18)</span>
<span class="cp">#              define PACKET3_FULL_CACHE_ENA       (1 &lt;&lt; 20)</span>
<span class="cp">#              define PACKET3_TC_ACTION_ENA        (1 &lt;&lt; 23)</span>
<span class="cp">#              define PACKET3_CB_ACTION_ENA        (1 &lt;&lt; 25)</span>
<span class="cp">#              define PACKET3_DB_ACTION_ENA        (1 &lt;&lt; 26)</span>
<span class="cp">#              define PACKET3_SH_ACTION_ENA        (1 &lt;&lt; 27)</span>
<span class="cp">#              define PACKET3_SX_ACTION_ENA        (1 &lt;&lt; 28)</span>
<span class="cp">#define	PACKET3_ME_INITIALIZE				0x44</span>
<span class="cp">#define		PACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) &lt;&lt; 16)</span>
<span class="cp">#define	PACKET3_COND_WRITE				0x45</span>
<span class="cp">#define	PACKET3_EVENT_WRITE				0x46</span>
<span class="cp">#define		EVENT_TYPE(x)                           ((x) &lt;&lt; 0)</span>
<span class="cp">#define		EVENT_INDEX(x)                          ((x) &lt;&lt; 8)</span>
                <span class="cm">/* 0 - any non-TS event</span>
<span class="cm">		 * 1 - ZPASS_DONE</span>
<span class="cm">		 * 2 - SAMPLE_PIPELINESTAT</span>
<span class="cm">		 * 3 - SAMPLE_STREAMOUTSTAT*</span>
<span class="cm">		 * 4 - *S_PARTIAL_FLUSH</span>
<span class="cm">		 * 5 - TS events</span>
<span class="cm">		 */</span>
<span class="cp">#define	PACKET3_EVENT_WRITE_EOP				0x47</span>
<span class="cp">#define		DATA_SEL(x)                             ((x) &lt;&lt; 29)</span>
                <span class="cm">/* 0 - discard</span>
<span class="cm">		 * 1 - send low 32bit data</span>
<span class="cm">		 * 2 - send 64bit data</span>
<span class="cm">		 * 3 - send 64bit counter value</span>
<span class="cm">		 */</span>
<span class="cp">#define		INT_SEL(x)                              ((x) &lt;&lt; 24)</span>
                <span class="cm">/* 0 - none</span>
<span class="cm">		 * 1 - interrupt only (DATA_SEL = 0)</span>
<span class="cm">		 * 2 - interrupt when data write is confirmed</span>
<span class="cm">		 */</span>
<span class="cp">#define	PACKET3_EVENT_WRITE_EOS				0x48</span>
<span class="cp">#define	PACKET3_PREAMBLE_CNTL				0x4A</span>
<span class="cp">#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 &lt;&lt; 28)</span>
<span class="cp">#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 &lt;&lt; 28)</span>
<span class="cp">#define	PACKET3_ALU_PS_CONST_BUFFER_COPY		0x4C</span>
<span class="cp">#define	PACKET3_ALU_VS_CONST_BUFFER_COPY		0x4D</span>
<span class="cp">#define	PACKET3_ALU_PS_CONST_UPDATE		        0x4E</span>
<span class="cp">#define	PACKET3_ALU_VS_CONST_UPDATE		        0x4F</span>
<span class="cp">#define	PACKET3_ONE_REG_WRITE				0x57</span>
<span class="cp">#define	PACKET3_SET_CONFIG_REG				0x68</span>
<span class="cp">#define		PACKET3_SET_CONFIG_REG_START			0x00008000</span>
<span class="cp">#define		PACKET3_SET_CONFIG_REG_END			0x0000ac00</span>
<span class="cp">#define	PACKET3_SET_CONTEXT_REG				0x69</span>
<span class="cp">#define		PACKET3_SET_CONTEXT_REG_START			0x00028000</span>
<span class="cp">#define		PACKET3_SET_CONTEXT_REG_END			0x00029000</span>
<span class="cp">#define	PACKET3_SET_ALU_CONST				0x6A</span>
<span class="cm">/* alu const buffers only; no reg file */</span>
<span class="cp">#define	PACKET3_SET_BOOL_CONST				0x6B</span>
<span class="cp">#define		PACKET3_SET_BOOL_CONST_START			0x0003a500</span>
<span class="cp">#define		PACKET3_SET_BOOL_CONST_END			0x0003a518</span>
<span class="cp">#define	PACKET3_SET_LOOP_CONST				0x6C</span>
<span class="cp">#define		PACKET3_SET_LOOP_CONST_START			0x0003a200</span>
<span class="cp">#define		PACKET3_SET_LOOP_CONST_END			0x0003a500</span>
<span class="cp">#define	PACKET3_SET_RESOURCE				0x6D</span>
<span class="cp">#define		PACKET3_SET_RESOURCE_START			0x00030000</span>
<span class="cp">#define		PACKET3_SET_RESOURCE_END			0x00038000</span>
<span class="cp">#define	PACKET3_SET_SAMPLER				0x6E</span>
<span class="cp">#define		PACKET3_SET_SAMPLER_START			0x0003c000</span>
<span class="cp">#define		PACKET3_SET_SAMPLER_END				0x0003c600</span>
<span class="cp">#define	PACKET3_SET_CTL_CONST				0x6F</span>
<span class="cp">#define		PACKET3_SET_CTL_CONST_START			0x0003cff0</span>
<span class="cp">#define		PACKET3_SET_CTL_CONST_END			0x0003ff0c</span>
<span class="cp">#define	PACKET3_SET_RESOURCE_OFFSET			0x70</span>
<span class="cp">#define	PACKET3_SET_ALU_CONST_VS			0x71</span>
<span class="cp">#define	PACKET3_SET_ALU_CONST_DI			0x72</span>
<span class="cp">#define	PACKET3_SET_CONTEXT_REG_INDIRECT		0x73</span>
<span class="cp">#define	PACKET3_SET_RESOURCE_INDIRECT			0x74</span>
<span class="cp">#define	PACKET3_SET_APPEND_CNT			        0x75</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
