;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, 3
	ADD -816, <0
	JMN -14, @-20
	MOV -7, <-20
	SUB <0, -0
	SUB @121, 103
	SPL 0, <-54
	SUB 56, @300
	SLT 300, 93
	SPL 0, <-54
	MOV -1, <-20
	MOV -1, <-20
	ADD 56, @300
	SUB @121, 103
	ADD 56, @300
	SUB @-127, 100
	MOV 200, -730
	CMP -816, <0
	MOV -7, <-20
	SPL 0, <-54
	SUB #72, @200
	SUB <0, @2
	ADD 56, @300
	SUB 12, @10
	ADD @121, 103
	SUB @127, 106
	JMZ <130, 9
	SUB @127, 106
	JMP @200, @-730
	SUB -816, <0
	SUB <0, @2
	CMP @-127, 100
	JMN 0, <-54
	SUB <0, @2
	SUB 0, -54
	SUB 0, -54
	JMN 0, <-54
	MOV @0, @6
	SUB 12, @10
	ADD -1, 4
	ADD -1, 4
	MOV -7, <-20
	SPL 0, <-54
	SPL 205, #-130
	SPL 0, <-54
	CMP -207, <-120
