Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 15 12:54:07 2023
| Host         : DESKTOP-7RTSPLO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.755        0.000                      0                  466        0.209        0.000                      0                  466        4.500        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.755        0.000                      0                  466        0.209        0.000                      0                  466        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_i_result_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 1.168ns (20.225%)  route 4.607ns (79.775%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.907    10.906    alu/alu_n_0
    SLICE_X55Y50         FDRE                                         r  alu/M_i_result_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.847    alu/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  alu/M_i_result_q_reg[1]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y50         FDRE (Setup_fdre_C_CE)      -0.408    14.662    alu/M_i_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_i_result_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 1.168ns (20.225%)  route 4.607ns (79.775%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.907    10.906    alu/alu_n_0
    SLICE_X55Y50         FDRE                                         r  alu/M_i_result_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.847    alu/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  alu/M_i_result_q_reg[3]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y50         FDRE (Setup_fdre_C_CE)      -0.408    14.662    alu/M_i_result_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_i_result_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.168ns (20.630%)  route 4.494ns (79.370%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.793    10.793    alu/alu_n_0
    SLICE_X53Y52         FDRE                                         r  alu/M_i_result_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.847    alu/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  alu/M_i_result_q_reg[10]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X53Y52         FDRE (Setup_fdre_C_CE)      -0.408    14.662    alu/M_i_result_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_i_result_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.168ns (20.630%)  route 4.494ns (79.370%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.793    10.793    alu/alu_n_0
    SLICE_X53Y52         FDRE                                         r  alu/M_i_result_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.847    alu/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  alu/M_i_result_q_reg[11]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X53Y52         FDRE (Setup_fdre_C_CE)      -0.408    14.662    alu/M_i_result_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_i_result_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.168ns (20.630%)  route 4.494ns (79.370%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.793    10.793    alu/alu_n_0
    SLICE_X53Y52         FDRE                                         r  alu/M_i_result_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.847    alu/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  alu/M_i_result_q_reg[8]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X53Y52         FDRE (Setup_fdre_C_CE)      -0.408    14.662    alu/M_i_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_i_result_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.168ns (20.630%)  route 4.494ns (79.370%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.793    10.793    alu/alu_n_0
    SLICE_X53Y52         FDRE                                         r  alu/M_i_result_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.847    alu/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  alu/M_i_result_q_reg[9]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X53Y52         FDRE (Setup_fdre_C_CE)      -0.408    14.662    alu/M_i_result_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/alu/multiplyUnit/out0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.168ns (21.421%)  route 4.285ns (78.579%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.584    10.584    alu/alu/multiplyUnit/E[0]
    DSP48_X1Y20          DSP48E1                                      r  alu/alu/multiplyUnit/out0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.532    14.937    alu/alu/multiplyUnit/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  alu/alu/multiplyUnit/out0/CLK
                         clock pessimism              0.258    15.195    
                         clock uncertainty           -0.035    15.159    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.700    14.459    alu/alu/multiplyUnit/out0
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_i_result_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.168ns (20.560%)  route 4.513ns (79.440%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.812    10.812    alu/alu_n_0
    SLICE_X54Y54         FDRE                                         r  alu/M_i_result_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.442    14.846    alu/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  alu/M_i_result_q_reg[12]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y54         FDRE (Setup_fdre_C_CE)      -0.372    14.697    alu/M_i_result_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_i_result_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.168ns (20.560%)  route 4.513ns (79.440%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.812    10.812    alu/alu_n_0
    SLICE_X54Y54         FDRE                                         r  alu/M_i_result_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.442    14.846    alu/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  alu/M_i_result_q_reg[13]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y54         FDRE (Setup_fdre_C_CE)      -0.372    14.697    alu/M_i_result_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_i_result_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 1.168ns (20.726%)  route 4.467ns (79.274%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.547     5.131    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.518     5.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.677     6.326    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.402     6.853    buttoncond_gen_0[1].buttoncond/M_last_q_i_5__2_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.549     7.525    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__2_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.411     8.060    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  buttoncond_gen_0[1].buttoncond/M_k_result_q[5]_i_3/O
                         net (fo=5, routed)           1.661     9.846    alu/alu/multiplyUnit/M_buttondetector_out_1
    SLICE_X53Y58         LUT5 (Prop_lut5_I3_O)        0.154    10.000 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_1/O
                         net (fo=17, routed)          0.767    10.766    alu/alu_n_0
    SLICE_X54Y51         FDRE                                         r  alu/M_i_result_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.847    alu/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  alu/M_i_result_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y51         FDRE (Setup_fdre_C_CE)      -0.372    14.698    alu/M_i_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  3.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.208%)  route 0.178ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.178     1.822    reset_cond/M_stage_d[3]
    SLICE_X57Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X57Y61         FDSE (Hold_fdse_C_D)         0.070     1.613    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[2].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_tester_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    buttondetector_gen_0[2].buttondetector/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  buttondetector_gen_0[2].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  buttondetector_gen_0[2].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.086     1.742    buttoncond_gen_0[2].buttoncond/M_last_q
    SLICE_X56Y60         LUT5 (Prop_lut5_I1_O)        0.098     1.840 r  buttoncond_gen_0[2].buttoncond/FSM_onehot_M_tester_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    buttoncond_gen_0[2].buttoncond_n_2
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.832     2.022    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[1]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X56Y60         FDRE (Hold_fdre_C_D)         0.121     1.629    FSM_onehot_M_tester_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[2].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_tester_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    buttondetector_gen_0[2].buttondetector/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  buttondetector_gen_0[2].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  buttondetector_gen_0[2].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.088     1.744    buttoncond_gen_0[2].buttoncond/M_last_q
    SLICE_X56Y60         LUT5 (Prop_lut5_I1_O)        0.098     1.842 r  buttoncond_gen_0[2].buttoncond/FSM_onehot_M_tester_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    buttoncond_gen_0[2].buttoncond_n_1
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.832     2.022    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[0]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X56Y60         FDRE (Hold_fdre_C_D)         0.120     1.628    FSM_onehot_M_tester_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 autotest/FSM_onehot_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/FSM_onehot_M_state_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.211%)  route 0.151ns (51.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.588     1.532    autotest/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  autotest/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=5, routed)           0.151     1.824    autotest/FSM_onehot_M_state_q_reg_n_0_[1]
    SLICE_X58Y64         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.046    autotest/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[2]_rep/C
                         clock pessimism             -0.515     1.532    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.070     1.602    autotest/FSM_onehot_M_state_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 autotest/FSM_onehot_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/FSM_onehot_M_state_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.731%)  route 0.154ns (52.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.588     1.532    autotest/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  autotest/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=5, routed)           0.154     1.827    autotest/FSM_onehot_M_state_q_reg_n_0_[1]
    SLICE_X58Y64         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.046    autotest/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[2]_rep__0/C
                         clock pessimism             -0.515     1.532    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.072     1.604    autotest/FSM_onehot_M_state_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_input_controller_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.140%)  route 0.097ns (29.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.563     1.507    buttondetector_gen_0[4].buttondetector/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/Q
                         net (fo=5, routed)           0.097     1.731    alu/M_last_q
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.099     1.830 r  alu/M_input_controller_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    alu/M_input_controller_q[0]_i_1_n_0
    SLICE_X53Y58         FDRE                                         r  alu/M_input_controller_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     2.023    alu/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  alu/M_input_controller_q_reg[0]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.092     1.599    alu/M_input_controller_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/M_input_controller_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.924%)  route 0.098ns (30.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.563     1.507    buttondetector_gen_0[4].buttondetector/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/Q
                         net (fo=5, routed)           0.098     1.732    alu/M_last_q
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.099     1.831 r  alu/M_input_controller_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    alu/M_input_controller_q[1]_i_1_n_0
    SLICE_X53Y58         FDRE                                         r  alu/M_input_controller_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     2.023    alu/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  alu/M_input_controller_q_reg[1]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.091     1.598    alu/M_input_controller_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.584     1.528    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.843    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     2.041    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.066     1.594    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.584     1.528    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.182     1.851    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     2.041    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.072     1.600    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 autotest/FSM_onehot_M_state_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/FSM_onehot_M_state_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.696%)  route 0.189ns (57.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.504    autotest/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  autotest/FSM_onehot_M_state_q_reg[11]/Q
                         net (fo=18, routed)          0.189     1.834    autotest/FSM_onehot_M_state_q_reg_n_0_[11]
    SLICE_X55Y63         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.829     2.019    autotest/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[12]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.070     1.574    autotest/FSM_onehot_M_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y51   alu/M_i_result_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y52   alu/M_i_result_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y52   alu/M_i_result_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y54   alu/M_i_result_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y54   alu/M_i_result_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y51   alu/M_i_result_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y51   alu/M_i_result_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y51   alu/M_i_result_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   alu/M_i_result_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   alu/M_i_result_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   FSM_onehot_M_tester_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y51   alu/M_i_result_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y51   alu/M_i_result_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   alu/M_i_result_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   alu/M_i_result_q_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.294ns  (logic 7.090ns (43.510%)  route 9.205ns (56.490%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.227     4.830    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.954 r  autotest/zvn2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.331     5.285    autotest/zvn2_carry__0_i_3__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.792 r  autotest/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.792    autotest/zvn2_carry__0_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  autotest/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.906    autotest/zvn2_carry__1_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.219 r  autotest/zvn2_carry__2/O[3]
                         net (fo=4, routed)           0.599     6.818    autotest/zvn2_carry__2_n_4
    SLICE_X52Y62         LUT5 (Prop_lut5_I1_O)        0.298     7.116 r  autotest/io_led_OBUF[8]_inst_i_29/O
                         net (fo=1, routed)           0.802     7.918    autotest/io_led_OBUF[8]_inst_i_29_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.328     8.246 r  autotest/io_led_OBUF[8]_inst_i_11/O
                         net (fo=1, routed)           1.061     9.307    autotest/io_led_OBUF[8]_inst_i_11_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  autotest/io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           1.113    10.544    autotest/alu_unit/multiplyUnit/io_led[8]_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.668 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.079    12.747    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    16.294 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.294    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.755ns  (logic 6.324ns (40.140%)  route 9.431ns (59.860%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.227     4.830    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.954 r  autotest/zvn2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.331     5.285    autotest/zvn2_carry__0_i_3__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.822 r  autotest/zvn2_carry__0/O[2]
                         net (fo=2, routed)           0.823     6.645    autotest/zvn2_carry__0_n_5
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.302     6.947 r  autotest/io_led_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.964     7.912    autotest/alu_unit/multiplyUnit/io_led_OBUF[14]_inst_i_1_1
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.036 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.038     9.074    autotest/alu_unit/multiplyUnit/io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.198 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.054    12.252    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    15.755 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.755    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.941ns  (logic 6.982ns (46.727%)  route 7.960ns (53.273%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.227     4.830    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.954 r  autotest/zvn2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.331     5.285    autotest/zvn2_carry__0_i_3__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.792 r  autotest/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.792    autotest/zvn2_carry__0_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  autotest/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.906    autotest/zvn2_carry__1_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.219 r  autotest/zvn2_carry__2/O[3]
                         net (fo=4, routed)           0.835     7.054    autotest/zvn2_carry__2_n_4
    SLICE_X52Y62         LUT5 (Prop_lut5_I0_O)        0.306     7.360 r  autotest/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.973     8.333    autotest/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.148     8.481 r  autotest/io_led_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.452     8.933    autotest/alu_unit/multiplyUnit/io_led[23]
    SLICE_X56Y61         LUT6 (Prop_lut6_I1_O)        0.328     9.261 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.149    11.410    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         3.531    14.941 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.941    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.823ns  (logic 6.487ns (43.764%)  route 8.336ns (56.236%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.236     4.839    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.963 r  autotest/zvn2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.963    autotest/zvn2_carry_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.603 r  autotest/zvn2_carry/O[3]
                         net (fo=2, routed)           0.677     6.280    autotest/zvn2_carry_n_4
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.306     6.586 r  autotest/io_led_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.713     7.299    autotest/alu_unit/multiplyUnit/io_led_OBUF[11]_inst_i_1_1
    SLICE_X53Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.423 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.090     8.513    autotest/alu_unit/multiplyUnit/io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.627    11.264    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    14.823 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.823    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.700ns  (logic 6.385ns (43.434%)  route 8.315ns (56.566%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.227     4.830    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.954 r  autotest/zvn2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.331     5.285    autotest/zvn2_carry__0_i_3__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     5.881 r  autotest/zvn2_carry__0/O[3]
                         net (fo=2, routed)           0.820     6.701    autotest/zvn2_carry__0_n_4
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.306     7.007 r  autotest/io_led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.972     7.979    autotest/alu_unit/multiplyUnit/io_led_OBUF[15]_inst_i_1_1
    SLICE_X55Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.103 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.921     9.023    autotest/alu_unit/multiplyUnit/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.147 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.052    11.200    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    14.700 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.700    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.597ns  (logic 6.673ns (45.718%)  route 7.923ns (54.282%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.227     4.830    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.954 r  autotest/zvn2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.331     5.285    autotest/zvn2_carry__0_i_3__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.792 r  autotest/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.792    autotest/zvn2_carry__0_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  autotest/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.906    autotest/zvn2_carry__1_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.145 r  autotest/zvn2_carry__2/O[2]
                         net (fo=2, routed)           0.833     6.977    autotest/zvn2_carry__2_n_5
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.302     7.279 r  autotest/io_led_OBUF[22]_inst_i_8/O
                         net (fo=1, routed)           0.839     8.118    autotest/alu_unit/multiplyUnit/io_led_OBUF[22]_inst_i_1_1
    SLICE_X55Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.242 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.842     9.084    autotest/alu_unit/multiplyUnit/io_led_OBUF[22]_inst_i_2_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           1.859    11.068    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         3.529    14.597 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.597    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.519ns  (logic 6.597ns (45.440%)  route 7.921ns (54.560%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.236     4.839    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.963 r  autotest/zvn2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.963    autotest/zvn2_carry_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.513 r  autotest/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.513    autotest/zvn2_carry_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.735 r  autotest/zvn2_carry__0/O[0]
                         net (fo=2, routed)           0.592     6.327    autotest/zvn2_carry__0_n_7
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.299     6.626 r  autotest/io_led_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.968     7.594    autotest/alu_unit/multiplyUnit/io_led_OBUF[12]_inst_i_1_1
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.718 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.830     8.549    autotest/alu_unit/multiplyUnit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.673 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.302    10.975    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    14.519 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.519    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.380ns  (logic 5.656ns (39.333%)  route 8.724ns (60.667%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.455     5.058    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.182 r  autotest/io_led_OBUF[11]_inst_i_11/O
                         net (fo=5, routed)           0.768     5.949    autotest/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.073 r  autotest/io_led_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.791     6.865    autotest/io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.989 r  autotest/io_led_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           1.091     8.080    autotest/alu_unit/multiplyUnit/io_led[10]
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.627    10.830    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    14.380 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.380    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.152ns  (logic 6.723ns (47.502%)  route 7.430ns (52.498%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.236     4.839    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.963 r  autotest/zvn2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.963    autotest/zvn2_carry_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.513 r  autotest/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.513    autotest/zvn2_carry_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.847 r  autotest/zvn2_carry__0/O[1]
                         net (fo=2, routed)           1.097     6.944    autotest/zvn2_carry__0_n_6
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.303     7.247 r  autotest/io_led_OBUF[13]_inst_i_7/O
                         net (fo=1, routed)           0.149     7.396    autotest/alu_unit/multiplyUnit/io_led_OBUF[13]_inst_i_1_1
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.520 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.526     8.046    autotest/alu_unit/multiplyUnit/io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.170 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.429    10.599    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    14.152 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.152    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.930ns  (logic 6.769ns (48.591%)  route 7.161ns (51.409%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           1.992     3.479    autotest/io_dip_IBUF[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.603 r  autotest/zvn2_carry_i_9/O
                         net (fo=81, routed)          1.227     4.830    autotest/M_alu_unit_alufn_signal[0]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.954 r  autotest/zvn2_carry__0_i_3__0/O
                         net (fo=1, routed)           0.331     5.285    autotest/zvn2_carry__0_i_3__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.792 r  autotest/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.792    autotest/zvn2_carry__0_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  autotest/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.906    autotest/zvn2_carry__1_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.240 r  autotest/zvn2_carry__2/O[1]
                         net (fo=2, routed)           0.439     6.679    autotest/zvn2_carry__2_n_6
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.303     6.982 r  autotest/io_led_OBUF[21]_inst_i_7/O
                         net (fo=1, routed)           0.457     7.439    autotest/alu_unit/multiplyUnit/io_led_OBUF[21]_inst_i_1_1
    SLICE_X55Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.563 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.833     8.396    autotest/alu_unit/multiplyUnit/io_led_OBUF[21]_inst_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.520 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           1.882    10.402    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         3.529    13.930 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000    13.930    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.483ns (64.969%)  route 0.800ns (35.031%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           0.800     1.056    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.283 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.283    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.486ns (60.772%)  route 0.959ns (39.228%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           0.959     1.219    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.444 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.444    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.493ns (60.705%)  route 0.966ns (39.295%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.966     1.236    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.459 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.459    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.559ns (58.804%)  route 1.092ns (41.196%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  io_dip_IBUF[21]_inst/O
                         net (fo=6, routed)           0.439     0.679    autotest/io_dip_IBUF[5]
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.724 r  autotest/io_led_OBUF[22]_inst_i_5/O
                         net (fo=9, routed)           0.243     0.967    autotest/alu_unit/multiplyUnit/io_led[22]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.012 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.422    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.652 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.652    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.491ns (55.078%)  route 1.216ns (44.922%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           1.216     1.484    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.707 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.707    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.641ns (60.631%)  route 1.066ns (39.369%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  io_dip_IBUF[21]_inst/O
                         net (fo=6, routed)           0.505     0.745    autotest/io_dip_IBUF[5]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.046     0.791 r  autotest/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.061     0.852    autotest/alu_unit/multiplyUnit/io_led[8]_2
    SLICE_X58Y60         LUT6 (Prop_lut6_I4_O)        0.107     0.959 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.458    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.707 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.707    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.532ns (55.955%)  route 1.206ns (44.045%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  io_dip_IBUF[21]_inst/O
                         net (fo=6, routed)           0.439     0.679    autotest/io_dip_IBUF[5]
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.724 r  autotest/io_led_OBUF[22]_inst_i_5/O
                         net (fo=9, routed)           0.292     1.015    autotest/alu_unit/multiplyUnit/io_led[22]
    SLICE_X59Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.060 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.475     1.536    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.737 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.737    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 1.560ns (55.719%)  route 1.240ns (44.281%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  io_dip_IBUF[21]_inst/O
                         net (fo=6, routed)           0.439     0.679    autotest/io_dip_IBUF[5]
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.724 r  autotest/io_led_OBUF[22]_inst_i_5/O
                         net (fo=9, routed)           0.388     1.111    autotest/alu_unit/multiplyUnit/io_led[22]
    SLICE_X60Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.156 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.569    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.799 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.799    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.580ns (55.884%)  route 1.247ns (44.116%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  io_dip_IBUF[21]_inst/O
                         net (fo=6, routed)           0.439     0.679    autotest/io_dip_IBUF[5]
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.724 r  autotest/io_led_OBUF[22]_inst_i_5/O
                         net (fo=9, routed)           0.314     1.037    autotest/alu_unit/multiplyUnit/io_led[22]
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.082 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.495     1.577    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.827 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.827    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotest/FSM_onehot_M_state_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.889ns  (logic 26.337ns (45.497%)  route 31.551ns (54.503%))
  Logic Levels:           99  (CARRY4=79 LUT2=2 LUT3=8 LUT4=3 LUT5=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.134    autotest/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  autotest/FSM_onehot_M_state_q_reg[17]/Q
                         net (fo=52, routed)          2.010     7.662    autotest/alu_unit/multiplyUnit/Q[14]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.786 r  autotest/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=62, routed)          1.620     9.405    autotest/alu_unit_n_7
    SLICE_X58Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  autotest/io_led_OBUF[23]_inst_i_62/O
                         net (fo=1, routed)           0.000     9.529    autotest/io_led_OBUF[23]_inst_i_62_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.061 r  autotest/io_led_OBUF[23]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.061    autotest/io_led_OBUF[23]_inst_i_46_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  autotest/io_led_OBUF[23]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.175    autotest/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  autotest/io_led_OBUF[23]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.289    autotest/io_led_OBUF[23]_inst_i_28_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.403 r  autotest/io_led_OBUF[23]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.009    10.412    autotest/io_led_OBUF[23]_inst_i_18_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.683 r  autotest/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=21, routed)          1.474    12.158    autotest/CO[0]
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.373    12.531 r  autotest/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.531    autotest/io_led_OBUF[22]_inst_i_42_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.081 r  autotest/io_led_OBUF[22]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.081    autotest/io_led_OBUF[22]_inst_i_34_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.195 r  autotest/io_led_OBUF[22]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.195    autotest/io_led_OBUF[22]_inst_i_29_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  autotest/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.309    autotest/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  autotest/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.423    autotest/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.580 r  autotest/io_led_OBUF[22]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.239    14.819    autotest/io_led_OBUF[22]_inst_i_19_0[0]
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.329    15.148 r  autotest/io_led_OBUF[21]_inst_i_43/O
                         net (fo=1, routed)           0.000    15.148    autotest/io_led_OBUF[21]_inst_i_43_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.549 r  autotest/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.549    autotest/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.663 r  autotest/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.663    autotest/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  autotest/io_led_OBUF[21]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.777    autotest/io_led_OBUF[21]_inst_i_27_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  autotest/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.891    autotest/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.048 r  autotest/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.474    17.522    autotest/io_led_OBUF[21]_inst_i_16_0[0]
    SLICE_X56Y69         LUT5 (Prop_lut5_I0_O)        0.329    17.851 r  autotest/io_led_OBUF[15]_inst_i_214/O
                         net (fo=1, routed)           0.000    17.851    autotest/io_led_OBUF[15]_inst_i_214_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  autotest/io_led_OBUF[15]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.384    autotest/io_led_OBUF[15]_inst_i_179_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.501 r  autotest/io_led_OBUF[15]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.501    autotest/io_led_OBUF[15]_inst_i_174_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.618 r  autotest/io_led_OBUF[15]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.618    autotest/io_led_OBUF[15]_inst_i_169_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.735 r  autotest/io_led_OBUF[15]_inst_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.735    autotest/io_led_OBUF[15]_inst_i_166_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.892 r  autotest/io_led_OBUF[15]_inst_i_165/CO[1]
                         net (fo=20, routed)          1.778    20.670    autotest/io_led_OBUF[15]_inst_i_198_0[0]
    SLICE_X61Y68         LUT3 (Prop_lut3_I0_O)        0.332    21.002 r  autotest/io_led_OBUF[15]_inst_i_187/O
                         net (fo=1, routed)           0.000    21.002    autotest/io_led_OBUF[15]_inst_i_187_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.552 r  autotest/io_led_OBUF[15]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.552    autotest/io_led_OBUF[15]_inst_i_135_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  autotest/io_led_OBUF[15]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.666    autotest/io_led_OBUF[15]_inst_i_130_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  autotest/io_led_OBUF[15]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.780    autotest/io_led_OBUF[15]_inst_i_125_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  autotest/io_led_OBUF[15]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.894    autotest/io_led_OBUF[15]_inst_i_122_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.051 r  autotest/io_led_OBUF[15]_inst_i_121/CO[1]
                         net (fo=20, routed)          1.686    23.736    autotest/io_led_OBUF[15]_inst_i_168_0[0]
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.329    24.065 r  autotest/io_led_OBUF[15]_inst_i_164/O
                         net (fo=1, routed)           0.000    24.065    autotest/io_led_OBUF[15]_inst_i_164_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.598 r  autotest/io_led_OBUF[15]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    24.598    autotest/io_led_OBUF[15]_inst_i_116_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.715 r  autotest/io_led_OBUF[15]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    24.715    autotest/io_led_OBUF[15]_inst_i_84_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.832 r  autotest/io_led_OBUF[15]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    24.832    autotest/io_led_OBUF[15]_inst_i_79_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.949 r  autotest/io_led_OBUF[15]_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.949    autotest/io_led_OBUF[15]_inst_i_76_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.106 r  autotest/io_led_OBUF[15]_inst_i_75/CO[1]
                         net (fo=20, routed)          1.844    26.950    autotest/io_led_OBUF[15]_inst_i_124_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.332    27.282 r  autotest/io_led_OBUF[15]_inst_i_157/O
                         net (fo=1, routed)           0.338    27.620    autotest/io_led_OBUF[15]_inst_i_157_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.127 r  autotest/io_led_OBUF[15]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.127    autotest/io_led_OBUF[15]_inst_i_111_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.241 r  autotest/io_led_OBUF[15]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    28.241    autotest/io_led_OBUF[15]_inst_i_70_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.355 r  autotest/io_led_OBUF[15]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.355    autotest/io_led_OBUF[15]_inst_i_48_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.469 r  autotest/io_led_OBUF[15]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.469    autotest/io_led_OBUF[15]_inst_i_45_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.626 r  autotest/io_led_OBUF[15]_inst_i_44/CO[1]
                         net (fo=20, routed)          1.394    30.020    autotest/io_led_OBUF[15]_inst_i_78_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.357    30.377 r  autotest/io_led_OBUF[15]_inst_i_153/O
                         net (fo=1, routed)           0.652    31.029    autotest/io_led_OBUF[15]_inst_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    31.773 r  autotest/io_led_OBUF[15]_inst_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.773    autotest/io_led_OBUF[15]_inst_i_106_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  autotest/io_led_OBUF[15]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.890    autotest/io_led_OBUF[15]_inst_i_65_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  autotest/io_led_OBUF[15]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.007    autotest/io_led_OBUF[15]_inst_i_39_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  autotest/io_led_OBUF[15]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.124    autotest/io_led_OBUF[15]_inst_i_16_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  autotest/io_led_OBUF[15]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.666    33.947    autotest/io_led_OBUF[15]_inst_i_47_0[0]
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.332    34.279 r  autotest/io_led_OBUF[15]_inst_i_152/O
                         net (fo=1, routed)           0.000    34.279    autotest/io_led_OBUF[15]_inst_i_152_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.829 r  autotest/io_led_OBUF[15]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    34.829    autotest/io_led_OBUF[15]_inst_i_105_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  autotest/io_led_OBUF[15]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.943    autotest/io_led_OBUF[15]_inst_i_64_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.057 r  autotest/io_led_OBUF[15]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.057    autotest/io_led_OBUF[15]_inst_i_38_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.171 r  autotest/io_led_OBUF[15]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.171    autotest/io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.328 r  autotest/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=21, routed)          1.106    36.434    autotest/io_led_OBUF[15]_inst_i_18_0[0]
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.329    36.763 r  autotest/io_led_OBUF[14]_inst_i_71/O
                         net (fo=1, routed)           0.000    36.763    autotest/io_led_OBUF[14]_inst_i_71_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.296 r  autotest/io_led_OBUF[14]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.296    autotest/io_led_OBUF[14]_inst_i_58_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.413 r  autotest/io_led_OBUF[14]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.413    autotest/io_led_OBUF[14]_inst_i_47_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.530 r  autotest/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.530    autotest/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.647 r  autotest/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.647    autotest/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.804 r  autotest/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.721    39.525    autotest/io_led_OBUF[14]_inst_i_16_0[0]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.332    39.857 r  autotest/io_led_OBUF[13]_inst_i_62/O
                         net (fo=1, routed)           0.000    39.857    autotest/io_led_OBUF[13]_inst_i_62_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.258 r  autotest/io_led_OBUF[13]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    40.258    autotest/io_led_OBUF[13]_inst_i_51_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.372 r  autotest/io_led_OBUF[13]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.372    autotest/io_led_OBUF[13]_inst_i_39_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.486 r  autotest/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.486    autotest/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.600 r  autotest/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.600    autotest/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.757 r  autotest/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.704    42.461    autotest/io_led_OBUF[13]_inst_i_14_0[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.329    42.790 r  autotest/io_led_OBUF[12]_inst_i_61/O
                         net (fo=1, routed)           0.000    42.790    autotest/io_led_OBUF[12]_inst_i_61_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.323 r  autotest/io_led_OBUF[12]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    autotest/io_led_OBUF[12]_inst_i_48_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.440 r  autotest/io_led_OBUF[12]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.440    autotest/io_led_OBUF[12]_inst_i_37_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.557 r  autotest/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.557    autotest/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.674 r  autotest/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.674    autotest/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.831 r  autotest/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.385    45.216    autotest/io_led_OBUF[12]_inst_i_14_0[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    45.548 r  autotest/io_led_OBUF[11]_inst_i_53/O
                         net (fo=1, routed)           0.000    45.548    autotest/io_led_OBUF[11]_inst_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.949 r  autotest/io_led_OBUF[11]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    45.949    autotest/io_led_OBUF[11]_inst_i_41_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  autotest/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.063    autotest/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  autotest/io_led_OBUF[11]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.177    autotest/io_led_OBUF[11]_inst_i_16_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.334 r  autotest/io_led_OBUF[11]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.750    48.084    autotest/io_led_OBUF[11]_inst_i_18_0[0]
    SLICE_X50Y60         LUT3 (Prop_lut3_I0_O)        0.329    48.413 r  autotest/io_led_OBUF[10]_inst_i_62/O
                         net (fo=1, routed)           0.000    48.413    autotest/io_led_OBUF[10]_inst_i_62_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.946 r  autotest/io_led_OBUF[10]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.946    autotest/io_led_OBUF[10]_inst_i_50_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.063 r  autotest/io_led_OBUF[10]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    49.063    autotest/io_led_OBUF[10]_inst_i_40_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.180 r  autotest/io_led_OBUF[10]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.180    autotest/io_led_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.297 r  autotest/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.297    autotest/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.454 r  autotest/io_led_OBUF[10]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.228    50.682    autotest/io_led_OBUF[10]_inst_i_17_0[0]
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.332    51.014 r  autotest/io_led_OBUF[9]_inst_i_54/O
                         net (fo=1, routed)           0.000    51.014    autotest/io_led_OBUF[9]_inst_i_54_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.564 r  autotest/io_led_OBUF[9]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.564    autotest/io_led_OBUF[9]_inst_i_46_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  autotest/io_led_OBUF[9]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.678    autotest/io_led_OBUF[9]_inst_i_36_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.792 r  autotest/io_led_OBUF[9]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.792    autotest/io_led_OBUF[9]_inst_i_23_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.906 r  autotest/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.906    autotest/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.063 r  autotest/io_led_OBUF[9]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.423    53.486    autotest/io_led_OBUF[9]_inst_i_15_0[0]
    SLICE_X54Y59         LUT3 (Prop_lut3_I0_O)        0.329    53.815 r  autotest/io_led_OBUF[8]_inst_i_62/O
                         net (fo=1, routed)           0.000    53.815    autotest/io_led_OBUF[8]_inst_i_62_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.328 r  autotest/io_led_OBUF[8]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.328    autotest/io_led_OBUF[8]_inst_i_53_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.445 r  autotest/io_led_OBUF[8]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.445    autotest/io_led_OBUF[8]_inst_i_47_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.562 r  autotest/io_led_OBUF[8]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.562    autotest/io_led_OBUF[8]_inst_i_37_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.679 r  autotest/io_led_OBUF[8]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.679    autotest/io_led_OBUF[8]_inst_i_21_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    54.933 r  autotest/io_led_OBUF[8]_inst_i_9/CO[0]
                         net (fo=1, routed)           0.935    55.868    autotest/alu_unit/multiplyUnit/CO[0]
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.367    56.235 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           1.037    57.272    autotest/alu_unit/multiplyUnit/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.124    57.396 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.079    59.475    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    63.023 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    63.023    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/M_j_result_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.819ns  (logic 25.505ns (44.887%)  route 31.315ns (55.113%))
  Logic Levels:           95  (CARRY4=78 LUT1=1 LUT3=13 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.560     5.144    alu/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  alu/M_j_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  alu/M_j_result_q_reg[1]/Q
                         net (fo=68, routed)          3.437     9.099    alu/M_j_result_q[1]
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124     9.223 r  alu/io_led_OBUF[15]_inst_i_220/O
                         net (fo=1, routed)           0.000     9.223    alu/io_led_OBUF[15]_inst_i_220_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.773 r  alu/io_led_OBUF[15]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.773    alu/io_led_OBUF[15]_inst_i_188_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.887 r  alu/io_led_OBUF[15]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     9.887    alu/io_led_OBUF[15]_inst_i_140_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.001 r  alu/io_led_OBUF[15]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    10.001    alu/io_led_OBUF[15]_inst_i_94_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  alu/io_led_OBUF[15]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.115    alu/io_led_OBUF[15]_inst_i_59_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.386 r  alu/io_led_OBUF[15]_inst_i_31/CO[0]
                         net (fo=20, routed)          1.114    11.499    alu/CO[0]
    SLICE_X50Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.343 r  alu/io_led_OBUF[14]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    alu/io_led_OBUF[14]_inst_i_72_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  alu/io_led_OBUF[14]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.460    alu/io_led_OBUF[14]_inst_i_63_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.577 r  alu/io_led_OBUF[14]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.577    alu/io_led_OBUF[14]_inst_i_53_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  alu/io_led_OBUF[14]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.694    alu/io_led_OBUF[14]_inst_i_42_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.851 r  alu/io_led_OBUF[14]_inst_i_32/CO[1]
                         net (fo=20, routed)          1.714    14.565    alu/M_j_result_q_reg[15]_0[0]
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.332    14.897 r  alu/io_led_OBUF[13]_inst_i_70/O
                         net (fo=1, routed)           0.000    14.897    alu/io_led_OBUF[13]_inst_i_70_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  alu/io_led_OBUF[13]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.298    alu/io_led_OBUF[13]_inst_i_65_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  alu/io_led_OBUF[13]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.412    alu/io_led_OBUF[13]_inst_i_56_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  alu/io_led_OBUF[13]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.526    alu/io_led_OBUF[13]_inst_i_46_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  alu/io_led_OBUF[13]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.640    alu/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  alu/io_led_OBUF[13]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.610    17.407    alu/M_j_result_q_reg[15]_2[0]
    SLICE_X47Y53         LUT3 (Prop_lut3_I0_O)        0.329    17.736 r  alu/io_led_OBUF[12]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.736    alu/io_led_OBUF[12]_inst_i_69_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.286 r  alu/io_led_OBUF[12]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.286    alu/io_led_OBUF[12]_inst_i_62_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.400 r  alu/io_led_OBUF[12]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.400    alu/io_led_OBUF[12]_inst_i_53_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  alu/io_led_OBUF[12]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.514    alu/io_led_OBUF[12]_inst_i_43_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.628 r  alu/io_led_OBUF[12]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.628    alu/io_led_OBUF[12]_inst_i_32_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.785 r  alu/io_led_OBUF[12]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.400    20.185    alu/M_j_result_q_reg[15]_4[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.329    20.514 r  alu/io_led_OBUF[7]_inst_i_92/O
                         net (fo=1, routed)           0.000    20.514    alu/io_led_OBUF[7]_inst_i_92_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.047 r  alu/io_led_OBUF[7]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    21.047    alu/io_led_OBUF[7]_inst_i_73_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.164 r  alu/io_led_OBUF[11]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.164    alu/io_led_OBUF[11]_inst_i_57_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.281 r  alu/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.281    alu/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.398 r  alu/io_led_OBUF[11]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.398    alu/io_led_OBUF[11]_inst_i_36_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.555 r  alu/io_led_OBUF[11]_inst_i_26/CO[1]
                         net (fo=20, routed)          1.780    23.334    alu/M_j_result_q_reg[15]_6[0]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    23.666 r  alu/io_led_OBUF[7]_inst_i_89/O
                         net (fo=1, routed)           0.000    23.666    alu/io_led_OBUF[7]_inst_i_89_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.216 r  alu/io_led_OBUF[7]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.216    alu/io_led_OBUF[7]_inst_i_68_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  alu/io_led_OBUF[7]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.330    alu/io_led_OBUF[7]_inst_i_52_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  alu/io_led_OBUF[10]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.444    alu/io_led_OBUF[10]_inst_i_45_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.558 r  alu/io_led_OBUF[10]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.558    alu/io_led_OBUF[10]_inst_i_35_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.715 r  alu/io_led_OBUF[10]_inst_i_25/CO[1]
                         net (fo=20, routed)          1.189    25.904    alu/M_j_result_q_reg[15]_8[0]
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.329    26.233 r  alu/io_led_OBUF[7]_inst_i_85/O
                         net (fo=1, routed)           0.000    26.233    alu/io_led_OBUF[7]_inst_i_85_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.631 r  alu/io_led_OBUF[7]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.631    alu/io_led_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  alu/io_led_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.745    alu/io_led_OBUF[7]_inst_i_47_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  alu/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.859    alu/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  alu/io_led_OBUF[9]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    26.973    alu/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.130 r  alu/io_led_OBUF[9]_inst_i_21/CO[1]
                         net (fo=20, routed)          1.686    28.815    alu/M_j_result_q_reg[15]_10[0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.329    29.144 r  alu/io_led_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    29.144    alu/io_led_OBUF[7]_inst_i_83_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.677 r  alu/io_led_OBUF[7]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.677    alu/io_led_OBUF[7]_inst_i_58_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.794 r  alu/io_led_OBUF[7]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.794    alu/io_led_OBUF[7]_inst_i_42_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.911 r  alu/io_led_OBUF[7]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.911    alu/io_led_OBUF[7]_inst_i_31_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alu/io_led_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.028    alu/io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.185 r  alu/io_led_OBUF[8]_inst_i_16/CO[1]
                         net (fo=20, routed)          1.940    32.125    alu/M_j_result_q_reg[15]_12[0]
    SLICE_X58Y53         LUT3 (Prop_lut3_I0_O)        0.332    32.457 r  alu/io_led_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000    32.457    alu/io_led_OBUF[7]_inst_i_78_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.858 r  alu/io_led_OBUF[7]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.858    alu/io_led_OBUF[7]_inst_i_57_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.972 r  alu/io_led_OBUF[7]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.972    alu/io_led_OBUF[7]_inst_i_41_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.086 r  alu/io_led_OBUF[7]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.086    alu/io_led_OBUF[7]_inst_i_30_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.200 r  alu/io_led_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.200    alu/io_led_OBUF[7]_inst_i_16_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.357 r  alu/io_led_OBUF[7]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.763    35.120    alu/M_j_result_q_reg[15]_14[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.329    35.449 r  alu/io_led_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    35.449    alu/io_led_OBUF[6]_inst_i_35_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.999 r  alu/io_led_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.999    alu/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  alu/io_led_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.113    alu/io_led_OBUF[6]_inst_i_23_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  alu/io_led_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.227    alu/io_led_OBUF[6]_inst_i_18_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  alu/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.341    alu/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.498 r  alu/io_led_OBUF[6]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.609    38.107    alu/M_j_result_q_reg[15]_16[0]
    SLICE_X59Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.436 r  alu/io_led_OBUF[5]_inst_i_32/O
                         net (fo=1, routed)           0.000    38.436    alu/io_led_OBUF[5]_inst_i_32_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.986 r  alu/io_led_OBUF[5]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.986    alu/io_led_OBUF[5]_inst_i_24_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alu/io_led_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.100    alu/io_led_OBUF[5]_inst_i_19_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.214 r  alu/io_led_OBUF[5]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.214    alu/io_led_OBUF[5]_inst_i_11_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.371 r  alu/io_led_OBUF[5]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.678    41.050    alu/M_j_result_q_reg[15]_18[0]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.329    41.379 r  alu/io_led_OBUF[4]_inst_i_30/O
                         net (fo=1, routed)           0.000    41.379    alu/io_led_OBUF[4]_inst_i_30_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.780 r  alu/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.001    41.780    alu/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.894 r  alu/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.894    alu/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.008 r  alu/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.008    alu/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.165 r  alu/io_led_OBUF[4]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.734    43.899    alu/M_j_result_q_reg[15]_20[0]
    SLICE_X53Y48         LUT3 (Prop_lut3_I0_O)        0.329    44.228 r  alu/io_led_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.000    44.228    alu/io_led_OBUF[3]_inst_i_33_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.629 r  alu/io_led_OBUF[3]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.629    alu/io_led_OBUF[3]_inst_i_28_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.743 r  alu/io_led_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    44.744    alu/io_led_OBUF[3]_inst_i_23_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.858 r  alu/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.858    alu/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.972 r  alu/io_led_OBUF[3]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.972    alu/io_led_OBUF[3]_inst_i_11_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.129 r  alu/io_led_OBUF[3]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.429    46.558    alu/M_j_result_q_reg[15]_22[0]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.329    46.887 r  alu/io_led_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    46.887    alu/io_led_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.437 r  alu/io_led_OBUF[2]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    47.438    alu/io_led_OBUF[2]_inst_i_27_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.552 r  alu/io_led_OBUF[2]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.552    alu/io_led_OBUF[2]_inst_i_22_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.666 r  alu/io_led_OBUF[2]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.666    alu/io_led_OBUF[2]_inst_i_17_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.780 r  alu/io_led_OBUF[2]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.780    alu/io_led_OBUF[2]_inst_i_11_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.937 r  alu/io_led_OBUF[2]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.292    49.229    alu/M_j_result_q_reg[15]_24[0]
    SLICE_X56Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.029 r  alu/io_led_OBUF[1]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    50.030    alu/io_led_OBUF[1]_inst_i_26_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.147 r  alu/io_led_OBUF[1]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.147    alu/io_led_OBUF[1]_inst_i_21_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.264 r  alu/io_led_OBUF[1]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.264    alu/io_led_OBUF[1]_inst_i_16_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.381 r  alu/io_led_OBUF[1]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.381    alu/io_led_OBUF[1]_inst_i_10_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.538 r  alu/io_led_OBUF[1]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.406    51.944    alu/M_j_result_q_reg[15]_26[0]
    SLICE_X52Y51         LUT3 (Prop_lut3_I0_O)        0.332    52.276 r  alu/io_led_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000    52.276    alu/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.789 r  alu/io_led_OBUF[0]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    52.789    alu/io_led_OBUF[0]_inst_i_29_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.906 r  alu/io_led_OBUF[0]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.906    alu/io_led_OBUF[0]_inst_i_24_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.023 r  alu/io_led_OBUF[0]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.023    alu/io_led_OBUF[0]_inst_i_19_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.140 r  alu/io_led_OBUF[0]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.140    alu/io_led_OBUF[0]_inst_i_12_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.394 r  alu/io_led_OBUF[0]_inst_i_6/CO[0]
                         net (fo=1, routed)           0.536    53.930    alu/alu/multiplyUnit/CO[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.367    54.297 r  alu/alu/multiplyUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.835    55.132    alu/alu/multiplyUnit/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I0_O)        0.124    55.256 r  alu/alu/multiplyUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.162    58.418    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    61.963 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    61.963    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotest/FSM_onehot_M_state_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.925ns  (logic 24.854ns (45.251%)  route 30.071ns (54.749%))
  Logic Levels:           93  (CARRY4=74 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.134    autotest/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  autotest/FSM_onehot_M_state_q_reg[17]/Q
                         net (fo=52, routed)          2.010     7.662    autotest/alu_unit/multiplyUnit/Q[14]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.786 r  autotest/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=62, routed)          1.620     9.405    autotest/alu_unit_n_7
    SLICE_X58Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  autotest/io_led_OBUF[23]_inst_i_62/O
                         net (fo=1, routed)           0.000     9.529    autotest/io_led_OBUF[23]_inst_i_62_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.061 r  autotest/io_led_OBUF[23]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.061    autotest/io_led_OBUF[23]_inst_i_46_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  autotest/io_led_OBUF[23]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.175    autotest/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  autotest/io_led_OBUF[23]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.289    autotest/io_led_OBUF[23]_inst_i_28_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.403 r  autotest/io_led_OBUF[23]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.009    10.412    autotest/io_led_OBUF[23]_inst_i_18_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.683 r  autotest/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=21, routed)          1.474    12.158    autotest/CO[0]
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.373    12.531 r  autotest/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.531    autotest/io_led_OBUF[22]_inst_i_42_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.081 r  autotest/io_led_OBUF[22]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.081    autotest/io_led_OBUF[22]_inst_i_34_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.195 r  autotest/io_led_OBUF[22]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.195    autotest/io_led_OBUF[22]_inst_i_29_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  autotest/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.309    autotest/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  autotest/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.423    autotest/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.580 r  autotest/io_led_OBUF[22]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.239    14.819    autotest/io_led_OBUF[22]_inst_i_19_0[0]
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.329    15.148 r  autotest/io_led_OBUF[21]_inst_i_43/O
                         net (fo=1, routed)           0.000    15.148    autotest/io_led_OBUF[21]_inst_i_43_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.549 r  autotest/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.549    autotest/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.663 r  autotest/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.663    autotest/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  autotest/io_led_OBUF[21]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.777    autotest/io_led_OBUF[21]_inst_i_27_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  autotest/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.891    autotest/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.048 r  autotest/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.474    17.522    autotest/io_led_OBUF[21]_inst_i_16_0[0]
    SLICE_X56Y69         LUT5 (Prop_lut5_I0_O)        0.329    17.851 r  autotest/io_led_OBUF[15]_inst_i_214/O
                         net (fo=1, routed)           0.000    17.851    autotest/io_led_OBUF[15]_inst_i_214_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  autotest/io_led_OBUF[15]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.384    autotest/io_led_OBUF[15]_inst_i_179_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.501 r  autotest/io_led_OBUF[15]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.501    autotest/io_led_OBUF[15]_inst_i_174_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.618 r  autotest/io_led_OBUF[15]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.618    autotest/io_led_OBUF[15]_inst_i_169_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.735 r  autotest/io_led_OBUF[15]_inst_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.735    autotest/io_led_OBUF[15]_inst_i_166_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.892 r  autotest/io_led_OBUF[15]_inst_i_165/CO[1]
                         net (fo=20, routed)          1.778    20.670    autotest/io_led_OBUF[15]_inst_i_198_0[0]
    SLICE_X61Y68         LUT3 (Prop_lut3_I0_O)        0.332    21.002 r  autotest/io_led_OBUF[15]_inst_i_187/O
                         net (fo=1, routed)           0.000    21.002    autotest/io_led_OBUF[15]_inst_i_187_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.552 r  autotest/io_led_OBUF[15]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.552    autotest/io_led_OBUF[15]_inst_i_135_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  autotest/io_led_OBUF[15]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.666    autotest/io_led_OBUF[15]_inst_i_130_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  autotest/io_led_OBUF[15]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.780    autotest/io_led_OBUF[15]_inst_i_125_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  autotest/io_led_OBUF[15]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.894    autotest/io_led_OBUF[15]_inst_i_122_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.051 r  autotest/io_led_OBUF[15]_inst_i_121/CO[1]
                         net (fo=20, routed)          1.686    23.736    autotest/io_led_OBUF[15]_inst_i_168_0[0]
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.329    24.065 r  autotest/io_led_OBUF[15]_inst_i_164/O
                         net (fo=1, routed)           0.000    24.065    autotest/io_led_OBUF[15]_inst_i_164_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.598 r  autotest/io_led_OBUF[15]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    24.598    autotest/io_led_OBUF[15]_inst_i_116_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.715 r  autotest/io_led_OBUF[15]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    24.715    autotest/io_led_OBUF[15]_inst_i_84_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.832 r  autotest/io_led_OBUF[15]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    24.832    autotest/io_led_OBUF[15]_inst_i_79_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.949 r  autotest/io_led_OBUF[15]_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.949    autotest/io_led_OBUF[15]_inst_i_76_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.106 r  autotest/io_led_OBUF[15]_inst_i_75/CO[1]
                         net (fo=20, routed)          1.844    26.950    autotest/io_led_OBUF[15]_inst_i_124_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.332    27.282 r  autotest/io_led_OBUF[15]_inst_i_157/O
                         net (fo=1, routed)           0.338    27.620    autotest/io_led_OBUF[15]_inst_i_157_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.127 r  autotest/io_led_OBUF[15]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.127    autotest/io_led_OBUF[15]_inst_i_111_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.241 r  autotest/io_led_OBUF[15]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    28.241    autotest/io_led_OBUF[15]_inst_i_70_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.355 r  autotest/io_led_OBUF[15]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.355    autotest/io_led_OBUF[15]_inst_i_48_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.469 r  autotest/io_led_OBUF[15]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.469    autotest/io_led_OBUF[15]_inst_i_45_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.626 r  autotest/io_led_OBUF[15]_inst_i_44/CO[1]
                         net (fo=20, routed)          1.394    30.020    autotest/io_led_OBUF[15]_inst_i_78_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.357    30.377 r  autotest/io_led_OBUF[15]_inst_i_153/O
                         net (fo=1, routed)           0.652    31.029    autotest/io_led_OBUF[15]_inst_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    31.773 r  autotest/io_led_OBUF[15]_inst_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.773    autotest/io_led_OBUF[15]_inst_i_106_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  autotest/io_led_OBUF[15]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.890    autotest/io_led_OBUF[15]_inst_i_65_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  autotest/io_led_OBUF[15]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.007    autotest/io_led_OBUF[15]_inst_i_39_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  autotest/io_led_OBUF[15]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.124    autotest/io_led_OBUF[15]_inst_i_16_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  autotest/io_led_OBUF[15]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.666    33.947    autotest/io_led_OBUF[15]_inst_i_47_0[0]
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.332    34.279 r  autotest/io_led_OBUF[15]_inst_i_152/O
                         net (fo=1, routed)           0.000    34.279    autotest/io_led_OBUF[15]_inst_i_152_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.829 r  autotest/io_led_OBUF[15]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    34.829    autotest/io_led_OBUF[15]_inst_i_105_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  autotest/io_led_OBUF[15]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.943    autotest/io_led_OBUF[15]_inst_i_64_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.057 r  autotest/io_led_OBUF[15]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.057    autotest/io_led_OBUF[15]_inst_i_38_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.171 r  autotest/io_led_OBUF[15]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.171    autotest/io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.328 r  autotest/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=21, routed)          1.106    36.434    autotest/io_led_OBUF[15]_inst_i_18_0[0]
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.329    36.763 r  autotest/io_led_OBUF[14]_inst_i_71/O
                         net (fo=1, routed)           0.000    36.763    autotest/io_led_OBUF[14]_inst_i_71_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.296 r  autotest/io_led_OBUF[14]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.296    autotest/io_led_OBUF[14]_inst_i_58_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.413 r  autotest/io_led_OBUF[14]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.413    autotest/io_led_OBUF[14]_inst_i_47_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.530 r  autotest/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.530    autotest/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.647 r  autotest/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.647    autotest/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.804 r  autotest/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.721    39.525    autotest/io_led_OBUF[14]_inst_i_16_0[0]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.332    39.857 r  autotest/io_led_OBUF[13]_inst_i_62/O
                         net (fo=1, routed)           0.000    39.857    autotest/io_led_OBUF[13]_inst_i_62_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.258 r  autotest/io_led_OBUF[13]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    40.258    autotest/io_led_OBUF[13]_inst_i_51_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.372 r  autotest/io_led_OBUF[13]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.372    autotest/io_led_OBUF[13]_inst_i_39_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.486 r  autotest/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.486    autotest/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.600 r  autotest/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.600    autotest/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.757 r  autotest/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.704    42.461    autotest/io_led_OBUF[13]_inst_i_14_0[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.329    42.790 r  autotest/io_led_OBUF[12]_inst_i_61/O
                         net (fo=1, routed)           0.000    42.790    autotest/io_led_OBUF[12]_inst_i_61_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.323 r  autotest/io_led_OBUF[12]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    autotest/io_led_OBUF[12]_inst_i_48_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.440 r  autotest/io_led_OBUF[12]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.440    autotest/io_led_OBUF[12]_inst_i_37_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.557 r  autotest/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.557    autotest/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.674 r  autotest/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.674    autotest/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.831 r  autotest/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.385    45.216    autotest/io_led_OBUF[12]_inst_i_14_0[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    45.548 r  autotest/io_led_OBUF[11]_inst_i_53/O
                         net (fo=1, routed)           0.000    45.548    autotest/io_led_OBUF[11]_inst_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.949 r  autotest/io_led_OBUF[11]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    45.949    autotest/io_led_OBUF[11]_inst_i_41_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  autotest/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.063    autotest/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  autotest/io_led_OBUF[11]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.177    autotest/io_led_OBUF[11]_inst_i_16_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.334 r  autotest/io_led_OBUF[11]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.750    48.084    autotest/io_led_OBUF[11]_inst_i_18_0[0]
    SLICE_X50Y60         LUT3 (Prop_lut3_I0_O)        0.329    48.413 r  autotest/io_led_OBUF[10]_inst_i_62/O
                         net (fo=1, routed)           0.000    48.413    autotest/io_led_OBUF[10]_inst_i_62_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.946 r  autotest/io_led_OBUF[10]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.946    autotest/io_led_OBUF[10]_inst_i_50_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.063 r  autotest/io_led_OBUF[10]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    49.063    autotest/io_led_OBUF[10]_inst_i_40_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.180 r  autotest/io_led_OBUF[10]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.180    autotest/io_led_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.297 r  autotest/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.297    autotest/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.454 r  autotest/io_led_OBUF[10]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.228    50.682    autotest/io_led_OBUF[10]_inst_i_17_0[0]
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.332    51.014 r  autotest/io_led_OBUF[9]_inst_i_54/O
                         net (fo=1, routed)           0.000    51.014    autotest/io_led_OBUF[9]_inst_i_54_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.564 r  autotest/io_led_OBUF[9]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.564    autotest/io_led_OBUF[9]_inst_i_46_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.678 r  autotest/io_led_OBUF[9]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.678    autotest/io_led_OBUF[9]_inst_i_36_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.792 r  autotest/io_led_OBUF[9]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.792    autotest/io_led_OBUF[9]_inst_i_23_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.906 r  autotest/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.906    autotest/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.063 r  autotest/io_led_OBUF[9]_inst_i_6/CO[1]
                         net (fo=21, routed)          0.912    52.974    autotest/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_1_0[0]
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.329    53.303 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           1.036    54.339    autotest/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    54.463 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.047    56.510    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    60.059 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    60.059    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/M_j_result_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.512ns  (logic 24.020ns (44.063%)  route 30.492ns (55.937%))
  Logic Levels:           89  (CARRY4=73 LUT1=1 LUT3=12 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.560     5.144    alu/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  alu/M_j_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  alu/M_j_result_q_reg[1]/Q
                         net (fo=68, routed)          3.437     9.099    alu/M_j_result_q[1]
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124     9.223 r  alu/io_led_OBUF[15]_inst_i_220/O
                         net (fo=1, routed)           0.000     9.223    alu/io_led_OBUF[15]_inst_i_220_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.773 r  alu/io_led_OBUF[15]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.773    alu/io_led_OBUF[15]_inst_i_188_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.887 r  alu/io_led_OBUF[15]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     9.887    alu/io_led_OBUF[15]_inst_i_140_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.001 r  alu/io_led_OBUF[15]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    10.001    alu/io_led_OBUF[15]_inst_i_94_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  alu/io_led_OBUF[15]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.115    alu/io_led_OBUF[15]_inst_i_59_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.386 r  alu/io_led_OBUF[15]_inst_i_31/CO[0]
                         net (fo=20, routed)          1.114    11.499    alu/CO[0]
    SLICE_X50Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.343 r  alu/io_led_OBUF[14]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    alu/io_led_OBUF[14]_inst_i_72_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  alu/io_led_OBUF[14]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.460    alu/io_led_OBUF[14]_inst_i_63_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.577 r  alu/io_led_OBUF[14]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.577    alu/io_led_OBUF[14]_inst_i_53_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  alu/io_led_OBUF[14]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.694    alu/io_led_OBUF[14]_inst_i_42_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.851 r  alu/io_led_OBUF[14]_inst_i_32/CO[1]
                         net (fo=20, routed)          1.714    14.565    alu/M_j_result_q_reg[15]_0[0]
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.332    14.897 r  alu/io_led_OBUF[13]_inst_i_70/O
                         net (fo=1, routed)           0.000    14.897    alu/io_led_OBUF[13]_inst_i_70_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  alu/io_led_OBUF[13]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.298    alu/io_led_OBUF[13]_inst_i_65_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  alu/io_led_OBUF[13]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.412    alu/io_led_OBUF[13]_inst_i_56_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  alu/io_led_OBUF[13]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.526    alu/io_led_OBUF[13]_inst_i_46_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  alu/io_led_OBUF[13]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.640    alu/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  alu/io_led_OBUF[13]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.610    17.407    alu/M_j_result_q_reg[15]_2[0]
    SLICE_X47Y53         LUT3 (Prop_lut3_I0_O)        0.329    17.736 r  alu/io_led_OBUF[12]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.736    alu/io_led_OBUF[12]_inst_i_69_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.286 r  alu/io_led_OBUF[12]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.286    alu/io_led_OBUF[12]_inst_i_62_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.400 r  alu/io_led_OBUF[12]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.400    alu/io_led_OBUF[12]_inst_i_53_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  alu/io_led_OBUF[12]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.514    alu/io_led_OBUF[12]_inst_i_43_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.628 r  alu/io_led_OBUF[12]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.628    alu/io_led_OBUF[12]_inst_i_32_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.785 r  alu/io_led_OBUF[12]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.400    20.185    alu/M_j_result_q_reg[15]_4[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.329    20.514 r  alu/io_led_OBUF[7]_inst_i_92/O
                         net (fo=1, routed)           0.000    20.514    alu/io_led_OBUF[7]_inst_i_92_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.047 r  alu/io_led_OBUF[7]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    21.047    alu/io_led_OBUF[7]_inst_i_73_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.164 r  alu/io_led_OBUF[11]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.164    alu/io_led_OBUF[11]_inst_i_57_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.281 r  alu/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.281    alu/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.398 r  alu/io_led_OBUF[11]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.398    alu/io_led_OBUF[11]_inst_i_36_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.555 r  alu/io_led_OBUF[11]_inst_i_26/CO[1]
                         net (fo=20, routed)          1.780    23.334    alu/M_j_result_q_reg[15]_6[0]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    23.666 r  alu/io_led_OBUF[7]_inst_i_89/O
                         net (fo=1, routed)           0.000    23.666    alu/io_led_OBUF[7]_inst_i_89_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.216 r  alu/io_led_OBUF[7]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.216    alu/io_led_OBUF[7]_inst_i_68_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  alu/io_led_OBUF[7]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.330    alu/io_led_OBUF[7]_inst_i_52_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  alu/io_led_OBUF[10]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.444    alu/io_led_OBUF[10]_inst_i_45_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.558 r  alu/io_led_OBUF[10]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.558    alu/io_led_OBUF[10]_inst_i_35_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.715 r  alu/io_led_OBUF[10]_inst_i_25/CO[1]
                         net (fo=20, routed)          1.189    25.904    alu/M_j_result_q_reg[15]_8[0]
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.329    26.233 r  alu/io_led_OBUF[7]_inst_i_85/O
                         net (fo=1, routed)           0.000    26.233    alu/io_led_OBUF[7]_inst_i_85_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.631 r  alu/io_led_OBUF[7]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.631    alu/io_led_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  alu/io_led_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.745    alu/io_led_OBUF[7]_inst_i_47_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  alu/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.859    alu/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  alu/io_led_OBUF[9]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    26.973    alu/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.130 r  alu/io_led_OBUF[9]_inst_i_21/CO[1]
                         net (fo=20, routed)          1.686    28.815    alu/M_j_result_q_reg[15]_10[0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.329    29.144 r  alu/io_led_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    29.144    alu/io_led_OBUF[7]_inst_i_83_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.677 r  alu/io_led_OBUF[7]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.677    alu/io_led_OBUF[7]_inst_i_58_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.794 r  alu/io_led_OBUF[7]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.794    alu/io_led_OBUF[7]_inst_i_42_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.911 r  alu/io_led_OBUF[7]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.911    alu/io_led_OBUF[7]_inst_i_31_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alu/io_led_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.028    alu/io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.185 r  alu/io_led_OBUF[8]_inst_i_16/CO[1]
                         net (fo=20, routed)          1.940    32.125    alu/M_j_result_q_reg[15]_12[0]
    SLICE_X58Y53         LUT3 (Prop_lut3_I0_O)        0.332    32.457 r  alu/io_led_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000    32.457    alu/io_led_OBUF[7]_inst_i_78_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.858 r  alu/io_led_OBUF[7]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.858    alu/io_led_OBUF[7]_inst_i_57_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.972 r  alu/io_led_OBUF[7]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.972    alu/io_led_OBUF[7]_inst_i_41_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.086 r  alu/io_led_OBUF[7]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.086    alu/io_led_OBUF[7]_inst_i_30_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.200 r  alu/io_led_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.200    alu/io_led_OBUF[7]_inst_i_16_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.357 r  alu/io_led_OBUF[7]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.763    35.120    alu/M_j_result_q_reg[15]_14[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.329    35.449 r  alu/io_led_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    35.449    alu/io_led_OBUF[6]_inst_i_35_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.999 r  alu/io_led_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.999    alu/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  alu/io_led_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.113    alu/io_led_OBUF[6]_inst_i_23_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  alu/io_led_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.227    alu/io_led_OBUF[6]_inst_i_18_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  alu/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.341    alu/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.498 r  alu/io_led_OBUF[6]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.609    38.107    alu/M_j_result_q_reg[15]_16[0]
    SLICE_X59Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.436 r  alu/io_led_OBUF[5]_inst_i_32/O
                         net (fo=1, routed)           0.000    38.436    alu/io_led_OBUF[5]_inst_i_32_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.986 r  alu/io_led_OBUF[5]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.986    alu/io_led_OBUF[5]_inst_i_24_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alu/io_led_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.100    alu/io_led_OBUF[5]_inst_i_19_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.214 r  alu/io_led_OBUF[5]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.214    alu/io_led_OBUF[5]_inst_i_11_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.371 r  alu/io_led_OBUF[5]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.678    41.050    alu/M_j_result_q_reg[15]_18[0]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.329    41.379 r  alu/io_led_OBUF[4]_inst_i_30/O
                         net (fo=1, routed)           0.000    41.379    alu/io_led_OBUF[4]_inst_i_30_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.780 r  alu/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.001    41.780    alu/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.894 r  alu/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.894    alu/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.008 r  alu/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.008    alu/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.165 r  alu/io_led_OBUF[4]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.734    43.899    alu/M_j_result_q_reg[15]_20[0]
    SLICE_X53Y48         LUT3 (Prop_lut3_I0_O)        0.329    44.228 r  alu/io_led_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.000    44.228    alu/io_led_OBUF[3]_inst_i_33_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.629 r  alu/io_led_OBUF[3]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.629    alu/io_led_OBUF[3]_inst_i_28_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.743 r  alu/io_led_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    44.744    alu/io_led_OBUF[3]_inst_i_23_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.858 r  alu/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.858    alu/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.972 r  alu/io_led_OBUF[3]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.972    alu/io_led_OBUF[3]_inst_i_11_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.129 r  alu/io_led_OBUF[3]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.429    46.558    alu/M_j_result_q_reg[15]_22[0]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.329    46.887 r  alu/io_led_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    46.887    alu/io_led_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.437 r  alu/io_led_OBUF[2]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    47.438    alu/io_led_OBUF[2]_inst_i_27_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.552 r  alu/io_led_OBUF[2]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.552    alu/io_led_OBUF[2]_inst_i_22_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.666 r  alu/io_led_OBUF[2]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.666    alu/io_led_OBUF[2]_inst_i_17_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.780 r  alu/io_led_OBUF[2]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.780    alu/io_led_OBUF[2]_inst_i_11_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.937 r  alu/io_led_OBUF[2]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.292    49.229    alu/M_j_result_q_reg[15]_24[0]
    SLICE_X56Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.029 r  alu/io_led_OBUF[1]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    50.030    alu/io_led_OBUF[1]_inst_i_26_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.147 r  alu/io_led_OBUF[1]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.147    alu/io_led_OBUF[1]_inst_i_21_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.264 r  alu/io_led_OBUF[1]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.264    alu/io_led_OBUF[1]_inst_i_16_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.381 r  alu/io_led_OBUF[1]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.381    alu/io_led_OBUF[1]_inst_i_10_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.538 r  alu/io_led_OBUF[1]_inst_i_6/CO[1]
                         net (fo=20, routed)          0.969    51.507    alu/alu/multiplyUnit/io_led_OBUF[1]_inst_i_1_0[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.332    51.839 r  alu/alu/multiplyUnit/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.034    52.874    alu/alu/multiplyUnit/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I5_O)        0.124    52.998 r  alu/alu/multiplyUnit/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.112    56.110    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    59.656 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    59.656    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotest/FSM_onehot_M_state_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.986ns  (logic 23.477ns (44.307%)  route 29.509ns (55.693%))
  Logic Levels:           87  (CARRY4=69 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.134    autotest/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  autotest/FSM_onehot_M_state_q_reg[17]/Q
                         net (fo=52, routed)          2.010     7.662    autotest/alu_unit/multiplyUnit/Q[14]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.786 r  autotest/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=62, routed)          1.620     9.405    autotest/alu_unit_n_7
    SLICE_X58Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  autotest/io_led_OBUF[23]_inst_i_62/O
                         net (fo=1, routed)           0.000     9.529    autotest/io_led_OBUF[23]_inst_i_62_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.061 r  autotest/io_led_OBUF[23]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.061    autotest/io_led_OBUF[23]_inst_i_46_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  autotest/io_led_OBUF[23]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.175    autotest/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  autotest/io_led_OBUF[23]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.289    autotest/io_led_OBUF[23]_inst_i_28_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.403 r  autotest/io_led_OBUF[23]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.009    10.412    autotest/io_led_OBUF[23]_inst_i_18_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.683 r  autotest/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=21, routed)          1.474    12.158    autotest/CO[0]
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.373    12.531 r  autotest/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.531    autotest/io_led_OBUF[22]_inst_i_42_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.081 r  autotest/io_led_OBUF[22]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.081    autotest/io_led_OBUF[22]_inst_i_34_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.195 r  autotest/io_led_OBUF[22]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.195    autotest/io_led_OBUF[22]_inst_i_29_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  autotest/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.309    autotest/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  autotest/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.423    autotest/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.580 r  autotest/io_led_OBUF[22]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.239    14.819    autotest/io_led_OBUF[22]_inst_i_19_0[0]
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.329    15.148 r  autotest/io_led_OBUF[21]_inst_i_43/O
                         net (fo=1, routed)           0.000    15.148    autotest/io_led_OBUF[21]_inst_i_43_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.549 r  autotest/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.549    autotest/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.663 r  autotest/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.663    autotest/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  autotest/io_led_OBUF[21]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.777    autotest/io_led_OBUF[21]_inst_i_27_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  autotest/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.891    autotest/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.048 r  autotest/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.474    17.522    autotest/io_led_OBUF[21]_inst_i_16_0[0]
    SLICE_X56Y69         LUT5 (Prop_lut5_I0_O)        0.329    17.851 r  autotest/io_led_OBUF[15]_inst_i_214/O
                         net (fo=1, routed)           0.000    17.851    autotest/io_led_OBUF[15]_inst_i_214_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  autotest/io_led_OBUF[15]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.384    autotest/io_led_OBUF[15]_inst_i_179_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.501 r  autotest/io_led_OBUF[15]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.501    autotest/io_led_OBUF[15]_inst_i_174_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.618 r  autotest/io_led_OBUF[15]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.618    autotest/io_led_OBUF[15]_inst_i_169_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.735 r  autotest/io_led_OBUF[15]_inst_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.735    autotest/io_led_OBUF[15]_inst_i_166_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.892 r  autotest/io_led_OBUF[15]_inst_i_165/CO[1]
                         net (fo=20, routed)          1.778    20.670    autotest/io_led_OBUF[15]_inst_i_198_0[0]
    SLICE_X61Y68         LUT3 (Prop_lut3_I0_O)        0.332    21.002 r  autotest/io_led_OBUF[15]_inst_i_187/O
                         net (fo=1, routed)           0.000    21.002    autotest/io_led_OBUF[15]_inst_i_187_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.552 r  autotest/io_led_OBUF[15]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.552    autotest/io_led_OBUF[15]_inst_i_135_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  autotest/io_led_OBUF[15]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.666    autotest/io_led_OBUF[15]_inst_i_130_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  autotest/io_led_OBUF[15]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.780    autotest/io_led_OBUF[15]_inst_i_125_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  autotest/io_led_OBUF[15]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.894    autotest/io_led_OBUF[15]_inst_i_122_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.051 r  autotest/io_led_OBUF[15]_inst_i_121/CO[1]
                         net (fo=20, routed)          1.686    23.736    autotest/io_led_OBUF[15]_inst_i_168_0[0]
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.329    24.065 r  autotest/io_led_OBUF[15]_inst_i_164/O
                         net (fo=1, routed)           0.000    24.065    autotest/io_led_OBUF[15]_inst_i_164_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.598 r  autotest/io_led_OBUF[15]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    24.598    autotest/io_led_OBUF[15]_inst_i_116_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.715 r  autotest/io_led_OBUF[15]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    24.715    autotest/io_led_OBUF[15]_inst_i_84_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.832 r  autotest/io_led_OBUF[15]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    24.832    autotest/io_led_OBUF[15]_inst_i_79_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.949 r  autotest/io_led_OBUF[15]_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.949    autotest/io_led_OBUF[15]_inst_i_76_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.106 r  autotest/io_led_OBUF[15]_inst_i_75/CO[1]
                         net (fo=20, routed)          1.844    26.950    autotest/io_led_OBUF[15]_inst_i_124_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.332    27.282 r  autotest/io_led_OBUF[15]_inst_i_157/O
                         net (fo=1, routed)           0.338    27.620    autotest/io_led_OBUF[15]_inst_i_157_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.127 r  autotest/io_led_OBUF[15]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.127    autotest/io_led_OBUF[15]_inst_i_111_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.241 r  autotest/io_led_OBUF[15]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    28.241    autotest/io_led_OBUF[15]_inst_i_70_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.355 r  autotest/io_led_OBUF[15]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.355    autotest/io_led_OBUF[15]_inst_i_48_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.469 r  autotest/io_led_OBUF[15]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.469    autotest/io_led_OBUF[15]_inst_i_45_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.626 r  autotest/io_led_OBUF[15]_inst_i_44/CO[1]
                         net (fo=20, routed)          1.394    30.020    autotest/io_led_OBUF[15]_inst_i_78_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.357    30.377 r  autotest/io_led_OBUF[15]_inst_i_153/O
                         net (fo=1, routed)           0.652    31.029    autotest/io_led_OBUF[15]_inst_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    31.773 r  autotest/io_led_OBUF[15]_inst_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.773    autotest/io_led_OBUF[15]_inst_i_106_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  autotest/io_led_OBUF[15]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.890    autotest/io_led_OBUF[15]_inst_i_65_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  autotest/io_led_OBUF[15]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.007    autotest/io_led_OBUF[15]_inst_i_39_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  autotest/io_led_OBUF[15]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.124    autotest/io_led_OBUF[15]_inst_i_16_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  autotest/io_led_OBUF[15]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.666    33.947    autotest/io_led_OBUF[15]_inst_i_47_0[0]
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.332    34.279 r  autotest/io_led_OBUF[15]_inst_i_152/O
                         net (fo=1, routed)           0.000    34.279    autotest/io_led_OBUF[15]_inst_i_152_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.829 r  autotest/io_led_OBUF[15]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    34.829    autotest/io_led_OBUF[15]_inst_i_105_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  autotest/io_led_OBUF[15]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.943    autotest/io_led_OBUF[15]_inst_i_64_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.057 r  autotest/io_led_OBUF[15]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.057    autotest/io_led_OBUF[15]_inst_i_38_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.171 r  autotest/io_led_OBUF[15]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.171    autotest/io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.328 r  autotest/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=21, routed)          1.106    36.434    autotest/io_led_OBUF[15]_inst_i_18_0[0]
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.329    36.763 r  autotest/io_led_OBUF[14]_inst_i_71/O
                         net (fo=1, routed)           0.000    36.763    autotest/io_led_OBUF[14]_inst_i_71_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.296 r  autotest/io_led_OBUF[14]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.296    autotest/io_led_OBUF[14]_inst_i_58_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.413 r  autotest/io_led_OBUF[14]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.413    autotest/io_led_OBUF[14]_inst_i_47_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.530 r  autotest/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.530    autotest/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.647 r  autotest/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.647    autotest/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.804 r  autotest/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.721    39.525    autotest/io_led_OBUF[14]_inst_i_16_0[0]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.332    39.857 r  autotest/io_led_OBUF[13]_inst_i_62/O
                         net (fo=1, routed)           0.000    39.857    autotest/io_led_OBUF[13]_inst_i_62_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.258 r  autotest/io_led_OBUF[13]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    40.258    autotest/io_led_OBUF[13]_inst_i_51_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.372 r  autotest/io_led_OBUF[13]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.372    autotest/io_led_OBUF[13]_inst_i_39_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.486 r  autotest/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.486    autotest/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.600 r  autotest/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.600    autotest/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.757 r  autotest/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.704    42.461    autotest/io_led_OBUF[13]_inst_i_14_0[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.329    42.790 r  autotest/io_led_OBUF[12]_inst_i_61/O
                         net (fo=1, routed)           0.000    42.790    autotest/io_led_OBUF[12]_inst_i_61_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.323 r  autotest/io_led_OBUF[12]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    autotest/io_led_OBUF[12]_inst_i_48_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.440 r  autotest/io_led_OBUF[12]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.440    autotest/io_led_OBUF[12]_inst_i_37_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.557 r  autotest/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.557    autotest/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.674 r  autotest/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.674    autotest/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.831 r  autotest/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.385    45.216    autotest/io_led_OBUF[12]_inst_i_14_0[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    45.548 r  autotest/io_led_OBUF[11]_inst_i_53/O
                         net (fo=1, routed)           0.000    45.548    autotest/io_led_OBUF[11]_inst_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.949 r  autotest/io_led_OBUF[11]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    45.949    autotest/io_led_OBUF[11]_inst_i_41_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  autotest/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.063    autotest/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  autotest/io_led_OBUF[11]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.177    autotest/io_led_OBUF[11]_inst_i_16_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.334 r  autotest/io_led_OBUF[11]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.750    48.084    autotest/io_led_OBUF[11]_inst_i_18_0[0]
    SLICE_X50Y60         LUT3 (Prop_lut3_I0_O)        0.329    48.413 r  autotest/io_led_OBUF[10]_inst_i_62/O
                         net (fo=1, routed)           0.000    48.413    autotest/io_led_OBUF[10]_inst_i_62_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.946 r  autotest/io_led_OBUF[10]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.946    autotest/io_led_OBUF[10]_inst_i_50_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.063 r  autotest/io_led_OBUF[10]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    49.063    autotest/io_led_OBUF[10]_inst_i_40_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.180 r  autotest/io_led_OBUF[10]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.180    autotest/io_led_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.297 r  autotest/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.297    autotest/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.454 r  autotest/io_led_OBUF[10]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.334    50.788    autotest/alu_unit/multiplyUnit/io_led_OBUF[10]_inst_i_1_0[0]
    SLICE_X53Y60         LUT5 (Prop_lut5_I3_O)        0.332    51.120 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.700    51.820    autotest/alu_unit/multiplyUnit/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.944 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.627    54.570    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    58.120 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    58.120    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/M_j_result_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.358ns  (logic 22.714ns (44.226%)  route 28.645ns (55.774%))
  Logic Levels:           84  (CARRY4=68 LUT1=1 LUT3=12 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.560     5.144    alu/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  alu/M_j_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  alu/M_j_result_q_reg[1]/Q
                         net (fo=68, routed)          3.437     9.099    alu/M_j_result_q[1]
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124     9.223 r  alu/io_led_OBUF[15]_inst_i_220/O
                         net (fo=1, routed)           0.000     9.223    alu/io_led_OBUF[15]_inst_i_220_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.773 r  alu/io_led_OBUF[15]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.773    alu/io_led_OBUF[15]_inst_i_188_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.887 r  alu/io_led_OBUF[15]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     9.887    alu/io_led_OBUF[15]_inst_i_140_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.001 r  alu/io_led_OBUF[15]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    10.001    alu/io_led_OBUF[15]_inst_i_94_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  alu/io_led_OBUF[15]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.115    alu/io_led_OBUF[15]_inst_i_59_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.386 r  alu/io_led_OBUF[15]_inst_i_31/CO[0]
                         net (fo=20, routed)          1.114    11.499    alu/CO[0]
    SLICE_X50Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.343 r  alu/io_led_OBUF[14]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    alu/io_led_OBUF[14]_inst_i_72_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  alu/io_led_OBUF[14]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.460    alu/io_led_OBUF[14]_inst_i_63_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.577 r  alu/io_led_OBUF[14]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.577    alu/io_led_OBUF[14]_inst_i_53_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  alu/io_led_OBUF[14]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.694    alu/io_led_OBUF[14]_inst_i_42_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.851 r  alu/io_led_OBUF[14]_inst_i_32/CO[1]
                         net (fo=20, routed)          1.714    14.565    alu/M_j_result_q_reg[15]_0[0]
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.332    14.897 r  alu/io_led_OBUF[13]_inst_i_70/O
                         net (fo=1, routed)           0.000    14.897    alu/io_led_OBUF[13]_inst_i_70_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  alu/io_led_OBUF[13]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.298    alu/io_led_OBUF[13]_inst_i_65_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  alu/io_led_OBUF[13]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.412    alu/io_led_OBUF[13]_inst_i_56_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  alu/io_led_OBUF[13]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.526    alu/io_led_OBUF[13]_inst_i_46_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  alu/io_led_OBUF[13]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.640    alu/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  alu/io_led_OBUF[13]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.610    17.407    alu/M_j_result_q_reg[15]_2[0]
    SLICE_X47Y53         LUT3 (Prop_lut3_I0_O)        0.329    17.736 r  alu/io_led_OBUF[12]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.736    alu/io_led_OBUF[12]_inst_i_69_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.286 r  alu/io_led_OBUF[12]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.286    alu/io_led_OBUF[12]_inst_i_62_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.400 r  alu/io_led_OBUF[12]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.400    alu/io_led_OBUF[12]_inst_i_53_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  alu/io_led_OBUF[12]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.514    alu/io_led_OBUF[12]_inst_i_43_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.628 r  alu/io_led_OBUF[12]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.628    alu/io_led_OBUF[12]_inst_i_32_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.785 r  alu/io_led_OBUF[12]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.400    20.185    alu/M_j_result_q_reg[15]_4[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.329    20.514 r  alu/io_led_OBUF[7]_inst_i_92/O
                         net (fo=1, routed)           0.000    20.514    alu/io_led_OBUF[7]_inst_i_92_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.047 r  alu/io_led_OBUF[7]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    21.047    alu/io_led_OBUF[7]_inst_i_73_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.164 r  alu/io_led_OBUF[11]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.164    alu/io_led_OBUF[11]_inst_i_57_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.281 r  alu/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.281    alu/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.398 r  alu/io_led_OBUF[11]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.398    alu/io_led_OBUF[11]_inst_i_36_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.555 r  alu/io_led_OBUF[11]_inst_i_26/CO[1]
                         net (fo=20, routed)          1.780    23.334    alu/M_j_result_q_reg[15]_6[0]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    23.666 r  alu/io_led_OBUF[7]_inst_i_89/O
                         net (fo=1, routed)           0.000    23.666    alu/io_led_OBUF[7]_inst_i_89_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.216 r  alu/io_led_OBUF[7]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.216    alu/io_led_OBUF[7]_inst_i_68_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  alu/io_led_OBUF[7]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.330    alu/io_led_OBUF[7]_inst_i_52_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  alu/io_led_OBUF[10]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.444    alu/io_led_OBUF[10]_inst_i_45_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.558 r  alu/io_led_OBUF[10]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.558    alu/io_led_OBUF[10]_inst_i_35_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.715 r  alu/io_led_OBUF[10]_inst_i_25/CO[1]
                         net (fo=20, routed)          1.189    25.904    alu/M_j_result_q_reg[15]_8[0]
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.329    26.233 r  alu/io_led_OBUF[7]_inst_i_85/O
                         net (fo=1, routed)           0.000    26.233    alu/io_led_OBUF[7]_inst_i_85_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.631 r  alu/io_led_OBUF[7]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.631    alu/io_led_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  alu/io_led_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.745    alu/io_led_OBUF[7]_inst_i_47_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  alu/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.859    alu/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  alu/io_led_OBUF[9]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    26.973    alu/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.130 r  alu/io_led_OBUF[9]_inst_i_21/CO[1]
                         net (fo=20, routed)          1.686    28.815    alu/M_j_result_q_reg[15]_10[0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.329    29.144 r  alu/io_led_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    29.144    alu/io_led_OBUF[7]_inst_i_83_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.677 r  alu/io_led_OBUF[7]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.677    alu/io_led_OBUF[7]_inst_i_58_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.794 r  alu/io_led_OBUF[7]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.794    alu/io_led_OBUF[7]_inst_i_42_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.911 r  alu/io_led_OBUF[7]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.911    alu/io_led_OBUF[7]_inst_i_31_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alu/io_led_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.028    alu/io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.185 r  alu/io_led_OBUF[8]_inst_i_16/CO[1]
                         net (fo=20, routed)          1.940    32.125    alu/M_j_result_q_reg[15]_12[0]
    SLICE_X58Y53         LUT3 (Prop_lut3_I0_O)        0.332    32.457 r  alu/io_led_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000    32.457    alu/io_led_OBUF[7]_inst_i_78_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.858 r  alu/io_led_OBUF[7]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.858    alu/io_led_OBUF[7]_inst_i_57_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.972 r  alu/io_led_OBUF[7]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.972    alu/io_led_OBUF[7]_inst_i_41_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.086 r  alu/io_led_OBUF[7]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.086    alu/io_led_OBUF[7]_inst_i_30_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.200 r  alu/io_led_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.200    alu/io_led_OBUF[7]_inst_i_16_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.357 r  alu/io_led_OBUF[7]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.763    35.120    alu/M_j_result_q_reg[15]_14[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.329    35.449 r  alu/io_led_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    35.449    alu/io_led_OBUF[6]_inst_i_35_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.999 r  alu/io_led_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.999    alu/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  alu/io_led_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.113    alu/io_led_OBUF[6]_inst_i_23_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  alu/io_led_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.227    alu/io_led_OBUF[6]_inst_i_18_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  alu/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.341    alu/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.498 r  alu/io_led_OBUF[6]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.609    38.107    alu/M_j_result_q_reg[15]_16[0]
    SLICE_X59Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.436 r  alu/io_led_OBUF[5]_inst_i_32/O
                         net (fo=1, routed)           0.000    38.436    alu/io_led_OBUF[5]_inst_i_32_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.986 r  alu/io_led_OBUF[5]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.986    alu/io_led_OBUF[5]_inst_i_24_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alu/io_led_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.100    alu/io_led_OBUF[5]_inst_i_19_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.214 r  alu/io_led_OBUF[5]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.214    alu/io_led_OBUF[5]_inst_i_11_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.371 r  alu/io_led_OBUF[5]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.678    41.050    alu/M_j_result_q_reg[15]_18[0]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.329    41.379 r  alu/io_led_OBUF[4]_inst_i_30/O
                         net (fo=1, routed)           0.000    41.379    alu/io_led_OBUF[4]_inst_i_30_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.780 r  alu/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.001    41.780    alu/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.894 r  alu/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.894    alu/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.008 r  alu/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.008    alu/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.165 r  alu/io_led_OBUF[4]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.734    43.899    alu/M_j_result_q_reg[15]_20[0]
    SLICE_X53Y48         LUT3 (Prop_lut3_I0_O)        0.329    44.228 r  alu/io_led_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.000    44.228    alu/io_led_OBUF[3]_inst_i_33_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.629 r  alu/io_led_OBUF[3]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.629    alu/io_led_OBUF[3]_inst_i_28_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.743 r  alu/io_led_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    44.744    alu/io_led_OBUF[3]_inst_i_23_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.858 r  alu/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.858    alu/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.972 r  alu/io_led_OBUF[3]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.972    alu/io_led_OBUF[3]_inst_i_11_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.129 r  alu/io_led_OBUF[3]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.429    46.558    alu/M_j_result_q_reg[15]_22[0]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.329    46.887 r  alu/io_led_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    46.887    alu/io_led_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.437 r  alu/io_led_OBUF[2]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    47.438    alu/io_led_OBUF[2]_inst_i_27_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.552 r  alu/io_led_OBUF[2]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.552    alu/io_led_OBUF[2]_inst_i_22_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.666 r  alu/io_led_OBUF[2]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.666    alu/io_led_OBUF[2]_inst_i_17_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.780 r  alu/io_led_OBUF[2]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.780    alu/io_led_OBUF[2]_inst_i_11_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.937 r  alu/io_led_OBUF[2]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.021    48.958    alu/alu/multiplyUnit/io_led_OBUF[2]_inst_i_1_0[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.329    49.287 r  alu/alu/multiplyUnit/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.525    49.812    alu/alu/multiplyUnit/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I5_O)        0.124    49.936 r  alu/alu/multiplyUnit/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.016    52.952    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    56.502 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    56.502    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotest/FSM_onehot_M_state_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.099ns  (logic 22.113ns (44.138%)  route 27.986ns (55.862%))
  Logic Levels:           81  (CARRY4=64 LUT2=2 LUT3=5 LUT4=3 LUT5=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.134    autotest/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  autotest/FSM_onehot_M_state_q_reg[17]/Q
                         net (fo=52, routed)          2.010     7.662    autotest/alu_unit/multiplyUnit/Q[14]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.786 r  autotest/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=62, routed)          1.620     9.405    autotest/alu_unit_n_7
    SLICE_X58Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  autotest/io_led_OBUF[23]_inst_i_62/O
                         net (fo=1, routed)           0.000     9.529    autotest/io_led_OBUF[23]_inst_i_62_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.061 r  autotest/io_led_OBUF[23]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.061    autotest/io_led_OBUF[23]_inst_i_46_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  autotest/io_led_OBUF[23]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.175    autotest/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  autotest/io_led_OBUF[23]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.289    autotest/io_led_OBUF[23]_inst_i_28_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.403 r  autotest/io_led_OBUF[23]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.009    10.412    autotest/io_led_OBUF[23]_inst_i_18_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.683 r  autotest/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=21, routed)          1.474    12.158    autotest/CO[0]
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.373    12.531 r  autotest/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.531    autotest/io_led_OBUF[22]_inst_i_42_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.081 r  autotest/io_led_OBUF[22]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.081    autotest/io_led_OBUF[22]_inst_i_34_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.195 r  autotest/io_led_OBUF[22]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.195    autotest/io_led_OBUF[22]_inst_i_29_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  autotest/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.309    autotest/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  autotest/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.423    autotest/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.580 r  autotest/io_led_OBUF[22]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.239    14.819    autotest/io_led_OBUF[22]_inst_i_19_0[0]
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.329    15.148 r  autotest/io_led_OBUF[21]_inst_i_43/O
                         net (fo=1, routed)           0.000    15.148    autotest/io_led_OBUF[21]_inst_i_43_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.549 r  autotest/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.549    autotest/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.663 r  autotest/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.663    autotest/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  autotest/io_led_OBUF[21]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.777    autotest/io_led_OBUF[21]_inst_i_27_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  autotest/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.891    autotest/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.048 r  autotest/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.474    17.522    autotest/io_led_OBUF[21]_inst_i_16_0[0]
    SLICE_X56Y69         LUT5 (Prop_lut5_I0_O)        0.329    17.851 r  autotest/io_led_OBUF[15]_inst_i_214/O
                         net (fo=1, routed)           0.000    17.851    autotest/io_led_OBUF[15]_inst_i_214_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  autotest/io_led_OBUF[15]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.384    autotest/io_led_OBUF[15]_inst_i_179_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.501 r  autotest/io_led_OBUF[15]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.501    autotest/io_led_OBUF[15]_inst_i_174_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.618 r  autotest/io_led_OBUF[15]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.618    autotest/io_led_OBUF[15]_inst_i_169_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.735 r  autotest/io_led_OBUF[15]_inst_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.735    autotest/io_led_OBUF[15]_inst_i_166_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.892 r  autotest/io_led_OBUF[15]_inst_i_165/CO[1]
                         net (fo=20, routed)          1.778    20.670    autotest/io_led_OBUF[15]_inst_i_198_0[0]
    SLICE_X61Y68         LUT3 (Prop_lut3_I0_O)        0.332    21.002 r  autotest/io_led_OBUF[15]_inst_i_187/O
                         net (fo=1, routed)           0.000    21.002    autotest/io_led_OBUF[15]_inst_i_187_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.552 r  autotest/io_led_OBUF[15]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.552    autotest/io_led_OBUF[15]_inst_i_135_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  autotest/io_led_OBUF[15]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.666    autotest/io_led_OBUF[15]_inst_i_130_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  autotest/io_led_OBUF[15]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.780    autotest/io_led_OBUF[15]_inst_i_125_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  autotest/io_led_OBUF[15]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.894    autotest/io_led_OBUF[15]_inst_i_122_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.051 r  autotest/io_led_OBUF[15]_inst_i_121/CO[1]
                         net (fo=20, routed)          1.686    23.736    autotest/io_led_OBUF[15]_inst_i_168_0[0]
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.329    24.065 r  autotest/io_led_OBUF[15]_inst_i_164/O
                         net (fo=1, routed)           0.000    24.065    autotest/io_led_OBUF[15]_inst_i_164_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.598 r  autotest/io_led_OBUF[15]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    24.598    autotest/io_led_OBUF[15]_inst_i_116_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.715 r  autotest/io_led_OBUF[15]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    24.715    autotest/io_led_OBUF[15]_inst_i_84_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.832 r  autotest/io_led_OBUF[15]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    24.832    autotest/io_led_OBUF[15]_inst_i_79_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.949 r  autotest/io_led_OBUF[15]_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.949    autotest/io_led_OBUF[15]_inst_i_76_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.106 r  autotest/io_led_OBUF[15]_inst_i_75/CO[1]
                         net (fo=20, routed)          1.844    26.950    autotest/io_led_OBUF[15]_inst_i_124_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.332    27.282 r  autotest/io_led_OBUF[15]_inst_i_157/O
                         net (fo=1, routed)           0.338    27.620    autotest/io_led_OBUF[15]_inst_i_157_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.127 r  autotest/io_led_OBUF[15]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.127    autotest/io_led_OBUF[15]_inst_i_111_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.241 r  autotest/io_led_OBUF[15]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    28.241    autotest/io_led_OBUF[15]_inst_i_70_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.355 r  autotest/io_led_OBUF[15]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.355    autotest/io_led_OBUF[15]_inst_i_48_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.469 r  autotest/io_led_OBUF[15]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.469    autotest/io_led_OBUF[15]_inst_i_45_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.626 r  autotest/io_led_OBUF[15]_inst_i_44/CO[1]
                         net (fo=20, routed)          1.394    30.020    autotest/io_led_OBUF[15]_inst_i_78_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.357    30.377 r  autotest/io_led_OBUF[15]_inst_i_153/O
                         net (fo=1, routed)           0.652    31.029    autotest/io_led_OBUF[15]_inst_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    31.773 r  autotest/io_led_OBUF[15]_inst_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.773    autotest/io_led_OBUF[15]_inst_i_106_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  autotest/io_led_OBUF[15]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.890    autotest/io_led_OBUF[15]_inst_i_65_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  autotest/io_led_OBUF[15]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.007    autotest/io_led_OBUF[15]_inst_i_39_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  autotest/io_led_OBUF[15]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.124    autotest/io_led_OBUF[15]_inst_i_16_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  autotest/io_led_OBUF[15]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.666    33.947    autotest/io_led_OBUF[15]_inst_i_47_0[0]
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.332    34.279 r  autotest/io_led_OBUF[15]_inst_i_152/O
                         net (fo=1, routed)           0.000    34.279    autotest/io_led_OBUF[15]_inst_i_152_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.829 r  autotest/io_led_OBUF[15]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    34.829    autotest/io_led_OBUF[15]_inst_i_105_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  autotest/io_led_OBUF[15]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.943    autotest/io_led_OBUF[15]_inst_i_64_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.057 r  autotest/io_led_OBUF[15]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.057    autotest/io_led_OBUF[15]_inst_i_38_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.171 r  autotest/io_led_OBUF[15]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.171    autotest/io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.328 r  autotest/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=21, routed)          1.106    36.434    autotest/io_led_OBUF[15]_inst_i_18_0[0]
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.329    36.763 r  autotest/io_led_OBUF[14]_inst_i_71/O
                         net (fo=1, routed)           0.000    36.763    autotest/io_led_OBUF[14]_inst_i_71_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.296 r  autotest/io_led_OBUF[14]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.296    autotest/io_led_OBUF[14]_inst_i_58_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.413 r  autotest/io_led_OBUF[14]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.413    autotest/io_led_OBUF[14]_inst_i_47_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.530 r  autotest/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.530    autotest/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.647 r  autotest/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.647    autotest/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.804 r  autotest/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.721    39.525    autotest/io_led_OBUF[14]_inst_i_16_0[0]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.332    39.857 r  autotest/io_led_OBUF[13]_inst_i_62/O
                         net (fo=1, routed)           0.000    39.857    autotest/io_led_OBUF[13]_inst_i_62_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.258 r  autotest/io_led_OBUF[13]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    40.258    autotest/io_led_OBUF[13]_inst_i_51_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.372 r  autotest/io_led_OBUF[13]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.372    autotest/io_led_OBUF[13]_inst_i_39_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.486 r  autotest/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.486    autotest/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.600 r  autotest/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.600    autotest/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.757 r  autotest/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.704    42.461    autotest/io_led_OBUF[13]_inst_i_14_0[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.329    42.790 r  autotest/io_led_OBUF[12]_inst_i_61/O
                         net (fo=1, routed)           0.000    42.790    autotest/io_led_OBUF[12]_inst_i_61_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.323 r  autotest/io_led_OBUF[12]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    autotest/io_led_OBUF[12]_inst_i_48_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.440 r  autotest/io_led_OBUF[12]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.440    autotest/io_led_OBUF[12]_inst_i_37_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.557 r  autotest/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.557    autotest/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.674 r  autotest/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.674    autotest/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.831 r  autotest/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.385    45.216    autotest/io_led_OBUF[12]_inst_i_14_0[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    45.548 r  autotest/io_led_OBUF[11]_inst_i_53/O
                         net (fo=1, routed)           0.000    45.548    autotest/io_led_OBUF[11]_inst_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.949 r  autotest/io_led_OBUF[11]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    45.949    autotest/io_led_OBUF[11]_inst_i_41_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  autotest/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.063    autotest/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  autotest/io_led_OBUF[11]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.177    autotest/io_led_OBUF[11]_inst_i_16_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.334 r  autotest/io_led_OBUF[11]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.170    47.504    autotest/alu_unit/multiplyUnit/io_led_OBUF[11]_inst_i_1_0[0]
    SLICE_X53Y60         LUT5 (Prop_lut5_I3_O)        0.329    47.833 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.090    48.924    autotest/alu_unit/multiplyUnit/io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    49.048 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.627    51.674    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    55.233 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    55.233    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/M_j_result_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.184ns  (logic 21.334ns (43.377%)  route 27.849ns (56.623%))
  Logic Levels:           78  (CARRY4=63 LUT1=1 LUT3=11 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.560     5.144    alu/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  alu/M_j_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  alu/M_j_result_q_reg[1]/Q
                         net (fo=68, routed)          3.437     9.099    alu/M_j_result_q[1]
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124     9.223 r  alu/io_led_OBUF[15]_inst_i_220/O
                         net (fo=1, routed)           0.000     9.223    alu/io_led_OBUF[15]_inst_i_220_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.773 r  alu/io_led_OBUF[15]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.773    alu/io_led_OBUF[15]_inst_i_188_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.887 r  alu/io_led_OBUF[15]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     9.887    alu/io_led_OBUF[15]_inst_i_140_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.001 r  alu/io_led_OBUF[15]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    10.001    alu/io_led_OBUF[15]_inst_i_94_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  alu/io_led_OBUF[15]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.115    alu/io_led_OBUF[15]_inst_i_59_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.386 r  alu/io_led_OBUF[15]_inst_i_31/CO[0]
                         net (fo=20, routed)          1.114    11.499    alu/CO[0]
    SLICE_X50Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.343 r  alu/io_led_OBUF[14]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    alu/io_led_OBUF[14]_inst_i_72_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  alu/io_led_OBUF[14]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.460    alu/io_led_OBUF[14]_inst_i_63_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.577 r  alu/io_led_OBUF[14]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.577    alu/io_led_OBUF[14]_inst_i_53_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  alu/io_led_OBUF[14]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.694    alu/io_led_OBUF[14]_inst_i_42_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.851 r  alu/io_led_OBUF[14]_inst_i_32/CO[1]
                         net (fo=20, routed)          1.714    14.565    alu/M_j_result_q_reg[15]_0[0]
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.332    14.897 r  alu/io_led_OBUF[13]_inst_i_70/O
                         net (fo=1, routed)           0.000    14.897    alu/io_led_OBUF[13]_inst_i_70_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  alu/io_led_OBUF[13]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.298    alu/io_led_OBUF[13]_inst_i_65_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  alu/io_led_OBUF[13]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.412    alu/io_led_OBUF[13]_inst_i_56_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  alu/io_led_OBUF[13]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.526    alu/io_led_OBUF[13]_inst_i_46_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  alu/io_led_OBUF[13]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.640    alu/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  alu/io_led_OBUF[13]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.610    17.407    alu/M_j_result_q_reg[15]_2[0]
    SLICE_X47Y53         LUT3 (Prop_lut3_I0_O)        0.329    17.736 r  alu/io_led_OBUF[12]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.736    alu/io_led_OBUF[12]_inst_i_69_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.286 r  alu/io_led_OBUF[12]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.286    alu/io_led_OBUF[12]_inst_i_62_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.400 r  alu/io_led_OBUF[12]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.400    alu/io_led_OBUF[12]_inst_i_53_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  alu/io_led_OBUF[12]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.514    alu/io_led_OBUF[12]_inst_i_43_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.628 r  alu/io_led_OBUF[12]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.628    alu/io_led_OBUF[12]_inst_i_32_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.785 r  alu/io_led_OBUF[12]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.400    20.185    alu/M_j_result_q_reg[15]_4[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.329    20.514 r  alu/io_led_OBUF[7]_inst_i_92/O
                         net (fo=1, routed)           0.000    20.514    alu/io_led_OBUF[7]_inst_i_92_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.047 r  alu/io_led_OBUF[7]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    21.047    alu/io_led_OBUF[7]_inst_i_73_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.164 r  alu/io_led_OBUF[11]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.164    alu/io_led_OBUF[11]_inst_i_57_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.281 r  alu/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.281    alu/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.398 r  alu/io_led_OBUF[11]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.398    alu/io_led_OBUF[11]_inst_i_36_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.555 r  alu/io_led_OBUF[11]_inst_i_26/CO[1]
                         net (fo=20, routed)          1.780    23.334    alu/M_j_result_q_reg[15]_6[0]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    23.666 r  alu/io_led_OBUF[7]_inst_i_89/O
                         net (fo=1, routed)           0.000    23.666    alu/io_led_OBUF[7]_inst_i_89_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.216 r  alu/io_led_OBUF[7]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.216    alu/io_led_OBUF[7]_inst_i_68_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  alu/io_led_OBUF[7]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.330    alu/io_led_OBUF[7]_inst_i_52_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  alu/io_led_OBUF[10]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.444    alu/io_led_OBUF[10]_inst_i_45_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.558 r  alu/io_led_OBUF[10]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.558    alu/io_led_OBUF[10]_inst_i_35_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.715 r  alu/io_led_OBUF[10]_inst_i_25/CO[1]
                         net (fo=20, routed)          1.189    25.904    alu/M_j_result_q_reg[15]_8[0]
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.329    26.233 r  alu/io_led_OBUF[7]_inst_i_85/O
                         net (fo=1, routed)           0.000    26.233    alu/io_led_OBUF[7]_inst_i_85_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.631 r  alu/io_led_OBUF[7]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.631    alu/io_led_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  alu/io_led_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.745    alu/io_led_OBUF[7]_inst_i_47_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  alu/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.859    alu/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  alu/io_led_OBUF[9]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    26.973    alu/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.130 r  alu/io_led_OBUF[9]_inst_i_21/CO[1]
                         net (fo=20, routed)          1.686    28.815    alu/M_j_result_q_reg[15]_10[0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.329    29.144 r  alu/io_led_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    29.144    alu/io_led_OBUF[7]_inst_i_83_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.677 r  alu/io_led_OBUF[7]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.677    alu/io_led_OBUF[7]_inst_i_58_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.794 r  alu/io_led_OBUF[7]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.794    alu/io_led_OBUF[7]_inst_i_42_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.911 r  alu/io_led_OBUF[7]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.911    alu/io_led_OBUF[7]_inst_i_31_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alu/io_led_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.028    alu/io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.185 r  alu/io_led_OBUF[8]_inst_i_16/CO[1]
                         net (fo=20, routed)          1.940    32.125    alu/M_j_result_q_reg[15]_12[0]
    SLICE_X58Y53         LUT3 (Prop_lut3_I0_O)        0.332    32.457 r  alu/io_led_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000    32.457    alu/io_led_OBUF[7]_inst_i_78_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.858 r  alu/io_led_OBUF[7]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.858    alu/io_led_OBUF[7]_inst_i_57_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.972 r  alu/io_led_OBUF[7]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.972    alu/io_led_OBUF[7]_inst_i_41_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.086 r  alu/io_led_OBUF[7]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.086    alu/io_led_OBUF[7]_inst_i_30_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.200 r  alu/io_led_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.200    alu/io_led_OBUF[7]_inst_i_16_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.357 r  alu/io_led_OBUF[7]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.763    35.120    alu/M_j_result_q_reg[15]_14[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.329    35.449 r  alu/io_led_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    35.449    alu/io_led_OBUF[6]_inst_i_35_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.999 r  alu/io_led_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.999    alu/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  alu/io_led_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.113    alu/io_led_OBUF[6]_inst_i_23_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  alu/io_led_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.227    alu/io_led_OBUF[6]_inst_i_18_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  alu/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.341    alu/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.498 r  alu/io_led_OBUF[6]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.609    38.107    alu/M_j_result_q_reg[15]_16[0]
    SLICE_X59Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.436 r  alu/io_led_OBUF[5]_inst_i_32/O
                         net (fo=1, routed)           0.000    38.436    alu/io_led_OBUF[5]_inst_i_32_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.986 r  alu/io_led_OBUF[5]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.986    alu/io_led_OBUF[5]_inst_i_24_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alu/io_led_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.100    alu/io_led_OBUF[5]_inst_i_19_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.214 r  alu/io_led_OBUF[5]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.214    alu/io_led_OBUF[5]_inst_i_11_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.371 r  alu/io_led_OBUF[5]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.678    41.050    alu/M_j_result_q_reg[15]_18[0]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.329    41.379 r  alu/io_led_OBUF[4]_inst_i_30/O
                         net (fo=1, routed)           0.000    41.379    alu/io_led_OBUF[4]_inst_i_30_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.780 r  alu/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.001    41.780    alu/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.894 r  alu/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.894    alu/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.008 r  alu/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.008    alu/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.165 r  alu/io_led_OBUF[4]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.734    43.899    alu/M_j_result_q_reg[15]_20[0]
    SLICE_X53Y48         LUT3 (Prop_lut3_I0_O)        0.329    44.228 r  alu/io_led_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.000    44.228    alu/io_led_OBUF[3]_inst_i_33_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.629 r  alu/io_led_OBUF[3]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.629    alu/io_led_OBUF[3]_inst_i_28_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.743 r  alu/io_led_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    44.744    alu/io_led_OBUF[3]_inst_i_23_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.858 r  alu/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.858    alu/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.972 r  alu/io_led_OBUF[3]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.972    alu/io_led_OBUF[3]_inst_i_11_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.129 r  alu/io_led_OBUF[3]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.162    46.291    alu/alu/multiplyUnit/io_led_OBUF[3]_inst_i_1_0[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    46.620 r  alu/alu/multiplyUnit/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.054    47.674    alu/alu/multiplyUnit/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    47.798 r  alu/alu/multiplyUnit/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.980    50.778    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    54.328 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    54.328    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotest/FSM_onehot_M_state_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.631ns  (logic 20.983ns (44.054%)  route 26.648ns (55.946%))
  Logic Levels:           76  (CARRY4=60 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.134    autotest/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  autotest/FSM_onehot_M_state_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  autotest/FSM_onehot_M_state_q_reg[17]/Q
                         net (fo=52, routed)          2.010     7.662    autotest/alu_unit/multiplyUnit/Q[14]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.786 r  autotest/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=62, routed)          1.620     9.405    autotest/alu_unit_n_7
    SLICE_X58Y71         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  autotest/io_led_OBUF[23]_inst_i_62/O
                         net (fo=1, routed)           0.000     9.529    autotest/io_led_OBUF[23]_inst_i_62_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.061 r  autotest/io_led_OBUF[23]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.061    autotest/io_led_OBUF[23]_inst_i_46_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  autotest/io_led_OBUF[23]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.175    autotest/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  autotest/io_led_OBUF[23]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.289    autotest/io_led_OBUF[23]_inst_i_28_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.403 r  autotest/io_led_OBUF[23]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.009    10.412    autotest/io_led_OBUF[23]_inst_i_18_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.683 r  autotest/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=21, routed)          1.474    12.158    autotest/CO[0]
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.373    12.531 r  autotest/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    12.531    autotest/io_led_OBUF[22]_inst_i_42_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.081 r  autotest/io_led_OBUF[22]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.081    autotest/io_led_OBUF[22]_inst_i_34_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.195 r  autotest/io_led_OBUF[22]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.195    autotest/io_led_OBUF[22]_inst_i_29_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.309 r  autotest/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.309    autotest/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  autotest/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.423    autotest/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.580 r  autotest/io_led_OBUF[22]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.239    14.819    autotest/io_led_OBUF[22]_inst_i_19_0[0]
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.329    15.148 r  autotest/io_led_OBUF[21]_inst_i_43/O
                         net (fo=1, routed)           0.000    15.148    autotest/io_led_OBUF[21]_inst_i_43_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.549 r  autotest/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.549    autotest/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.663 r  autotest/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.663    autotest/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.777 r  autotest/io_led_OBUF[21]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.777    autotest/io_led_OBUF[21]_inst_i_27_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.891 r  autotest/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.891    autotest/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.048 r  autotest/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.474    17.522    autotest/io_led_OBUF[21]_inst_i_16_0[0]
    SLICE_X56Y69         LUT5 (Prop_lut5_I0_O)        0.329    17.851 r  autotest/io_led_OBUF[15]_inst_i_214/O
                         net (fo=1, routed)           0.000    17.851    autotest/io_led_OBUF[15]_inst_i_214_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.384 r  autotest/io_led_OBUF[15]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.384    autotest/io_led_OBUF[15]_inst_i_179_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.501 r  autotest/io_led_OBUF[15]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.501    autotest/io_led_OBUF[15]_inst_i_174_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.618 r  autotest/io_led_OBUF[15]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.618    autotest/io_led_OBUF[15]_inst_i_169_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.735 r  autotest/io_led_OBUF[15]_inst_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.735    autotest/io_led_OBUF[15]_inst_i_166_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.892 r  autotest/io_led_OBUF[15]_inst_i_165/CO[1]
                         net (fo=20, routed)          1.778    20.670    autotest/io_led_OBUF[15]_inst_i_198_0[0]
    SLICE_X61Y68         LUT3 (Prop_lut3_I0_O)        0.332    21.002 r  autotest/io_led_OBUF[15]_inst_i_187/O
                         net (fo=1, routed)           0.000    21.002    autotest/io_led_OBUF[15]_inst_i_187_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.552 r  autotest/io_led_OBUF[15]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.552    autotest/io_led_OBUF[15]_inst_i_135_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.666 r  autotest/io_led_OBUF[15]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.666    autotest/io_led_OBUF[15]_inst_i_130_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.780 r  autotest/io_led_OBUF[15]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.780    autotest/io_led_OBUF[15]_inst_i_125_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.894 r  autotest/io_led_OBUF[15]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.894    autotest/io_led_OBUF[15]_inst_i_122_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.051 r  autotest/io_led_OBUF[15]_inst_i_121/CO[1]
                         net (fo=20, routed)          1.686    23.736    autotest/io_led_OBUF[15]_inst_i_168_0[0]
    SLICE_X60Y66         LUT5 (Prop_lut5_I0_O)        0.329    24.065 r  autotest/io_led_OBUF[15]_inst_i_164/O
                         net (fo=1, routed)           0.000    24.065    autotest/io_led_OBUF[15]_inst_i_164_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.598 r  autotest/io_led_OBUF[15]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    24.598    autotest/io_led_OBUF[15]_inst_i_116_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.715 r  autotest/io_led_OBUF[15]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    24.715    autotest/io_led_OBUF[15]_inst_i_84_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.832 r  autotest/io_led_OBUF[15]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    24.832    autotest/io_led_OBUF[15]_inst_i_79_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.949 r  autotest/io_led_OBUF[15]_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.949    autotest/io_led_OBUF[15]_inst_i_76_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.106 r  autotest/io_led_OBUF[15]_inst_i_75/CO[1]
                         net (fo=20, routed)          1.844    26.950    autotest/io_led_OBUF[15]_inst_i_124_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.332    27.282 r  autotest/io_led_OBUF[15]_inst_i_157/O
                         net (fo=1, routed)           0.338    27.620    autotest/io_led_OBUF[15]_inst_i_157_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.127 r  autotest/io_led_OBUF[15]_inst_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.127    autotest/io_led_OBUF[15]_inst_i_111_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.241 r  autotest/io_led_OBUF[15]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    28.241    autotest/io_led_OBUF[15]_inst_i_70_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.355 r  autotest/io_led_OBUF[15]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.355    autotest/io_led_OBUF[15]_inst_i_48_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.469 r  autotest/io_led_OBUF[15]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.469    autotest/io_led_OBUF[15]_inst_i_45_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.626 r  autotest/io_led_OBUF[15]_inst_i_44/CO[1]
                         net (fo=20, routed)          1.394    30.020    autotest/io_led_OBUF[15]_inst_i_78_0[0]
    SLICE_X56Y64         LUT2 (Prop_lut2_I1_O)        0.357    30.377 r  autotest/io_led_OBUF[15]_inst_i_153/O
                         net (fo=1, routed)           0.652    31.029    autotest/io_led_OBUF[15]_inst_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    31.773 r  autotest/io_led_OBUF[15]_inst_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.773    autotest/io_led_OBUF[15]_inst_i_106_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  autotest/io_led_OBUF[15]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.890    autotest/io_led_OBUF[15]_inst_i_65_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  autotest/io_led_OBUF[15]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.007    autotest/io_led_OBUF[15]_inst_i_39_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  autotest/io_led_OBUF[15]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.124    autotest/io_led_OBUF[15]_inst_i_16_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  autotest/io_led_OBUF[15]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.666    33.947    autotest/io_led_OBUF[15]_inst_i_47_0[0]
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.332    34.279 r  autotest/io_led_OBUF[15]_inst_i_152/O
                         net (fo=1, routed)           0.000    34.279    autotest/io_led_OBUF[15]_inst_i_152_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.829 r  autotest/io_led_OBUF[15]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    34.829    autotest/io_led_OBUF[15]_inst_i_105_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.943 r  autotest/io_led_OBUF[15]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    34.943    autotest/io_led_OBUF[15]_inst_i_64_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.057 r  autotest/io_led_OBUF[15]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.057    autotest/io_led_OBUF[15]_inst_i_38_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.171 r  autotest/io_led_OBUF[15]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.171    autotest/io_led_OBUF[15]_inst_i_14_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.328 r  autotest/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=21, routed)          1.106    36.434    autotest/io_led_OBUF[15]_inst_i_18_0[0]
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.329    36.763 r  autotest/io_led_OBUF[14]_inst_i_71/O
                         net (fo=1, routed)           0.000    36.763    autotest/io_led_OBUF[14]_inst_i_71_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.296 r  autotest/io_led_OBUF[14]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.296    autotest/io_led_OBUF[14]_inst_i_58_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.413 r  autotest/io_led_OBUF[14]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.413    autotest/io_led_OBUF[14]_inst_i_47_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.530 r  autotest/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.530    autotest/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.647 r  autotest/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.647    autotest/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.804 r  autotest/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.721    39.525    autotest/io_led_OBUF[14]_inst_i_16_0[0]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.332    39.857 r  autotest/io_led_OBUF[13]_inst_i_62/O
                         net (fo=1, routed)           0.000    39.857    autotest/io_led_OBUF[13]_inst_i_62_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.258 r  autotest/io_led_OBUF[13]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    40.258    autotest/io_led_OBUF[13]_inst_i_51_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.372 r  autotest/io_led_OBUF[13]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.372    autotest/io_led_OBUF[13]_inst_i_39_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.486 r  autotest/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.486    autotest/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.600 r  autotest/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.600    autotest/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.757 r  autotest/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.704    42.461    autotest/io_led_OBUF[13]_inst_i_14_0[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.329    42.790 r  autotest/io_led_OBUF[12]_inst_i_61/O
                         net (fo=1, routed)           0.000    42.790    autotest/io_led_OBUF[12]_inst_i_61_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.323 r  autotest/io_led_OBUF[12]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    autotest/io_led_OBUF[12]_inst_i_48_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.440 r  autotest/io_led_OBUF[12]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.440    autotest/io_led_OBUF[12]_inst_i_37_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.557 r  autotest/io_led_OBUF[12]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.557    autotest/io_led_OBUF[12]_inst_i_24_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.674 r  autotest/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.674    autotest/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.831 r  autotest/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.801    45.632    autotest/alu_unit/multiplyUnit/io_led_OBUF[12]_inst_i_1_0[0]
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.332    45.964 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.830    46.794    autotest/alu_unit/multiplyUnit/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    46.918 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.302    49.221    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    52.765 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    52.765    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/M_j_result_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.377ns  (logic 20.106ns (43.355%)  route 26.270ns (56.645%))
  Logic Levels:           72  (CARRY4=58 LUT1=1 LUT3=10 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.560     5.144    alu/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  alu/M_j_result_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  alu/M_j_result_q_reg[1]/Q
                         net (fo=68, routed)          3.437     9.099    alu/M_j_result_q[1]
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124     9.223 r  alu/io_led_OBUF[15]_inst_i_220/O
                         net (fo=1, routed)           0.000     9.223    alu/io_led_OBUF[15]_inst_i_220_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.773 r  alu/io_led_OBUF[15]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.773    alu/io_led_OBUF[15]_inst_i_188_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.887 r  alu/io_led_OBUF[15]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     9.887    alu/io_led_OBUF[15]_inst_i_140_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.001 r  alu/io_led_OBUF[15]_inst_i_94/CO[3]
                         net (fo=1, routed)           0.000    10.001    alu/io_led_OBUF[15]_inst_i_94_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  alu/io_led_OBUF[15]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.115    alu/io_led_OBUF[15]_inst_i_59_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.386 r  alu/io_led_OBUF[15]_inst_i_31/CO[0]
                         net (fo=20, routed)          1.114    11.499    alu/CO[0]
    SLICE_X50Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.343 r  alu/io_led_OBUF[14]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.343    alu/io_led_OBUF[14]_inst_i_72_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.460 r  alu/io_led_OBUF[14]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.460    alu/io_led_OBUF[14]_inst_i_63_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.577 r  alu/io_led_OBUF[14]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.577    alu/io_led_OBUF[14]_inst_i_53_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  alu/io_led_OBUF[14]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.694    alu/io_led_OBUF[14]_inst_i_42_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.851 r  alu/io_led_OBUF[14]_inst_i_32/CO[1]
                         net (fo=20, routed)          1.714    14.565    alu/M_j_result_q_reg[15]_0[0]
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.332    14.897 r  alu/io_led_OBUF[13]_inst_i_70/O
                         net (fo=1, routed)           0.000    14.897    alu/io_led_OBUF[13]_inst_i_70_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.298 r  alu/io_led_OBUF[13]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    15.298    alu/io_led_OBUF[13]_inst_i_65_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  alu/io_led_OBUF[13]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.412    alu/io_led_OBUF[13]_inst_i_56_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  alu/io_led_OBUF[13]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.526    alu/io_led_OBUF[13]_inst_i_46_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  alu/io_led_OBUF[13]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.640    alu/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  alu/io_led_OBUF[13]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.610    17.407    alu/M_j_result_q_reg[15]_2[0]
    SLICE_X47Y53         LUT3 (Prop_lut3_I0_O)        0.329    17.736 r  alu/io_led_OBUF[12]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.736    alu/io_led_OBUF[12]_inst_i_69_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.286 r  alu/io_led_OBUF[12]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.286    alu/io_led_OBUF[12]_inst_i_62_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.400 r  alu/io_led_OBUF[12]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.400    alu/io_led_OBUF[12]_inst_i_53_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  alu/io_led_OBUF[12]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.514    alu/io_led_OBUF[12]_inst_i_43_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.628 r  alu/io_led_OBUF[12]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.628    alu/io_led_OBUF[12]_inst_i_32_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.785 r  alu/io_led_OBUF[12]_inst_i_22/CO[1]
                         net (fo=20, routed)          1.400    20.185    alu/M_j_result_q_reg[15]_4[0]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.329    20.514 r  alu/io_led_OBUF[7]_inst_i_92/O
                         net (fo=1, routed)           0.000    20.514    alu/io_led_OBUF[7]_inst_i_92_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.047 r  alu/io_led_OBUF[7]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    21.047    alu/io_led_OBUF[7]_inst_i_73_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.164 r  alu/io_led_OBUF[11]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.164    alu/io_led_OBUF[11]_inst_i_57_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.281 r  alu/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.281    alu/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.398 r  alu/io_led_OBUF[11]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.398    alu/io_led_OBUF[11]_inst_i_36_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.555 r  alu/io_led_OBUF[11]_inst_i_26/CO[1]
                         net (fo=20, routed)          1.780    23.334    alu/M_j_result_q_reg[15]_6[0]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    23.666 r  alu/io_led_OBUF[7]_inst_i_89/O
                         net (fo=1, routed)           0.000    23.666    alu/io_led_OBUF[7]_inst_i_89_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.216 r  alu/io_led_OBUF[7]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.216    alu/io_led_OBUF[7]_inst_i_68_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  alu/io_led_OBUF[7]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.330    alu/io_led_OBUF[7]_inst_i_52_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  alu/io_led_OBUF[10]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.444    alu/io_led_OBUF[10]_inst_i_45_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.558 r  alu/io_led_OBUF[10]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.558    alu/io_led_OBUF[10]_inst_i_35_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.715 r  alu/io_led_OBUF[10]_inst_i_25/CO[1]
                         net (fo=20, routed)          1.189    25.904    alu/M_j_result_q_reg[15]_8[0]
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.329    26.233 r  alu/io_led_OBUF[7]_inst_i_85/O
                         net (fo=1, routed)           0.000    26.233    alu/io_led_OBUF[7]_inst_i_85_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.631 r  alu/io_led_OBUF[7]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.631    alu/io_led_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  alu/io_led_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.745    alu/io_led_OBUF[7]_inst_i_47_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  alu/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.859    alu/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  alu/io_led_OBUF[9]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    26.973    alu/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.130 r  alu/io_led_OBUF[9]_inst_i_21/CO[1]
                         net (fo=20, routed)          1.686    28.815    alu/M_j_result_q_reg[15]_10[0]
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.329    29.144 r  alu/io_led_OBUF[7]_inst_i_83/O
                         net (fo=1, routed)           0.000    29.144    alu/io_led_OBUF[7]_inst_i_83_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.677 r  alu/io_led_OBUF[7]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    29.677    alu/io_led_OBUF[7]_inst_i_58_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.794 r  alu/io_led_OBUF[7]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.794    alu/io_led_OBUF[7]_inst_i_42_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.911 r  alu/io_led_OBUF[7]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.911    alu/io_led_OBUF[7]_inst_i_31_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alu/io_led_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.028    alu/io_led_OBUF[7]_inst_i_17_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.185 r  alu/io_led_OBUF[8]_inst_i_16/CO[1]
                         net (fo=20, routed)          1.940    32.125    alu/M_j_result_q_reg[15]_12[0]
    SLICE_X58Y53         LUT3 (Prop_lut3_I0_O)        0.332    32.457 r  alu/io_led_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000    32.457    alu/io_led_OBUF[7]_inst_i_78_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.858 r  alu/io_led_OBUF[7]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.858    alu/io_led_OBUF[7]_inst_i_57_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.972 r  alu/io_led_OBUF[7]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.972    alu/io_led_OBUF[7]_inst_i_41_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.086 r  alu/io_led_OBUF[7]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.086    alu/io_led_OBUF[7]_inst_i_30_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.200 r  alu/io_led_OBUF[7]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.200    alu/io_led_OBUF[7]_inst_i_16_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.357 r  alu/io_led_OBUF[7]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.763    35.120    alu/M_j_result_q_reg[15]_14[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.329    35.449 r  alu/io_led_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    35.449    alu/io_led_OBUF[6]_inst_i_35_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.999 r  alu/io_led_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.999    alu/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.113 r  alu/io_led_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.113    alu/io_led_OBUF[6]_inst_i_23_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.227 r  alu/io_led_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    36.227    alu/io_led_OBUF[6]_inst_i_18_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.341 r  alu/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.341    alu/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.498 r  alu/io_led_OBUF[6]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.609    38.107    alu/M_j_result_q_reg[15]_16[0]
    SLICE_X59Y52         LUT3 (Prop_lut3_I0_O)        0.329    38.436 r  alu/io_led_OBUF[5]_inst_i_32/O
                         net (fo=1, routed)           0.000    38.436    alu/io_led_OBUF[5]_inst_i_32_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.986 r  alu/io_led_OBUF[5]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.986    alu/io_led_OBUF[5]_inst_i_24_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alu/io_led_OBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.100    alu/io_led_OBUF[5]_inst_i_19_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.214 r  alu/io_led_OBUF[5]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.214    alu/io_led_OBUF[5]_inst_i_11_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.371 r  alu/io_led_OBUF[5]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.678    41.050    alu/M_j_result_q_reg[15]_18[0]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.329    41.379 r  alu/io_led_OBUF[4]_inst_i_30/O
                         net (fo=1, routed)           0.000    41.379    alu/io_led_OBUF[4]_inst_i_30_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.780 r  alu/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.001    41.780    alu/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.894 r  alu/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.894    alu/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.008 r  alu/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.008    alu/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.165 r  alu/io_led_OBUF[4]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.353    43.519    alu/alu/multiplyUnit/io_led_OBUF[4]_inst_i_1_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.329    43.848 r  alu/alu/multiplyUnit/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           1.073    44.921    alu/alu/multiplyUnit/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    45.045 r  alu/alu/multiplyUnit/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.925    47.970    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    51.521 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    51.521    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_M_tester_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.439ns (62.999%)  route 0.845ns (37.001%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_M_tester_q_reg[2]/Q
                         net (fo=13, routed)          0.432     2.104    autotest/alu_unit/multiplyUnit/io_led[8]_3
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.149 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.562    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.792 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.792    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_M_tester_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.411ns (60.669%)  route 0.915ns (39.331%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_M_tester_q_reg[2]/Q
                         net (fo=13, routed)          0.439     2.111    autotest/alu_unit/multiplyUnit/io_led[8]_3
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.156 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.631    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.833 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.833    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_M_tester_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.441ns (61.716%)  route 0.894ns (38.284%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_M_tester_q_reg[2]/Q
                         net (fo=13, routed)          0.309     1.981    autotest/alu_unit/multiplyUnit/io_led[8]_3
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.026 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.611    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.843 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.843    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_M_tester_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.438ns (59.551%)  route 0.977ns (40.449%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_M_tester_q_reg[2]/Q
                         net (fo=13, routed)          0.566     2.238    autotest/alu_unit/multiplyUnit/io_led[8]_3
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.283 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.694    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.923 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.923    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/M_i_result_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.496ns (59.111%)  route 1.035ns (40.889%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.565     1.509    alu/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  alu/M_i_result_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  alu/M_i_result_q_reg[6]/Q
                         net (fo=16, routed)          0.375     2.048    alu/M_i_result_q[6]
    SLICE_X63Y51         LUT5 (Prop_lut5_I1_O)        0.045     2.093 r  alu/io_led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.050     2.143    alu/alu/multiplyUnit/out__77[5]
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.188 r  alu/alu/multiplyUnit/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.797    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.039 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.039    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_M_tester_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.459ns (57.369%)  route 1.084ns (42.631%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_M_tester_q_reg[2]/Q
                         net (fo=13, routed)          0.589     2.261    autotest/alu_unit/multiplyUnit/io_led[8]_3
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.045     2.306 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.495     2.801    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.051 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.051    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_M_tester_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.463ns (57.096%)  route 1.099ns (42.904%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_M_tester_q_reg[2]/Q
                         net (fo=13, routed)          0.431     2.103    autotest/alu_unit/multiplyUnit/io_led[8]_3
    SLICE_X61Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.148 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.668     2.816    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.070 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.070    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_M_tester_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.457ns (56.602%)  route 1.117ns (43.398%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_M_tester_q_reg[2]/Q
                         net (fo=13, routed)          0.617     2.289    autotest/alu_unit/multiplyUnit/io_led[8]_3
    SLICE_X58Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.334 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.500     2.834    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.082 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.082    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_M_tester_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.468ns (55.305%)  route 1.187ns (44.695%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_M_tester_q_reg[2]/Q
                         net (fo=13, routed)          0.434     2.106    autotest/alu_unit/multiplyUnit/io_led[8]_3
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.151 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.753     2.903    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.162 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.162    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_M_tester_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.454ns (54.359%)  route 1.221ns (45.641%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.508    clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  FSM_onehot_M_tester_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_M_tester_q_reg[2]/Q
                         net (fo=13, routed)          0.603     2.275    autotest/alu_unit/multiplyUnit/io_led[8]_3
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.045     2.320 r  autotest/alu_unit/multiplyUnit/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.617     2.937    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.182 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.182    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.554ns  (logic 1.634ns (21.628%)  route 5.920ns (78.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.669     6.179    reset_cond/rst_n_IBUF
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.303 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.251     7.554    reset_cond/M_reset_cond_in
    SLICE_X56Y69         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y69         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.554ns  (logic 1.634ns (21.628%)  route 5.920ns (78.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.669     6.179    reset_cond/rst_n_IBUF
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.303 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.251     7.554    reset_cond/M_reset_cond_in
    SLICE_X56Y69         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y69         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.237ns  (logic 1.634ns (22.577%)  route 5.603ns (77.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.669     6.179    reset_cond/rst_n_IBUF
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.303 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.934     7.237    reset_cond/M_reset_cond_in
    SLICE_X55Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.435     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.987ns  (logic 1.634ns (23.385%)  route 5.353ns (76.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.669     6.179    reset_cond/rst_n_IBUF
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.303 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.684     6.987    reset_cond/M_reset_cond_in
    SLICE_X57Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            alu/alu/multiplyUnit/out0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.658ns (25.710%)  route 4.792ns (74.290%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           3.717     5.252    alu/alu/multiplyUnit/io_dip_IBUF[15]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.376 r  alu/alu/multiplyUnit/M_j_result_q[15]_i_2/O
                         net (fo=2, routed)           1.075     6.450    alu/alu/multiplyUnit/D[15]
    DSP48_X1Y20          DSP48E1                                      r  alu/alu/multiplyUnit/out0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.532     4.937    alu/alu/multiplyUnit/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  alu/alu/multiplyUnit/out0/CLK

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            alu/M_j_result_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.346ns  (logic 1.658ns (26.130%)  route 4.688ns (73.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           3.717     5.252    alu/alu/multiplyUnit/io_dip_IBUF[15]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.376 r  alu/alu/multiplyUnit/M_j_result_q[15]_i_2/O
                         net (fo=2, routed)           0.971     6.346    alu/M_j_result_d[15]
    SLICE_X51Y53         FDRE                                         r  alu/M_j_result_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.442     4.846    alu/clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  alu/M_j_result_q_reg[15]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.341ns  (logic 1.529ns (24.116%)  route 4.811ns (75.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=2, routed)           4.811     6.341    buttoncond_gen_0[4].buttoncond/sync/D[0]
    SLICE_X61Y79         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.497     4.901    buttoncond_gen_0[4].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            alu/M_i_result_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.219ns  (logic 1.684ns (27.083%)  route 4.535ns (72.917%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           3.717     5.252    alu/alu/multiplyUnit/io_dip_IBUF[15]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.150     5.402 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_2/O
                         net (fo=2, routed)           0.817     6.219    alu/M_i_result_d[15]
    SLICE_X52Y50         FDRE                                         r  alu/M_i_result_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443     4.847    alu/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  alu/M_i_result_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            alu/alu/multiplyUnit/out0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.209ns  (logic 1.684ns (27.126%)  route 4.525ns (72.874%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           3.717     5.252    alu/alu/multiplyUnit/io_dip_IBUF[15]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.150     5.402 r  alu/alu/multiplyUnit/M_i_result_q[15]_i_2/O
                         net (fo=2, routed)           0.808     6.209    alu/alu/multiplyUnit/M_input_controller_q_reg[1][15]
    DSP48_X1Y20          DSP48E1                                      r  alu/alu/multiplyUnit/out0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.532     4.937    alu/alu/multiplyUnit/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  alu/alu/multiplyUnit/out0/CLK

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu/alu/multiplyUnit/out0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 1.686ns (27.338%)  route 4.481ns (72.662%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=2, routed)           3.642     5.178    alu/alu/multiplyUnit/io_dip_IBUF[14]
    SLICE_X51Y51         LUT2 (Prop_lut2_I0_O)        0.150     5.328 r  alu/alu/multiplyUnit/M_i_result_q[14]_i_1/O
                         net (fo=2, routed)           0.839     6.167    alu/alu/multiplyUnit/M_input_controller_q_reg[1][14]
    DSP48_X1Y20          DSP48E1                                      r  alu/alu/multiplyUnit/out0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.532     4.937    alu/alu/multiplyUnit/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  alu/alu/multiplyUnit/out0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.260ns (32.928%)  route 0.529ns (67.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           0.529     0.789    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     2.041    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.257ns (31.658%)  route 0.554ns (68.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           0.554     0.811    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     2.041    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.268ns (30.816%)  route 0.603ns (69.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           0.603     0.871    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X61Y79         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.850     2.040    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            alu/M_k_result_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.300ns (32.974%)  route 0.609ns (67.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=2, routed)           0.609     0.866    alu/io_dip_IBUF[19]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.909 r  alu/M_k_result_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.909    alu/M_k_result_d[3]
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     2.023    alu/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            alu/M_k_result_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.288ns (30.048%)  route 0.670ns (69.952%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=2, routed)           0.670     0.913    alu/io_dip_IBUF[20]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.958 r  alu/M_k_result_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.958    alu/M_k_result_d[4]
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     2.023    alu/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            alu/M_k_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.299ns (30.901%)  route 0.669ns (69.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=3, routed)           0.669     0.923    alu/io_dip_IBUF[16]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.968 r  alu/M_k_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.968    alu/M_k_result_d[0]
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     2.023    alu/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            alu/M_k_result_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.289ns (28.449%)  route 0.727ns (71.551%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=6, routed)           0.727     0.966    alu/io_dip_IBUF[21]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.049     1.015 r  alu/M_k_result_q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.015    alu/M_k_result_d[5]
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     2.023    alu/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            alu/M_k_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.287ns (27.829%)  route 0.744ns (72.171%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=2, routed)           0.744     0.989    alu/io_dip_IBUF[17]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.043     1.032 r  alu/M_k_result_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.032    alu/M_k_result_d[1]
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     2.023    alu/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            alu/M_j_result_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.309ns (28.073%)  route 0.790ns (71.927%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=2, routed)           0.790     1.054    alu/alu/multiplyUnit/io_dip_IBUF[9]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.099 r  alu/alu/multiplyUnit/M_j_result_q[9]_i_1/O
                         net (fo=2, routed)           0.000     1.099    alu/M_j_result_d[9]
    SLICE_X54Y52         FDRE                                         r  alu/M_j_result_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.835     2.025    alu/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  alu/M_j_result_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            alu/M_k_result_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.299ns (24.641%)  route 0.915ns (75.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.915     1.170    alu/io_dip_IBUF[18]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.215 r  alu/M_k_result_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.215    alu/M_k_result_d[2]
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     2.023    alu/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  alu/M_k_result_q_reg[2]/C





