<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1557782354">
  <File Type="PA-TCL" Name="rd_wr_state_machine.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="rd_wr_state_machine_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="rd_wr_state_machine_reports.tcl"/>
  <File Type="RDS-RDS" Name="rd_wr_state_machine.vds"/>
  <File Type="RDS-UTIL" Name="rd_wr_state_machine_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="rd_wr_state_machine_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="rd_wr_state_machine.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="rd_wr_state_machine_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="rd_wr_state_machine_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/BRAM/BRAM.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/BRAM_wrapper.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/BRAM/hdl/BRAM_wrapper.v"/>
        <Attr Name="ImportTime" Val="1557706254"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv"/>
        <Attr Name="ImportTime" Val="1526531246"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/rd_wr_state_machine.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="rd_wr_state_machine"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/constraint/Nexys4_DDR_chu.xdc"/>
        <Attr Name="ImportTime" Val="1555976734"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="BRAM_blk_mem_gen_0_0"/>
</GenRun>
