<session sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="18"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="4"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="32736"/>
      <single attribute="setup vertical scroll position" value="63"/>
      <single attribute="setup horizontal scroll position" value="0"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2012/05/16 12:55:38  #0">
      <clock name="Clk_50M" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="4096" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="A_FS[0]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[10]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[11]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[12]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[13]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[14]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[15]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[16]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[17]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[18]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[19]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[1]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[20]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[21]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[22]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[23]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[24]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[2]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[3]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[4]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[5]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[6]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[7]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[8]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[9]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[0]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[1]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[2]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[3]" tap_mode="classic" type="output pin"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|a_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|d_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ACK_O" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ADD_I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ADD_I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ADD_I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|en_rx" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rs" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rxd" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|en_tx" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|load" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ts" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|txd" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|Clk" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Mode" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_RdReq" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update0" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update1" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update2" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update3" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update4" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update5" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update6" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update7" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_WrReq" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Req" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_Ack" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|RW_En" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|PCWrite_I" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAck_I" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemRW_O" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemReq_O" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|Reset" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|a_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|d_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="TxD0" tap_mode="classic" type="output pin"/>
          <wire name="D_FS[0]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[10]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[11]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[12]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[13]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[14]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[15]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[16]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[17]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[18]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[19]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[1]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[20]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[21]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[22]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[23]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[24]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[25]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[26]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[27]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[28]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[29]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[2]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[30]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[31]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[3]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[4]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[5]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[6]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[7]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[8]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[9]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="MiniUART:U_UART0|ier[0]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|ier[1]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|ier[2]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|load" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[0]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[1]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[2]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[3]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[4]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[5]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[6]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[7]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[0]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[1]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[2]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[3]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|fsm" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_bev" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_exl" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_ie" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[0]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[10]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[11]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[12]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[13]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[14]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[15]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[16]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[17]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[18]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[19]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[1]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[20]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[21]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[22]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[23]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[24]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[25]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[26]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[27]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[28]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[29]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[2]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[30]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[31]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[3]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[4]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[5]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[6]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[7]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[8]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[9]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishP" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishR" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[0]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[1]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[2]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[0]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[10]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[11]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[12]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[13]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[14]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[15]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[16]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[17]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[18]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[19]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[1]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[2]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[3]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[4]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[5]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[6]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[7]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[8]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[9]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Finish" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Req_t" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Miss" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Modified" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Valid" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|ALU_SrcA_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|CP0_Wr_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|IR_Write_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|MEM_Req_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|MMU_Req_O" tap_mode="probeonly" type="register"/>
          <wire name="RxD0" tap_mode="probeonly" type="input pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="A_FS[0]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[10]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[11]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[12]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[13]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[14]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[15]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[16]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[17]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[18]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[19]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[1]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[20]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[21]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[22]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[23]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[24]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[2]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[3]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[4]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[5]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[6]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[7]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[8]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[9]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[0]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[1]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[2]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[3]" tap_mode="classic" type="output pin"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|a_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|d_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ACK_O" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ADD_I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ADD_I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ADD_I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|en_rx" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rs" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rxd" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|en_tx" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|load" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ts" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|txd" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|Clk" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Mode" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_RdReq" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update0" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update1" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update2" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update3" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update4" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update5" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update6" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update7" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_WrReq" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Req" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_Ack" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|RW_En" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|PCWrite_I" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAck_I" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemRW_O" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemReq_O" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|Reset" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|a_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|d_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="TxD0" tap_mode="classic" type="output pin"/>
          <wire name="D_FS[0]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[10]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[11]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[12]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[13]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[14]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[15]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[16]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[17]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[18]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[19]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[1]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[20]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[21]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[22]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[23]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[24]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[25]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[26]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[27]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[28]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[29]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[2]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[30]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[31]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[3]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[4]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[5]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[6]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[7]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[8]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[9]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="MiniUART:U_UART0|ier[0]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|ier[1]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|ier[2]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|load" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[0]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[1]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[2]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[3]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[4]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[5]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[6]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[7]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[0]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[1]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[2]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[3]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|fsm" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_bev" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_exl" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_ie" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[0]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[10]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[11]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[12]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[13]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[14]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[15]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[16]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[17]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[18]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[19]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[1]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[20]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[21]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[22]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[23]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[24]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[25]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[26]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[27]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[28]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[29]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[2]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[30]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[31]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[3]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[4]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[5]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[6]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[7]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[8]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[9]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishP" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishR" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[0]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[1]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[2]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[0]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[10]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[11]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[12]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[13]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[14]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[15]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[16]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[17]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[18]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[19]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[1]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[2]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[3]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[4]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[5]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[6]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[7]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[8]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[9]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Finish" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Req_t" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Miss" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Modified" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Valid" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|ALU_SrcA_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|CP0_Wr_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|IR_Write_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|MEM_Req_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|MMU_Req_O" tap_mode="probeonly" type="register"/>
          <wire name="RxD0" tap_mode="probeonly" type="input pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="A_FS[0]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[10]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[11]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[12]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[13]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[14]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[15]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[16]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[17]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[18]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[19]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[1]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[20]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[21]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[22]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[23]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[24]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[2]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[3]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[4]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[5]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[6]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[7]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[8]" tap_mode="classic" type="output pin"/>
          <wire name="A_FS[9]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[0]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[1]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[2]" tap_mode="classic" type="output pin"/>
          <wire name="BE_n[3]" tap_mode="classic" type="output pin"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|a_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="Flash_Ctrl:U_FLASH_CTRL|d_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ACK_O" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ADD_I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ADD_I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|ADD_I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|DAT_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|en_rx" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rs" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rxd" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|en_tx" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|load" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ts" tap_mode="classic" type="combinatorial"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|txd" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|Clk" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Mode" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_RdReq" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update0" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update1" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update2" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update3" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update4" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update5" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update6" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update7" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_WrReq" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Req" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_Ack" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|RW_En" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|PCWrite_I" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAck_I" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemAddr_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_I[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemData_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemRW_O" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|MemReq_O" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|Reset" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="Processor:U_Processor|tst_mips_fsm[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|a_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="SRAM8M_Ctrl:U_SRAM_CTRL|d_oe" tap_mode="classic" type="combinatorial"/>
          <wire name="TxD0" tap_mode="classic" type="output pin"/>
          <wire name="D_FS[0]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[10]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[11]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[12]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[13]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[14]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[15]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[16]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[17]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[18]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[19]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[1]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[20]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[21]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[22]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[23]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[24]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[25]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[26]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[27]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[28]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[29]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[2]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[30]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[31]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[3]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[4]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[5]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[6]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[7]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[8]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="D_FS[9]" tap_mode="probeonly" type="bidir pin"/>
          <wire name="MiniUART:U_UART0|ier[0]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|ier[1]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|ier[2]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|load" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[0]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[1]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[2]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[3]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[4]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[5]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[6]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_data[7]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[0]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[1]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[2]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[3]" tap_mode="probeonly" type="register"/>
          <wire name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|fsm" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_bev" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_exl" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_ie" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[0]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[10]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[11]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[12]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[13]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[14]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[15]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[16]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[17]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[18]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[19]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[1]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[20]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[21]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[22]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[23]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[24]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[25]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[26]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[27]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[28]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[29]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[2]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[30]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[31]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[3]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[4]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[5]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[6]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[7]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[8]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[9]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishP" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishR" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[0]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[1]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[2]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[0]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[10]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[11]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[12]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[13]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[14]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[15]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[16]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[17]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[18]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[19]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[1]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[2]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[3]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[4]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[5]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[6]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[7]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[8]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[9]" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Finish" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Req_t" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Miss" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Modified" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Valid" tap_mode="probeonly" type="register"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_da[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_db[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[0]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[10]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[11]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[12]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[13]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[14]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[15]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[16]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[17]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[18]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[19]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[1]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[20]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[21]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[22]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[23]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[24]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[25]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[26]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[27]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[28]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[29]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[2]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[30]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[31]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[3]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[4]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[5]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[6]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[7]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[8]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|DataPath:U_DataPath|pc[9]" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|ALU_SrcA_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|CP0_Wr_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|IR_Write_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|MEM_Req_O" tap_mode="probeonly" type="combinatorial"/>
          <wire name="Processor:U_Processor|ProcessorController:U_ProcessorController|MMU_Req_O" tap_mode="probeonly" type="register"/>
          <wire name="RxD0" tap_mode="probeonly" type="input pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="Processor:U_Processor|Clk"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|Reset"/>
          <bus is_signal_inverted="no" link="all" name="A_FS" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="A_FS[24]"/>
            <net is_signal_inverted="no" name="A_FS[23]"/>
            <net is_signal_inverted="no" name="A_FS[22]"/>
            <net is_signal_inverted="no" name="A_FS[21]"/>
            <net is_signal_inverted="no" name="A_FS[20]"/>
            <net is_signal_inverted="no" name="A_FS[19]"/>
            <net is_signal_inverted="no" name="A_FS[18]"/>
            <net is_signal_inverted="no" name="A_FS[17]"/>
            <net is_signal_inverted="no" name="A_FS[16]"/>
            <net is_signal_inverted="no" name="A_FS[15]"/>
            <net is_signal_inverted="no" name="A_FS[14]"/>
            <net is_signal_inverted="no" name="A_FS[13]"/>
            <net is_signal_inverted="no" name="A_FS[12]"/>
            <net is_signal_inverted="no" name="A_FS[11]"/>
            <net is_signal_inverted="no" name="A_FS[10]"/>
            <net is_signal_inverted="no" name="A_FS[9]"/>
            <net is_signal_inverted="no" name="A_FS[8]"/>
            <net is_signal_inverted="no" name="A_FS[7]"/>
            <net is_signal_inverted="no" name="A_FS[6]"/>
            <net is_signal_inverted="no" name="A_FS[5]"/>
            <net is_signal_inverted="no" name="A_FS[4]"/>
            <net is_signal_inverted="no" name="A_FS[3]"/>
            <net is_signal_inverted="no" name="A_FS[2]"/>
            <net is_signal_inverted="no" name="A_FS[1]"/>
            <net is_signal_inverted="no" name="A_FS[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="D_FS" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="D_FS[31]"/>
            <net is_signal_inverted="no" name="D_FS[30]"/>
            <net is_signal_inverted="no" name="D_FS[29]"/>
            <net is_signal_inverted="no" name="D_FS[28]"/>
            <net is_signal_inverted="no" name="D_FS[27]"/>
            <net is_signal_inverted="no" name="D_FS[26]"/>
            <net is_signal_inverted="no" name="D_FS[25]"/>
            <net is_signal_inverted="no" name="D_FS[24]"/>
            <net is_signal_inverted="no" name="D_FS[23]"/>
            <net is_signal_inverted="no" name="D_FS[22]"/>
            <net is_signal_inverted="no" name="D_FS[21]"/>
            <net is_signal_inverted="no" name="D_FS[20]"/>
            <net is_signal_inverted="no" name="D_FS[19]"/>
            <net is_signal_inverted="no" name="D_FS[18]"/>
            <net is_signal_inverted="no" name="D_FS[17]"/>
            <net is_signal_inverted="no" name="D_FS[16]"/>
            <net is_signal_inverted="no" name="D_FS[15]"/>
            <net is_signal_inverted="no" name="D_FS[14]"/>
            <net is_signal_inverted="no" name="D_FS[13]"/>
            <net is_signal_inverted="no" name="D_FS[12]"/>
            <net is_signal_inverted="no" name="D_FS[11]"/>
            <net is_signal_inverted="no" name="D_FS[10]"/>
            <net is_signal_inverted="no" name="D_FS[9]"/>
            <net is_signal_inverted="no" name="D_FS[8]"/>
            <net is_signal_inverted="no" name="D_FS[7]"/>
            <net is_signal_inverted="no" name="D_FS[6]"/>
            <net is_signal_inverted="no" name="D_FS[5]"/>
            <net is_signal_inverted="no" name="D_FS[4]"/>
            <net is_signal_inverted="no" name="D_FS[3]"/>
            <net is_signal_inverted="no" name="D_FS[2]"/>
            <net is_signal_inverted="no" name="D_FS[1]"/>
            <net is_signal_inverted="no" name="D_FS[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|MemAck_I"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|MemData_I" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|MemAddr_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|MemData_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|MemReq_O"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|MemRW_O"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|tst_mips_fsm" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|PCWrite_I"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|pc" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|IR_Write_O"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|CP0_Wr_O"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|MMU_Req_O"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|MEM_Req_O"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|ALU_SrcA_O"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_da" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_db" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishP"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishR"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Finish"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Req_t"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Miss"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Modified"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Valid"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Mode"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_RdReq"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_WrReq"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update0"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update1"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update2"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update3"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update4"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update5"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update6"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update7"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_Ack"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Req"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|RW_En"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_bev"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_exl"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_ie"/>
          <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|a_oe"/>
          <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|d_oe"/>
          <bus is_signal_inverted="no" link="all" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[20]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[19]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[18]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[17]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[16]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[15]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[14]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[13]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[12]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[11]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[10]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[9]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[8]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[7]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[6]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[5]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[4]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[3]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[2]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[1]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[25]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[24]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[23]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[22]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[21]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[20]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[19]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[18]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[17]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[16]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[15]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[14]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[13]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[12]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[11]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[10]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[9]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[8]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[7]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[6]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[5]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[4]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[3]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[2]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[1]"/>
          </bus>
          <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|a_oe"/>
          <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|d_oe"/>
          <bus is_signal_inverted="no" link="all" name="BE_n" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="BE_n[3]"/>
            <net is_signal_inverted="no" name="BE_n[2]"/>
            <net is_signal_inverted="no" name="BE_n[1]"/>
            <net is_signal_inverted="no" name="BE_n[0]"/>
          </bus>
          <net is_signal_inverted="no" name="RxD0"/>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|ier" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ier[2]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ier[1]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ier[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|tx_data" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[7]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[6]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[5]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[4]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[3]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[2]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[1]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|load"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|fsm"/>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[3]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[2]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[1]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|ADD_I" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ADD_I[4]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ADD_I[3]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ADD_I[2]"/>
          </bus>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|ACK_O"/>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|DAT_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[31]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[30]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[29]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[28]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[27]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[26]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[25]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[24]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[23]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[22]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[21]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[20]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[19]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[18]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[17]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[16]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[15]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[14]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[13]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[12]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[11]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[10]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[9]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[8]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[7]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[6]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[5]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[4]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[3]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[2]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[1]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[0]"/>
          </bus>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|en_rx"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rs"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rxd"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ts"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|txd"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|load"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|en_tx"/>
          <net is_signal_inverted="no" name="TxD0"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|pc" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|pc[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|IR:U_IR|ir[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|ALU_SrcA_O"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|CP0_Wr_O"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|IR_Write_O"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|MMU_Req_O"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|ProcessorController:U_ProcessorController|MEM_Req_O"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_da" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_da[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_db" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_db[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_dc[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|alu_out_di[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="D_FS" order="msb_to_lsb" radix="hex" state="collapse" type="bidir pin">
            <net is_signal_inverted="no" name="D_FS[31]"/>
            <net is_signal_inverted="no" name="D_FS[30]"/>
            <net is_signal_inverted="no" name="D_FS[29]"/>
            <net is_signal_inverted="no" name="D_FS[28]"/>
            <net is_signal_inverted="no" name="D_FS[27]"/>
            <net is_signal_inverted="no" name="D_FS[26]"/>
            <net is_signal_inverted="no" name="D_FS[25]"/>
            <net is_signal_inverted="no" name="D_FS[24]"/>
            <net is_signal_inverted="no" name="D_FS[23]"/>
            <net is_signal_inverted="no" name="D_FS[22]"/>
            <net is_signal_inverted="no" name="D_FS[21]"/>
            <net is_signal_inverted="no" name="D_FS[20]"/>
            <net is_signal_inverted="no" name="D_FS[19]"/>
            <net is_signal_inverted="no" name="D_FS[18]"/>
            <net is_signal_inverted="no" name="D_FS[17]"/>
            <net is_signal_inverted="no" name="D_FS[16]"/>
            <net is_signal_inverted="no" name="D_FS[15]"/>
            <net is_signal_inverted="no" name="D_FS[14]"/>
            <net is_signal_inverted="no" name="D_FS[13]"/>
            <net is_signal_inverted="no" name="D_FS[12]"/>
            <net is_signal_inverted="no" name="D_FS[11]"/>
            <net is_signal_inverted="no" name="D_FS[10]"/>
            <net is_signal_inverted="no" name="D_FS[9]"/>
            <net is_signal_inverted="no" name="D_FS[8]"/>
            <net is_signal_inverted="no" name="D_FS[7]"/>
            <net is_signal_inverted="no" name="D_FS[6]"/>
            <net is_signal_inverted="no" name="D_FS[5]"/>
            <net is_signal_inverted="no" name="D_FS[4]"/>
            <net is_signal_inverted="no" name="D_FS[3]"/>
            <net is_signal_inverted="no" name="D_FS[2]"/>
            <net is_signal_inverted="no" name="D_FS[1]"/>
            <net is_signal_inverted="no" name="D_FS[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|Clk"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|MemAck_I"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|MemAddr_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemAddr_O[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|MemData_I" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_I[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|MemData_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|MemData_O[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|MemReq_O"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|MemRW_O"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|tst_mips_fsm" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|tst_mips_fsm[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|Reset"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|PCWrite_I"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|TLB_Fault_O[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishP"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_FinishR"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Index[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|PFN[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Finish"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_Req_t"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Miss"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Modified"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|TLB_Valid"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryHi[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo0[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_EntryLo1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Func[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_MMU_Mode"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_RdReq"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_WrReq"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update0"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update1"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update2"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update3"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update4"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update5"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update6"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|CP0_Update7"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryHi[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo0[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_EntryLo1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_RAddr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_Pr_Ack"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|MMU_CP0_Req"/>
          <bus is_signal_inverted="no" link="all" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[31]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[30]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[29]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[28]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[27]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[26]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[25]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[24]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[23]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[22]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[21]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[20]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[19]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[18]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[17]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[16]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[15]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[14]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[13]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[12]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[11]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[10]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[9]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[8]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[7]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[6]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[5]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[4]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[3]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[2]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[1]"/>
            <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|Pr_VAddr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|MMU:U_MMU|RW_En"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_bev"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_exl"/>
          <net is_signal_inverted="no" name="Processor:U_Processor|DataPath:U_DataPath|CP0:U_CP0|sr_ie"/>
          <bus is_signal_inverted="no" link="all" name="A_FS" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="A_FS[24]"/>
            <net is_signal_inverted="no" name="A_FS[23]"/>
            <net is_signal_inverted="no" name="A_FS[22]"/>
            <net is_signal_inverted="no" name="A_FS[21]"/>
            <net is_signal_inverted="no" name="A_FS[20]"/>
            <net is_signal_inverted="no" name="A_FS[19]"/>
            <net is_signal_inverted="no" name="A_FS[18]"/>
            <net is_signal_inverted="no" name="A_FS[17]"/>
            <net is_signal_inverted="no" name="A_FS[16]"/>
            <net is_signal_inverted="no" name="A_FS[15]"/>
            <net is_signal_inverted="no" name="A_FS[14]"/>
            <net is_signal_inverted="no" name="A_FS[13]"/>
            <net is_signal_inverted="no" name="A_FS[12]"/>
            <net is_signal_inverted="no" name="A_FS[11]"/>
            <net is_signal_inverted="no" name="A_FS[10]"/>
            <net is_signal_inverted="no" name="A_FS[9]"/>
            <net is_signal_inverted="no" name="A_FS[8]"/>
            <net is_signal_inverted="no" name="A_FS[7]"/>
            <net is_signal_inverted="no" name="A_FS[6]"/>
            <net is_signal_inverted="no" name="A_FS[5]"/>
            <net is_signal_inverted="no" name="A_FS[4]"/>
            <net is_signal_inverted="no" name="A_FS[3]"/>
            <net is_signal_inverted="no" name="A_FS[2]"/>
            <net is_signal_inverted="no" name="A_FS[1]"/>
            <net is_signal_inverted="no" name="A_FS[0]"/>
          </bus>
          <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|a_oe"/>
          <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|d_oe"/>
          <bus is_signal_inverted="no" link="all" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[20]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[19]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[18]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[17]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[16]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[15]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[14]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[13]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[12]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[11]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[10]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[9]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[8]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[7]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[6]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[5]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[4]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[3]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[2]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[1]"/>
            <net is_signal_inverted="no" name="SRAM8M_Ctrl:U_SRAM_CTRL|A_SRAM[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[25]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[24]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[23]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[22]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[21]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[20]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[19]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[18]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[17]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[16]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[15]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[14]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[13]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[12]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[11]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[10]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[9]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[8]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[7]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[6]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[5]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[4]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[3]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[2]"/>
            <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|Flash_A[1]"/>
          </bus>
          <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|a_oe"/>
          <net is_signal_inverted="no" name="Flash_Ctrl:U_FLASH_CTRL|d_oe"/>
          <bus is_signal_inverted="no" link="all" name="BE_n" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="BE_n[3]"/>
            <net is_signal_inverted="no" name="BE_n[2]"/>
            <net is_signal_inverted="no" name="BE_n[1]"/>
            <net is_signal_inverted="no" name="BE_n[0]"/>
          </bus>
          <net is_signal_inverted="no" name="RxD0"/>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|ier" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ier[2]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ier[1]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ier[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|tx_data" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[7]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[6]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[5]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[4]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[3]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[2]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[1]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|load"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|fsm"/>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[3]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[2]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[1]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ctrl_shift:U_CTRL_SHFT|cnt_tx[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|ADD_I" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ADD_I[4]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ADD_I[3]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|ADD_I[2]"/>
          </bus>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|ACK_O"/>
          <bus is_signal_inverted="no" link="all" name="MiniUART:U_UART0|DAT_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[31]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[30]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[29]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[28]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[27]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[26]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[25]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[24]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[23]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[22]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[21]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[20]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[19]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[18]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[17]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[16]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[15]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[14]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[13]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[12]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[11]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[10]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[9]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[8]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[7]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[6]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[5]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[4]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[3]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[2]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[1]"/>
            <net is_signal_inverted="no" name="MiniUART:U_UART0|DAT_O[0]"/>
          </bus>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|en_rx"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rs"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|rx_unit:U_RX_UNIT|rxd"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|ts"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|txd"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|load"/>
          <net is_signal_inverted="no" name="MiniUART:U_UART0|tx_unit:U_TX_UNIT|en_tx"/>
          <net is_signal_inverted="no" name="TxD0"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2012/05/16 12:55:39  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="4096" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="0"/>
    <single attribute="hierarchy widget height" value="1"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,430,74,10,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1280,738"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
