// Seed: 804546284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7
);
  wand id_9;
  always @(posedge 1) begin
    $display(1, 1'b0, (id_9) == id_2);
    if (id_1) begin
      id_7 = id_1;
      assert (id_1);
      module_1[1==1] = 1;
    end else $display(id_2, id_1);
  end
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
