+===============================+===================+======================================================================+
| Launch Setup Clock            | Launch Hold Clock | Pin                                                                  |
+===============================+===================+======================================================================+
| clk_out1_design_1_clk_wiz_0_0 | clk_pl_0          | design_1_i/axi_spi_master_0/inst/u_s_axi_lite_reg/o_reg_rd_vld_reg/D |
| clk_out1_design_1_clk_wiz_0_0 | clk_pl_0          | design_1_i/axi_spi_master_0/inst/u_axi_spi_master_ctrl/en_reg/D      |
| clk_out1_design_1_clk_wiz_0_0 | clk_pl_0          | design_1_i/axi_spi_master_0/inst/u_axi_spi_master_ctrl/cs_sel_reg/D  |
| clk_out1_design_1_clk_wiz_0_0 | clk_pl_0          | design_1_i/axi_spi_master_0/inst/u_s_axi_lite_reg/wready_reg[0]/D    |
| clk_out1_design_1_clk_wiz_0_0 | clk_pl_0          | design_1_i/axi_spi_master_0/inst/u_s_axi_lite_reg/axil_rvalid_reg/D  |
+-------------------------------+-------------------+----------------------------------------------------------------------+
