

================================================================
== Vitis HLS Report for 'queries_search'
================================================================
* Date:           Thu May 15 15:48:10 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        queries_search
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9000023|  9000023|  45.000 ms|  45.000 ms|  9000024|  9000024|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                   |                                                         |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2_fu_94  |queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2  |  9000015|  9000015|  45.000 ms|  45.000 ms|  9000015|  9000015|       no|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     9|     3121|     4418|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      173|    -|
|Register             |        -|     -|      196|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|     3317|     4591|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                                    |control_s_axi                                            |        0|   0|  246|   424|    0|
    |gmem0_m_axi_U                                                      |gmem0_m_axi                                              |        0|   0|  764|  1118|    0|
    |gmem1_m_axi_U                                                      |gmem1_m_axi                                              |        0|   0|  764|  1118|    0|
    |gmem2_m_axi_U                                                      |gmem2_m_axi                                              |        0|   0|  764|  1118|    0|
    |grp_queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2_fu_94  |queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2  |        0|   9|  583|   640|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                         |        0|   9| 3121|  4418|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  54|         10|    1|         10|
    |gmem0_ARVALID   |   9|          2|    1|          2|
    |gmem0_RREADY    |   9|          2|    1|          2|
    |gmem1_ARVALID   |   9|          2|    1|          2|
    |gmem1_RREADY    |   9|          2|    1|          2|
    |gmem2_AWADDR    |  14|          3|   64|        192|
    |gmem2_AWLEN     |  14|          3|   32|         96|
    |gmem2_AWVALID   |  14|          3|    1|          3|
    |gmem2_BREADY    |  14|          3|    1|          3|
    |gmem2_WVALID    |   9|          2|    1|          2|
    |gmem2_blk_n_AW  |   9|          2|    1|          2|
    |gmem2_blk_n_B   |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 173|         36|  106|        318|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   9|   0|    9|          0|
    |grp_queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln13_1_reg_158                                                            |  62|   0|   62|          0|
    |trunc_ln1_reg_153                                                               |  62|   0|   62|          0|
    |trunc_ln_reg_147                                                                |  62|   0|   62|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 196|   0|  196|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  queries_search|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  queries_search|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  queries_search|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|           gmem2|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

