/*
 * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "tegra194-camera-tek8-vizionlink-tevi-ap1302.dtsi"

//Define GPIO number for axonfabric
#define CSI0_RST_N	80
#define CSI0_PWDN	81
#define CSI0_PDB	82
#define CSI1_RST_N	84
#define CSI1_PWDN	85
#define CSI1_PDB	86
#define CSI2_RST_N	88
#define CSI2_PWDN	89
#define CSI2_PDB	90
#define CSI3_RST_N	92
#define CSI3_PWDN	93
#define CSI3_PDB	94
#define CSI4_RST_N	96
#define CSI4_PWDN	97
#define CSI4_PDB	98
#define CSI5_RST_N	100
#define CSI5_PWDN	101
#define CSI5_PDB	102

#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

/ {
	i2c@3180000 { /* cam_i2c */
		tca9548@70 {
			clock-frequency = <100000>;
			compatible = "nxp,pca9548";
			reg = <0x70>;
			#address-cells = <1>;
			#size-cells = <0>;
			reset-gpios = <&tegra_aon_gpio TEGRA194_AON_GPIO(CC, 3) GPIO_ACTIVE_LOW>;
			skip_mux_detect = "yes";
			vcc-supply = <&p3509_vdd_1v8_cvb>;
			vcc_lp = "vcc";
			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;

			i2c@0 {
				reg = <0>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;

				tevi_ap1302_a@3d {
					reset-gpios = <&vizionlink_pca9554_a25_0 4 GPIO_ACTIVE_HIGH>;
					standby-gpios = <&vizionlink_pca9554_a25_0 2 GPIO_ACTIVE_HIGH>;
					power-gpios = <&axonfabric CSI0_PWDN GPIO_ACTIVE_HIGH>;
					nvmem = <&tevi_ap1302_otp_0>;
					nvmem-names = "calib-data";
					data-lanes = <2>;
					//status = "disabled";

					//nvidia,fpdlink-dser-device = <&fpdlink_des0>;
					//vc_port = <0>;
				};

				fpdlink_des0: vizionlink@30 {
					pdb-gpios= <&axonfabric CSI0_PDB GPIO_ACTIVE_HIGH>;
					//port = <0>;
				};

			};
			i2c@1 {
				reg = <1>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				tevi_ap1302_b@3d {
					reset-gpios = <&vizionlink_pca9554_a25_1 4 GPIO_ACTIVE_HIGH>;
					standby-gpios = <&vizionlink_pca9554_a25_1 2 GPIO_ACTIVE_HIGH>;
					power-gpios = <&axonfabric CSI1_PWDN GPIO_ACTIVE_HIGH>;
					nvmem = <&tevi_ap1302_otp_1>;
					nvmem-names = "calib-data";
					data-lanes = <2>;
					//status = "disabled";

					// nvidia,fpdlink-dser-device = <&fpdlink_des1>;
					// vc_port = <1>;
				};

				fpdlink_des1: vizionlink@30 {
					pdb-gpios= <&axonfabric CSI1_PDB GPIO_ACTIVE_HIGH>;
					//port = <0>;
				};
			};
			i2c@2 {
				reg = <2>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				tevi_ap1302_c@3d {
					reset-gpios = <&vizionlink_pca9554_a25_2 4 GPIO_ACTIVE_HIGH>;
					standby-gpios = <&vizionlink_pca9554_a25_2 2 GPIO_ACTIVE_HIGH>;
					power-gpios = <&axonfabric CSI2_PWDN GPIO_ACTIVE_HIGH>;
					nvmem = <&tevi_ap1302_otp_2>;
					nvmem-names = "calib-data";
					data-lanes = <2>;
					//status = "disabled";

					// nvidia,fpdlink-dser-device = <&fpdlink_des2>;
					// vc_port = <2>;
				};

				fpdlink_des2: vizionlink@30 {
					pdb-gpios= <&axonfabric CSI2_PDB GPIO_ACTIVE_HIGH>;
					//port = <0>;
				};
			};
			i2c@3{
				reg = <3>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				tevi_ap1302_d@3d {
					reset-gpios = <&vizionlink_pca9554_a25_3 4 GPIO_ACTIVE_HIGH>;
					standby-gpios = <&vizionlink_pca9554_a25_3 2 GPIO_ACTIVE_HIGH>;
					power-gpios = <&axonfabric CSI3_PWDN GPIO_ACTIVE_HIGH>;
					nvmem = <&tevi_ap1302_otp_3>;
					nvmem-names = "calib-data";
					data-lanes = <2>;
					//status = "disabled";

					// nvidia,fpdlink-dser-device = <&fpdlink_des3>;
					// vc_port = <3>;
				};
				fpdlink_des3: vizionlink@30 {
					pdb-gpios= <&axonfabric CSI3_PDB GPIO_ACTIVE_HIGH>;
					//port = <0>;
				};
			};
			i2c@4{
				reg = <4>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				tevi_ap1302_e@3d {
					reset-gpios = <&vizionlink_pca9554_a25_4 4 GPIO_ACTIVE_HIGH>;
					standby-gpios = <&vizionlink_pca9554_a25_4 2 GPIO_ACTIVE_HIGH>;
					power-gpios = <&axonfabric CSI4_PWDN GPIO_ACTIVE_HIGH>;
					nvmem = <&tevi_ap1302_otp_4>;
					nvmem-names = "calib-data";
					data-lanes = <2>;
					//status = "disabled";

					// nvidia,fpdlink-dser-device = <&fpdlink_des4>;
					// vc_port = <4>;
				};
				fpdlink_des4: vizionlink@30 {
					pdb-gpios= <&axonfabric CSI4_PDB GPIO_ACTIVE_HIGH>;
					//port = <0>;
				};
			};
			i2c@5{
				reg = <5>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				tevi_ap1302_f@3d {
					reset-gpios = <&vizionlink_pca9554_a25_5 4 GPIO_ACTIVE_HIGH>;
					standby-gpios = <&vizionlink_pca9554_a25_5 2 GPIO_ACTIVE_HIGH>;
					power-gpios = <&axonfabric CSI5_PWDN GPIO_ACTIVE_HIGH>;
					nvmem = <&tevi_ap1302_otp_5>;
					nvmem-names = "calib-data";
					data-lanes = <2>;
					//status = "disabled";

					// nvidia,fpdlink-dser-device = <&fpdlink_des5;
					// vc_port = <5>;
				};
				fpdlink_des5: vizionlink@30 {
					pdb-gpios= <&axonfabric CSI5_PDB GPIO_ACTIVE_HIGH>;
					//port = <0>;
				};
			};
		};
	};
/*
	gpio@2200000 {
		camera-control-output-low {
			gpio-hog;
			output-low;
			gpios = <CAM0_PWDN 0 CAM1_PWDN 0>;
			label = "cam0-pwdn","cam1-pwdn";
		};
	};
*/
};
