INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'sp_bram' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'sp_bram'...
WARNING:sim - A core named 'sp_bram' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'sp_bram'...
Delivering associated files for 'sp_bram'...
Delivering EJava files for 'sp_bram'...
Generating implementation netlist for 'sp_bram'...
INFO:sim - Pre-processing HDL files for 'sp_bram'...
Running synthesis for 'sp_bram'
Running ngcbuild...
Writing VEO instantiation template for 'sp_bram'...
Writing Verilog behavioral simulation model for 'sp_bram'...
WARNING:sim - Overwriting existing file
   D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram/doc/blk_mem_gen_v7_3_vinf
   o.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sp_bram'...
Generating metadata file...
Regenerating ISE project file for 'sp_bram'...
Generating ISE project...
XCO file found: sp_bram.xco
XMDF file found: sp_bram_xmdf.tcl
Adding D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram.asy -view all
-origin_type imported
Adding D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram.ngc -view all
-origin_type created
Checking file "D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram.ngc" for
project device match ...
File "D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram.ngc" device
information matches project device.
Adding D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram.sym -view all
-origin_type imported
Adding D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/FPGA/Pluto-IIx/lcdDMD/ipcore_dir/tmp/_cg/sp_bram.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sp_bram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sp_bram'.
