# UART-TX-Verilog
A Verilog implementation of a UART Transmitter featuring a Finite State Machine (FSM), parallel-to-serial conversion (PISO), optional parity generation, and multiple testbenches for functional verification.
