<profile>

<section name = "Vitis HLS Report for 'dut'" level="0">
<item name = "Date">Sat Nov 12 19:46:26 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">serialization.prj</item>
<item name = "Solution">solution2 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 6.907 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">24687, 194696, 0.171 ms, 1.345 ms, 24688, 194697, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dut_Pipeline_1_fu_150">dut_Pipeline_1, 8002, 8002, 26.407 us, 26.407 us, 8002, 8002, no</column>
<column name="grp_dut_Pipeline_2_fu_156">dut_Pipeline_2, 8002, 8002, 26.407 us, 26.407 us, 8002, 8002, no</column>
<column name="grp_dut_Pipeline_3_fu_162">dut_Pipeline_3, 8002, 8002, 26.407 us, 26.407 us, 8002, 8002, no</column>
<column name="grp_dut_Pipeline_4_fu_168">dut_Pipeline_4, 8002, 8002, 26.407 us, 26.407 us, 8002, 8002, no</column>
<column name="grp_dut_Pipeline_5_fu_174">dut_Pipeline_5, 4010, 4010, 13.233 us, 13.233 us, 4010, 4010, no</column>
<column name="grp_dut_Pipeline_6_fu_180">dut_Pipeline_6, 4010, 4010, 13.233 us, 13.233 us, 4010, 4010, no</column>
<column name="grp_dut_Pipeline_7_fu_186">dut_Pipeline_7, 1002, 1002, 3.307 us, 3.307 us, 1002, 1002, no</column>
<column name="grp_dut_Pipeline_8_fu_192">dut_Pipeline_8, 24530, 24530, 80.949 us, 80.949 us, 24530, 24530, no</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204">dut_Pipeline_VITIS_LOOP_37_1, 77, 104543, 0.532 us, 0.722 ms, 77, 104543, no</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225">dut_Pipeline_VITIS_LOOP_125_3, 75, 65618, 0.375 us, 0.328 ms, 75, 65618, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 150, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 3880, 4866, -</column>
<column name="Memory">37, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1070, -</column>
<column name="Register">-, -, 69, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">13, 0, 3, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 214, 360, 0</column>
<column name="grp_dut_Pipeline_1_fu_150">dut_Pipeline_1, 0, 0, 42, 69, 0</column>
<column name="grp_dut_Pipeline_2_fu_156">dut_Pipeline_2, 0, 0, 42, 69, 0</column>
<column name="grp_dut_Pipeline_3_fu_162">dut_Pipeline_3, 0, 0, 42, 69, 0</column>
<column name="grp_dut_Pipeline_4_fu_168">dut_Pipeline_4, 0, 0, 42, 69, 0</column>
<column name="grp_dut_Pipeline_5_fu_174">dut_Pipeline_5, 0, 0, 39, 67, 0</column>
<column name="grp_dut_Pipeline_6_fu_180">dut_Pipeline_6, 0, 0, 39, 67, 0</column>
<column name="grp_dut_Pipeline_7_fu_186">dut_Pipeline_7, 0, 0, 33, 67, 0</column>
<column name="grp_dut_Pipeline_8_fu_192">dut_Pipeline_8, 0, 0, 48, 75, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225">dut_Pipeline_VITIS_LOOP_125_3, 0, 0, 1303, 857, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204">dut_Pipeline_VITIS_LOOP_37_1, 0, 0, 1282, 1659, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 754, 1438, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="int_1_U">int_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 8000, 8, 1, 64000</column>
<column name="int_2_U">int_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 8000, 8, 1, 64000</column>
<column name="double_1_U">int_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 8000, 8, 1, 64000</column>
<column name="double_2_U">int_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 8000, 8, 1, 64000</column>
<column name="string_1_U">string_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 1000, 8, 1, 8000</column>
<column name="string_2_U">string_2_RAM_AUTO_1R1W, 4, 0, 0, 0, 6132, 8, 1, 49056</column>
<column name="string_2_1_U">string_2_RAM_AUTO_1R1W, 4, 0, 0, 0, 6132, 8, 1, 49056</column>
<column name="string_2_2_U">string_2_RAM_AUTO_1R1W, 4, 0, 0, 0, 6132, 8, 1, 49056</column>
<column name="string_2_3_U">string_2_RAM_AUTO_1R1W, 4, 0, 0, 0, 6132, 8, 1, 49056</column>
<column name="string_pos_1_U">string_pos_1_RAM_AUTO_1R1W, 2, 0, 0, 0, 4008, 8, 1, 32064</column>
<column name="string_pos_2_U">string_pos_1_RAM_AUTO_1R1W, 2, 0, 0, 0, 4008, 8, 1, 32064</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_fu_255_p2">+, 0, 0, 39, 32, 5</column>
<column name="cmp85_not_fu_260_p2">icmp, 0, 0, 18, 32, 17</column>
<column name="cmp90_not_fu_265_p2">icmp, 0, 0, 18, 32, 16</column>
<column name="icmp_ln34_1_fu_250_p2">icmp, 0, 0, 18, 32, 16</column>
<column name="icmp_ln34_fu_245_p2">icmp, 0, 0, 18, 32, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln34_fu_277_p2">or, 0, 0, 2, 1, 1</column>
<column name="output_line_num_fu_281_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln34_fu_270_p3">select, 0, 0, 16, 1, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="double_1_address0">20, 4, 13, 52</column>
<column name="double_1_ce0">20, 4, 1, 4</column>
<column name="double_1_d0">14, 3, 8, 24</column>
<column name="double_1_we0">14, 3, 1, 3</column>
<column name="double_2_address0">20, 4, 13, 52</column>
<column name="double_2_ce0">20, 4, 1, 4</column>
<column name="double_2_d0">14, 3, 8, 24</column>
<column name="double_2_we0">14, 3, 1, 3</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="int_1_address0">20, 4, 13, 52</column>
<column name="int_1_ce0">20, 4, 1, 4</column>
<column name="int_1_d0">14, 3, 8, 24</column>
<column name="int_1_we0">14, 3, 1, 3</column>
<column name="int_2_address0">20, 4, 13, 52</column>
<column name="int_2_ce0">20, 4, 1, 4</column>
<column name="int_2_d0">14, 3, 8, 24</column>
<column name="int_2_we0">14, 3, 1, 3</column>
<column name="string_1_address0">20, 4, 10, 40</column>
<column name="string_1_ce0">20, 4, 1, 4</column>
<column name="string_1_ce1">9, 2, 1, 2</column>
<column name="string_1_d0">14, 3, 8, 24</column>
<column name="string_1_we0">14, 3, 1, 3</column>
<column name="string_2_1_address0">20, 4, 13, 52</column>
<column name="string_2_1_address1">14, 3, 13, 39</column>
<column name="string_2_1_ce0">20, 4, 1, 4</column>
<column name="string_2_1_ce1">14, 3, 1, 3</column>
<column name="string_2_1_d0">14, 3, 8, 24</column>
<column name="string_2_1_we0">14, 3, 1, 3</column>
<column name="string_2_1_we1">9, 2, 1, 2</column>
<column name="string_2_2_address0">20, 4, 13, 52</column>
<column name="string_2_2_address1">14, 3, 13, 39</column>
<column name="string_2_2_ce0">20, 4, 1, 4</column>
<column name="string_2_2_ce1">14, 3, 1, 3</column>
<column name="string_2_2_d0">14, 3, 8, 24</column>
<column name="string_2_2_we0">14, 3, 1, 3</column>
<column name="string_2_2_we1">9, 2, 1, 2</column>
<column name="string_2_3_address0">20, 4, 13, 52</column>
<column name="string_2_3_address1">14, 3, 13, 39</column>
<column name="string_2_3_ce0">20, 4, 1, 4</column>
<column name="string_2_3_ce1">14, 3, 1, 3</column>
<column name="string_2_3_d0">14, 3, 8, 24</column>
<column name="string_2_3_we0">14, 3, 1, 3</column>
<column name="string_2_3_we1">9, 2, 1, 2</column>
<column name="string_2_address0">20, 4, 13, 52</column>
<column name="string_2_address1">14, 3, 13, 39</column>
<column name="string_2_ce0">20, 4, 1, 4</column>
<column name="string_2_ce1">14, 3, 1, 3</column>
<column name="string_2_d0">14, 3, 8, 24</column>
<column name="string_2_we0">14, 3, 1, 3</column>
<column name="string_2_we1">9, 2, 1, 2</column>
<column name="string_pos_1_address0">20, 4, 12, 48</column>
<column name="string_pos_1_address1">14, 3, 12, 36</column>
<column name="string_pos_1_ce0">20, 4, 1, 4</column>
<column name="string_pos_1_ce1">14, 3, 1, 3</column>
<column name="string_pos_1_d0">14, 3, 8, 24</column>
<column name="string_pos_1_we0">14, 3, 1, 3</column>
<column name="string_pos_1_we1">9, 2, 1, 2</column>
<column name="string_pos_2_address0">20, 4, 12, 48</column>
<column name="string_pos_2_address1">14, 3, 12, 36</column>
<column name="string_pos_2_ce0">20, 4, 1, 4</column>
<column name="string_pos_2_ce1">14, 3, 1, 3</column>
<column name="string_pos_2_d0">14, 3, 8, 24</column>
<column name="string_pos_2_we0">14, 3, 1, 3</column>
<column name="string_pos_2_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="cmp85_not_reg_320">1, 0, 1, 0</column>
<column name="cmp90_not_reg_325">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_1_fu_150_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_2_fu_156_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_3_fu_162_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_4_fu_168_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_5_fu_174_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_6_fu_180_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_7_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_8_fu_192_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln34_1_reg_308">1, 0, 1, 0</column>
<column name="icmp_ln34_reg_303">1, 0, 1, 0</column>
<column name="output_line_num_reg_335">13, 0, 17, 4</column>
<column name="sub_reg_315">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, dut, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, dut, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, dut, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
