Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May 27 17:16:46 2025
| Host         : MSI running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file UART_TOP_control_sets_placed.rpt
| Design       : UART_TOP
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              21 |            7 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              25 |            7 |
| Yes          | Yes                   | No                     |              40 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                                       Enable Signal                                       |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  w_user_clk_BUFG             |                                                                                           |                                       |                1 |              1 |         1.00 |
|  w_user_clk_BUFG             | uart_drive_U0/uart_rx_u0/r_cnt[3]_i_1_n_0                                                 | uart_drive_U0/rst_gen_module_u0/AR[0] |                1 |              4 |         4.00 |
|  w_user_clk_BUFG             | uart_drive_U0/uart_tx_u0/r_cnt[0]_i_1__0_n_0                                              | uart_drive_U0/rst_gen_module_u0/AR[0] |                2 |              5 |         2.50 |
|  w_user_clk_BUFG             | uart_drive_U0/uart_tx_u0/r_tx_data[7]_i_1_n_0                                             | uart_drive_U0/rst_gen_module_u0/AR[0] |                2 |              8 |         4.00 |
|  w_user_clk_BUFG             | uart_drive_U0/rst_gen_module_u0/r_cnt[7]_i_1_n_0                                          |                                       |                2 |              8 |         4.00 |
|  w_user_clk_BUFG             | uart_drive_U0/uart_rx_u0/p_0_in                                                           | uart_drive_U0/rst_gen_module_u0/AR[0] |                2 |              8 |         4.00 |
|  w_user_clk_BUFG             |                                                                                           | uart_drive_U0/rst_gen_module_u0/AR[0] |                3 |             11 |         3.67 |
|  system_pll_u0/inst/clk_out1 |                                                                                           | uart_drive_U0/CLK_DIV_module_u0/clear |                5 |             14 |         2.80 |
|  w_user_clk_BUFG             | UART_FIFO_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | uart_drive_U0/rst_gen_module_u0/AR[0] |                5 |             20 |         4.00 |
|  w_user_clk_BUFG             | UART_FIFO_U0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | uart_drive_U0/rst_gen_module_u0/AR[0] |                5 |             20 |         4.00 |
+------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


