{
  "design": {
    "design_info": {
      "boundary_crc": "0xD81014F3A01FF4A6",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../printer.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "button_up": "",
      "button_dn": "",
      "axi_uartlite": "",
      "controller_a": "",
      "controller_b": "",
      "printer": ""
    },
    "ports": {
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "CPU_RESETN",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_CLK100MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "BTNU": {
        "direction": "I"
      },
      "BTND": {
        "direction": "I"
      },
      "UART_TXD": {
        "direction": "O"
      }
    },
    "components": {
      "button_up": {
        "vlnv": "xilinx.com:module_ref:button:1.0",
        "xci_name": "design_1_button_0_0",
        "xci_path": "ip\\design_1_button_0_0\\design_1_button_0_0.xci",
        "inst_hier_path": "button_up",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "button",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "PIN": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "button_dn": {
        "vlnv": "xilinx.com:module_ref:button:1.0",
        "xci_name": "design_1_button_0_1",
        "xci_path": "ip\\design_1_button_0_1\\design_1_button_0_1.xci",
        "inst_hier_path": "button_dn",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "button",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "PIN": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "axi_uartlite": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "design_1_axi_uartlite_0_0",
        "xci_path": "ip\\design_1_axi_uartlite_0_0\\design_1_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "controller_a": {
        "vlnv": "xilinx.com:module_ref:controller_a:1.0",
        "xci_name": "design_1_controller_a_0_0",
        "xci_path": "ip\\design_1_controller_a_0_0\\design_1_controller_a_0_0.xci",
        "inst_hier_path": "controller_a",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller_a",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "PRINTER": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "FIFO_OUT",
                "direction": "O",
                "left": "543",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "FIFO_WR_EN",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "FIFO_FULL",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESETN",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "RESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "BUTTON": {
            "direction": "I"
          }
        }
      },
      "controller_b": {
        "vlnv": "xilinx.com:module_ref:controller_b:1.0",
        "xci_name": "design_1_controller_b_0_0",
        "xci_path": "ip\\design_1_controller_b_0_0\\design_1_controller_b_0_0.xci",
        "inst_hier_path": "controller_b",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller_b",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "PRINTER": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "FIFO_OUT",
                "direction": "O",
                "left": "543",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "FIFO_WR_EN",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "FIFO_FULL",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESETN",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "RESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "BUTTON": {
            "direction": "I"
          }
        }
      },
      "printer": {
        "vlnv": "xilinx.com:module_ref:printer:1.0",
        "xci_name": "design_1_printer_0_1",
        "xci_path": "ip\\design_1_printer_0_1\\design_1_printer_0_1.xci",
        "inst_hier_path": "printer",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "printer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "FIFO_00_WRITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "FIFO_00_IN",
                "direction": "I",
                "left": "543",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "FIFO_00_WR_EN",
                "direction": "I"
              },
              "FULL": {
                "physical_name": "FIFO_00_FULL",
                "direction": "O"
              }
            }
          },
          "FIFO_01_WRITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "FIFO_01_IN",
                "direction": "I",
                "left": "543",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "FIFO_01_WR_EN",
                "direction": "I"
              },
              "FULL": {
                "physical_name": "FIFO_01_FULL",
                "direction": "O"
              }
            }
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "RESETN",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "RESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "CLK_OUT": {
            "direction": "O"
          },
          "RESETN_OUT": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "controller_a_0_PRINTER": {
        "interface_ports": [
          "controller_a/PRINTER",
          "printer/FIFO_00_WRITE"
        ]
      },
      "controller_b_0_FIFO_WRITE": {
        "interface_ports": [
          "controller_b/PRINTER",
          "printer/FIFO_01_WRITE"
        ]
      },
      "printer_M_AXI": {
        "interface_ports": [
          "printer/M_AXI",
          "axi_uartlite/S_AXI"
        ]
      }
    },
    "nets": {
      "CLK100MHZ_1": {
        "ports": [
          "CLK100MHZ",
          "button_up/CLK",
          "button_dn/CLK",
          "controller_a/CLK",
          "controller_b/CLK",
          "printer/CLK"
        ]
      },
      "CPU_RESETN_1": {
        "ports": [
          "CPU_RESETN",
          "controller_a/RESETN",
          "controller_b/RESETN",
          "printer/RESETN"
        ]
      },
      "PIN_0_1": {
        "ports": [
          "BTNU",
          "button_up/PIN"
        ]
      },
      "PIN_0_2": {
        "ports": [
          "BTND",
          "button_dn/PIN"
        ]
      },
      "axi_uartlite_0_tx": {
        "ports": [
          "axi_uartlite/tx",
          "UART_TXD"
        ]
      },
      "btn_up_Q": {
        "ports": [
          "button_up/Q",
          "controller_a/BUTTON"
        ]
      },
      "button_0_Q1": {
        "ports": [
          "button_dn/Q",
          "controller_b/BUTTON"
        ]
      },
      "printer_CLK_OUT": {
        "ports": [
          "printer/CLK_OUT",
          "axi_uartlite/s_axi_aclk"
        ]
      },
      "printer_RESETN_OUT": {
        "ports": [
          "printer/RESETN_OUT",
          "axi_uartlite/s_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/printer": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}