
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _331_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _332_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.25 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.04    0.00    0.25 ^ _331_/CLK (sky130_fd_sc_hd__dfrtp_4)
     7    0.01    0.07    0.48    0.73 v _331_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         one_second_counter[0] (net)
                  0.07    0.00    0.73 v _164_/D (sky130_fd_sc_hd__and4_2)
     6    0.01    0.06    0.26    0.99 v _164_/X (sky130_fd_sc_hd__and4_2)
                                         _156_ (net)
                  0.06    0.00    0.99 v _165_/D (sky130_fd_sc_hd__and4_2)
     6    0.01    0.06    0.26    1.25 v _165_/X (sky130_fd_sc_hd__and4_2)
                                         _157_ (net)
                  0.06    0.00    1.25 v _166_/B (sky130_fd_sc_hd__and2_2)
     5    0.01    0.05    0.21    1.46 v _166_/X (sky130_fd_sc_hd__and2_2)
                                         _158_ (net)
                  0.05    0.00    1.46 v _187_/A2 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.26    1.72 v _187_/X (sky130_fd_sc_hd__o31a_1)
                                         _072_ (net)
                  0.04    0.00    1.72 v _189_/B (sky130_fd_sc_hd__or3_1)
     1    0.01    0.10    0.38    2.10 v _189_/X (sky130_fd_sc_hd__or3_1)
                                         _074_ (net)
                  0.10    0.00    2.10 v _190_/B2 (sky130_fd_sc_hd__a22oi_4)
     9    0.01    0.19    0.21    2.30 ^ _190_/Y (sky130_fd_sc_hd__a22oi_4)
                                         _075_ (net)
                  0.19    0.00    2.30 ^ _199_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.09    0.19    2.49 ^ _199_/X (sky130_fd_sc_hd__buf_2)
                                         _082_ (net)
                  0.09    0.00    2.49 ^ _279_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    2.64 ^ _279_/X (sky130_fd_sc_hd__and3_1)
                                         _142_ (net)
                  0.05    0.00    2.64 ^ _280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    2.71 ^ _280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.04    0.00    2.71 ^ _332_/D (sky130_fd_sc_hd__dfrtp_4)
                                  2.71   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12   10.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00   10.12 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.25 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.04    0.00   10.25 ^ _332_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00   10.25   clock reconvergence pessimism
                         -0.06   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 207 unannotated drivers.
 clk
 reset
 _164_/X
 _165_/X
 _166_/X
 _167_/X
 _168_/X
 _169_/X
 _170_/Y
 _171_/X
 _172_/X
 _173_/Y
 _174_/X
 _175_/Y
 _176_/Y
 _177_/Y
 _178_/X
 _179_/X
 _180_/X
 _181_/Y
 _182_/Y
 _183_/X
 _184_/X
 _185_/X
 _186_/Y
 _187_/X
 _188_/X
 _189_/X
 _190_/Y
 _191_/X
 _192_/X
 _193_/X
 _194_/X
 _195_/X
 _196_/X
 _197_/X
 _198_/X
 _199_/X
 _200_/Y
 _201_/X
 _202_/X
 _203_/X
 _204_/X
 _205_/X
 _206_/X
 _207_/X
 _208_/X
 _209_/Y
 _210_/X
 _211_/X
 _212_/X
 _213_/X
 _214_/X
 _215_/X
 _216_/X
 _217_/X
 _218_/X
 _219_/X
 _220_/X
 _221_/X
 _222_/X
 _223_/X
 _224_/X
 _225_/X
 _226_/Y
 _227_/X
 _228_/X
 _229_/X
 _230_/X
 _231_/X
 _232_/X
 _233_/X
 _234_/X
 _235_/X
 _236_/X
 _237_/X
 _238_/Y
 _239_/X
 _240_/X
 _241_/X
 _242_/X
 _243_/X
 _244_/X
 _245_/X
 _246_/X
 _247_/X
 _248_/X
 _249_/X
 _250_/X
 _251_/X
 _252_/X
 _253_/X
 _254_/Y
 _255_/X
 _256_/X
 _257_/X
 _258_/X
 _259_/X
 _260_/X
 _261_/X
 _262_/X
 _263_/X
 _264_/X
 _265_/X
 _266_/Y
 _267_/X
 _268_/X
 _269_/X
 _270_/Y
 _271_/X
 _272_/X
 _273_/Y
 _274_/Y
 _275_/X
 _276_/X
 _277_/Y
 _278_/X
 _279_/X
 _280_/X
 _281_/Y
 _282_/X
 _283_/X
 _284_/X
 _285_/X
 _286_/X
 _287_/X
 _288_/Y
 _289_/X
 _290_/X
 _291_/X
 _292_/X
 _293_/X
 _294_/X
 _295_/X
 _296_/Y
 _297_/Y
 _298_/Y
 _299_/Y
 _300_/Y
 _301_/Y
 _302_/Y
 _303_/Y
 _304_/Y
 _305_/Y
 _306_/X
 _307_/Y
 _308_/Y
 _309_/Y
 _310_/Y
 _311_/Y
 _312_/Y
 _313_/Y
 _314_/Y
 _315_/Y
 _316_/Y
 _317_/X
 _318_/Y
 _319_/Y
 _320_/Y
 _321_/Y
 _322_/Y
 _323_/Y
 _324_/Y
 _325_/Y
 _326_/Y
 _327_/Y
 _328_/Q
 _329_/Q
 _330_/Q
 _331_/Q
 _332_/Q
 _333_/Q
 _334_/Q
 _335_/Q
 _336_/Q
 _337_/Q
 _338_/Q
 _339_/Q
 _340_/Q
 _341_/Q
 _342_/Q
 _343_/Q
 _344_/Q
 _345_/Q
 _346_/Q
 _347_/Q
 _348_/Q
 _349_/Q
 _350_/Q
 _351_/Q
 _352_/Q
 _353_/Q
 _354_/Q
 _355_/Q
 _356_/Q
 _357_/Q
 clkbuf_0_clk/X
 clkbuf_2_0__f_clk/X
 clkbuf_2_1__f_clk/X
 clkbuf_2_2__f_clk/X
 clkbuf_2_3__f_clk/X
 clkload0/X
 clkload1/X
 clkload2/Y
 output1/X
 output2/X
 output3/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  reset
Warning: There are 3 unconstrained endpoints.
  count[0]
  count[1]
  count[2]
