Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 26861417f1084332a3d8ba0bb258b8f8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nor_or_gate_flow_behav xil_defaultlib.nor_or_gate_flow -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.NOR_OR [nor_or_default]
Compiling architecture dataflow of entity xil_defaultlib.nor_or_gate_flow
Built simulation snapshot nor_or_gate_flow_behav
