$comment
	File created using the following command:
		vcd file RISCV.msim.vcd -direction
$end
$date
	Sat Jun 02 00:20:50 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module TopDE_vlg_vec_tst $end
$var reg 1 ! treg_ADC_CS_N $end
$var reg 1 " ADC_DOUT $end
$var reg 1 # AUD_ADCDAT $end
$var reg 1 $ treg_AUD_ADCLRCK $end
$var reg 1 % treg_AUD_BCLK $end
$var reg 1 & treg_AUD_DACLRCK $end
$var reg 1 ' CLOCK2_50 $end
$var reg 1 ( CLOCK3_50 $end
$var reg 1 ) CLOCK4_50 $end
$var reg 1 * CLOCK_50 $end
$var reg 16 + treg_DRAM_DQ [15:0] $end
$var reg 1 , treg_FPGA_I2C_SDAT $end
$var reg 36 - treg_GPIO_0 [35:0] $end
$var reg 36 . treg_GPIO_1 [35:0] $end
$var reg 1 / IRDA_RXD $end
$var reg 4 0 KEY [3:0] $end
$var reg 1 1 treg_PS2_CLK $end
$var reg 1 2 treg_PS2_CLK2 $end
$var reg 1 3 treg_PS2_DAT $end
$var reg 1 4 treg_PS2_DAT2 $end
$var reg 10 5 SW [9:0] $end
$var reg 1 6 TD_CLK27 $end
$var reg 8 7 TD_DATA [7:0] $end
$var reg 1 8 TD_HS $end
$var reg 1 9 TD_VS $end
$var wire 1 : ADC_CS_N $end
$var wire 1 ; ADC_DIN $end
$var wire 1 < ADC_SCLK $end
$var wire 1 = AUD_ADCLRCK $end
$var wire 1 > AUD_BCLK $end
$var wire 1 ? AUD_DACDAT $end
$var wire 1 @ AUD_DACLRCK $end
$var wire 1 A AUD_XCK $end
$var wire 1 B DRAM_ADDR [12] $end
$var wire 1 C DRAM_ADDR [11] $end
$var wire 1 D DRAM_ADDR [10] $end
$var wire 1 E DRAM_ADDR [9] $end
$var wire 1 F DRAM_ADDR [8] $end
$var wire 1 G DRAM_ADDR [7] $end
$var wire 1 H DRAM_ADDR [6] $end
$var wire 1 I DRAM_ADDR [5] $end
$var wire 1 J DRAM_ADDR [4] $end
$var wire 1 K DRAM_ADDR [3] $end
$var wire 1 L DRAM_ADDR [2] $end
$var wire 1 M DRAM_ADDR [1] $end
$var wire 1 N DRAM_ADDR [0] $end
$var wire 1 O DRAM_BA [1] $end
$var wire 1 P DRAM_BA [0] $end
$var wire 1 Q DRAM_CAS_N $end
$var wire 1 R DRAM_CKE $end
$var wire 1 S DRAM_CLK $end
$var wire 1 T DRAM_CS_N $end
$var wire 1 U DRAM_DQ [15] $end
$var wire 1 V DRAM_DQ [14] $end
$var wire 1 W DRAM_DQ [13] $end
$var wire 1 X DRAM_DQ [12] $end
$var wire 1 Y DRAM_DQ [11] $end
$var wire 1 Z DRAM_DQ [10] $end
$var wire 1 [ DRAM_DQ [9] $end
$var wire 1 \ DRAM_DQ [8] $end
$var wire 1 ] DRAM_DQ [7] $end
$var wire 1 ^ DRAM_DQ [6] $end
$var wire 1 _ DRAM_DQ [5] $end
$var wire 1 ` DRAM_DQ [4] $end
$var wire 1 a DRAM_DQ [3] $end
$var wire 1 b DRAM_DQ [2] $end
$var wire 1 c DRAM_DQ [1] $end
$var wire 1 d DRAM_DQ [0] $end
$var wire 1 e DRAM_LDQM $end
$var wire 1 f DRAM_RAS_N $end
$var wire 1 g DRAM_UDQM $end
$var wire 1 h DRAM_WE_N $end
$var wire 1 i FAN_CTRL $end
$var wire 1 j FPGA_I2C_SCLK $end
$var wire 1 k FPGA_I2C_SDAT $end
$var wire 1 l GPIO_0 [35] $end
$var wire 1 m GPIO_0 [34] $end
$var wire 1 n GPIO_0 [33] $end
$var wire 1 o GPIO_0 [32] $end
$var wire 1 p GPIO_0 [31] $end
$var wire 1 q GPIO_0 [30] $end
$var wire 1 r GPIO_0 [29] $end
$var wire 1 s GPIO_0 [28] $end
$var wire 1 t GPIO_0 [27] $end
$var wire 1 u GPIO_0 [26] $end
$var wire 1 v GPIO_0 [25] $end
$var wire 1 w GPIO_0 [24] $end
$var wire 1 x GPIO_0 [23] $end
$var wire 1 y GPIO_0 [22] $end
$var wire 1 z GPIO_0 [21] $end
$var wire 1 { GPIO_0 [20] $end
$var wire 1 | GPIO_0 [19] $end
$var wire 1 } GPIO_0 [18] $end
$var wire 1 ~ GPIO_0 [17] $end
$var wire 1 !! GPIO_0 [16] $end
$var wire 1 "! GPIO_0 [15] $end
$var wire 1 #! GPIO_0 [14] $end
$var wire 1 $! GPIO_0 [13] $end
$var wire 1 %! GPIO_0 [12] $end
$var wire 1 &! GPIO_0 [11] $end
$var wire 1 '! GPIO_0 [10] $end
$var wire 1 (! GPIO_0 [9] $end
$var wire 1 )! GPIO_0 [8] $end
$var wire 1 *! GPIO_0 [7] $end
$var wire 1 +! GPIO_0 [6] $end
$var wire 1 ,! GPIO_0 [5] $end
$var wire 1 -! GPIO_0 [4] $end
$var wire 1 .! GPIO_0 [3] $end
$var wire 1 /! GPIO_0 [2] $end
$var wire 1 0! GPIO_0 [1] $end
$var wire 1 1! GPIO_0 [0] $end
$var wire 1 2! GPIO_1 [35] $end
$var wire 1 3! GPIO_1 [34] $end
$var wire 1 4! GPIO_1 [33] $end
$var wire 1 5! GPIO_1 [32] $end
$var wire 1 6! GPIO_1 [31] $end
$var wire 1 7! GPIO_1 [30] $end
$var wire 1 8! GPIO_1 [29] $end
$var wire 1 9! GPIO_1 [28] $end
$var wire 1 :! GPIO_1 [27] $end
$var wire 1 ;! GPIO_1 [26] $end
$var wire 1 <! GPIO_1 [25] $end
$var wire 1 =! GPIO_1 [24] $end
$var wire 1 >! GPIO_1 [23] $end
$var wire 1 ?! GPIO_1 [22] $end
$var wire 1 @! GPIO_1 [21] $end
$var wire 1 A! GPIO_1 [20] $end
$var wire 1 B! GPIO_1 [19] $end
$var wire 1 C! GPIO_1 [18] $end
$var wire 1 D! GPIO_1 [17] $end
$var wire 1 E! GPIO_1 [16] $end
$var wire 1 F! GPIO_1 [15] $end
$var wire 1 G! GPIO_1 [14] $end
$var wire 1 H! GPIO_1 [13] $end
$var wire 1 I! GPIO_1 [12] $end
$var wire 1 J! GPIO_1 [11] $end
$var wire 1 K! GPIO_1 [10] $end
$var wire 1 L! GPIO_1 [9] $end
$var wire 1 M! GPIO_1 [8] $end
$var wire 1 N! GPIO_1 [7] $end
$var wire 1 O! GPIO_1 [6] $end
$var wire 1 P! GPIO_1 [5] $end
$var wire 1 Q! GPIO_1 [4] $end
$var wire 1 R! GPIO_1 [3] $end
$var wire 1 S! GPIO_1 [2] $end
$var wire 1 T! GPIO_1 [1] $end
$var wire 1 U! GPIO_1 [0] $end
$var wire 1 V! HEX0 [6] $end
$var wire 1 W! HEX0 [5] $end
$var wire 1 X! HEX0 [4] $end
$var wire 1 Y! HEX0 [3] $end
$var wire 1 Z! HEX0 [2] $end
$var wire 1 [! HEX0 [1] $end
$var wire 1 \! HEX0 [0] $end
$var wire 1 ]! HEX1 [6] $end
$var wire 1 ^! HEX1 [5] $end
$var wire 1 _! HEX1 [4] $end
$var wire 1 `! HEX1 [3] $end
$var wire 1 a! HEX1 [2] $end
$var wire 1 b! HEX1 [1] $end
$var wire 1 c! HEX1 [0] $end
$var wire 1 d! HEX2 [6] $end
$var wire 1 e! HEX2 [5] $end
$var wire 1 f! HEX2 [4] $end
$var wire 1 g! HEX2 [3] $end
$var wire 1 h! HEX2 [2] $end
$var wire 1 i! HEX2 [1] $end
$var wire 1 j! HEX2 [0] $end
$var wire 1 k! HEX3 [6] $end
$var wire 1 l! HEX3 [5] $end
$var wire 1 m! HEX3 [4] $end
$var wire 1 n! HEX3 [3] $end
$var wire 1 o! HEX3 [2] $end
$var wire 1 p! HEX3 [1] $end
$var wire 1 q! HEX3 [0] $end
$var wire 1 r! HEX4 [6] $end
$var wire 1 s! HEX4 [5] $end
$var wire 1 t! HEX4 [4] $end
$var wire 1 u! HEX4 [3] $end
$var wire 1 v! HEX4 [2] $end
$var wire 1 w! HEX4 [1] $end
$var wire 1 x! HEX4 [0] $end
$var wire 1 y! HEX5 [6] $end
$var wire 1 z! HEX5 [5] $end
$var wire 1 {! HEX5 [4] $end
$var wire 1 |! HEX5 [3] $end
$var wire 1 }! HEX5 [2] $end
$var wire 1 ~! HEX5 [1] $end
$var wire 1 !" HEX5 [0] $end
$var wire 1 "" IRDA_TXD $end
$var wire 1 #" LEDR [9] $end
$var wire 1 $" LEDR [8] $end
$var wire 1 %" LEDR [7] $end
$var wire 1 &" LEDR [6] $end
$var wire 1 '" LEDR [5] $end
$var wire 1 (" LEDR [4] $end
$var wire 1 )" LEDR [3] $end
$var wire 1 *" LEDR [2] $end
$var wire 1 +" LEDR [1] $end
$var wire 1 ," LEDR [0] $end
$var wire 1 -" PS2_CLK $end
$var wire 1 ." PS2_CLK2 $end
$var wire 1 /" PS2_DAT $end
$var wire 1 0" PS2_DAT2 $end
$var wire 1 1" TD_RESET_N $end
$var wire 1 2" VGA_B [7] $end
$var wire 1 3" VGA_B [6] $end
$var wire 1 4" VGA_B [5] $end
$var wire 1 5" VGA_B [4] $end
$var wire 1 6" VGA_B [3] $end
$var wire 1 7" VGA_B [2] $end
$var wire 1 8" VGA_B [1] $end
$var wire 1 9" VGA_B [0] $end
$var wire 1 :" VGA_BLANK_N $end
$var wire 1 ;" VGA_CLK $end
$var wire 1 <" VGA_G [7] $end
$var wire 1 =" VGA_G [6] $end
$var wire 1 >" VGA_G [5] $end
$var wire 1 ?" VGA_G [4] $end
$var wire 1 @" VGA_G [3] $end
$var wire 1 A" VGA_G [2] $end
$var wire 1 B" VGA_G [1] $end
$var wire 1 C" VGA_G [0] $end
$var wire 1 D" VGA_HS $end
$var wire 1 E" VGA_R [7] $end
$var wire 1 F" VGA_R [6] $end
$var wire 1 G" VGA_R [5] $end
$var wire 1 H" VGA_R [4] $end
$var wire 1 I" VGA_R [3] $end
$var wire 1 J" VGA_R [2] $end
$var wire 1 K" VGA_R [1] $end
$var wire 1 L" VGA_R [0] $end
$var wire 1 M" VGA_SYNC_N $end
$var wire 1 N" VGA_VS $end

$scope module i1 $end
$var wire 1 O" gnd $end
$var wire 1 P" vcc $end
$var wire 1 Q" unknown $end
$var tri1 1 R" devclrn $end
$var tri1 1 S" devpor $end
$var tri1 1 T" devoe $end
$var wire 1 U" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_resulta $end
$var wire 1 V" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~9 $end
$var wire 1 W" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~10 $end
$var wire 1 X" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~11 $end
$var wire 1 Y" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~12 $end
$var wire 1 Z" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~13 $end
$var wire 1 [" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~14 $end
$var wire 1 \" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~15 $end
$var wire 1 ]" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~16 $end
$var wire 1 ^" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~17 $end
$var wire 1 _" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~18 $end
$var wire 1 `" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~19 $end
$var wire 1 a" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~20 $end
$var wire 1 b" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~21 $end
$var wire 1 c" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~22 $end
$var wire 1 d" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~23 $end
$var wire 1 e" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~24 $end
$var wire 1 f" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~25 $end
$var wire 1 g" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~26 $end
$var wire 1 h" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~27 $end
$var wire 1 i" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~28 $end
$var wire 1 j" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~29 $end
$var wire 1 k" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~30 $end
$var wire 1 l" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~31 $end
$var wire 1 m" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~32 $end
$var wire 1 n" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~33 $end
$var wire 1 o" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~34 $end
$var wire 1 p" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~35 $end
$var wire 1 q" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~36 $end
$var wire 1 r" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~37 $end
$var wire 1 s" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~38 $end
$var wire 1 t" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~39 $end
$var wire 1 u" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~40 $end
$var wire 1 v" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~41 $end
$var wire 1 w" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~42 $end
$var wire 1 x" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~43 $end
$var wire 1 y" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~44 $end
$var wire 1 z" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~45 $end
$var wire 1 {" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~46 $end
$var wire 1 |" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~47 $end
$var wire 1 }" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~48 $end
$var wire 1 ~" Sintetizador0|S1|synth|sampleSynthesizer|Mult0~49 $end
$var wire 1 !# Sintetizador0|S1|synth|sampleSynthesizer|Mult0~50 $end
$var wire 1 "# Sintetizador0|S1|synth|sampleSynthesizer|Mult0~51 $end
$var wire 1 ## Sintetizador0|S1|synth|sampleSynthesizer|Mult0~52 $end
$var wire 1 $# Sintetizador0|S1|synth|sampleSynthesizer|Mult0~53 $end
$var wire 1 %# Sintetizador0|S1|synth|sampleSynthesizer|Mult0~54 $end
$var wire 1 &# Sintetizador0|S1|synth|sampleSynthesizer|Mult0~55 $end
$var wire 1 '# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_resulta $end
$var wire 1 (# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~633 $end
$var wire 1 )# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~634 $end
$var wire 1 *# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~635 $end
$var wire 1 +# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~636 $end
$var wire 1 ,# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~637 $end
$var wire 1 -# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~638 $end
$var wire 1 .# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~639 $end
$var wire 1 /# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~640 $end
$var wire 1 0# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~641 $end
$var wire 1 1# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~642 $end
$var wire 1 2# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~643 $end
$var wire 1 3# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~644 $end
$var wire 1 4# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~645 $end
$var wire 1 5# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~646 $end
$var wire 1 6# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~647 $end
$var wire 1 7# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~648 $end
$var wire 1 8# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~8 $end
$var wire 1 9# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~9 $end
$var wire 1 :# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~10 $end
$var wire 1 ;# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~11 $end
$var wire 1 <# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~12 $end
$var wire 1 =# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~13 $end
$var wire 1 ># Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~14 $end
$var wire 1 ?# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~15 $end
$var wire 1 @# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~16 $end
$var wire 1 A# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~17 $end
$var wire 1 B# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~18 $end
$var wire 1 C# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~19 $end
$var wire 1 D# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~20 $end
$var wire 1 E# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~21 $end
$var wire 1 F# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~22 $end
$var wire 1 G# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~23 $end
$var wire 1 H# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~24 $end
$var wire 1 I# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~25 $end
$var wire 1 J# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~26 $end
$var wire 1 K# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~27 $end
$var wire 1 L# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~28 $end
$var wire 1 M# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~29 $end
$var wire 1 N# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~30 $end
$var wire 1 O# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~31 $end
$var wire 1 P# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~32 $end
$var wire 1 Q# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~33 $end
$var wire 1 R# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~34 $end
$var wire 1 S# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~35 $end
$var wire 1 T# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~36 $end
$var wire 1 U# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~37 $end
$var wire 1 V# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~38 $end
$var wire 1 W# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~39 $end
$var wire 1 X# Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~40 $end
$var wire 1 Y# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_resulta $end
$var wire 1 Z# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~9 $end
$var wire 1 [# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~10 $end
$var wire 1 \# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~11 $end
$var wire 1 ]# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~12 $end
$var wire 1 ^# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~13 $end
$var wire 1 _# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~14 $end
$var wire 1 `# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~15 $end
$var wire 1 a# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~16 $end
$var wire 1 b# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~17 $end
$var wire 1 c# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~18 $end
$var wire 1 d# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~19 $end
$var wire 1 e# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~20 $end
$var wire 1 f# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~21 $end
$var wire 1 g# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~22 $end
$var wire 1 h# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~23 $end
$var wire 1 i# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~24 $end
$var wire 1 j# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~25 $end
$var wire 1 k# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~26 $end
$var wire 1 l# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~27 $end
$var wire 1 m# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~28 $end
$var wire 1 n# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~29 $end
$var wire 1 o# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~30 $end
$var wire 1 p# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~31 $end
$var wire 1 q# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~32 $end
$var wire 1 r# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~33 $end
$var wire 1 s# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~34 $end
$var wire 1 t# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~35 $end
$var wire 1 u# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~36 $end
$var wire 1 v# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~37 $end
$var wire 1 w# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~38 $end
$var wire 1 x# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~39 $end
$var wire 1 y# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~40 $end
$var wire 1 z# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~41 $end
$var wire 1 {# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~42 $end
$var wire 1 |# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~43 $end
$var wire 1 }# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~44 $end
$var wire 1 ~# Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~45 $end
$var wire 1 !$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~46 $end
$var wire 1 "$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~47 $end
$var wire 1 #$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~48 $end
$var wire 1 $$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~49 $end
$var wire 1 %$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~50 $end
$var wire 1 &$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~51 $end
$var wire 1 '$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~52 $end
$var wire 1 ($ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~53 $end
$var wire 1 )$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~54 $end
$var wire 1 *$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~55 $end
$var wire 1 +$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~56 $end
$var wire 1 ,$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~57 $end
$var wire 1 -$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~58 $end
$var wire 1 .$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~59 $end
$var wire 1 /$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~60 $end
$var wire 1 0$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~61 $end
$var wire 1 1$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~62 $end
$var wire 1 2$ Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~63 $end
$var wire 1 3$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~334 $end
$var wire 1 4$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~335 $end
$var wire 1 5$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~336 $end
$var wire 1 6$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~337 $end
$var wire 1 7$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~338 $end
$var wire 1 8$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~339 $end
$var wire 1 9$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~340 $end
$var wire 1 :$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~341 $end
$var wire 1 ;$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~342 $end
$var wire 1 <$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~343 $end
$var wire 1 =$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~344 $end
$var wire 1 >$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~345 $end
$var wire 1 ?$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~346 $end
$var wire 1 @$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~347 $end
$var wire 1 A$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~348 $end
$var wire 1 B$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~349 $end
$var wire 1 C$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~350 $end
$var wire 1 D$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~351 $end
$var wire 1 E$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~352 $end
$var wire 1 F$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~353 $end
$var wire 1 G$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~354 $end
$var wire 1 H$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~355 $end
$var wire 1 I$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~356 $end
$var wire 1 J$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~357 $end
$var wire 1 K$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~358 $end
$var wire 1 L$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~359 $end
$var wire 1 M$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~360 $end
$var wire 1 N$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~361 $end
$var wire 1 O$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~362 $end
$var wire 1 P$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~363 $end
$var wire 1 Q$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~8 $end
$var wire 1 R$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~9 $end
$var wire 1 S$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~10 $end
$var wire 1 T$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~11 $end
$var wire 1 U$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~12 $end
$var wire 1 V$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~13 $end
$var wire 1 W$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~14 $end
$var wire 1 X$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~15 $end
$var wire 1 Y$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~16 $end
$var wire 1 Z$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~17 $end
$var wire 1 [$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~18 $end
$var wire 1 \$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~19 $end
$var wire 1 ]$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~20 $end
$var wire 1 ^$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~21 $end
$var wire 1 _$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~22 $end
$var wire 1 `$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~23 $end
$var wire 1 a$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~24 $end
$var wire 1 b$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~25 $end
$var wire 1 c$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~26 $end
$var wire 1 d$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~27 $end
$var wire 1 e$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~28 $end
$var wire 1 f$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~29 $end
$var wire 1 g$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~30 $end
$var wire 1 h$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~31 $end
$var wire 1 i$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~32 $end
$var wire 1 j$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~33 $end
$var wire 1 k$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~34 $end
$var wire 1 l$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~35 $end
$var wire 1 m$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~36 $end
$var wire 1 n$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~37 $end
$var wire 1 o$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~38 $end
$var wire 1 p$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~39 $end
$var wire 1 q$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~40 $end
$var wire 1 r$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~41 $end
$var wire 1 s$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~42 $end
$var wire 1 t$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~43 $end
$var wire 1 u$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~44 $end
$var wire 1 v$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~45 $end
$var wire 1 w$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~46 $end
$var wire 1 x$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~47 $end
$var wire 1 y$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~48 $end
$var wire 1 z$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~49 $end
$var wire 1 {$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~50 $end
$var wire 1 |$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~51 $end
$var wire 1 }$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~52 $end
$var wire 1 ~$ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~53 $end
$var wire 1 !% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~54 $end
$var wire 1 "% Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~55 $end
$var wire 1 #% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_resulta $end
$var wire 1 $% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~9 $end
$var wire 1 %% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~10 $end
$var wire 1 &% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~11 $end
$var wire 1 '% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~12 $end
$var wire 1 (% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~13 $end
$var wire 1 )% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~14 $end
$var wire 1 *% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~15 $end
$var wire 1 +% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~24 $end
$var wire 1 ,% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~25 $end
$var wire 1 -% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~26 $end
$var wire 1 .% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~27 $end
$var wire 1 /% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~28 $end
$var wire 1 0% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~29 $end
$var wire 1 1% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~30 $end
$var wire 1 2% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~31 $end
$var wire 1 3% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~32 $end
$var wire 1 4% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~33 $end
$var wire 1 5% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~34 $end
$var wire 1 6% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~35 $end
$var wire 1 7% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~36 $end
$var wire 1 8% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~37 $end
$var wire 1 9% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~38 $end
$var wire 1 :% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~39 $end
$var wire 1 ;% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~40 $end
$var wire 1 <% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~41 $end
$var wire 1 =% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~42 $end
$var wire 1 >% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~43 $end
$var wire 1 ?% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~44 $end
$var wire 1 @% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~45 $end
$var wire 1 A% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~46 $end
$var wire 1 B% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~47 $end
$var wire 1 C% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~48 $end
$var wire 1 D% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~49 $end
$var wire 1 E% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~50 $end
$var wire 1 F% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~51 $end
$var wire 1 G% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~52 $end
$var wire 1 H% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~53 $end
$var wire 1 I% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~54 $end
$var wire 1 J% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~55 $end
$var wire 1 K% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~56 $end
$var wire 1 L% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~57 $end
$var wire 1 M% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~58 $end
$var wire 1 N% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~59 $end
$var wire 1 O% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~60 $end
$var wire 1 P% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~61 $end
$var wire 1 Q% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~62 $end
$var wire 1 R% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~63 $end
$var wire 1 S% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~64 $end
$var wire 1 T% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~65 $end
$var wire 1 U% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~66 $end
$var wire 1 V% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~67 $end
$var wire 1 W% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~68 $end
$var wire 1 X% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~69 $end
$var wire 1 Y% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~70 $end
$var wire 1 Z% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~71 $end
$var wire 1 [% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_resulta $end
$var wire 1 \% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~9 $end
$var wire 1 ]% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~10 $end
$var wire 1 ^% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~11 $end
$var wire 1 _% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~12 $end
$var wire 1 `% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~13 $end
$var wire 1 a% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~14 $end
$var wire 1 b% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~15 $end
$var wire 1 c% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~24 $end
$var wire 1 d% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~25 $end
$var wire 1 e% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~26 $end
$var wire 1 f% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~27 $end
$var wire 1 g% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~28 $end
$var wire 1 h% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~29 $end
$var wire 1 i% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~30 $end
$var wire 1 j% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~31 $end
$var wire 1 k% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~32 $end
$var wire 1 l% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~33 $end
$var wire 1 m% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~34 $end
$var wire 1 n% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~35 $end
$var wire 1 o% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~36 $end
$var wire 1 p% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~37 $end
$var wire 1 q% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~38 $end
$var wire 1 r% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~39 $end
$var wire 1 s% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~40 $end
$var wire 1 t% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~41 $end
$var wire 1 u% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~42 $end
$var wire 1 v% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~43 $end
$var wire 1 w% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~44 $end
$var wire 1 x% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~45 $end
$var wire 1 y% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~46 $end
$var wire 1 z% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~47 $end
$var wire 1 {% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~48 $end
$var wire 1 |% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~49 $end
$var wire 1 }% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~50 $end
$var wire 1 ~% Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~51 $end
$var wire 1 !& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~52 $end
$var wire 1 "& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~53 $end
$var wire 1 #& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~54 $end
$var wire 1 $& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~55 $end
$var wire 1 %& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~56 $end
$var wire 1 && Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~57 $end
$var wire 1 '& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~58 $end
$var wire 1 (& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~59 $end
$var wire 1 )& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~60 $end
$var wire 1 *& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~61 $end
$var wire 1 +& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~62 $end
$var wire 1 ,& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~63 $end
$var wire 1 -& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~64 $end
$var wire 1 .& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~65 $end
$var wire 1 /& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~66 $end
$var wire 1 0& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~67 $end
$var wire 1 1& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~68 $end
$var wire 1 2& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~69 $end
$var wire 1 3& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~70 $end
$var wire 1 4& Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~71 $end
$var wire 1 5& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~8 $end
$var wire 1 6& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~9 $end
$var wire 1 7& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~10 $end
$var wire 1 8& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~11 $end
$var wire 1 9& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~12 $end
$var wire 1 :& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~13 $end
$var wire 1 ;& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~14 $end
$var wire 1 <& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~15 $end
$var wire 1 =& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~16 $end
$var wire 1 >& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~17 $end
$var wire 1 ?& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~18 $end
$var wire 1 @& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~19 $end
$var wire 1 A& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~20 $end
$var wire 1 B& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~21 $end
$var wire 1 C& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~22 $end
$var wire 1 D& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~23 $end
$var wire 1 E& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~24 $end
$var wire 1 F& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~25 $end
$var wire 1 G& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~26 $end
$var wire 1 H& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~27 $end
$var wire 1 I& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~28 $end
$var wire 1 J& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~29 $end
$var wire 1 K& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~30 $end
$var wire 1 L& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~31 $end
$var wire 1 M& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~32 $end
$var wire 1 N& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~33 $end
$var wire 1 O& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~34 $end
$var wire 1 P& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~35 $end
$var wire 1 Q& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~36 $end
$var wire 1 R& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~37 $end
$var wire 1 S& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~38 $end
$var wire 1 T& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~39 $end
$var wire 1 U& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_resulta $end
$var wire 1 V& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~9 $end
$var wire 1 W& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~10 $end
$var wire 1 X& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~11 $end
$var wire 1 Y& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~12 $end
$var wire 1 Z& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~13 $end
$var wire 1 [& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~14 $end
$var wire 1 \& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~15 $end
$var wire 1 ]& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~16 $end
$var wire 1 ^& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~17 $end
$var wire 1 _& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~18 $end
$var wire 1 `& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~19 $end
$var wire 1 a& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~20 $end
$var wire 1 b& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~21 $end
$var wire 1 c& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~22 $end
$var wire 1 d& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~23 $end
$var wire 1 e& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~24 $end
$var wire 1 f& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~25 $end
$var wire 1 g& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~26 $end
$var wire 1 h& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~27 $end
$var wire 1 i& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~28 $end
$var wire 1 j& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~29 $end
$var wire 1 k& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~30 $end
$var wire 1 l& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~31 $end
$var wire 1 m& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~32 $end
$var wire 1 n& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~33 $end
$var wire 1 o& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~34 $end
$var wire 1 p& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~35 $end
$var wire 1 q& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~36 $end
$var wire 1 r& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~37 $end
$var wire 1 s& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~38 $end
$var wire 1 t& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~39 $end
$var wire 1 u& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~40 $end
$var wire 1 v& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~41 $end
$var wire 1 w& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~42 $end
$var wire 1 x& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~43 $end
$var wire 1 y& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~44 $end
$var wire 1 z& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~45 $end
$var wire 1 {& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~46 $end
$var wire 1 |& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~47 $end
$var wire 1 }& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~48 $end
$var wire 1 ~& Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~49 $end
$var wire 1 !' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~50 $end
$var wire 1 "' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~51 $end
$var wire 1 #' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~52 $end
$var wire 1 $' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~53 $end
$var wire 1 %' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~54 $end
$var wire 1 &' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~55 $end
$var wire 1 '' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_resulta $end
$var wire 1 (' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~633 $end
$var wire 1 )' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~634 $end
$var wire 1 *' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~635 $end
$var wire 1 +' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~636 $end
$var wire 1 ,' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~637 $end
$var wire 1 -' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~638 $end
$var wire 1 .' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~639 $end
$var wire 1 /' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~640 $end
$var wire 1 0' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~641 $end
$var wire 1 1' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~642 $end
$var wire 1 2' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~643 $end
$var wire 1 3' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~644 $end
$var wire 1 4' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~645 $end
$var wire 1 5' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~646 $end
$var wire 1 6' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~647 $end
$var wire 1 7' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~648 $end
$var wire 1 8' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~8 $end
$var wire 1 9' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~9 $end
$var wire 1 :' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~10 $end
$var wire 1 ;' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~11 $end
$var wire 1 <' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~12 $end
$var wire 1 =' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~13 $end
$var wire 1 >' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~14 $end
$var wire 1 ?' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~15 $end
$var wire 1 @' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~16 $end
$var wire 1 A' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~17 $end
$var wire 1 B' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~18 $end
$var wire 1 C' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~19 $end
$var wire 1 D' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~20 $end
$var wire 1 E' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~21 $end
$var wire 1 F' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~22 $end
$var wire 1 G' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~23 $end
$var wire 1 H' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~24 $end
$var wire 1 I' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~25 $end
$var wire 1 J' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~26 $end
$var wire 1 K' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~27 $end
$var wire 1 L' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~28 $end
$var wire 1 M' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~29 $end
$var wire 1 N' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~30 $end
$var wire 1 O' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~31 $end
$var wire 1 P' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~32 $end
$var wire 1 Q' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~33 $end
$var wire 1 R' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~34 $end
$var wire 1 S' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~35 $end
$var wire 1 T' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~36 $end
$var wire 1 U' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~37 $end
$var wire 1 V' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~38 $end
$var wire 1 W' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~39 $end
$var wire 1 X' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~40 $end
$var wire 1 Y' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~334 $end
$var wire 1 Z' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~335 $end
$var wire 1 [' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~336 $end
$var wire 1 \' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~337 $end
$var wire 1 ]' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~338 $end
$var wire 1 ^' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~339 $end
$var wire 1 _' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~340 $end
$var wire 1 `' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~341 $end
$var wire 1 a' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~342 $end
$var wire 1 b' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~343 $end
$var wire 1 c' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~344 $end
$var wire 1 d' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~345 $end
$var wire 1 e' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~346 $end
$var wire 1 f' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~347 $end
$var wire 1 g' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~348 $end
$var wire 1 h' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~349 $end
$var wire 1 i' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~350 $end
$var wire 1 j' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~351 $end
$var wire 1 k' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~352 $end
$var wire 1 l' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~353 $end
$var wire 1 m' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~354 $end
$var wire 1 n' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~355 $end
$var wire 1 o' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~356 $end
$var wire 1 p' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~357 $end
$var wire 1 q' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~358 $end
$var wire 1 r' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~359 $end
$var wire 1 s' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~360 $end
$var wire 1 t' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~361 $end
$var wire 1 u' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~362 $end
$var wire 1 v' Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~363 $end
$var wire 1 w' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q $end
$var wire 1 x' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q $end
$var wire 1 y' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q $end
$var wire 1 z' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q $end
$var wire 1 {' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q $end
$var wire 1 |' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q $end
$var wire 1 }' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~q $end
$var wire 1 ~' auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~q $end
$var wire 1 !( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]~q $end
$var wire 1 "( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][7]~q $end
$var wire 1 #( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]~q $end
$var wire 1 $( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][5]~q $end
$var wire 1 %( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][6]~q $end
$var wire 1 &( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]~q $end
$var wire 1 '( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q $end
$var wire 1 (( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q $end
$var wire 1 )( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q $end
$var wire 1 *( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q $end
$var wire 1 +( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q $end
$var wire 1 ,( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q $end
$var wire 1 -( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~q $end
$var wire 1 .( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~q $end
$var wire 1 /( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6]~q $end
$var wire 1 0( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][7]~q $end
$var wire 1 1( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][3]~q $end
$var wire 1 2( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][5]~q $end
$var wire 1 3( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][6]~q $end
$var wire 1 4( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][7]~q $end
$var wire 1 5( auto_hub|~GND~combout $end
$var wire 1 6( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout $end
$var wire 1 7( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 8( ADC_DOUT~input_o $end
$var wire 1 9( AUD_ADCDAT~input_o $end
$var wire 1 :( CLOCK3_50~input_o $end
$var wire 1 ;( CLOCK4_50~input_o $end
$var wire 1 <( SW[6]~input_o $end
$var wire 1 =( TD_CLK27~input_o $end
$var wire 1 >( TD_DATA[0]~input_o $end
$var wire 1 ?( TD_DATA[1]~input_o $end
$var wire 1 @( TD_DATA[2]~input_o $end
$var wire 1 A( TD_DATA[3]~input_o $end
$var wire 1 B( TD_DATA[4]~input_o $end
$var wire 1 C( TD_DATA[5]~input_o $end
$var wire 1 D( TD_DATA[6]~input_o $end
$var wire 1 E( TD_DATA[7]~input_o $end
$var wire 1 F( TD_HS~input_o $end
$var wire 1 G( TD_VS~input_o $end
$var wire 1 H( IRDA_RXD~input_o $end
$var wire 1 I( ADC_CS_N~input_o $end
$var wire 1 J( DRAM_DQ[0]~input_o $end
$var wire 1 K( DRAM_DQ[1]~input_o $end
$var wire 1 L( DRAM_DQ[2]~input_o $end
$var wire 1 M( DRAM_DQ[3]~input_o $end
$var wire 1 N( DRAM_DQ[4]~input_o $end
$var wire 1 O( DRAM_DQ[5]~input_o $end
$var wire 1 P( DRAM_DQ[6]~input_o $end
$var wire 1 Q( DRAM_DQ[7]~input_o $end
$var wire 1 R( DRAM_DQ[8]~input_o $end
$var wire 1 S( DRAM_DQ[9]~input_o $end
$var wire 1 T( DRAM_DQ[10]~input_o $end
$var wire 1 U( DRAM_DQ[11]~input_o $end
$var wire 1 V( DRAM_DQ[12]~input_o $end
$var wire 1 W( DRAM_DQ[13]~input_o $end
$var wire 1 X( DRAM_DQ[14]~input_o $end
$var wire 1 Y( DRAM_DQ[15]~input_o $end
$var wire 1 Z( GPIO_0[0]~input_o $end
$var wire 1 [( GPIO_0[1]~input_o $end
$var wire 1 \( GPIO_0[2]~input_o $end
$var wire 1 ]( GPIO_0[3]~input_o $end
$var wire 1 ^( GPIO_0[4]~input_o $end
$var wire 1 _( GPIO_0[5]~input_o $end
$var wire 1 `( GPIO_0[6]~input_o $end
$var wire 1 a( GPIO_0[7]~input_o $end
$var wire 1 b( GPIO_0[8]~input_o $end
$var wire 1 c( GPIO_0[9]~input_o $end
$var wire 1 d( GPIO_0[10]~input_o $end
$var wire 1 e( GPIO_0[11]~input_o $end
$var wire 1 f( GPIO_0[12]~input_o $end
$var wire 1 g( GPIO_0[13]~input_o $end
$var wire 1 h( GPIO_0[14]~input_o $end
$var wire 1 i( GPIO_0[15]~input_o $end
$var wire 1 j( GPIO_0[16]~input_o $end
$var wire 1 k( GPIO_0[17]~input_o $end
$var wire 1 l( GPIO_0[18]~input_o $end
$var wire 1 m( GPIO_0[19]~input_o $end
$var wire 1 n( GPIO_0[20]~input_o $end
$var wire 1 o( GPIO_0[21]~input_o $end
$var wire 1 p( GPIO_0[22]~input_o $end
$var wire 1 q( GPIO_0[23]~input_o $end
$var wire 1 r( GPIO_0[24]~input_o $end
$var wire 1 s( GPIO_0[25]~input_o $end
$var wire 1 t( GPIO_0[26]~input_o $end
$var wire 1 u( GPIO_0[27]~input_o $end
$var wire 1 v( GPIO_0[28]~input_o $end
$var wire 1 w( GPIO_0[29]~input_o $end
$var wire 1 x( GPIO_0[30]~input_o $end
$var wire 1 y( GPIO_0[31]~input_o $end
$var wire 1 z( GPIO_0[32]~input_o $end
$var wire 1 {( GPIO_0[33]~input_o $end
$var wire 1 |( GPIO_0[34]~input_o $end
$var wire 1 }( GPIO_0[35]~input_o $end
$var wire 1 ~( GPIO_1[0]~input_o $end
$var wire 1 !) GPIO_1[1]~input_o $end
$var wire 1 ") GPIO_1[2]~input_o $end
$var wire 1 #) GPIO_1[3]~input_o $end
$var wire 1 $) GPIO_1[4]~input_o $end
$var wire 1 %) GPIO_1[5]~input_o $end
$var wire 1 &) GPIO_1[6]~input_o $end
$var wire 1 ') GPIO_1[7]~input_o $end
$var wire 1 () GPIO_1[8]~input_o $end
$var wire 1 )) GPIO_1[9]~input_o $end
$var wire 1 *) GPIO_1[10]~input_o $end
$var wire 1 +) GPIO_1[11]~input_o $end
$var wire 1 ,) GPIO_1[12]~input_o $end
$var wire 1 -) GPIO_1[13]~input_o $end
$var wire 1 .) GPIO_1[14]~input_o $end
$var wire 1 /) GPIO_1[15]~input_o $end
$var wire 1 0) GPIO_1[16]~input_o $end
$var wire 1 1) GPIO_1[17]~input_o $end
$var wire 1 2) GPIO_1[18]~input_o $end
$var wire 1 3) GPIO_1[19]~input_o $end
$var wire 1 4) GPIO_1[20]~input_o $end
$var wire 1 5) GPIO_1[21]~input_o $end
$var wire 1 6) GPIO_1[22]~input_o $end
$var wire 1 7) GPIO_1[23]~input_o $end
$var wire 1 8) GPIO_1[24]~input_o $end
$var wire 1 9) GPIO_1[25]~input_o $end
$var wire 1 :) GPIO_1[26]~input_o $end
$var wire 1 ;) GPIO_1[27]~input_o $end
$var wire 1 <) GPIO_1[28]~input_o $end
$var wire 1 =) GPIO_1[29]~input_o $end
$var wire 1 >) GPIO_1[30]~input_o $end
$var wire 1 ?) GPIO_1[31]~input_o $end
$var wire 1 @) GPIO_1[32]~input_o $end
$var wire 1 A) GPIO_1[33]~input_o $end
$var wire 1 B) GPIO_1[34]~input_o $end
$var wire 1 C) GPIO_1[35]~input_o $end
$var wire 1 D) PS2_CLK2~input_o $end
$var wire 1 E) PS2_DAT2~input_o $end
$var wire 1 F) AUD_ADCLRCK~input_o $end
$var wire 1 G) AUD_BCLK~input_o $end
$var wire 1 H) AUD_DACLRCK~input_o $end
$var wire 1 I) ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 J) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout $end
$var wire 1 K) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout $end
$var wire 1 L) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout $end
$var wire 1 M) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout $end
$var wire 1 N) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder_combout $end
$var wire 1 O) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder_combout $end
$var wire 1 P) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~feeder_combout $end
$var wire 1 Q) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~feeder_combout $end
$var wire 1 R) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6]~feeder_combout $end
$var wire 1 S) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][7]~feeder_combout $end
$var wire 1 T) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][3]~feeder_combout $end
$var wire 1 U) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][5]~feeder_combout $end
$var wire 1 V) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][6]~feeder_combout $end
$var wire 1 W) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][7]~feeder_combout $end
$var wire 1 X) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout $end
$var wire 1 Y) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout $end
$var wire 1 Z) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout $end
$var wire 1 [) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout $end
$var wire 1 \) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder_combout $end
$var wire 1 ]) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder_combout $end
$var wire 1 ^) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~feeder_combout $end
$var wire 1 _) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~feeder_combout $end
$var wire 1 `) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]~feeder_combout $end
$var wire 1 a) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][7]~feeder_combout $end
$var wire 1 b) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]~feeder_combout $end
$var wire 1 c) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][5]~feeder_combout $end
$var wire 1 d) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][6]~feeder_combout $end
$var wire 1 e) auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]~feeder_combout $end
$var wire 1 f) CLOCK_50~input_o $end
$var wire 1 g) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF $end
$var wire 1 h) KEY[0]~input_o $end
$var wire 1 i) CLOCK_50~inputCLKENA0_outclk $end
$var wire 1 j) CLOCK0|rreset[1]~1_combout $end
$var wire 1 k) CLOCK0|rreset[1]~DUPLICATE_q $end
$var wire 1 l) CLOCK0|rreset~0_combout $end
$var wire 1 m) CLOCK0|Reset~combout $end
$var wire 1 n) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT $end
$var wire 1 o) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 $end
$var wire 1 p) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 $end
$var wire 1 q) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 $end
$var wire 1 r) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 $end
$var wire 1 s) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 $end
$var wire 1 t) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 $end
$var wire 1 u) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP $end
$var wire 1 v) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 $end
$var wire 1 w) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM $end
$var wire 1 x) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 $end
$var wire 1 y) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT $end
$var wire 1 z) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN $end
$var wire 1 {) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 $end
$var wire 1 |) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK $end
$var wire 1 }) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 $end
$var wire 1 ~) CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 $end
$var wire 1 !* CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 $end
$var wire 1 "* CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 $end
$var wire 1 #* CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 $end
$var wire 1 $* CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 $end
$var wire 1 %* CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 $end
$var wire 1 &* CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 $end
$var wire 1 '* CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[4]~CLKENA0_outclk $end
$var wire 1 (* Audio0|u4|Add1~17_sumout $end
$var wire 1 )* CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 $end
$var wire 1 ** CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk $end
$var wire 1 +* CLOCK0|oCLK_50a~0_combout $end
$var wire 1 ,* CLOCK0|oCLK_50a~q $end
$var wire 1 -* CLOCK0|oCLK_50~combout $end
$var wire 1 .* Audio0|r0|Equal0~0_combout $end
$var wire 1 /* Audio0|r0|Equal0~2_combout $end
$var wire 1 0* Audio0|r0|Add0~2 $end
$var wire 1 1* Audio0|r0|Add0~5_sumout $end
$var wire 1 2* Audio0|r0|Equal0~1_combout $end
$var wire 1 3* Audio0|r0|Cont[0]~0_combout $end
$var wire 1 4* Audio0|r0|Add0~45_sumout $end
$var wire 1 5* Audio0|r0|Cont[1]~DUPLICATE_q $end
$var wire 1 6* Audio0|r0|Add0~46 $end
$var wire 1 7* Audio0|r0|Add0~41_sumout $end
$var wire 1 8* Audio0|r0|Add0~42 $end
$var wire 1 9* Audio0|r0|Add0~37_sumout $end
$var wire 1 :* Audio0|r0|Add0~38 $end
$var wire 1 ;* Audio0|r0|Add0~33_sumout $end
$var wire 1 <* Audio0|r0|Add0~34 $end
$var wire 1 =* Audio0|r0|Add0~49_sumout $end
$var wire 1 >* Audio0|r0|Add0~50 $end
$var wire 1 ?* Audio0|r0|Add0~53_sumout $end
$var wire 1 @* Audio0|r0|Add0~54 $end
$var wire 1 A* Audio0|r0|Add0~57_sumout $end
$var wire 1 B* Audio0|r0|Add0~58 $end
$var wire 1 C* Audio0|r0|Add0~61_sumout $end
$var wire 1 D* Audio0|r0|Add0~62 $end
$var wire 1 E* Audio0|r0|Add0~65_sumout $end
$var wire 1 F* Audio0|r0|Cont[9]~DUPLICATE_q $end
$var wire 1 G* Audio0|r0|Add0~66 $end
$var wire 1 H* Audio0|r0|Add0~69_sumout $end
$var wire 1 I* Audio0|r0|Add0~70 $end
$var wire 1 J* Audio0|r0|Add0~73_sumout $end
$var wire 1 K* Audio0|r0|Add0~74 $end
$var wire 1 L* Audio0|r0|Add0~9_sumout $end
$var wire 1 M* Audio0|r0|Add0~10 $end
$var wire 1 N* Audio0|r0|Add0~13_sumout $end
$var wire 1 O* Audio0|r0|Add0~14 $end
$var wire 1 P* Audio0|r0|Add0~17_sumout $end
$var wire 1 Q* Audio0|r0|Add0~18 $end
$var wire 1 R* Audio0|r0|Add0~21_sumout $end
$var wire 1 S* Audio0|r0|Add0~22 $end
$var wire 1 T* Audio0|r0|Add0~25_sumout $end
$var wire 1 U* Audio0|r0|Add0~26 $end
$var wire 1 V* Audio0|r0|Add0~29_sumout $end
$var wire 1 W* Audio0|r0|Add0~30 $end
$var wire 1 X* Audio0|r0|Add0~1_sumout $end
$var wire 1 Y* Audio0|r0|Equal0~3_combout $end
$var wire 1 Z* Audio0|r0|oRESET~feeder_combout $end
$var wire 1 [* Audio0|r0|oRESET~q $end
$var wire 1 \* Audio0|u4|LessThan1~0_combout $end
$var wire 1 ]* Audio0|u4|LessThan1~1_combout $end
$var wire 1 ^* Audio0|u4|Add1~18 $end
$var wire 1 _* Audio0|u4|Add1~21_sumout $end
$var wire 1 `* Audio0|u4|Add1~22 $end
$var wire 1 a* Audio0|u4|Add1~25_sumout $end
$var wire 1 b* Audio0|u4|Add1~26 $end
$var wire 1 c* Audio0|u4|Add1~29_sumout $end
$var wire 1 d* Audio0|u4|Add1~30 $end
$var wire 1 e* Audio0|u4|Add1~33_sumout $end
$var wire 1 f* Audio0|u4|Add1~34 $end
$var wire 1 g* Audio0|u4|Add1~13_sumout $end
$var wire 1 h* Audio0|u4|Add1~14 $end
$var wire 1 i* Audio0|u4|Add1~9_sumout $end
$var wire 1 j* Audio0|u4|Add1~10 $end
$var wire 1 k* Audio0|u4|Add1~5_sumout $end
$var wire 1 l* Audio0|u4|Add1~6 $end
$var wire 1 m* Audio0|u4|Add1~1_sumout $end
$var wire 1 n* Audio0|u4|LRCK_1X~0_combout $end
$var wire 1 o* Audio0|u4|LRCK_1X~q $end
$var wire 1 p* Audio0|u4|BCK_DIV~0_combout $end
$var wire 1 q* Audio0|u4|BCK_DIV~1_combout $end
$var wire 1 r* Audio0|u4|BCK_DIV~2_combout $end
$var wire 1 s* Audio0|u4|BCK_DIV[0]~DUPLICATE_q $end
$var wire 1 t* Audio0|u4|oAUD_BCK~0_combout $end
$var wire 1 u* Audio0|u4|oAUD_BCK~q $end
$var wire 1 v* Audio0|u3|Add0~61_sumout $end
$var wire 1 w* Audio0|u3|Add0~62 $end
$var wire 1 x* Audio0|u3|Add0~57_sumout $end
$var wire 1 y* Audio0|u3|Add0~58 $end
$var wire 1 z* Audio0|u3|Add0~25_sumout $end
$var wire 1 {* Audio0|u3|Add0~26 $end
$var wire 1 |* Audio0|u3|Add0~29_sumout $end
$var wire 1 }* Audio0|u3|mI2C_CLK_DIV[3]~DUPLICATE_q $end
$var wire 1 ~* Audio0|u3|Add0~30 $end
$var wire 1 !+ Audio0|u3|Add0~33_sumout $end
$var wire 1 "+ Audio0|u3|Add0~34 $end
$var wire 1 #+ Audio0|u3|Add0~37_sumout $end
$var wire 1 $+ Audio0|u3|Add0~38 $end
$var wire 1 %+ Audio0|u3|Add0~13_sumout $end
$var wire 1 &+ Audio0|u3|Add0~14 $end
$var wire 1 '+ Audio0|u3|Add0~17_sumout $end
$var wire 1 (+ Audio0|u3|Add0~18 $end
$var wire 1 )+ Audio0|u3|Add0~21_sumout $end
$var wire 1 *+ Audio0|u3|Add0~22 $end
$var wire 1 ++ Audio0|u3|Add0~5_sumout $end
$var wire 1 ,+ Audio0|u3|Add0~6 $end
$var wire 1 -+ Audio0|u3|Add0~9_sumout $end
$var wire 1 .+ Audio0|u3|Add0~10 $end
$var wire 1 /+ Audio0|u3|Add0~1_sumout $end
$var wire 1 0+ Audio0|u3|mI2C_CLK_DIV[8]~DUPLICATE_q $end
$var wire 1 1+ Audio0|u3|LessThan0~0_combout $end
$var wire 1 2+ Audio0|u3|mI2C_CLK_DIV[7]~DUPLICATE_q $end
$var wire 1 3+ Audio0|u3|LessThan0~1_combout $end
$var wire 1 4+ Audio0|u3|Add0~2 $end
$var wire 1 5+ Audio0|u3|Add0~53_sumout $end
$var wire 1 6+ Audio0|u3|Add0~54 $end
$var wire 1 7+ Audio0|u3|Add0~41_sumout $end
$var wire 1 8+ Audio0|u3|Add0~42 $end
$var wire 1 9+ Audio0|u3|Add0~45_sumout $end
$var wire 1 :+ Audio0|u3|Add0~46 $end
$var wire 1 ;+ Audio0|u3|Add0~49_sumout $end
$var wire 1 <+ Audio0|u3|LessThan0~2_combout $end
$var wire 1 =+ Audio0|u3|LessThan0~3_combout $end
$var wire 1 >+ Audio0|u3|mI2C_CTRL_CLK~0_combout $end
$var wire 1 ?+ Audio0|u3|mI2C_CTRL_CLK~q $end
$var wire 1 @+ Audio0|u3|u0|Add0~3_combout $end
$var wire 1 A+ Audio0|u3|u0|SD_COUNTER[2]~4_combout $end
$var wire 1 B+ Audio0|u3|u0|Selector0~1_combout $end
$var wire 1 C+ Audio0|u3|u0|Selector0~0_combout $end
$var wire 1 D+ Audio0|u3|u0|END~0_combout $end
$var wire 1 E+ Audio0|u3|u0|END~q $end
$var wire 1 F+ Audio0|u3|u0|ACK2~1_combout $end
$var wire 1 G+ Audio0|u3|u0|SD[22]~0_combout $end
$var wire 1 H+ FPGA_I2C_SDAT~input_o $end
$var wire 1 I+ Audio0|u3|u0|ACK2~0_combout $end
$var wire 1 J+ Audio0|u3|u0|ACK2~q $end
$var wire 1 K+ Audio0|u3|u0|ACK3~0_combout $end
$var wire 1 L+ Audio0|u3|u0|ACK3~1_combout $end
$var wire 1 M+ Audio0|u3|u0|SD[22]~1_combout $end
$var wire 1 N+ Audio0|u3|u0|ACK3~2_combout $end
$var wire 1 O+ Audio0|u3|u0|ACK3~3_combout $end
$var wire 1 P+ Audio0|u3|u0|ACK3~q $end
$var wire 1 Q+ Audio0|u3|u0|ACK1~0_combout $end
$var wire 1 R+ Audio0|u3|u0|Selector4~0_combout $end
$var wire 1 S+ Audio0|u3|u0|ACK1~1_combout $end
$var wire 1 T+ Audio0|u3|u0|ACK1~q $end
$var wire 1 U+ Audio0|u3|Selector1~0_combout $end
$var wire 1 V+ Audio0|u3|mSetup_ST.0010~DUPLICATE_q $end
$var wire 1 W+ Audio0|u3|LUT_INDEX[0]~6_combout $end
$var wire 1 X+ Audio0|u3|LUT_INDEX[1]~5_combout $end
$var wire 1 Y+ Audio0|u3|LUT_INDEX[2]~4_combout $end
$var wire 1 Z+ Audio0|u3|LUT_INDEX[3]~3_combout $end
$var wire 1 [+ Audio0|u3|LUT_INDEX[2]~0_combout $end
$var wire 1 \+ Audio0|u3|LUT_INDEX[2]~DUPLICATE_q $end
$var wire 1 ]+ Audio0|u3|LUT_INDEX[4]~2_combout $end
$var wire 1 ^+ Audio0|u3|LUT_INDEX[5]~1_combout $end
$var wire 1 _+ Audio0|u3|LessThan1~0_combout $end
$var wire 1 `+ Audio0|u3|mSetup_ST.0000~q $end
$var wire 1 a+ Audio0|u3|Selector2~0_combout $end
$var wire 1 b+ Audio0|u3|mSetup_ST.0001~q $end
$var wire 1 c+ Audio0|u3|mSetup_ST~12_combout $end
$var wire 1 d+ Audio0|u3|mSetup_ST.0010~q $end
$var wire 1 e+ Audio0|u3|Selector0~0_combout $end
$var wire 1 f+ Audio0|u3|mI2C_GO~q $end
$var wire 1 g+ Audio0|u3|u0|Add0~0_combout $end
$var wire 1 h+ Audio0|u3|u0|SD_COUNTER[5]~1_combout $end
$var wire 1 i+ Audio0|u3|u0|SD_COUNTER[0]~6_combout $end
$var wire 1 j+ Audio0|u3|u0|Mux0~0_combout $end
$var wire 1 k+ Audio0|u3|u0|Add0~1_combout $end
$var wire 1 l+ Audio0|u3|u0|SD_COUNTER[4]~2_combout $end
$var wire 1 m+ Audio0|u3|u0|SD_COUNTER[3]~0_combout $end
$var wire 1 n+ Audio0|u3|u0|Add0~2_combout $end
$var wire 1 o+ Audio0|u3|u0|SD_COUNTER[3]~3_combout $end
$var wire 1 p+ Audio0|u3|u0|SD_COUNTER[3]~DUPLICATE_q $end
$var wire 1 q+ Audio0|u3|u0|SD_COUNTER[1]~5_combout $end
$var wire 1 r+ Audio0|u3|LessThan2~0_combout $end
$var wire 1 s+ Audio0|u3|mI2C_DATA[22]~0_combout $end
$var wire 1 t+ Audio0|u3|u0|SD[18]~feeder_combout $end
$var wire 1 u+ Audio0|u3|u0|SD[22]~2_combout $end
$var wire 1 v+ Audio0|u3|u0|Mux0~2_combout $end
$var wire 1 w+ Audio0|u3|mI2C_DATA[22]~1_combout $end
$var wire 1 x+ Audio0|u3|LUT_INDEX[4]~DUPLICATE_q $end
$var wire 1 y+ Audio0|u3|LUT_INDEX[5]~DUPLICATE_q $end
$var wire 1 z+ Audio0|u3|Ram0~15_combout $end
$var wire 1 {+ Audio0|u3|Ram0~14_combout $end
$var wire 1 |+ Audio0|u3|u0|Mux0~4_combout $end
$var wire 1 }+ Audio0|u3|Ram0~4_combout $end
$var wire 1 ~+ Audio0|u3|Ram0~5_combout $end
$var wire 1 !, Audio0|u3|u0|Mux0~5_combout $end
$var wire 1 ", Audio0|u3|Ram0~0_combout $end
$var wire 1 #, Audio0|u3|Ram0~1_combout $end
$var wire 1 $, Audio0|u3|Ram0~2_combout $end
$var wire 1 %, Audio0|u3|Ram0~3_combout $end
$var wire 1 &, Audio0|u3|u0|Mux0~3_combout $end
$var wire 1 ', Audio0|u3|u0|Mux0~6_combout $end
$var wire 1 (, Audio0|u3|u0|Mux0~1_combout $end
$var wire 1 ), Audio0|u3|Ram0~10_combout $end
$var wire 1 *, Audio0|u3|Ram0~11_combout $end
$var wire 1 +, Audio0|u3|u0|Mux0~8_combout $end
$var wire 1 ,, Audio0|u3|Ram0~13_combout $end
$var wire 1 -, Audio0|u3|Ram0~12_combout $end
$var wire 1 ., Audio0|u3|u0|Mux0~9_combout $end
$var wire 1 /, Audio0|u3|Ram0~6_combout $end
$var wire 1 0, Audio0|u3|Ram0~7_combout $end
$var wire 1 1, Audio0|u3|Ram0~8_combout $end
$var wire 1 2, Audio0|u3|Ram0~9_combout $end
$var wire 1 3, Audio0|u3|u0|Mux0~7_combout $end
$var wire 1 4, Audio0|u3|u0|Mux0~10_combout $end
$var wire 1 5, Audio0|u3|u0|SDO~0_combout $end
$var wire 1 6, Audio0|u3|u0|SDO~q $end
$var wire 1 7, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~41_sumout $end
$var wire 1 8, Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter[8]~0_combout $end
$var wire 1 9, Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter[8]~1_combout $end
$var wire 1 :, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~42 $end
$var wire 1 ;, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~37_sumout $end
$var wire 1 <, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~38 $end
$var wire 1 =, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~5_sumout $end
$var wire 1 >, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~6 $end
$var wire 1 ?, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~33_sumout $end
$var wire 1 @, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~34 $end
$var wire 1 A, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~29_sumout $end
$var wire 1 B, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~30 $end
$var wire 1 C, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~25_sumout $end
$var wire 1 D, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~26 $end
$var wire 1 E, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~21_sumout $end
$var wire 1 F, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~22 $end
$var wire 1 G, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~17_sumout $end
$var wire 1 H, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~18 $end
$var wire 1 I, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~45_sumout $end
$var wire 1 J, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~46 $end
$var wire 1 K, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~9_sumout $end
$var wire 1 L, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~10 $end
$var wire 1 M, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~49_sumout $end
$var wire 1 N, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~50 $end
$var wire 1 O, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~13_sumout $end
$var wire 1 P, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~14 $end
$var wire 1 Q, Mouse0|mouse1|CONT_1|PS2_Command_Out|Add0~1_sumout $end
$var wire 1 R, Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal2~1_combout $end
$var wire 1 S, Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal2~0_combout $end
$var wire 1 T, Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal2~2_combout $end
$var wire 1 U, PS2_CLK~input_o $end
$var wire 1 V, Mouse0|mouse1|CONT_1|ps2_clk_reg~0_combout $end
$var wire 1 W, Mouse0|mouse1|CONT_1|ps2_clk_reg~q $end
$var wire 1 X, Mouse0|mouse1|CONT_1|last_ps2_clk~0_combout $end
$var wire 1 Y, Mouse0|mouse1|CONT_1|last_ps2_clk~q $end
$var wire 1 Z, Mouse0|mouse1|CONT_1|ps2_clk_posedge~combout $end
$var wire 1 [, Mouse0|mouse1|CONT_1|PS2_Data_In|data_count~3_combout $end
$var wire 1 \, Mouse0|mouse1|CONT_1|PS2_Data_In|data_count[0]~1_combout $end
$var wire 1 ], Mouse0|mouse1|CONT_1|PS2_Data_In|Add0~2_combout $end
$var wire 1 ^, Mouse0|mouse1|CONT_1|PS2_Data_In|data_count~4_combout $end
$var wire 1 _, Mouse0|mouse1|CONT_1|PS2_Data_In|Add0~1_combout $end
$var wire 1 `, Mouse0|mouse1|CONT_1|PS2_Data_In|data_count~2_combout $end
$var wire 1 a, Mouse0|mouse1|CONT_1|PS2_Data_In|Add0~0_combout $end
$var wire 1 b, Mouse0|mouse1|CONT_1|PS2_Data_In|data_count~0_combout $end
$var wire 1 c, Mouse0|mouse1|CONT_1|PS2_Data_In|always1~0_combout $end
$var wire 1 d, Mouse0|mouse1|send_command~combout $end
$var wire 1 e, Mouse0|mouse1|Add0~105_sumout $end
$var wire 1 f, Mouse0|mouse1|Add0~106 $end
$var wire 1 g, Mouse0|mouse1|Add0~109_sumout $end
$var wire 1 h, Mouse0|mouse1|Add0~110 $end
$var wire 1 i, Mouse0|mouse1|Add0~113_sumout $end
$var wire 1 j, Mouse0|mouse1|Add0~114 $end
$var wire 1 k, Mouse0|mouse1|Add0~117_sumout $end
$var wire 1 l, Mouse0|mouse1|Add0~118 $end
$var wire 1 m, Mouse0|mouse1|Add0~121_sumout $end
$var wire 1 n, Mouse0|mouse1|Add0~122 $end
$var wire 1 o, Mouse0|mouse1|Add0~125_sumout $end
$var wire 1 p, Mouse0|mouse1|Add0~126 $end
$var wire 1 q, Mouse0|mouse1|Add0~49_sumout $end
$var wire 1 r, Mouse0|mouse1|Add0~50 $end
$var wire 1 s, Mouse0|mouse1|Add0~53_sumout $end
$var wire 1 t, Mouse0|mouse1|Add0~54 $end
$var wire 1 u, Mouse0|mouse1|Add0~57_sumout $end
$var wire 1 v, Mouse0|mouse1|Add0~58 $end
$var wire 1 w, Mouse0|mouse1|Add0~61_sumout $end
$var wire 1 x, Mouse0|mouse1|Add0~62 $end
$var wire 1 y, Mouse0|mouse1|Add0~29_sumout $end
$var wire 1 z, Mouse0|mouse1|Add0~30 $end
$var wire 1 {, Mouse0|mouse1|Add0~85_sumout $end
$var wire 1 |, Mouse0|mouse1|Add0~86 $end
$var wire 1 }, Mouse0|mouse1|Add0~89_sumout $end
$var wire 1 ~, Mouse0|mouse1|Add0~90 $end
$var wire 1 !- Mouse0|mouse1|Add0~93_sumout $end
$var wire 1 "- Mouse0|mouse1|Add0~94 $end
$var wire 1 #- Mouse0|mouse1|Add0~97_sumout $end
$var wire 1 $- Mouse0|mouse1|Add0~98 $end
$var wire 1 %- Mouse0|mouse1|Add0~33_sumout $end
$var wire 1 &- Mouse0|mouse1|Add0~34 $end
$var wire 1 '- Mouse0|mouse1|Add0~101_sumout $end
$var wire 1 (- Mouse0|mouse1|Add0~102 $end
$var wire 1 )- Mouse0|mouse1|Add0~37_sumout $end
$var wire 1 *- Mouse0|mouse1|Add0~38 $end
$var wire 1 +- Mouse0|mouse1|Add0~41_sumout $end
$var wire 1 ,- Mouse0|mouse1|Add0~42 $end
$var wire 1 -- Mouse0|mouse1|Add0~45_sumout $end
$var wire 1 .- Mouse0|mouse1|Add0~46 $end
$var wire 1 /- Mouse0|mouse1|Add0~9_sumout $end
$var wire 1 0- Mouse0|mouse1|Add0~10 $end
$var wire 1 1- Mouse0|mouse1|Add0~65_sumout $end
$var wire 1 2- Mouse0|mouse1|Add0~66 $end
$var wire 1 3- Mouse0|mouse1|Add0~69_sumout $end
$var wire 1 4- Mouse0|mouse1|Add0~70 $end
$var wire 1 5- Mouse0|mouse1|Add0~73_sumout $end
$var wire 1 6- Mouse0|mouse1|Add0~74 $end
$var wire 1 7- Mouse0|mouse1|Add0~77_sumout $end
$var wire 1 8- Mouse0|mouse1|Add0~78 $end
$var wire 1 9- Mouse0|mouse1|Add0~13_sumout $end
$var wire 1 :- Mouse0|mouse1|Add0~14 $end
$var wire 1 ;- Mouse0|mouse1|Add0~81_sumout $end
$var wire 1 <- Mouse0|mouse1|Add0~82 $end
$var wire 1 =- Mouse0|mouse1|Add0~17_sumout $end
$var wire 1 >- Mouse0|mouse1|Add0~18 $end
$var wire 1 ?- Mouse0|mouse1|Add0~21_sumout $end
$var wire 1 @- Mouse0|mouse1|Add0~22 $end
$var wire 1 A- Mouse0|mouse1|Add0~25_sumout $end
$var wire 1 B- Mouse0|mouse1|Add0~26 $end
$var wire 1 C- Mouse0|mouse1|Add0~1_sumout $end
$var wire 1 D- Mouse0|mouse1|Equal3~6_combout $end
$var wire 1 E- Mouse0|mouse1|Equal3~7_combout $end
$var wire 1 F- Mouse0|mouse1|Equal3~8_combout $end
$var wire 1 G- Mouse0|mouse1|Equal3~3_combout $end
$var wire 1 H- Mouse0|mouse1|Equal3~4_combout $end
$var wire 1 I- Mouse0|mouse1|Equal3~5_combout $end
$var wire 1 J- Mouse0|mouse1|Equal3~9_combout $end
$var wire 1 K- Mouse0|mouse1|Add0~2 $end
$var wire 1 L- Mouse0|mouse1|Add0~5_sumout $end
$var wire 1 M- Mouse0|mouse1|Equal3~0_combout $end
$var wire 1 N- Mouse0|mouse1|Equal3~1_combout $end
$var wire 1 O- Mouse0|mouse1|Equal3~2_combout $end
$var wire 1 P- Mouse0|mouse1|reset_command_auto_trigger~0_combout $end
$var wire 1 Q- Mouse0|mouse1|reset_command_auto_trigger~q $end
$var wire 1 R- PS2_DAT~input_o $end
$var wire 1 S- Mouse0|mouse1|CONT_1|ps2_data_reg~0_combout $end
$var wire 1 T- Mouse0|mouse1|CONT_1|ps2_data_reg~q $end
$var wire 1 U- Mouse0|mouse1|CONT_1|always1~0_combout $end
$var wire 1 V- Mouse0|mouse1|CONT_1|Selector4~0_combout $end
$var wire 1 W- Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q $end
$var wire 1 X- Mouse0|mouse1|CONT_1|Selector3~1_combout $end
$var wire 1 Y- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~25_sumout $end
$var wire 1 Z- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~14 $end
$var wire 1 [- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~9_sumout $end
$var wire 1 \- Mouse0|mouse1|CONT_1|PS2_Command_Out|always5~0_combout $end
$var wire 1 ]- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~58 $end
$var wire 1 ^- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~53_sumout $end
$var wire 1 _- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~54 $end
$var wire 1 `- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~49_sumout $end
$var wire 1 a- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~50 $end
$var wire 1 b- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~45_sumout $end
$var wire 1 c- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~46 $end
$var wire 1 d- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~41_sumout $end
$var wire 1 e- Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal3~1_combout $end
$var wire 1 f- Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal3~3_combout $end
$var wire 1 g- Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter[4]~1_combout $end
$var wire 1 h- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~10 $end
$var wire 1 i- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~5_sumout $end
$var wire 1 j- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~6 $end
$var wire 1 k- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~37_sumout $end
$var wire 1 l- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~38 $end
$var wire 1 m- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~1_sumout $end
$var wire 1 n- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~2 $end
$var wire 1 o- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~65_sumout $end
$var wire 1 p- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~66 $end
$var wire 1 q- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~61_sumout $end
$var wire 1 r- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~62 $end
$var wire 1 s- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~57_sumout $end
$var wire 1 t- Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal3~2_combout $end
$var wire 1 u- Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter[8]~2_combout $end
$var wire 1 v- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~1_sumout $end
$var wire 1 w- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~6 $end
$var wire 1 x- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~41_sumout $end
$var wire 1 y- Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter[3]~1_combout $end
$var wire 1 z- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~42 $end
$var wire 1 {- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~29_sumout $end
$var wire 1 |- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~30 $end
$var wire 1 }- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~25_sumout $end
$var wire 1 ~- Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~26 $end
$var wire 1 !. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~21_sumout $end
$var wire 1 ". Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~22 $end
$var wire 1 #. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~77_sumout $end
$var wire 1 $. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~78 $end
$var wire 1 %. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~73_sumout $end
$var wire 1 &. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~74 $end
$var wire 1 '. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~69_sumout $end
$var wire 1 (. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~70 $end
$var wire 1 ). Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~65_sumout $end
$var wire 1 *. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~66 $end
$var wire 1 +. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~45_sumout $end
$var wire 1 ,. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~46 $end
$var wire 1 -. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~37_sumout $end
$var wire 1 .. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~38 $end
$var wire 1 /. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~33_sumout $end
$var wire 1 0. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~34 $end
$var wire 1 1. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~17_sumout $end
$var wire 1 2. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~18 $end
$var wire 1 3. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~49_sumout $end
$var wire 1 4. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~50 $end
$var wire 1 5. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~53_sumout $end
$var wire 1 6. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~54 $end
$var wire 1 7. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~13_sumout $end
$var wire 1 8. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~14 $end
$var wire 1 9. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~57_sumout $end
$var wire 1 :. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~58 $end
$var wire 1 ;. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~9_sumout $end
$var wire 1 <. Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~1_combout $end
$var wire 1 =. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~10 $end
$var wire 1 >. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~61_sumout $end
$var wire 1 ?. Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~3_combout $end
$var wire 1 @. Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~2_combout $end
$var wire 1 A. Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~4_combout $end
$var wire 1 B. Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter[3]~0_combout $end
$var wire 1 C. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~2 $end
$var wire 1 D. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add1~5_sumout $end
$var wire 1 E. Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal0~0_combout $end
$var wire 1 F. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector2~0_combout $end
$var wire 1 G. Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q $end
$var wire 1 H. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector3~0_combout $end
$var wire 1 I. Mouse0|mouse1|CONT_1|ps2_clk_negedge~combout $end
$var wire 1 J. Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit~3_combout $end
$var wire 1 K. Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit[3]~1_combout $end
$var wire 1 L. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add3~1_combout $end
$var wire 1 M. Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit~2_combout $end
$var wire 1 N. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add3~0_combout $end
$var wire 1 O. Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit~0_combout $end
$var wire 1 P. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add3~2_combout $end
$var wire 1 Q. Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit~4_combout $end
$var wire 1 R. Mouse0|mouse1|CONT_1|PS2_Command_Out|always1~0_combout $end
$var wire 1 S. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector3~1_combout $end
$var wire 1 T. Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q $end
$var wire 1 U. Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter[4]~0_combout $end
$var wire 1 V. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~26 $end
$var wire 1 W. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~29_sumout $end
$var wire 1 X. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~30 $end
$var wire 1 Y. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~33_sumout $end
$var wire 1 Z. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~34 $end
$var wire 1 [. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~21_sumout $end
$var wire 1 \. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~22 $end
$var wire 1 ]. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~17_sumout $end
$var wire 1 ^. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~18 $end
$var wire 1 _. Mouse0|mouse1|CONT_1|PS2_Command_Out|Add2~13_sumout $end
$var wire 1 `. Mouse0|mouse1|CONT_1|PS2_Command_Out|Equal3~0_combout $end
$var wire 1 a. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector4~0_combout $end
$var wire 1 b. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector4~1_combout $end
$var wire 1 c. Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q $end
$var wire 1 d. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector5~0_combout $end
$var wire 1 e. Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q $end
$var wire 1 f. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector6~0_combout $end
$var wire 1 g. Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q $end
$var wire 1 h. Mouse0|mouse1|CONT_1|PS2_Command_Out|command_was_sent~0_combout $end
$var wire 1 i. Mouse0|mouse1|CONT_1|PS2_Command_Out|command_was_sent~q $end
$var wire 1 j. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector7~1_combout $end
$var wire 1 k. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector7~0_combout $end
$var wire 1 l. Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector7~2_combout $end
$var wire 1 m. Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q $end
$var wire 1 n. Mouse0|mouse1|CONT_1|PS2_Command_Out|error_communication_timed_out~0_combout $end
$var wire 1 o. Mouse0|mouse1|CONT_1|PS2_Command_Out|error_communication_timed_out~q $end
$var wire 1 p. Mouse0|mouse1|CONT_1|Selector2~0_combout $end
$var wire 1 q. Mouse0|mouse1|CONT_1|Add0~17_sumout $end
$var wire 1 r. Mouse0|mouse1|CONT_1|Equal0~1_combout $end
$var wire 1 s. Mouse0|mouse1|CONT_1|s_ps2_transceiver~10_combout $end
$var wire 1 t. Mouse0|mouse1|CONT_1|s_ps2_transceiver~9_combout $end
$var wire 1 u. Mouse0|mouse1|CONT_1|Equal0~2_combout $end
$var wire 1 v. Mouse0|mouse1|CONT_1|Selector1~0_combout $end
$var wire 1 w. Mouse0|mouse1|CONT_1|Selector1~1_combout $end
$var wire 1 x. Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q $end
$var wire 1 y. Mouse0|mouse1|CONT_1|s_ps2_transceiver~11_combout $end
$var wire 1 z. Mouse0|mouse1|CONT_1|s_ps2_transceiver~12_combout $end
$var wire 1 {. Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_0_IDLE~q $end
$var wire 1 |. Mouse0|mouse1|CONT_1|idle_counter[4]~0_combout $end
$var wire 1 }. Mouse0|mouse1|CONT_1|idle_counter[4]~1_combout $end
$var wire 1 ~. Mouse0|mouse1|CONT_1|Add0~18 $end
$var wire 1 !/ Mouse0|mouse1|CONT_1|Add0~29_sumout $end
$var wire 1 "/ Mouse0|mouse1|CONT_1|Add0~30 $end
$var wire 1 #/ Mouse0|mouse1|CONT_1|Add0~21_sumout $end
$var wire 1 $/ Mouse0|mouse1|CONT_1|Add0~22 $end
$var wire 1 %/ Mouse0|mouse1|CONT_1|Add0~25_sumout $end
$var wire 1 &/ Mouse0|mouse1|CONT_1|Add0~26 $end
$var wire 1 '/ Mouse0|mouse1|CONT_1|Add0~1_sumout $end
$var wire 1 (/ Mouse0|mouse1|CONT_1|idle_counter[4]~feeder_combout $end
$var wire 1 )/ Mouse0|mouse1|CONT_1|Add0~2 $end
$var wire 1 */ Mouse0|mouse1|CONT_1|Add0~5_sumout $end
$var wire 1 +/ Mouse0|mouse1|CONT_1|idle_counter[5]~feeder_combout $end
$var wire 1 ,/ Mouse0|mouse1|CONT_1|Add0~6 $end
$var wire 1 -/ Mouse0|mouse1|CONT_1|Add0~9_sumout $end
$var wire 1 ./ Mouse0|mouse1|CONT_1|idle_counter[6]~feeder_combout $end
$var wire 1 // Mouse0|mouse1|CONT_1|Add0~10 $end
$var wire 1 0/ Mouse0|mouse1|CONT_1|Add0~13_sumout $end
$var wire 1 1/ Mouse0|mouse1|CONT_1|Equal0~0_combout $end
$var wire 1 2/ Mouse0|mouse1|CONT_1|Selector2~1_combout $end
$var wire 1 3/ Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q $end
$var wire 1 4/ Mouse0|mouse1|CONT_1|Selector3~0_combout $end
$var wire 1 5/ Mouse0|mouse1|CONT_1|Selector3~2_combout $end
$var wire 1 6/ Mouse0|mouse1|CONT_1|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q $end
$var wire 1 7/ Mouse0|mouse1|CONT_1|PS2_Data_In|Selector1~0_combout $end
$var wire 1 8/ Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q $end
$var wire 1 9/ Mouse0|mouse1|CONT_1|PS2_Data_In|Selector0~0_combout $end
$var wire 1 :/ Mouse0|mouse1|CONT_1|PS2_Data_In|Selector0~1_combout $end
$var wire 1 ;/ Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver~9_combout $end
$var wire 1 </ Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q $end
$var wire 1 =/ Mouse0|mouse1|CONT_1|PS2_Data_In|Selector2~0_combout $end
$var wire 1 >/ Mouse0|mouse1|CONT_1|PS2_Data_In|Selector2~1_combout $end
$var wire 1 ?/ Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q $end
$var wire 1 @/ Mouse0|mouse1|CONT_1|PS2_Data_In|Selector3~0_combout $end
$var wire 1 A/ Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q $end
$var wire 1 B/ Mouse0|mouse1|CONT_1|PS2_Data_In|Selector4~0_combout $end
$var wire 1 C/ Mouse0|mouse1|CONT_1|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q $end
$var wire 1 D/ Mouse0|mouse1|CONT_1|PS2_Data_In|always5~0_combout $end
$var wire 1 E/ Mouse0|mouse1|CONT_1|PS2_Data_In|received_data_en~q $end
$var wire 1 F/ Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg[7]~0_combout $end
$var wire 1 G/ Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg[2]~feeder_combout $end
$var wire 1 H/ Mouse0|mouse1|CONT_1|PS2_Data_In|received_data[2]~feeder_combout $end
$var wire 1 I/ Mouse0|mouse1|CONT_1|PS2_Data_In|received_data[5]~0_combout $end
$var wire 1 J/ Mouse0|mouse1|received_data_history_raw[0][2]~q $end
$var wire 1 K/ Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg[1]~feeder_combout $end
$var wire 1 L/ Mouse0|mouse1|received_data_history_raw[0][0]~q $end
$var wire 1 M/ Mouse0|mouse1|CONT_1|PS2_Data_In|received_data[3]~feeder_combout $end
$var wire 1 N/ Mouse0|mouse1|received_data_history_raw[0][3]~q $end
$var wire 1 O/ Mouse0|mouse1|received_data_history_raw[0][1]~q $end
$var wire 1 P/ Mouse0|mouse1|received_data_history_raw[0][4]~q $end
$var wire 1 Q/ Mouse0|mouse1|always1~1_combout $end
$var wire 1 R/ Mouse0|mouse1|received_data_history_raw[1][0]~q $end
$var wire 1 S/ Mouse0|mouse1|received_data_history_raw[1][1]~q $end
$var wire 1 T/ Mouse0|mouse1|CONT_1|PS2_Data_In|received_data[6]~feeder_combout $end
$var wire 1 U/ Mouse0|mouse1|received_data_history_raw[0][6]~q $end
$var wire 1 V/ Mouse0|mouse1|received_data_history_raw[1][2]~q $end
$var wire 1 W/ Mouse0|mouse1|CONT_1|PS2_Data_In|received_data[7]~feeder_combout $end
$var wire 1 X/ Mouse0|mouse1|received_data_history_raw[0][7]~q $end
$var wire 1 Y/ Mouse0|mouse1|always1~2_combout $end
$var wire 1 Z/ Mouse0|mouse1|received_data_history_raw[0][5]~feeder_combout $end
$var wire 1 [/ Mouse0|mouse1|received_data_history_raw[0][5]~q $end
$var wire 1 \/ Mouse0|mouse1|received_data_history_raw[1][5]~q $end
$var wire 1 ]/ Mouse0|mouse1|received_data_history_raw[1][6]~q $end
$var wire 1 ^/ Mouse0|mouse1|received_data_history_raw[1][4]~q $end
$var wire 1 _/ Mouse0|mouse1|received_data_history_raw[0][7]~DUPLICATE_q $end
$var wire 1 `/ Mouse0|mouse1|received_data_history_raw[1][7]~q $end
$var wire 1 a/ Mouse0|mouse1|always1~0_combout $end
$var wire 1 b/ Mouse0|mouse1|received_data_history_raw[1][3]~q $end
$var wire 1 c/ Mouse0|mouse1|set_command_auto_trigger~0_combout $end
$var wire 1 d/ Mouse0|mouse1|set_command_auto_trigger~feeder_combout $end
$var wire 1 e/ Mouse0|mouse1|set_command_auto_trigger~q $end
$var wire 1 f/ Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter~13_combout $end
$var wire 1 g/ Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter~14_combout $end
$var wire 1 h/ Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~q $end
$var wire 1 i/ Mouse0|mouse1|CONT_1|PS2_Command_Out|Selector1~0_combout $end
$var wire 1 j/ Mouse0|mouse1|CONT_1|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q $end
$var wire 1 k/ Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command~0_combout $end
$var wire 1 l/ Mouse0|mouse1|CONT_1|PS2_Command_Out|PS2_DAT~1_combout $end
$var wire 1 m/ Mouse0|mouse1|CONT_1|PS2_Command_Out|PS2_DAT~2_combout $end
$var wire 1 n/ Sintetizador0|S1|synth|channelBank|clk64[0]~1_combout $end
$var wire 1 o/ Sintetizador0|S1|synth|channelBank|clk64[1]~0_combout $end
$var wire 1 p/ Sintetizador0|S1|synth|channelBank|channel[0]~3_combout $end
$var wire 1 q/ Sintetizador0|S1|synth|channelBank|channel[1]~2_combout $end
$var wire 1 r/ Sintetizador0|S1|synth|channelBank|channel[2]~1_combout $end
$var wire 1 s/ Sintetizador0|S1|synth|channelBank|channel[3]~0_combout $end
$var wire 1 t/ Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample[15]~feeder_combout $end
$var wire 1 u/ Sintetizador0|S1|synth|channelData[7].sample[0]~_Duplicate_1_q $end
$var wire 1 v/ Sintetizador0|S1|synth|sampleSynthesizer|comb~1_combout $end
$var wire 1 w/ Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[31]~feeder_combout $end
$var wire 1 x/ Sintetizador0|S1|synth|sampleSynthesizer|comb~12_combout $end
$var wire 1 y/ ~GND~combout $end
$var wire 1 z/ Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~65_sumout $end
$var wire 1 {/ Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[0]~q $end
$var wire 1 |/ Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[0]~q $end
$var wire 1 }/ Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[0]~feeder_combout $end
$var wire 1 ~/ Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[0]~q $end
$var wire 1 !0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[0]~feeder_combout $end
$var wire 1 "0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[0]~q $end
$var wire 1 #0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[0]~feeder_combout $end
$var wire 1 $0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[0]~q $end
$var wire 1 %0 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[0]~q $end
$var wire 1 &0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[0]~feeder_combout $end
$var wire 1 '0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[0]~q $end
$var wire 1 (0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~66 $end
$var wire 1 )0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~61_sumout $end
$var wire 1 *0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[1]~q $end
$var wire 1 +0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[1]~feeder_combout $end
$var wire 1 ,0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[1]~q $end
$var wire 1 -0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[1]~feeder_combout $end
$var wire 1 .0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[1]~q $end
$var wire 1 /0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[1]~feeder_combout $end
$var wire 1 00 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[1]~q $end
$var wire 1 10 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[1]~feeder_combout $end
$var wire 1 20 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[1]~q $end
$var wire 1 30 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[1]~feeder_combout $end
$var wire 1 40 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[1]~q $end
$var wire 1 50 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[1]~q $end
$var wire 1 60 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~62 $end
$var wire 1 70 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~57_sumout $end
$var wire 1 80 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[2]~feeder_combout $end
$var wire 1 90 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[2]~q $end
$var wire 1 :0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[2]~feeder_combout $end
$var wire 1 ;0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[2]~q $end
$var wire 1 <0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[2]~feeder_combout $end
$var wire 1 =0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[2]~q $end
$var wire 1 >0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[2]~feeder_combout $end
$var wire 1 ?0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[2]~q $end
$var wire 1 @0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[2]~q $end
$var wire 1 A0 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[2]~q $end
$var wire 1 B0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[2]~feeder_combout $end
$var wire 1 C0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[2]~q $end
$var wire 1 D0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~58 $end
$var wire 1 E0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~53_sumout $end
$var wire 1 F0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[3]~q $end
$var wire 1 G0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[3]~q $end
$var wire 1 H0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[3]~feeder_combout $end
$var wire 1 I0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[3]~q $end
$var wire 1 J0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[3]~q $end
$var wire 1 K0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[3]~q $end
$var wire 1 L0 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[3]~feeder_combout $end
$var wire 1 M0 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[3]~q $end
$var wire 1 N0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[3]~feeder_combout $end
$var wire 1 O0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[3]~q $end
$var wire 1 P0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~54 $end
$var wire 1 Q0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~49_sumout $end
$var wire 1 R0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[4]~feeder_combout $end
$var wire 1 S0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[4]~q $end
$var wire 1 T0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[4]~feeder_combout $end
$var wire 1 U0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[4]~q $end
$var wire 1 V0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[4]~feeder_combout $end
$var wire 1 W0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[4]~q $end
$var wire 1 X0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[4]~q $end
$var wire 1 Y0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[4]~feeder_combout $end
$var wire 1 Z0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[4]~q $end
$var wire 1 [0 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[4]~feeder_combout $end
$var wire 1 \0 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[4]~q $end
$var wire 1 ]0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[4]~feeder_combout $end
$var wire 1 ^0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[4]~q $end
$var wire 1 _0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~50 $end
$var wire 1 `0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~45_sumout $end
$var wire 1 a0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[5]~feeder_combout $end
$var wire 1 b0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[5]~q $end
$var wire 1 c0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[5]~q $end
$var wire 1 d0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[5]~feeder_combout $end
$var wire 1 e0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[5]~q $end
$var wire 1 f0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[5]~q $end
$var wire 1 g0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[5]~feeder_combout $end
$var wire 1 h0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[5]~q $end
$var wire 1 i0 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[5]~q $end
$var wire 1 j0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[5]~q $end
$var wire 1 k0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~46 $end
$var wire 1 l0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~41_sumout $end
$var wire 1 m0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[6]~feeder_combout $end
$var wire 1 n0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[6]~q $end
$var wire 1 o0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[6]~feeder_combout $end
$var wire 1 p0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[6]~q $end
$var wire 1 q0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[6]~feeder_combout $end
$var wire 1 r0 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[6]~q $end
$var wire 1 s0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[6]~feeder_combout $end
$var wire 1 t0 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[6]~q $end
$var wire 1 u0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[6]~feeder_combout $end
$var wire 1 v0 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[6]~q $end
$var wire 1 w0 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[6]~q $end
$var wire 1 x0 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[6]~q $end
$var wire 1 y0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~42 $end
$var wire 1 z0 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~37_sumout $end
$var wire 1 {0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[7]~feeder_combout $end
$var wire 1 |0 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[7]~q $end
$var wire 1 }0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[7]~feeder_combout $end
$var wire 1 ~0 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[7]~q $end
$var wire 1 !1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[7]~feeder_combout $end
$var wire 1 "1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[7]~q $end
$var wire 1 #1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[7]~q $end
$var wire 1 $1 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[7]~feeder_combout $end
$var wire 1 %1 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[7]~q $end
$var wire 1 &1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[7]~q $end
$var wire 1 '1 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[7]~q $end
$var wire 1 (1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~38 $end
$var wire 1 )1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~33_sumout $end
$var wire 1 *1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[8]~feeder_combout $end
$var wire 1 +1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[8]~q $end
$var wire 1 ,1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[8]~feeder_combout $end
$var wire 1 -1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[8]~q $end
$var wire 1 .1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[8]~feeder_combout $end
$var wire 1 /1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[8]~q $end
$var wire 1 01 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[8]~feeder_combout $end
$var wire 1 11 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[8]~q $end
$var wire 1 21 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[8]~feeder_combout $end
$var wire 1 31 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[8]~q $end
$var wire 1 41 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[8]~q $end
$var wire 1 51 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[8]~q $end
$var wire 1 61 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~34 $end
$var wire 1 71 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~29_sumout $end
$var wire 1 81 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[9]~feeder_combout $end
$var wire 1 91 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[9]~q $end
$var wire 1 :1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[9]~q $end
$var wire 1 ;1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[9]~feeder_combout $end
$var wire 1 <1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[9]~q $end
$var wire 1 =1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[9]~feeder_combout $end
$var wire 1 >1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[9]~q $end
$var wire 1 ?1 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[9]~q $end
$var wire 1 @1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[9]~feeder_combout $end
$var wire 1 A1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[9]~q $end
$var wire 1 B1 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[9]~q $end
$var wire 1 C1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~30 $end
$var wire 1 D1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~25_sumout $end
$var wire 1 E1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[10]~q $end
$var wire 1 F1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[10]~feeder_combout $end
$var wire 1 G1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[10]~q $end
$var wire 1 H1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[10]~feeder_combout $end
$var wire 1 I1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[10]~q $end
$var wire 1 J1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[10]~feeder_combout $end
$var wire 1 K1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[10]~q $end
$var wire 1 L1 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[10]~feeder_combout $end
$var wire 1 M1 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[10]~q $end
$var wire 1 N1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[10]~feeder_combout $end
$var wire 1 O1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[10]~q $end
$var wire 1 P1 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[10]~q $end
$var wire 1 Q1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~26 $end
$var wire 1 R1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~21_sumout $end
$var wire 1 S1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[11]~feeder_combout $end
$var wire 1 T1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[11]~q $end
$var wire 1 U1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[11]~q $end
$var wire 1 V1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[11]~feeder_combout $end
$var wire 1 W1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[11]~q $end
$var wire 1 X1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[11]~feeder_combout $end
$var wire 1 Y1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[11]~q $end
$var wire 1 Z1 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[11]~q $end
$var wire 1 [1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[11]~feeder_combout $end
$var wire 1 \1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[11]~q $end
$var wire 1 ]1 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[11]~q $end
$var wire 1 ^1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~22 $end
$var wire 1 _1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~17_sumout $end
$var wire 1 `1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[12]~feeder_combout $end
$var wire 1 a1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[12]~q $end
$var wire 1 b1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[12]~feeder_combout $end
$var wire 1 c1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[12]~q $end
$var wire 1 d1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[12]~q $end
$var wire 1 e1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[12]~q $end
$var wire 1 f1 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[12]~feeder_combout $end
$var wire 1 g1 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[12]~q $end
$var wire 1 h1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[12]~feeder_combout $end
$var wire 1 i1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[12]~q $end
$var wire 1 j1 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[12]~q $end
$var wire 1 k1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~18 $end
$var wire 1 l1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~13_sumout $end
$var wire 1 m1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[13]~q $end
$var wire 1 n1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[13]~feeder_combout $end
$var wire 1 o1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[13]~q $end
$var wire 1 p1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[13]~feeder_combout $end
$var wire 1 q1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[13]~q $end
$var wire 1 r1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[13]~q $end
$var wire 1 s1 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[13]~q $end
$var wire 1 t1 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[13]~q $end
$var wire 1 u1 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[13]~q $end
$var wire 1 v1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~14 $end
$var wire 1 w1 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~9_sumout $end
$var wire 1 x1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[14]~feeder_combout $end
$var wire 1 y1 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[14]~q $end
$var wire 1 z1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[14]~feeder_combout $end
$var wire 1 {1 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[14]~q $end
$var wire 1 |1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[14]~feeder_combout $end
$var wire 1 }1 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[14]~q $end
$var wire 1 ~1 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[14]~feeder_combout $end
$var wire 1 !2 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[14]~q $end
$var wire 1 "2 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[14]~feeder_combout $end
$var wire 1 #2 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[14]~q $end
$var wire 1 $2 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[14]~feeder_combout $end
$var wire 1 %2 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[14]~q $end
$var wire 1 &2 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[14]~q $end
$var wire 1 '2 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~10 $end
$var wire 1 (2 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~5_sumout $end
$var wire 1 )2 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[15]~q $end
$var wire 1 *2 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[15]~feeder_combout $end
$var wire 1 +2 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[15]~q $end
$var wire 1 ,2 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[15]~q $end
$var wire 1 -2 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[15]~feeder_combout $end
$var wire 1 .2 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[15]~q $end
$var wire 1 /2 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[15]~q $end
$var wire 1 02 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[15]~feeder_combout $end
$var wire 1 12 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[15]~q $end
$var wire 1 22 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[15]~q $end
$var wire 1 32 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~6 $end
$var wire 1 42 Sintetizador0|S1|synth|sampleSynthesizer|oscillator|Add0~1_sumout $end
$var wire 1 52 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[16]~feeder_combout $end
$var wire 1 62 Sintetizador0|S1|synth|channelData[1].oscillator.accumulator[16]~q $end
$var wire 1 72 Sintetizador0|S1|synth|channelData[2].oscillator.accumulator[16]~q $end
$var wire 1 82 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[16]~feeder_combout $end
$var wire 1 92 Sintetizador0|S1|synth|channelData[3].oscillator.accumulator[16]~q $end
$var wire 1 :2 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[16]~feeder_combout $end
$var wire 1 ;2 Sintetizador0|S1|synth|channelData[4].oscillator.accumulator[16]~q $end
$var wire 1 <2 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[16]~feeder_combout $end
$var wire 1 =2 Sintetizador0|S1|synth|channelData[5].oscillator.accumulator[16]~q $end
$var wire 1 >2 Sintetizador0|S1|synth|channelData[6].oscillator.accumulator[16]~q $end
$var wire 1 ?2 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[16]~feeder_combout $end
$var wire 1 @2 Sintetizador0|S1|synth|channelData[7].oscillator.accumulator[16]~q $end
$var wire 1 A2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~329 $end
$var wire 1 B2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~330 $end
$var wire 1 C2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~331 $end
$var wire 1 D2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~332 $end
$var wire 1 E2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~333 $end
$var wire 1 F2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[30]~feeder_combout $end
$var wire 1 G2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~319 $end
$var wire 1 H2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~320 $end
$var wire 1 I2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~321 $end
$var wire 1 J2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~322 $end
$var wire 1 K2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~323 $end
$var wire 1 L2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~324 $end
$var wire 1 M2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~325 $end
$var wire 1 N2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~326 $end
$var wire 1 O2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~327 $end
$var wire 1 P2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~328 $end
$var wire 1 Q2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~329 $end
$var wire 1 R2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~330 $end
$var wire 1 S2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~331 $end
$var wire 1 T2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~332 $end
$var wire 1 U2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~333 $end
$var wire 1 V2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[28]~feeder_combout $end
$var wire 1 W2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[27]~feeder_combout $end
$var wire 1 X2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[20]~feeder_combout $end
$var wire 1 Y2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[18]~feeder_combout $end
$var wire 1 Z2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[17]~feeder_combout $end
$var wire 1 [2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[15]~feeder_combout $end
$var wire 1 \2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[14]~feeder_combout $end
$var wire 1 ]2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[13]~feeder_combout $end
$var wire 1 ^2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[12]~feeder_combout $end
$var wire 1 _2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[11]~feeder_combout $end
$var wire 1 `2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[10]~feeder_combout $end
$var wire 1 a2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[9]~feeder_combout $end
$var wire 1 b2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[8]~feeder_combout $end
$var wire 1 c2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[7]~feeder_combout $end
$var wire 1 d2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[6]~feeder_combout $end
$var wire 1 e2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[5]~feeder_combout $end
$var wire 1 f2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[4]~feeder_combout $end
$var wire 1 g2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[3]~feeder_combout $end
$var wire 1 h2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[2]~feeder_combout $end
$var wire 1 i2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[1]~feeder_combout $end
$var wire 1 j2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[0]~feeder_combout $end
$var wire 1 k2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~129_sumout $end
$var wire 1 l2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~61_combout $end
$var wire 1 m2 Sintetizador0|S1|synth|channelData[1].filter.z2[0]~feeder_combout $end
$var wire 1 n2 Sintetizador0|S1|synth|channelData[2].filter.z2[0]~feeder_combout $end
$var wire 1 o2 Sintetizador0|S1|synth|channelData[3].filter.z2[0]~feeder_combout $end
$var wire 1 p2 Sintetizador0|S1|synth|channelData[4].filter.z2[0]~feeder_combout $end
$var wire 1 q2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~130 $end
$var wire 1 r2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~125_sumout $end
$var wire 1 s2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~60_combout $end
$var wire 1 t2 Sintetizador0|S1|synth|channelData[2].filter.z2[1]~feeder_combout $end
$var wire 1 u2 Sintetizador0|S1|synth|channelData[3].filter.z2[1]~feeder_combout $end
$var wire 1 v2 Sintetizador0|S1|synth|channelData[6].filter.z2[1]~feeder_combout $end
$var wire 1 w2 Sintetizador0|S1|synth|channelData[7].filter.z2[1]~feeder_combout $end
$var wire 1 x2 Sintetizador0|S1|synth|channelData[7].filter.z2[1]~DUPLICATE_q $end
$var wire 1 y2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~126 $end
$var wire 1 z2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~121_sumout $end
$var wire 1 {2 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~59_combout $end
$var wire 1 |2 Sintetizador0|S1|synth|channelData[2].filter.z2[2]~feeder_combout $end
$var wire 1 }2 Sintetizador0|S1|synth|channelData[3].filter.z2[2]~feeder_combout $end
$var wire 1 ~2 Sintetizador0|S1|synth|channelData[5].filter.z2[2]~feeder_combout $end
$var wire 1 !3 Sintetizador0|S1|synth|channelData[7].filter.z2[2]~feeder_combout $end
$var wire 1 "3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~122 $end
$var wire 1 #3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~117_sumout $end
$var wire 1 $3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~58_combout $end
$var wire 1 %3 Sintetizador0|S1|synth|channelData[2].filter.z2[3]~feeder_combout $end
$var wire 1 &3 Sintetizador0|S1|synth|channelData[3].filter.z2[3]~feeder_combout $end
$var wire 1 '3 Sintetizador0|S1|synth|channelData[4].filter.z2[3]~feeder_combout $end
$var wire 1 (3 Sintetizador0|S1|synth|channelData[5].filter.z2[3]~feeder_combout $end
$var wire 1 )3 Sintetizador0|S1|synth|channelData[6].filter.z2[3]~feeder_combout $end
$var wire 1 *3 Sintetizador0|S1|synth|channelData[7].filter.z2[3]~feeder_combout $end
$var wire 1 +3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~118 $end
$var wire 1 ,3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~113_sumout $end
$var wire 1 -3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~57_combout $end
$var wire 1 .3 Sintetizador0|S1|synth|channelData[1].filter.z2[4]~feeder_combout $end
$var wire 1 /3 Sintetizador0|S1|synth|channelData[2].filter.z2[4]~feeder_combout $end
$var wire 1 03 Sintetizador0|S1|synth|channelData[5].filter.z2[4]~feeder_combout $end
$var wire 1 13 Sintetizador0|S1|synth|channelData[7].filter.z2[4]~feeder_combout $end
$var wire 1 23 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~114 $end
$var wire 1 33 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~109_sumout $end
$var wire 1 43 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~56_combout $end
$var wire 1 53 Sintetizador0|S1|synth|channelData[1].filter.z2[5]~feeder_combout $end
$var wire 1 63 Sintetizador0|S1|synth|channelData[2].filter.z2[5]~feeder_combout $end
$var wire 1 73 Sintetizador0|S1|synth|channelData[3].filter.z2[5]~feeder_combout $end
$var wire 1 83 Sintetizador0|S1|synth|channelData[5].filter.z2[5]~feeder_combout $end
$var wire 1 93 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~110 $end
$var wire 1 :3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~105_sumout $end
$var wire 1 ;3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~55_combout $end
$var wire 1 <3 Sintetizador0|S1|synth|channelData[1].filter.z2[6]~feeder_combout $end
$var wire 1 =3 Sintetizador0|S1|synth|channelData[2].filter.z2[6]~feeder_combout $end
$var wire 1 >3 Sintetizador0|S1|synth|channelData[3].filter.z2[6]~feeder_combout $end
$var wire 1 ?3 Sintetizador0|S1|synth|channelData[4].filter.z2[6]~feeder_combout $end
$var wire 1 @3 Sintetizador0|S1|synth|channelData[5].filter.z2[6]~feeder_combout $end
$var wire 1 A3 Sintetizador0|S1|synth|channelData[7].filter.z2[6]~feeder_combout $end
$var wire 1 B3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~106 $end
$var wire 1 C3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~101_sumout $end
$var wire 1 D3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~54_combout $end
$var wire 1 E3 Sintetizador0|S1|synth|channelData[1].filter.z2[7]~feeder_combout $end
$var wire 1 F3 Sintetizador0|S1|synth|channelData[5].filter.z2[7]~feeder_combout $end
$var wire 1 G3 Sintetizador0|S1|synth|channelData[6].filter.z2[7]~feeder_combout $end
$var wire 1 H3 Sintetizador0|S1|synth|channelData[7].filter.z2[7]~feeder_combout $end
$var wire 1 I3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~102 $end
$var wire 1 J3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~97_sumout $end
$var wire 1 K3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~52_combout $end
$var wire 1 L3 Sintetizador0|S1|synth|channelData[1].filter.z2[8]~feeder_combout $end
$var wire 1 M3 Sintetizador0|S1|synth|channelData[3].filter.z2[8]~feeder_combout $end
$var wire 1 N3 Sintetizador0|S1|synth|channelData[4].filter.z2[8]~feeder_combout $end
$var wire 1 O3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~98 $end
$var wire 1 P3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~93_sumout $end
$var wire 1 Q3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~50_combout $end
$var wire 1 R3 Sintetizador0|S1|synth|channelData[2].filter.z2[9]~feeder_combout $end
$var wire 1 S3 Sintetizador0|S1|synth|channelData[4].filter.z2[9]~feeder_combout $end
$var wire 1 T3 Sintetizador0|S1|synth|channelData[5].filter.z2[9]~feeder_combout $end
$var wire 1 U3 Sintetizador0|S1|synth|channelData[7].filter.z2[9]~feeder_combout $end
$var wire 1 V3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~94 $end
$var wire 1 W3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~89_sumout $end
$var wire 1 X3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~48_combout $end
$var wire 1 Y3 Sintetizador0|S1|synth|channelData[1].filter.z2[10]~feeder_combout $end
$var wire 1 Z3 Sintetizador0|S1|synth|channelData[2].filter.z2[10]~feeder_combout $end
$var wire 1 [3 Sintetizador0|S1|synth|channelData[7].filter.z2[10]~feeder_combout $end
$var wire 1 \3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~90 $end
$var wire 1 ]3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~85_sumout $end
$var wire 1 ^3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~46_combout $end
$var wire 1 _3 Sintetizador0|S1|synth|channelData[3].filter.z2[11]~feeder_combout $end
$var wire 1 `3 Sintetizador0|S1|synth|channelData[4].filter.z2[11]~feeder_combout $end
$var wire 1 a3 Sintetizador0|S1|synth|channelData[5].filter.z2[11]~feeder_combout $end
$var wire 1 b3 Sintetizador0|S1|synth|channelData[6].filter.z2[11]~feeder_combout $end
$var wire 1 c3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~86 $end
$var wire 1 d3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~81_sumout $end
$var wire 1 e3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~44_combout $end
$var wire 1 f3 Sintetizador0|S1|synth|channelData[1].filter.z2[12]~feeder_combout $end
$var wire 1 g3 Sintetizador0|S1|synth|channelData[2].filter.z2[12]~feeder_combout $end
$var wire 1 h3 Sintetizador0|S1|synth|channelData[5].filter.z2[12]~feeder_combout $end
$var wire 1 i3 Sintetizador0|S1|synth|channelData[6].filter.z2[12]~feeder_combout $end
$var wire 1 j3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~82 $end
$var wire 1 k3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~77_sumout $end
$var wire 1 l3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~42_combout $end
$var wire 1 m3 Sintetizador0|S1|synth|channelData[2].filter.z2[13]~feeder_combout $end
$var wire 1 n3 Sintetizador0|S1|synth|channelData[3].filter.z2[13]~feeder_combout $end
$var wire 1 o3 Sintetizador0|S1|synth|channelData[5].filter.z2[13]~feeder_combout $end
$var wire 1 p3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~78 $end
$var wire 1 q3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~73_sumout $end
$var wire 1 r3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~40_combout $end
$var wire 1 s3 Sintetizador0|S1|synth|channelData[3].filter.z2[14]~feeder_combout $end
$var wire 1 t3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~74 $end
$var wire 1 u3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~69_sumout $end
$var wire 1 v3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~38_combout $end
$var wire 1 w3 Sintetizador0|S1|synth|channelData[1].filter.z2[15]~feeder_combout $end
$var wire 1 x3 Sintetizador0|S1|synth|channelData[2].filter.z2[15]~feeder_combout $end
$var wire 1 y3 Sintetizador0|S1|synth|channelData[3].filter.z2[15]~feeder_combout $end
$var wire 1 z3 Sintetizador0|S1|synth|channelData[4].filter.z2[15]~feeder_combout $end
$var wire 1 {3 Sintetizador0|S1|synth|channelData[5].filter.z2[15]~feeder_combout $end
$var wire 1 |3 Sintetizador0|S1|synth|channelData[6].filter.z2[15]~feeder_combout $end
$var wire 1 }3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~70 $end
$var wire 1 ~3 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~66 $end
$var wire 1 !4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~33_sumout $end
$var wire 1 "4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~28_combout $end
$var wire 1 #4 Sintetizador0|S1|synth|channelData[2].filter.z2[17]~feeder_combout $end
$var wire 1 $4 Sintetizador0|S1|synth|channelData[3].filter.z2[17]~feeder_combout $end
$var wire 1 %4 Sintetizador0|S1|synth|channelData[4].filter.z2[17]~feeder_combout $end
$var wire 1 &4 Sintetizador0|S1|synth|channelData[5].filter.z2[17]~feeder_combout $end
$var wire 1 '4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~34 $end
$var wire 1 (4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~49_sumout $end
$var wire 1 )4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~32_combout $end
$var wire 1 *4 Sintetizador0|S1|synth|channelData[1].filter.z2[18]~feeder_combout $end
$var wire 1 +4 Sintetizador0|S1|synth|channelData[3].filter.z2[18]~feeder_combout $end
$var wire 1 ,4 Sintetizador0|S1|synth|channelData[4].filter.z2[18]~feeder_combout $end
$var wire 1 -4 Sintetizador0|S1|synth|channelData[5].filter.z2[18]~feeder_combout $end
$var wire 1 .4 Sintetizador0|S1|synth|channelData[7].filter.z2[18]~feeder_combout $end
$var wire 1 /4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~50 $end
$var wire 1 04 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~18 $end
$var wire 1 14 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~57_sumout $end
$var wire 1 24 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~34_combout $end
$var wire 1 34 Sintetizador0|S1|synth|channelData[1].filter.z2[20]~feeder_combout $end
$var wire 1 44 Sintetizador0|S1|synth|channelData[2].filter.z2[20]~feeder_combout $end
$var wire 1 54 Sintetizador0|S1|synth|channelData[4].filter.z2[20]~feeder_combout $end
$var wire 1 64 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~58 $end
$var wire 1 74 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~26 $end
$var wire 1 84 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~42 $end
$var wire 1 94 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~10 $end
$var wire 1 :4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~62 $end
$var wire 1 ;4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~30 $end
$var wire 1 <4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~46 $end
$var wire 1 =4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~13_sumout $end
$var wire 1 >4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~23_combout $end
$var wire 1 ?4 Sintetizador0|S1|synth|channelData[2].filter.z2[27]~feeder_combout $end
$var wire 1 @4 Sintetizador0|S1|synth|channelData[3].filter.z2[27]~feeder_combout $end
$var wire 1 A4 Sintetizador0|S1|synth|channelData[4].filter.z2[27]~feeder_combout $end
$var wire 1 B4 Sintetizador0|S1|synth|channelData[5].filter.z2[27]~feeder_combout $end
$var wire 1 C4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~14 $end
$var wire 1 D4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~53_sumout $end
$var wire 1 E4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~33_combout $end
$var wire 1 F4 Sintetizador0|S1|synth|channelData[1].filter.z2[28]~feeder_combout $end
$var wire 1 G4 Sintetizador0|S1|synth|channelData[2].filter.z2[28]~feeder_combout $end
$var wire 1 H4 Sintetizador0|S1|synth|channelData[4].filter.z2[28]~feeder_combout $end
$var wire 1 I4 Sintetizador0|S1|synth|channelData[5].filter.z2[28]~feeder_combout $end
$var wire 1 J4 Sintetizador0|S1|synth|channelData[6].filter.z2[28]~feeder_combout $end
$var wire 1 K4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~54 $end
$var wire 1 L4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~22 $end
$var wire 1 M4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~38 $end
$var wire 1 N4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~5_sumout $end
$var wire 1 O4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~37_sumout $end
$var wire 1 P4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~29_combout $end
$var wire 1 Q4 Sintetizador0|S1|synth|channelData[1].filter.z2[30]~feeder_combout $end
$var wire 1 R4 Sintetizador0|S1|synth|channelData[5].filter.z2[30]~feeder_combout $end
$var wire 1 S4 Sintetizador0|S1|synth|channelData[6].filter.z2[30]~feeder_combout $end
$var wire 1 T4 Sintetizador0|S1|synth|channelData[7].filter.z2[30]~_wirecell_combout $end
$var wire 1 U4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|negative~feeder_combout $end
$var wire 1 V4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|negative~q $end
$var wire 1 W4 Sintetizador0|S1|synth|sampleSynthesizer|comb~16_combout $end
$var wire 1 X4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~1_sumout $end
$var wire 1 Y4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~2 $end
$var wire 1 Z4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~5_sumout $end
$var wire 1 [4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~6 $end
$var wire 1 \4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~9_sumout $end
$var wire 1 ]4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~10 $end
$var wire 1 ^4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~13_sumout $end
$var wire 1 _4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~14 $end
$var wire 1 `4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~17_sumout $end
$var wire 1 a4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~18 $end
$var wire 1 b4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~21_sumout $end
$var wire 1 c4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~22 $end
$var wire 1 d4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~25_sumout $end
$var wire 1 e4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~26 $end
$var wire 1 f4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~29_sumout $end
$var wire 1 g4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~30 $end
$var wire 1 h4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~33_sumout $end
$var wire 1 i4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~34 $end
$var wire 1 j4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~37_sumout $end
$var wire 1 k4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~38 $end
$var wire 1 l4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~41_sumout $end
$var wire 1 m4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~42 $end
$var wire 1 n4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~45_sumout $end
$var wire 1 o4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~46 $end
$var wire 1 p4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~49_sumout $end
$var wire 1 q4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~50 $end
$var wire 1 r4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~53_sumout $end
$var wire 1 s4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~54 $end
$var wire 1 t4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~57_sumout $end
$var wire 1 u4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~58 $end
$var wire 1 v4 Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|Add0~61_sumout $end
$var wire 1 w4 Sintetizador0|S1|synth|channelData[7].filter.z2[28]~_wirecell_combout $end
$var wire 1 x4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~5_sumout $end
$var wire 1 y4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~9_sumout $end
$var wire 1 z4 Sintetizador0|S1|synth|channelData[7].filter.z2[27]~_wirecell_combout $end
$var wire 1 {4 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~13_sumout $end
$var wire 1 |4 Sintetizador0|S1|synth|channelData[7].filter.z2[20]~_wirecell_combout $end
$var wire 1 }4 Sintetizador0|S1|synth|channelData[7].filter.z2[18]~_wirecell_combout $end
$var wire 1 ~4 Sintetizador0|S1|synth|channelData[7].filter.z2[17]~_wirecell_combout $end
$var wire 1 !5 Sintetizador0|S1|synth|channelData[7].filter.z2[15]~_wirecell_combout $end
$var wire 1 "5 Sintetizador0|S1|synth|channelData[7].filter.z2[14]~_wirecell_combout $end
$var wire 1 #5 Sintetizador0|S1|synth|channelData[7].filter.z2[13]~_wirecell_combout $end
$var wire 1 $5 Sintetizador0|S1|synth|channelData[7].filter.z2[12]~_wirecell_combout $end
$var wire 1 %5 Sintetizador0|S1|synth|channelData[7].filter.z2[11]~_wirecell_combout $end
$var wire 1 &5 Sintetizador0|S1|synth|channelData[7].filter.z2[10]~_wirecell_combout $end
$var wire 1 '5 Sintetizador0|S1|synth|channelData[7].filter.z2[9]~_wirecell_combout $end
$var wire 1 (5 Sintetizador0|S1|synth|channelData[7].filter.z2[8]~_wirecell_combout $end
$var wire 1 )5 Sintetizador0|S1|synth|channelData[7].filter.z2[7]~_wirecell_combout $end
$var wire 1 *5 Sintetizador0|S1|synth|channelData[7].filter.z2[6]~_wirecell_combout $end
$var wire 1 +5 Sintetizador0|S1|synth|channelData[7].filter.z2[5]~_wirecell_combout $end
$var wire 1 ,5 Sintetizador0|S1|synth|channelData[7].filter.z2[4]~_wirecell_combout $end
$var wire 1 -5 Sintetizador0|S1|synth|channelData[7].filter.z2[3]~_wirecell_combout $end
$var wire 1 .5 Sintetizador0|S1|synth|channelData[7].filter.z2[2]~_wirecell_combout $end
$var wire 1 /5 Sintetizador0|S1|synth|channelData[7].filter.z2[1]~_wirecell_combout $end
$var wire 1 05 Sintetizador0|S1|synth|channelData[7].filter.z2[0]~_wirecell_combout $end
$var wire 1 15 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~137_sumout $end
$var wire 1 25 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~53_combout $end
$var wire 1 35 Sintetizador0|S1|synth|channelData[2].filter.z1[0]~feeder_combout $end
$var wire 1 45 Sintetizador0|S1|synth|channelData[5].filter.z1[0]~feeder_combout $end
$var wire 1 55 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~138 $end
$var wire 1 65 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~133_sumout $end
$var wire 1 75 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~51_combout $end
$var wire 1 85 Sintetizador0|S1|synth|channelData[2].filter.z1[1]~feeder_combout $end
$var wire 1 95 Sintetizador0|S1|synth|channelData[5].filter.z1[1]~feeder_combout $end
$var wire 1 :5 Sintetizador0|S1|synth|channelData[6].filter.z1[1]~feeder_combout $end
$var wire 1 ;5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~134 $end
$var wire 1 <5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~129_sumout $end
$var wire 1 =5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~49_combout $end
$var wire 1 >5 Sintetizador0|S1|synth|channelData[1].filter.z1[2]~feeder_combout $end
$var wire 1 ?5 Sintetizador0|S1|synth|channelData[2].filter.z1[2]~feeder_combout $end
$var wire 1 @5 Sintetizador0|S1|synth|channelData[3].filter.z1[2]~feeder_combout $end
$var wire 1 A5 Sintetizador0|S1|synth|channelData[6].filter.z1[2]~feeder_combout $end
$var wire 1 B5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~130 $end
$var wire 1 C5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~125_sumout $end
$var wire 1 D5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~47_combout $end
$var wire 1 E5 Sintetizador0|S1|synth|channelData[3].filter.z1[3]~feeder_combout $end
$var wire 1 F5 Sintetizador0|S1|synth|channelData[6].filter.z1[3]~feeder_combout $end
$var wire 1 G5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~126 $end
$var wire 1 H5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~121_sumout $end
$var wire 1 I5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~45_combout $end
$var wire 1 J5 Sintetizador0|S1|synth|channelData[3].filter.z1[4]~feeder_combout $end
$var wire 1 K5 Sintetizador0|S1|synth|channelData[7].filter.z1[4]~feeder_combout $end
$var wire 1 L5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~122 $end
$var wire 1 M5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~117_sumout $end
$var wire 1 N5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~43_combout $end
$var wire 1 O5 Sintetizador0|S1|synth|channelData[1].filter.z1[5]~feeder_combout $end
$var wire 1 P5 Sintetizador0|S1|synth|channelData[2].filter.z1[5]~feeder_combout $end
$var wire 1 Q5 Sintetizador0|S1|synth|channelData[3].filter.z1[5]~feeder_combout $end
$var wire 1 R5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~118 $end
$var wire 1 S5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~113_sumout $end
$var wire 1 T5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~41_combout $end
$var wire 1 U5 Sintetizador0|S1|synth|channelData[3].filter.z1[6]~feeder_combout $end
$var wire 1 V5 Sintetizador0|S1|synth|channelData[4].filter.z1[6]~feeder_combout $end
$var wire 1 W5 Sintetizador0|S1|synth|channelData[5].filter.z1[6]~feeder_combout $end
$var wire 1 X5 Sintetizador0|S1|synth|channelData[6].filter.z1[6]~feeder_combout $end
$var wire 1 Y5 Sintetizador0|S1|synth|channelData[7].filter.z1[6]~feeder_combout $end
$var wire 1 Z5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~114 $end
$var wire 1 [5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~109_sumout $end
$var wire 1 \5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~39_combout $end
$var wire 1 ]5 Sintetizador0|S1|synth|channelData[2].filter.z1[7]~feeder_combout $end
$var wire 1 ^5 Sintetizador0|S1|synth|channelData[3].filter.z1[7]~feeder_combout $end
$var wire 1 _5 Sintetizador0|S1|synth|channelData[4].filter.z1[7]~feeder_combout $end
$var wire 1 `5 Sintetizador0|S1|synth|channelData[6].filter.z1[7]~feeder_combout $end
$var wire 1 a5 Sintetizador0|S1|synth|channelData[7].filter.z1[7]~feeder_combout $end
$var wire 1 b5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~110 $end
$var wire 1 c5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~105_sumout $end
$var wire 1 d5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~37_combout $end
$var wire 1 e5 Sintetizador0|S1|synth|channelData[2].filter.z1[8]~feeder_combout $end
$var wire 1 f5 Sintetizador0|S1|synth|channelData[3].filter.z1[8]~feeder_combout $end
$var wire 1 g5 Sintetizador0|S1|synth|channelData[4].filter.z1[8]~feeder_combout $end
$var wire 1 h5 Sintetizador0|S1|synth|channelData[5].filter.z1[8]~feeder_combout $end
$var wire 1 i5 Sintetizador0|S1|synth|channelData[7].filter.z1[8]~feeder_combout $end
$var wire 1 j5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~106 $end
$var wire 1 k5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~101_sumout $end
$var wire 1 l5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~21_combout $end
$var wire 1 m5 Sintetizador0|S1|synth|channelData[2].filter.z1[9]~feeder_combout $end
$var wire 1 n5 Sintetizador0|S1|synth|channelData[3].filter.z1[9]~feeder_combout $end
$var wire 1 o5 Sintetizador0|S1|synth|channelData[5].filter.z1[9]~feeder_combout $end
$var wire 1 p5 Sintetizador0|S1|synth|channelData[6].filter.z1[9]~feeder_combout $end
$var wire 1 q5 Sintetizador0|S1|synth|channelData[7].filter.z1[9]~feeder_combout $end
$var wire 1 r5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~102 $end
$var wire 1 s5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~97_sumout $end
$var wire 1 t5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~20_combout $end
$var wire 1 u5 Sintetizador0|S1|synth|channelData[1].filter.z1[10]~feeder_combout $end
$var wire 1 v5 Sintetizador0|S1|synth|channelData[2].filter.z1[10]~feeder_combout $end
$var wire 1 w5 Sintetizador0|S1|synth|channelData[3].filter.z1[10]~feeder_combout $end
$var wire 1 x5 Sintetizador0|S1|synth|channelData[4].filter.z1[10]~feeder_combout $end
$var wire 1 y5 Sintetizador0|S1|synth|channelData[6].filter.z1[10]~feeder_combout $end
$var wire 1 z5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~98 $end
$var wire 1 {5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~93_sumout $end
$var wire 1 |5 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~19_combout $end
$var wire 1 }5 Sintetizador0|S1|synth|channelData[1].filter.z1[11]~feeder_combout $end
$var wire 1 ~5 Sintetizador0|S1|synth|channelData[2].filter.z1[11]~feeder_combout $end
$var wire 1 !6 Sintetizador0|S1|synth|channelData[4].filter.z1[11]~feeder_combout $end
$var wire 1 "6 Sintetizador0|S1|synth|channelData[5].filter.z1[11]~feeder_combout $end
$var wire 1 #6 Sintetizador0|S1|synth|channelData[6].filter.z1[11]~feeder_combout $end
$var wire 1 $6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~94 $end
$var wire 1 %6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~89_sumout $end
$var wire 1 &6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~18_combout $end
$var wire 1 '6 Sintetizador0|S1|synth|channelData[2].filter.z1[12]~feeder_combout $end
$var wire 1 (6 Sintetizador0|S1|synth|channelData[3].filter.z1[12]~feeder_combout $end
$var wire 1 )6 Sintetizador0|S1|synth|channelData[5].filter.z1[12]~feeder_combout $end
$var wire 1 *6 Sintetizador0|S1|synth|channelData[7].filter.z1[12]~feeder_combout $end
$var wire 1 +6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~90 $end
$var wire 1 ,6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~85_sumout $end
$var wire 1 -6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~17_combout $end
$var wire 1 .6 Sintetizador0|S1|synth|channelData[2].filter.z1[13]~feeder_combout $end
$var wire 1 /6 Sintetizador0|S1|synth|channelData[3].filter.z1[13]~feeder_combout $end
$var wire 1 06 Sintetizador0|S1|synth|channelData[5].filter.z1[13]~feeder_combout $end
$var wire 1 16 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~86 $end
$var wire 1 26 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~81_sumout $end
$var wire 1 36 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~16_combout $end
$var wire 1 46 Sintetizador0|S1|synth|channelData[3].filter.z1[14]~feeder_combout $end
$var wire 1 56 Sintetizador0|S1|synth|channelData[4].filter.z1[14]~feeder_combout $end
$var wire 1 66 Sintetizador0|S1|synth|channelData[5].filter.z1[14]~feeder_combout $end
$var wire 1 76 Sintetizador0|S1|synth|channelData[6].filter.z1[14]~feeder_combout $end
$var wire 1 86 Sintetizador0|S1|synth|channelData[7].filter.z1[14]~feeder_combout $end
$var wire 1 96 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~82 $end
$var wire 1 :6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~77_sumout $end
$var wire 1 ;6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~15_combout $end
$var wire 1 <6 Sintetizador0|S1|synth|channelData[3].filter.z1[15]~feeder_combout $end
$var wire 1 =6 Sintetizador0|S1|synth|channelData[4].filter.z1[15]~feeder_combout $end
$var wire 1 >6 Sintetizador0|S1|synth|channelData[5].filter.z1[15]~feeder_combout $end
$var wire 1 ?6 Sintetizador0|S1|synth|channelData[6].filter.z1[15]~feeder_combout $end
$var wire 1 @6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~78 $end
$var wire 1 A6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~74 $end
$var wire 1 B6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~41_sumout $end
$var wire 1 C6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~6_combout $end
$var wire 1 D6 Sintetizador0|S1|synth|channelData[1].filter.z1[17]~feeder_combout $end
$var wire 1 E6 Sintetizador0|S1|synth|channelData[4].filter.z1[17]~feeder_combout $end
$var wire 1 F6 Sintetizador0|S1|synth|channelData[5].filter.z1[17]~feeder_combout $end
$var wire 1 G6 Sintetizador0|S1|synth|channelData[7].filter.z1[17]~feeder_combout $end
$var wire 1 H6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~42 $end
$var wire 1 I6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~57_sumout $end
$var wire 1 J6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~10_combout $end
$var wire 1 K6 Sintetizador0|S1|synth|channelData[2].filter.z1[18]~feeder_combout $end
$var wire 1 L6 Sintetizador0|S1|synth|channelData[5].filter.z1[18]~feeder_combout $end
$var wire 1 M6 Sintetizador0|S1|synth|channelData[6].filter.z1[18]~feeder_combout $end
$var wire 1 N6 Sintetizador0|S1|synth|channelData[7].filter.z1[18]~feeder_combout $end
$var wire 1 O6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~58 $end
$var wire 1 P6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~26 $end
$var wire 1 Q6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~65_sumout $end
$var wire 1 R6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~12_combout $end
$var wire 1 S6 Sintetizador0|S1|synth|channelData[1].filter.z1[20]~feeder_combout $end
$var wire 1 T6 Sintetizador0|S1|synth|channelData[2].filter.z1[20]~feeder_combout $end
$var wire 1 U6 Sintetizador0|S1|synth|channelData[5].filter.z1[20]~feeder_combout $end
$var wire 1 V6 Sintetizador0|S1|synth|channelData[6].filter.z1[20]~feeder_combout $end
$var wire 1 W6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~66 $end
$var wire 1 X6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~34 $end
$var wire 1 Y6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~50 $end
$var wire 1 Z6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~18 $end
$var wire 1 [6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~70 $end
$var wire 1 \6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~38 $end
$var wire 1 ]6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~54 $end
$var wire 1 ^6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~21_sumout $end
$var wire 1 _6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~1_combout $end
$var wire 1 `6 Sintetizador0|S1|synth|channelData[3].filter.z1[27]~feeder_combout $end
$var wire 1 a6 Sintetizador0|S1|synth|channelData[4].filter.z1[27]~feeder_combout $end
$var wire 1 b6 Sintetizador0|S1|synth|channelData[5].filter.z1[27]~feeder_combout $end
$var wire 1 c6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~22 $end
$var wire 1 d6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~61_sumout $end
$var wire 1 e6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~11_combout $end
$var wire 1 f6 Sintetizador0|S1|synth|channelData[2].filter.z1[28]~feeder_combout $end
$var wire 1 g6 Sintetizador0|S1|synth|channelData[3].filter.z1[28]~feeder_combout $end
$var wire 1 h6 Sintetizador0|S1|synth|channelData[5].filter.z1[28]~feeder_combout $end
$var wire 1 i6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~62 $end
$var wire 1 j6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~30 $end
$var wire 1 k6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~46 $end
$var wire 1 l6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~6 $end
$var wire 1 m6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~10 $end
$var wire 1 n6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~14 $end
$var wire 1 o6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~1_sumout $end
$var wire 1 p6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~45_sumout $end
$var wire 1 q6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~7_combout $end
$var wire 1 r6 Sintetizador0|S1|synth|channelData[2].filter.z1[30]~feeder_combout $end
$var wire 1 s6 Sintetizador0|S1|synth|channelData[3].filter.z1[30]~feeder_combout $end
$var wire 1 t6 Sintetizador0|S1|synth|channelData[5].filter.z1[30]~feeder_combout $end
$var wire 1 u6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~130_cout $end
$var wire 1 v6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~126_cout $end
$var wire 1 w6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~122_cout $end
$var wire 1 x6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~118_cout $end
$var wire 1 y6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~114_cout $end
$var wire 1 z6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~110_cout $end
$var wire 1 {6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~106_cout $end
$var wire 1 |6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~102_cout $end
$var wire 1 }6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~98_cout $end
$var wire 1 ~6 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~94_cout $end
$var wire 1 !7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~90_cout $end
$var wire 1 "7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~86_cout $end
$var wire 1 #7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~82_cout $end
$var wire 1 $7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~78_cout $end
$var wire 1 %7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~74_cout $end
$var wire 1 &7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~70_cout $end
$var wire 1 '7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~66 $end
$var wire 1 (7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~34 $end
$var wire 1 )7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~50 $end
$var wire 1 *7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~18 $end
$var wire 1 +7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~58 $end
$var wire 1 ,7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~26 $end
$var wire 1 -7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~42 $end
$var wire 1 .7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~10 $end
$var wire 1 /7 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~62 $end
$var wire 1 07 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~30 $end
$var wire 1 17 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~46 $end
$var wire 1 27 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~14 $end
$var wire 1 37 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~54 $end
$var wire 1 47 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~22 $end
$var wire 1 57 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~37_sumout $end
$var wire 1 67 Sintetizador0|S1|synth|sampleSynthesizer|oDATA~7_combout $end
$var wire 1 77 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~13_sumout $end
$var wire 1 87 Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter~3_combout $end
$var wire 1 97 Sintetizador0|S1|synth|sampleSynthesizer|envelope|always2~0_combout $end
$var wire 1 :7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter~2_combout $end
$var wire 1 ;7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter~1_combout $end
$var wire 1 <7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter~0_combout $end
$var wire 1 =7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~29_sumout $end
$var wire 1 >7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter[0]~feeder_combout $end
$var wire 1 ?7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~30 $end
$var wire 1 @7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~25_sumout $end
$var wire 1 A7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter[1]~feeder_combout $end
$var wire 1 B7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~26 $end
$var wire 1 C7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~21_sumout $end
$var wire 1 D7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter[2]~feeder_combout $end
$var wire 1 E7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~22 $end
$var wire 1 F7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~17_sumout $end
$var wire 1 G7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter[3]~feeder_combout $end
$var wire 1 H7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~18 $end
$var wire 1 I7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~13_sumout $end
$var wire 1 J7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter[4]~feeder_combout $end
$var wire 1 K7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~14 $end
$var wire 1 L7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~9_sumout $end
$var wire 1 M7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter[5]~feeder_combout $end
$var wire 1 N7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~10 $end
$var wire 1 O7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~5_sumout $end
$var wire 1 P7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter[6]~feeder_combout $end
$var wire 1 Q7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~6 $end
$var wire 1 R7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add3~1_sumout $end
$var wire 1 S7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter[7]~feeder_combout $end
$var wire 1 T7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|always0~1_combout $end
$var wire 1 U7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~14 $end
$var wire 1 V7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~17_sumout $end
$var wire 1 W7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|always0~2_combout $end
$var wire 1 X7 Sintetizador0|S1|synth|channelData[1].envelope.instant[1]~feeder_combout $end
$var wire 1 Y7 Sintetizador0|S1|synth|channelData[3].envelope.instant[1]~feeder_combout $end
$var wire 1 Z7 Sintetizador0|S1|synth|channelData[4].envelope.instant[1]~feeder_combout $end
$var wire 1 [7 Sintetizador0|S1|synth|channelData[5].envelope.instant[1]~feeder_combout $end
$var wire 1 \7 Sintetizador0|S1|synth|channelData[6].envelope.instant[1]~feeder_combout $end
$var wire 1 ]7 Sintetizador0|S1|synth|channelData[7].envelope.instant[1]~_Duplicate_2_q $end
$var wire 1 ^7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~18 $end
$var wire 1 _7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~21_sumout $end
$var wire 1 `7 Sintetizador0|S1|synth|channelData[2].envelope.instant[2]~feeder_combout $end
$var wire 1 a7 Sintetizador0|S1|synth|channelData[3].envelope.instant[2]~feeder_combout $end
$var wire 1 b7 Sintetizador0|S1|synth|channelData[5].envelope.instant[2]~feeder_combout $end
$var wire 1 c7 Sintetizador0|S1|synth|channelData[6].envelope.instant[2]~feeder_combout $end
$var wire 1 d7 Sintetizador0|S1|synth|channelData[7].envelope.instant[2]~_Duplicate_2feeder_combout $end
$var wire 1 e7 Sintetizador0|S1|synth|channelData[7].envelope.instant[2]~_Duplicate_2_q $end
$var wire 1 f7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~22 $end
$var wire 1 g7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~25_sumout $end
$var wire 1 h7 Sintetizador0|S1|synth|channelData[3].envelope.instant[3]~feeder_combout $end
$var wire 1 i7 Sintetizador0|S1|synth|channelData[4].envelope.instant[3]~feeder_combout $end
$var wire 1 j7 Sintetizador0|S1|synth|channelData[6].envelope.instant[3]~feeder_combout $end
$var wire 1 k7 Sintetizador0|S1|synth|channelData[7].envelope.instant[3]~_Duplicate_2_q $end
$var wire 1 l7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~26 $end
$var wire 1 m7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~29_sumout $end
$var wire 1 n7 Sintetizador0|S1|synth|channelData[3].envelope.instant[4]~feeder_combout $end
$var wire 1 o7 Sintetizador0|S1|synth|channelData[7].envelope.instant[4]~_Duplicate_2_q $end
$var wire 1 p7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~30 $end
$var wire 1 q7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~33_sumout $end
$var wire 1 r7 Sintetizador0|S1|synth|channelData[1].envelope.instant[5]~feeder_combout $end
$var wire 1 s7 Sintetizador0|S1|synth|channelData[2].envelope.instant[5]~feeder_combout $end
$var wire 1 t7 Sintetizador0|S1|synth|channelData[3].envelope.instant[5]~feeder_combout $end
$var wire 1 u7 Sintetizador0|S1|synth|channelData[4].envelope.instant[5]~feeder_combout $end
$var wire 1 v7 Sintetizador0|S1|synth|channelData[5].envelope.instant[5]~feeder_combout $end
$var wire 1 w7 Sintetizador0|S1|synth|channelData[7].envelope.instant[5]~_Duplicate_2_q $end
$var wire 1 x7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~34 $end
$var wire 1 y7 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~37_sumout $end
$var wire 1 z7 Sintetizador0|S1|synth|channelData[2].envelope.instant[6]~feeder_combout $end
$var wire 1 {7 Sintetizador0|S1|synth|channelData[5].envelope.instant[6]~feeder_combout $end
$var wire 1 |7 Sintetizador0|S1|synth|channelData[6].envelope.instant[6]~feeder_combout $end
$var wire 1 }7 Sintetizador0|S1|synth|channelData[7].envelope.instant[6]~_Duplicate_2feeder_combout $end
$var wire 1 ~7 Sintetizador0|S1|synth|channelData[7].envelope.instant[6]~_Duplicate_2_q $end
$var wire 1 !8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~38 $end
$var wire 1 "8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~9_sumout $end
$var wire 1 #8 Sintetizador0|S1|synth|channelData[1].envelope.instant[7]~feeder_combout $end
$var wire 1 $8 Sintetizador0|S1|synth|channelData[3].envelope.instant[7]~feeder_combout $end
$var wire 1 %8 Sintetizador0|S1|synth|channelData[5].envelope.instant[7]~feeder_combout $end
$var wire 1 &8 Sintetizador0|S1|synth|channelData[6].envelope.instant[7]~feeder_combout $end
$var wire 1 '8 Sintetizador0|S1|synth|channelData[7].envelope.instant[7]~_Duplicate_2_q $end
$var wire 1 (8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|WideNand0~1_combout $end
$var wire 1 )8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~10 $end
$var wire 1 *8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~1_sumout $end
$var wire 1 +8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA~0_combout $end
$var wire 1 ,8 Sintetizador0|S1|synth|channelData[1].envelope.instant[8]~feeder_combout $end
$var wire 1 -8 Sintetizador0|S1|synth|channelData[2].envelope.instant[8]~feeder_combout $end
$var wire 1 .8 Sintetizador0|S1|synth|channelData[3].envelope.instant[8]~feeder_combout $end
$var wire 1 /8 Sintetizador0|S1|synth|channelData[5].envelope.instant[8]~feeder_combout $end
$var wire 1 08 Sintetizador0|S1|synth|sampleSynthesizer|envelope|always0~0_combout $end
$var wire 1 18 Sintetizador0|S1|synth|channelData[1].envelope.instant[0]~feeder_combout $end
$var wire 1 28 Sintetizador0|S1|synth|channelData[3].envelope.instant[0]~feeder_combout $end
$var wire 1 38 Sintetizador0|S1|synth|channelData[4].envelope.instant[0]~feeder_combout $end
$var wire 1 48 Sintetizador0|S1|synth|channelData[5].envelope.instant[0]~feeder_combout $end
$var wire 1 58 Sintetizador0|S1|synth|channelData[6].envelope.instant[0]~feeder_combout $end
$var wire 1 68 Sintetizador0|S1|synth|channelData[7].envelope.instant[0]~_Duplicate_2_q $end
$var wire 1 78 Sintetizador0|S1|synth|sampleSynthesizer|envelope|WideNand0~0_combout $end
$var wire 1 88 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~2 $end
$var wire 1 98 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add0~5_sumout $end
$var wire 1 :8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA~1_combout $end
$var wire 1 ;8 Sintetizador0|S1|synth|channelData[4].envelope.instant[9]~feeder_combout $end
$var wire 1 <8 Sintetizador0|S1|synth|channelData[5].envelope.instant[9]~feeder_combout $end
$var wire 1 =8 Sintetizador0|S1|synth|channelData[6].envelope.instant[9]~feeder_combout $end
$var wire 1 >8 Sintetizador0|S1|synth|channelData[7].envelope.instant[1]~_Duplicate_2DUPLICATE_q $end
$var wire 1 ?8 Sintetizador0|S1|synth|channelData[7].envelope.instant[4]~_Duplicate_2DUPLICATE_q $end
$var wire 1 @8 Sintetizador0|S1|synth|channelData[7].envelope.start[0]~_Duplicate_1_q $end
$var wire 1 A8 Sintetizador0|S1|synth|channelData[3].envelope.start[0]~feeder_combout $end
$var wire 1 B8 Sintetizador0|S1|synth|channelData[4].envelope.start[0]~feeder_combout $end
$var wire 1 C8 Sintetizador0|S1|synth|channelData[5].envelope.start[0]~feeder_combout $end
$var wire 1 D8 Sintetizador0|S1|synth|channelData[7].envelope.start[4]~_Duplicate_1_q $end
$var wire 1 E8 Sintetizador0|S1|synth|channelData[7].envelope.start[1]~_Duplicate_1_q $end
$var wire 1 F8 Sintetizador0|S1|synth|channelData[7].envelope.start[2]~_Duplicate_1_q $end
$var wire 1 G8 Sintetizador0|S1|synth|channelData[7].envelope.start[3]~_Duplicate_1_q $end
$var wire 1 H8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~21 $end
$var wire 1 I8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~23 $end
$var wire 1 J8 Sintetizador0|S1|synth|channelData[7].envelope.start[7]~_Duplicate_1_q $end
$var wire 1 K8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~23 $end
$var wire 1 L8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~22 $end
$var wire 1 M8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~22 $end
$var wire 1 N8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~35_combout $end
$var wire 1 O8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~19 $end
$var wire 1 P8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~19 $end
$var wire 1 Q8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~18 $end
$var wire 1 R8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~18 $end
$var wire 1 S8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~33_combout $end
$var wire 1 T8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~17 $end
$var wire 1 U8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~17 $end
$var wire 1 V8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~16 $end
$var wire 1 W8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~16 $end
$var wire 1 X8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~32_combout $end
$var wire 1 Y8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~2 $end
$var wire 1 Z8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~6 $end
$var wire 1 [8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~10 $end
$var wire 1 \8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~14 $end
$var wire 1 ]8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~18 $end
$var wire 1 ^8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~22 $end
$var wire 1 _8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~26 $end
$var wire 1 `8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~29_sumout $end
$var wire 1 a8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux1~0_combout $end
$var wire 1 b8 Sintetizador0|S1|synth|channelData[4].envelope.start[7]~feeder_combout $end
$var wire 1 c8 Sintetizador0|S1|synth|channelData[5].envelope.start[7]~feeder_combout $end
$var wire 1 d8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~25_sumout $end
$var wire 1 e8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux2~0_combout $end
$var wire 1 f8 Sintetizador0|S1|synth|channelData[1].envelope.start[6]~feeder_combout $end
$var wire 1 g8 Sintetizador0|S1|synth|channelData[2].envelope.start[6]~feeder_combout $end
$var wire 1 h8 Sintetizador0|S1|synth|channelData[3].envelope.start[6]~feeder_combout $end
$var wire 1 i8 Sintetizador0|S1|synth|channelData[5].envelope.start[6]~feeder_combout $end
$var wire 1 j8 Sintetizador0|S1|synth|channelData[6].envelope.start[6]~feeder_combout $end
$var wire 1 k8 Sintetizador0|S1|synth|channelData[7].envelope.start[6]~_Duplicate_1_q $end
$var wire 1 l8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~21 $end
$var wire 1 m8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~21_sumout $end
$var wire 1 n8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux3~0_combout $end
$var wire 1 o8 Sintetizador0|S1|synth|channelData[1].envelope.start[5]~feeder_combout $end
$var wire 1 p8 Sintetizador0|S1|synth|channelData[4].envelope.start[5]~feeder_combout $end
$var wire 1 q8 Sintetizador0|S1|synth|channelData[5].envelope.start[5]~feeder_combout $end
$var wire 1 r8 Sintetizador0|S1|synth|channelData[6].envelope.start[5]~feeder_combout $end
$var wire 1 s8 Sintetizador0|S1|synth|channelData[7].envelope.start[5]~_Duplicate_1_q $end
$var wire 1 t8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~20 $end
$var wire 1 u8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~20 $end
$var wire 1 v8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~34_combout $end
$var wire 1 w8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~17_sumout $end
$var wire 1 x8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux4~0_combout $end
$var wire 1 y8 Sintetizador0|S1|synth|channelData[2].envelope.start[4]~feeder_combout $end
$var wire 1 z8 Sintetizador0|S1|synth|channelData[6].envelope.start[4]~feeder_combout $end
$var wire 1 {8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~13_sumout $end
$var wire 1 |8 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux5~0_combout $end
$var wire 1 }8 Sintetizador0|S1|synth|channelData[1].envelope.start[3]~feeder_combout $end
$var wire 1 ~8 Sintetizador0|S1|synth|channelData[2].envelope.start[3]~feeder_combout $end
$var wire 1 !9 Sintetizador0|S1|synth|channelData[4].envelope.start[3]~feeder_combout $end
$var wire 1 "9 Sintetizador0|S1|synth|channelData[6].envelope.start[3]~DUPLICATE_q $end
$var wire 1 #9 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~9_sumout $end
$var wire 1 $9 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux6~0_combout $end
$var wire 1 %9 Sintetizador0|S1|synth|channelData[1].envelope.start[2]~feeder_combout $end
$var wire 1 &9 Sintetizador0|S1|synth|channelData[2].envelope.start[2]~feeder_combout $end
$var wire 1 '9 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~5_sumout $end
$var wire 1 (9 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux7~0_combout $end
$var wire 1 )9 Sintetizador0|S1|synth|channelData[1].envelope.start[1]~feeder_combout $end
$var wire 1 *9 Sintetizador0|S1|synth|channelData[5].envelope.start[1]~feeder_combout $end
$var wire 1 +9 Sintetizador0|S1|synth|channelData[6].envelope.start[1]~feeder_combout $end
$var wire 1 ,9 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Add1~1_sumout $end
$var wire 1 -9 Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mux8~0_combout $end
$var wire 1 .9 Sintetizador0|S1|synth|channelData[5].sample[14]~feeder_combout $end
$var wire 1 /9 Sintetizador0|S1|synth|channelData[6].sample[14]~feeder_combout $end
$var wire 1 09 Sintetizador0|S1|synth|channelData[7].sample[14]~_Duplicate_1_q $end
$var wire 1 19 Sintetizador0|S1|synth|sampleSynthesizer|comb~15_combout $end
$var wire 1 29 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~328 $end
$var wire 1 39 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[29]~feeder_combout $end
$var wire 1 49 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~21_sumout $end
$var wire 1 59 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~25_combout $end
$var wire 1 69 Sintetizador0|S1|synth|channelData[1].filter.z2[29]~feeder_combout $end
$var wire 1 79 Sintetizador0|S1|synth|channelData[2].filter.z2[29]~feeder_combout $end
$var wire 1 89 Sintetizador0|S1|synth|channelData[5].filter.z2[29]~feeder_combout $end
$var wire 1 99 Sintetizador0|S1|synth|channelData[6].filter.z2[29]~feeder_combout $end
$var wire 1 :9 Sintetizador0|S1|synth|channelData[7].filter.z2[29]~_wirecell_combout $end
$var wire 1 ;9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~29_sumout $end
$var wire 1 <9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~3_combout $end
$var wire 1 =9 Sintetizador0|S1|synth|channelData[2].filter.z1[29]~feeder_combout $end
$var wire 1 >9 Sintetizador0|S1|synth|channelData[3].filter.z1[29]~feeder_combout $end
$var wire 1 ?9 Sintetizador0|S1|synth|channelData[4].filter.z1[29]~feeder_combout $end
$var wire 1 @9 Sintetizador0|S1|synth|channelData[5].filter.z1[29]~feeder_combout $end
$var wire 1 A9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~21_sumout $end
$var wire 1 B9 Sintetizador0|S1|synth|sampleSynthesizer|oDATA~3_combout $end
$var wire 1 C9 Sintetizador0|S1|synth|channelData[1].sample[13]~feeder_combout $end
$var wire 1 D9 Sintetizador0|S1|synth|channelData[2].sample[13]~feeder_combout $end
$var wire 1 E9 Sintetizador0|S1|synth|channelData[6].sample[13]~feeder_combout $end
$var wire 1 F9 Sintetizador0|S1|synth|channelData[7].sample[13]~_Duplicate_1_q $end
$var wire 1 G9 Sintetizador0|S1|synth|sampleSynthesizer|comb~14_combout $end
$var wire 1 H9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~327 $end
$var wire 1 I9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~53_sumout $end
$var wire 1 J9 Sintetizador0|S1|synth|sampleSynthesizer|oDATA~11_combout $end
$var wire 1 K9 Sintetizador0|S1|synth|channelData[3].sample[12]~feeder_combout $end
$var wire 1 L9 Sintetizador0|S1|synth|channelData[7].sample[12]~_Duplicate_1feeder_combout $end
$var wire 1 M9 Sintetizador0|S1|synth|channelData[7].sample[12]~_Duplicate_1_q $end
$var wire 1 N9 Sintetizador0|S1|synth|sampleSynthesizer|comb~13_combout $end
$var wire 1 O9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~326 $end
$var wire 1 P9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[26]~feeder_combout $end
$var wire 1 Q9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~45_sumout $end
$var wire 1 R9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~31_combout $end
$var wire 1 S9 Sintetizador0|S1|synth|channelData[2].filter.z2[26]~feeder_combout $end
$var wire 1 T9 Sintetizador0|S1|synth|channelData[4].filter.z2[26]~feeder_combout $end
$var wire 1 U9 Sintetizador0|S1|synth|channelData[5].filter.z2[26]~feeder_combout $end
$var wire 1 V9 Sintetizador0|S1|synth|channelData[7].filter.z2[26]~_wirecell_combout $end
$var wire 1 W9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~53_sumout $end
$var wire 1 X9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~9_combout $end
$var wire 1 Y9 Sintetizador0|S1|synth|channelData[2].filter.z1[26]~feeder_combout $end
$var wire 1 Z9 Sintetizador0|S1|synth|channelData[4].filter.z1[26]~feeder_combout $end
$var wire 1 [9 Sintetizador0|S1|synth|channelData[6].filter.z1[26]~feeder_combout $end
$var wire 1 \9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~45_sumout $end
$var wire 1 ]9 Sintetizador0|S1|synth|sampleSynthesizer|oDATA~9_combout $end
$var wire 1 ^9 Sintetizador0|S1|synth|channelData[2].sample[10]~feeder_combout $end
$var wire 1 _9 Sintetizador0|S1|synth|channelData[3].sample[10]~feeder_combout $end
$var wire 1 `9 Sintetizador0|S1|synth|channelData[7].sample[10]~_Duplicate_1_q $end
$var wire 1 a9 Sintetizador0|S1|synth|sampleSynthesizer|comb~11_combout $end
$var wire 1 b9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~325 $end
$var wire 1 c9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[25]~feeder_combout $end
$var wire 1 d9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~29_sumout $end
$var wire 1 e9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~27_combout $end
$var wire 1 f9 Sintetizador0|S1|synth|channelData[1].filter.z2[25]~feeder_combout $end
$var wire 1 g9 Sintetizador0|S1|synth|channelData[2].filter.z2[25]~feeder_combout $end
$var wire 1 h9 Sintetizador0|S1|synth|channelData[3].filter.z2[25]~feeder_combout $end
$var wire 1 i9 Sintetizador0|S1|synth|channelData[5].filter.z2[25]~feeder_combout $end
$var wire 1 j9 Sintetizador0|S1|synth|channelData[6].filter.z2[25]~feeder_combout $end
$var wire 1 k9 Sintetizador0|S1|synth|channelData[7].filter.z2[25]~_wirecell_combout $end
$var wire 1 l9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~37_sumout $end
$var wire 1 m9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~5_combout $end
$var wire 1 n9 Sintetizador0|S1|synth|channelData[2].filter.z1[25]~feeder_combout $end
$var wire 1 o9 Sintetizador0|S1|synth|channelData[3].filter.z1[25]~feeder_combout $end
$var wire 1 p9 Sintetizador0|S1|synth|channelData[5].filter.z1[25]~feeder_combout $end
$var wire 1 q9 Sintetizador0|S1|synth|channelData[6].filter.z1[25]~feeder_combout $end
$var wire 1 r9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~29_sumout $end
$var wire 1 s9 Sintetizador0|S1|synth|sampleSynthesizer|oDATA~5_combout $end
$var wire 1 t9 Sintetizador0|S1|synth|channelData[2].sample[9]~feeder_combout $end
$var wire 1 u9 Sintetizador0|S1|synth|channelData[4].sample[9]~feeder_combout $end
$var wire 1 v9 Sintetizador0|S1|synth|channelData[5].sample[9]~feeder_combout $end
$var wire 1 w9 Sintetizador0|S1|synth|channelData[7].sample[9]~_Duplicate_1_q $end
$var wire 1 x9 Sintetizador0|S1|synth|sampleSynthesizer|comb~10_combout $end
$var wire 1 y9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~324 $end
$var wire 1 z9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[24]~feeder_combout $end
$var wire 1 {9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~61_sumout $end
$var wire 1 |9 Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~35_combout $end
$var wire 1 }9 Sintetizador0|S1|synth|channelData[3].filter.z2[24]~feeder_combout $end
$var wire 1 ~9 Sintetizador0|S1|synth|channelData[4].filter.z2[24]~feeder_combout $end
$var wire 1 !: Sintetizador0|S1|synth|channelData[6].filter.z2[24]~feeder_combout $end
$var wire 1 ": Sintetizador0|S1|synth|channelData[7].filter.z2[24]~_wirecell_combout $end
$var wire 1 #: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~69_sumout $end
$var wire 1 $: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~13_combout $end
$var wire 1 %: Sintetizador0|S1|synth|channelData[2].filter.z1[24]~feeder_combout $end
$var wire 1 &: Sintetizador0|S1|synth|channelData[3].filter.z1[24]~feeder_combout $end
$var wire 1 ': Sintetizador0|S1|synth|channelData[5].filter.z1[24]~feeder_combout $end
$var wire 1 (: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~61_sumout $end
$var wire 1 ): Sintetizador0|S1|synth|sampleSynthesizer|oDATA~13_combout $end
$var wire 1 *: Sintetizador0|S1|synth|channelData[1].sample[8]~feeder_combout $end
$var wire 1 +: Sintetizador0|S1|synth|channelData[3].sample[8]~feeder_combout $end
$var wire 1 ,: Sintetizador0|S1|synth|channelData[5].sample[8]~feeder_combout $end
$var wire 1 -: Sintetizador0|S1|synth|channelData[7].sample[8]~_Duplicate_1_q $end
$var wire 1 .: Sintetizador0|S1|synth|sampleSynthesizer|comb~9_combout $end
$var wire 1 /: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~323 $end
$var wire 1 0: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[23]~feeder_combout $end
$var wire 1 1: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~9_sumout $end
$var wire 1 2: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~22_combout $end
$var wire 1 3: Sintetizador0|S1|synth|channelData[1].filter.z2[23]~feeder_combout $end
$var wire 1 4: Sintetizador0|S1|synth|channelData[2].filter.z2[23]~feeder_combout $end
$var wire 1 5: Sintetizador0|S1|synth|channelData[3].filter.z2[23]~feeder_combout $end
$var wire 1 6: Sintetizador0|S1|synth|channelData[4].filter.z2[23]~feeder_combout $end
$var wire 1 7: Sintetizador0|S1|synth|channelData[7].filter.z2[23]~_wirecell_combout $end
$var wire 1 8: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~17_sumout $end
$var wire 1 9: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~0_combout $end
$var wire 1 :: Sintetizador0|S1|synth|channelData[2].filter.z1[23]~feeder_combout $end
$var wire 1 ;: Sintetizador0|S1|synth|channelData[4].filter.z1[23]~feeder_combout $end
$var wire 1 <: Sintetizador0|S1|synth|channelData[5].filter.z1[23]~feeder_combout $end
$var wire 1 =: Sintetizador0|S1|synth|channelData[6].filter.z1[23]~feeder_combout $end
$var wire 1 >: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~9_sumout $end
$var wire 1 ?: Sintetizador0|S1|synth|sampleSynthesizer|oDATA~0_combout $end
$var wire 1 @: Sintetizador0|S1|synth|channelData[2].sample[7]~feeder_combout $end
$var wire 1 A: Sintetizador0|S1|synth|channelData[4].sample[7]~feeder_combout $end
$var wire 1 B: Sintetizador0|S1|synth|channelData[7].sample[7]~_Duplicate_1_q $end
$var wire 1 C: Sintetizador0|S1|synth|sampleSynthesizer|comb~8_combout $end
$var wire 1 D: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~322 $end
$var wire 1 E: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[22]~feeder_combout $end
$var wire 1 F: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~41_sumout $end
$var wire 1 G: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~30_combout $end
$var wire 1 H: Sintetizador0|S1|synth|channelData[1].filter.z2[22]~feeder_combout $end
$var wire 1 I: Sintetizador0|S1|synth|channelData[3].filter.z2[22]~feeder_combout $end
$var wire 1 J: Sintetizador0|S1|synth|channelData[4].filter.z2[22]~feeder_combout $end
$var wire 1 K: Sintetizador0|S1|synth|channelData[5].filter.z2[22]~feeder_combout $end
$var wire 1 L: Sintetizador0|S1|synth|channelData[7].filter.z2[22]~_wirecell_combout $end
$var wire 1 M: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~49_sumout $end
$var wire 1 N: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~8_combout $end
$var wire 1 O: Sintetizador0|S1|synth|channelData[1].filter.z1[22]~feeder_combout $end
$var wire 1 P: Sintetizador0|S1|synth|channelData[3].filter.z1[22]~feeder_combout $end
$var wire 1 Q: Sintetizador0|S1|synth|channelData[4].filter.z1[22]~feeder_combout $end
$var wire 1 R: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~41_sumout $end
$var wire 1 S: Sintetizador0|S1|synth|sampleSynthesizer|oDATA~8_combout $end
$var wire 1 T: Sintetizador0|S1|synth|channelData[2].sample[6]~feeder_combout $end
$var wire 1 U: Sintetizador0|S1|synth|channelData[6].sample[6]~feeder_combout $end
$var wire 1 V: Sintetizador0|S1|synth|channelData[7].sample[6]~_Duplicate_1_q $end
$var wire 1 W: Sintetizador0|S1|synth|sampleSynthesizer|comb~7_combout $end
$var wire 1 X: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~321 $end
$var wire 1 Y: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[21]~feeder_combout $end
$var wire 1 Z: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~25_sumout $end
$var wire 1 [: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~26_combout $end
$var wire 1 \: Sintetizador0|S1|synth|channelData[1].filter.z2[21]~feeder_combout $end
$var wire 1 ]: Sintetizador0|S1|synth|channelData[2].filter.z2[21]~feeder_combout $end
$var wire 1 ^: Sintetizador0|S1|synth|channelData[4].filter.z2[21]~feeder_combout $end
$var wire 1 _: Sintetizador0|S1|synth|channelData[5].filter.z2[21]~feeder_combout $end
$var wire 1 `: Sintetizador0|S1|synth|channelData[6].filter.z2[21]~feeder_combout $end
$var wire 1 a: Sintetizador0|S1|synth|channelData[7].filter.z2[21]~_wirecell_combout $end
$var wire 1 b: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~33_sumout $end
$var wire 1 c: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~4_combout $end
$var wire 1 d: Sintetizador0|S1|synth|channelData[2].filter.z1[21]~feeder_combout $end
$var wire 1 e: Sintetizador0|S1|synth|channelData[3].filter.z1[21]~feeder_combout $end
$var wire 1 f: Sintetizador0|S1|synth|channelData[4].filter.z1[21]~feeder_combout $end
$var wire 1 g: Sintetizador0|S1|synth|channelData[5].filter.z1[21]~feeder_combout $end
$var wire 1 h: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~25_sumout $end
$var wire 1 i: Sintetizador0|S1|synth|sampleSynthesizer|oDATA~4_combout $end
$var wire 1 j: Sintetizador0|S1|synth|channelData[2].sample[5]~feeder_combout $end
$var wire 1 k: Sintetizador0|S1|synth|channelData[3].sample[5]~feeder_combout $end
$var wire 1 l: Sintetizador0|S1|synth|channelData[5].sample[5]~feeder_combout $end
$var wire 1 m: Sintetizador0|S1|synth|channelData[6].sample[5]~feeder_combout $end
$var wire 1 n: Sintetizador0|S1|synth|channelData[7].sample[5]~_Duplicate_1_q $end
$var wire 1 o: Sintetizador0|S1|synth|sampleSynthesizer|comb~6_combout $end
$var wire 1 p: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~320 $end
$var wire 1 q: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~57_sumout $end
$var wire 1 r: Sintetizador0|S1|synth|sampleSynthesizer|oDATA~12_combout $end
$var wire 1 s: Sintetizador0|S1|synth|channelData[1].sample[4]~feeder_combout $end
$var wire 1 t: Sintetizador0|S1|synth|channelData[2].sample[4]~feeder_combout $end
$var wire 1 u: Sintetizador0|S1|synth|channelData[4].sample[4]~feeder_combout $end
$var wire 1 v: Sintetizador0|S1|synth|channelData[6].sample[4]~feeder_combout $end
$var wire 1 w: Sintetizador0|S1|synth|channelData[7].sample[4]~_Duplicate_1_q $end
$var wire 1 x: Sintetizador0|S1|synth|sampleSynthesizer|comb~5_combout $end
$var wire 1 y: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~319 $end
$var wire 1 z: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[19]~feeder_combout $end
$var wire 1 {: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~17_sumout $end
$var wire 1 |: Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~24_combout $end
$var wire 1 }: Sintetizador0|S1|synth|channelData[1].filter.z2[19]~feeder_combout $end
$var wire 1 ~: Sintetizador0|S1|synth|channelData[3].filter.z2[19]~feeder_combout $end
$var wire 1 !; Sintetizador0|S1|synth|channelData[5].filter.z2[19]~feeder_combout $end
$var wire 1 "; Sintetizador0|S1|synth|channelData[6].filter.z2[19]~feeder_combout $end
$var wire 1 #; Sintetizador0|S1|synth|channelData[7].filter.z2[19]~_wirecell_combout $end
$var wire 1 $; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~25_sumout $end
$var wire 1 %; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~2_combout $end
$var wire 1 &; Sintetizador0|S1|synth|channelData[3].filter.z1[19]~feeder_combout $end
$var wire 1 '; Sintetizador0|S1|synth|channelData[4].filter.z1[19]~feeder_combout $end
$var wire 1 (; Sintetizador0|S1|synth|channelData[7].filter.z1[19]~feeder_combout $end
$var wire 1 ); Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~17_sumout $end
$var wire 1 *; Sintetizador0|S1|synth|sampleSynthesizer|oDATA~2_combout $end
$var wire 1 +; Sintetizador0|S1|synth|channelData[2].sample[3]~feeder_combout $end
$var wire 1 ,; Sintetizador0|S1|synth|channelData[3].sample[3]~feeder_combout $end
$var wire 1 -; Sintetizador0|S1|synth|channelData[6].sample[3]~feeder_combout $end
$var wire 1 .; Sintetizador0|S1|synth|channelData[7].sample[3]~_Duplicate_1_q $end
$var wire 1 /; Sintetizador0|S1|synth|sampleSynthesizer|comb~4_combout $end
$var wire 1 0; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~318 $end
$var wire 1 1; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~49_sumout $end
$var wire 1 2; Sintetizador0|S1|synth|sampleSynthesizer|oDATA~10_combout $end
$var wire 1 3; Sintetizador0|S1|synth|channelData[4].sample[2]~feeder_combout $end
$var wire 1 4; Sintetizador0|S1|synth|channelData[5].sample[2]~feeder_combout $end
$var wire 1 5; Sintetizador0|S1|synth|channelData[7].sample[2]~_Duplicate_1_q $end
$var wire 1 6; Sintetizador0|S1|synth|sampleSynthesizer|comb~3_combout $end
$var wire 1 7; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~318 $end
$var wire 1 8; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~6 $end
$var wire 1 9; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~1_sumout $end
$var wire 1 :; Sintetizador0|S1|synth|channelData[1].filter.z2[31]~feeder_combout $end
$var wire 1 ;; Sintetizador0|S1|synth|channelData[3].filter.z2[31]~feeder_combout $end
$var wire 1 <; Sintetizador0|S1|synth|channelData[6].filter.z2[31]~feeder_combout $end
$var wire 1 =; Sintetizador0|S1|synth|channelData[7].filter.z2[31]~_wirecell_combout $end
$var wire 1 >; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~1_wirecell_combout $end
$var wire 1 ?; Sintetizador0|S1|synth|channelData[2].filter.z1[31]~feeder_combout $end
$var wire 1 @; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~38 $end
$var wire 1 A; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~5_sumout $end
$var wire 1 B; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~33_sumout $end
$var wire 1 C; Sintetizador0|S1|synth|sampleSynthesizer|oDATA~6_combout $end
$var wire 1 D; Sintetizador0|S1|synth|channelData[2].sample[1]~feeder_combout $end
$var wire 1 E; Sintetizador0|S1|synth|channelData[4].sample[1]~feeder_combout $end
$var wire 1 F; Sintetizador0|S1|synth|channelData[5].sample[1]~feeder_combout $end
$var wire 1 G; Sintetizador0|S1|synth|channelData[7].sample[1]~_Duplicate_1_q $end
$var wire 1 H; Sintetizador0|S1|synth|sampleSynthesizer|comb~2_combout $end
$var wire 1 I; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2[16]~feeder_combout $end
$var wire 1 J; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add2~65_sumout $end
$var wire 1 K; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~36_combout $end
$var wire 1 L; Sintetizador0|S1|synth|channelData[1].filter.z2[16]~feeder_combout $end
$var wire 1 M; Sintetizador0|S1|synth|channelData[2].filter.z2[16]~feeder_combout $end
$var wire 1 N; Sintetizador0|S1|synth|channelData[4].filter.z2[16]~feeder_combout $end
$var wire 1 O; Sintetizador0|S1|synth|channelData[5].filter.z2[16]~feeder_combout $end
$var wire 1 P; Sintetizador0|S1|synth|channelData[6].filter.z2[16]~feeder_combout $end
$var wire 1 Q; Sintetizador0|S1|synth|channelData[7].filter.z2[16]~_wirecell_combout $end
$var wire 1 R; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add1~73_sumout $end
$var wire 1 S; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA~14_combout $end
$var wire 1 T; Sintetizador0|S1|synth|channelData[2].filter.z1[16]~feeder_combout $end
$var wire 1 U; Sintetizador0|S1|synth|channelData[5].filter.z1[16]~feeder_combout $end
$var wire 1 V; Sintetizador0|S1|synth|channelData[7].filter.z1[16]~feeder_combout $end
$var wire 1 W; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~65_sumout $end
$var wire 1 X; Sintetizador0|S1|synth|sampleSynthesizer|oDATA~14_combout $end
$var wire 1 Y; Sintetizador0|S1|synth|channelData[1].sample[0]~feeder_combout $end
$var wire 1 Z; Sintetizador0|S1|synth|channelData[2].sample[0]~feeder_combout $end
$var wire 1 [; Sintetizador0|S1|synth|channelData[6].sample[0]~DUPLICATE_q $end
$var wire 1 \; Sintetizador0|S1|synth|channelData[4].sample[15]~feeder_combout $end
$var wire 1 ]; Sintetizador0|S1|synth|channelData[5].sample[15]~feeder_combout $end
$var wire 1 ^; Sintetizador0|S1|synth|channelData[7].sample[15]~_Duplicate_9_q $end
$var wire 1 _; Sintetizador0|S1|synth|sampleSynthesizer|comb~0_combout $end
$var wire 1 `; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~6 $end
$var wire 1 a; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~1_sumout $end
$var wire 1 b; Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Add0~13_sumout $end
$var wire 1 c; Sintetizador0|S1|synth|sampleSynthesizer|oDATA~1_combout $end
$var wire 1 d; Sintetizador0|S1|synth|channelData[1].sample[11]~feeder_combout $end
$var wire 1 e; Sintetizador0|S1|synth|channelData[2].sample[11]~feeder_combout $end
$var wire 1 f; Sintetizador0|S1|synth|channelData[5].sample[11]~feeder_combout $end
$var wire 1 g; Sintetizador0|S1|synth|channelData[7].sample[11]~_Duplicate_1_q $end
$var wire 1 h; Sintetizador0|S1|synth|mixer|Add0~61_sumout $end
$var wire 1 i; Sintetizador0|S1|synth|mixer|Add0~62 $end
$var wire 1 j; Sintetizador0|S1|synth|mixer|Add0~29_sumout $end
$var wire 1 k; Sintetizador0|S1|synth|mixer|Add0~30 $end
$var wire 1 l; Sintetizador0|S1|synth|mixer|Add0~45_sumout $end
$var wire 1 m; Sintetizador0|S1|synth|mixer|Add0~46 $end
$var wire 1 n; Sintetizador0|S1|synth|mixer|Add0~13_sumout $end
$var wire 1 o; Sintetizador0|S1|synth|mixer|Add0~14 $end
$var wire 1 p; Sintetizador0|S1|synth|mixer|Add0~53_sumout $end
$var wire 1 q; Sintetizador0|S1|synth|mixer|Add0~54 $end
$var wire 1 r; Sintetizador0|S1|synth|mixer|Add0~21_sumout $end
$var wire 1 s; Sintetizador0|S1|synth|mixer|Add0~22 $end
$var wire 1 t; Sintetizador0|S1|synth|mixer|Add0~37_sumout $end
$var wire 1 u; Sintetizador0|S1|synth|mixer|Add0~38 $end
$var wire 1 v; Sintetizador0|S1|synth|mixer|Add0~5_sumout $end
$var wire 1 w; Sintetizador0|S1|synth|mixer|Add0~6 $end
$var wire 1 x; Sintetizador0|S1|synth|mixer|Add0~57_sumout $end
$var wire 1 y; Sintetizador0|S1|synth|mixer|Add0~58 $end
$var wire 1 z; Sintetizador0|S1|synth|mixer|Add0~25_sumout $end
$var wire 1 {; Sintetizador0|S1|synth|mixer|Add0~26 $end
$var wire 1 |; Sintetizador0|S1|synth|mixer|Add0~41_sumout $end
$var wire 1 }; Sintetizador0|S1|synth|mixer|Add0~42 $end
$var wire 1 ~; Sintetizador0|S1|synth|mixer|Add0~9_sumout $end
$var wire 1 !< Sintetizador0|S1|synth|mixer|mixed[11]~feeder_combout $end
$var wire 1 "< Sintetizador0|S1|synth|mixer|always0~0_combout $end
$var wire 1 #< Audio0|u5|SEL_Cont[0]~3_combout $end
$var wire 1 $< Audio0|u5|SEL_Cont[1]~2_combout $end
$var wire 1 %< Audio0|u5|SEL_Cont[2]~1_combout $end
$var wire 1 &< Audio0|u5|SEL_Cont[3]~0_combout $end
$var wire 1 '< Audio0|u5|SEL_Cont[3]~feeder_combout $end
$var wire 1 (< Sintetizador0|S1|synth|mixer|Add0~10 $end
$var wire 1 )< Sintetizador0|S1|synth|mixer|Add0~49_sumout $end
$var wire 1 *< Sintetizador0|S1|synth|mixer|Add0~50 $end
$var wire 1 +< Sintetizador0|S1|synth|mixer|Add0~17_sumout $end
$var wire 1 ,< Sintetizador0|S1|synth|mixer|Add0~18 $end
$var wire 1 -< Sintetizador0|S1|synth|mixer|Add0~33_sumout $end
$var wire 1 .< Sintetizador0|S1|synth|mixer|Add0~34 $end
$var wire 1 /< Sintetizador0|S1|synth|mixer|Add0~1_sumout $end
$var wire 1 0< Sintetizador0|S1|synth|mixer|mixed[15]~feeder_combout $end
$var wire 1 1< Audio0|u5|Mux1~0_combout $end
$var wire 1 2< Sintetizador0|S1|SAMPLE_OUT[9]~feeder_combout $end
$var wire 1 3< Sintetizador0|S1|SAMPLE_OUT[5]~feeder_combout $end
$var wire 1 4< Sintetizador0|S1|synth|mixer|mixed[13]~feeder_combout $end
$var wire 1 5< Audio0|u5|Mux1~1_combout $end
$var wire 1 6< Sintetizador0|S1|synth|mixer|mixed[4]~feeder_combout $end
$var wire 1 7< Sintetizador0|S1|synth|mixer|mixed[8]~feeder_combout $end
$var wire 1 8< Audio0|u5|Mux1~3_combout $end
$var wire 1 9< Sintetizador0|S1|synth|mixer|mixed[10]~feeder_combout $end
$var wire 1 :< Sintetizador0|S1|SAMPLE_OUT[10]~feeder_combout $end
$var wire 1 ;< Sintetizador0|S1|synth|mixer|mixed[6]~feeder_combout $end
$var wire 1 << Sintetizador0|S1|SAMPLE_OUT[14]~feeder_combout $end
$var wire 1 =< Audio0|u5|Mux1~2_combout $end
$var wire 1 >< Audio0|u5|Mux1~4_combout $end
$var wire 1 ?< Audio0|u3|u0|SCLK~0_combout $end
$var wire 1 @< Audio0|u3|u0|Selector1~0_combout $end
$var wire 1 A< Audio0|u3|u0|SCLK~1_combout $end
$var wire 1 B< Audio0|u3|u0|SCLK~q $end
$var wire 1 C< Audio0|u3|u0|I2C_SCLK~0_combout $end
$var wire 1 D< Audio0|u3|u0|I2C_SCLK~1_combout $end
$var wire 1 E< SW[8]~input_o $end
$var wire 1 F< SW[9]~input_o $end
$var wire 1 G< Display70|Dec0|Decoder0~0_combout $end
$var wire 1 H< KEY[1]~input_o $end
$var wire 1 I< CLOCK0|CLKSelectFast~0_combout $end
$var wire 1 J< CLOCK0|CLKSelectFast~q $end
$var wire 1 K< CLOCK0|Add3~21_sumout $end
$var wire 1 L< SW[1]~input_o $end
$var wire 1 M< SW[0]~input_o $end
$var wire 1 N< SW[2]~input_o $end
$var wire 1 O< CLOCK0|Add3~22 $end
$var wire 1 P< CLOCK0|Add3~25_sumout $end
$var wire 1 Q< CLOCK0|Add3~26 $end
$var wire 1 R< CLOCK0|Add3~29_sumout $end
$var wire 1 S< CLOCK0|Equal2~5_combout $end
$var wire 1 T< SW[3]~input_o $end
$var wire 1 U< CLOCK0|Add3~30 $end
$var wire 1 V< CLOCK0|Add3~1_sumout $end
$var wire 1 W< CLOCK0|Add3~2 $end
$var wire 1 X< CLOCK0|Add3~5_sumout $end
$var wire 1 Y< CLOCK0|Add3~6 $end
$var wire 1 Z< CLOCK0|Add3~9_sumout $end
$var wire 1 [< CLOCK0|Add3~10 $end
$var wire 1 \< CLOCK0|Add3~13_sumout $end
$var wire 1 ]< SW[4]~input_o $end
$var wire 1 ^< CLOCK0|Equal2~3_combout $end
$var wire 1 _< CLOCK0|Equal2~2_combout $end
$var wire 1 `< CLOCK0|Equal2~1_combout $end
$var wire 1 a< CLOCK0|Add3~14 $end
$var wire 1 b< CLOCK0|Add3~17_sumout $end
$var wire 1 c< CLOCK0|Equal2~4_combout $end
$var wire 1 d< CLOCK0|Equal2~0_combout $end
$var wire 1 e< CLOCK0|Equal2~6_combout $end
$var wire 1 f< CLOCK0|CLKAutoFast~0_combout $end
$var wire 1 g< CLOCK0|CLKAutoFast~q $end
$var wire 1 h< CLOCK0|Add2~41_sumout $end
$var wire 1 i< CLOCK0|Add1~0_combout $end
$var wire 1 j< CLOCK0|Add2~14 $end
$var wire 1 k< CLOCK0|Add2~57_sumout $end
$var wire 1 l< CLOCK0|Add2~58 $end
$var wire 1 m< CLOCK0|Add2~53_sumout $end
$var wire 1 n< CLOCK0|Add2~54 $end
$var wire 1 o< CLOCK0|Add2~81_sumout $end
$var wire 1 p< CLOCK0|Add2~82 $end
$var wire 1 q< CLOCK0|Add2~85_sumout $end
$var wire 1 r< CLOCK0|Add2~86 $end
$var wire 1 s< CLOCK0|Add2~89_sumout $end
$var wire 1 t< CLOCK0|Add2~90 $end
$var wire 1 u< CLOCK0|Add2~1_sumout $end
$var wire 1 v< CLOCK0|Equal1~0_combout $end
$var wire 1 w< CLOCK0|Add2~2 $end
$var wire 1 x< CLOCK0|Add2~5_sumout $end
$var wire 1 y< CLOCK0|Add2~6 $end
$var wire 1 z< CLOCK0|Add2~93_sumout $end
$var wire 1 {< CLOCK0|Add2~94 $end
$var wire 1 |< CLOCK0|Add2~97_sumout $end
$var wire 1 }< CLOCK0|Add1~1_combout $end
$var wire 1 ~< CLOCK0|Add2~98 $end
$var wire 1 != CLOCK0|Add2~101_sumout $end
$var wire 1 "= CLOCK0|Equal1~6_combout $end
$var wire 1 #= CLOCK0|Equal1~7_combout $end
$var wire 1 $= CLOCK0|Add2~42 $end
$var wire 1 %= CLOCK0|Add2~45_sumout $end
$var wire 1 &= CLOCK0|Add2~46 $end
$var wire 1 '= CLOCK0|Add2~49_sumout $end
$var wire 1 (= CLOCK0|Add2~50 $end
$var wire 1 )= CLOCK0|Add2~77_sumout $end
$var wire 1 *= CLOCK0|Add2~78 $end
$var wire 1 += CLOCK0|Add2~9_sumout $end
$var wire 1 ,= CLOCK0|Add2~10 $end
$var wire 1 -= CLOCK0|Add2~73_sumout $end
$var wire 1 .= CLOCK0|Add2~74 $end
$var wire 1 /= CLOCK0|Add2~69_sumout $end
$var wire 1 0= CLOCK0|Add2~70 $end
$var wire 1 1= CLOCK0|Add2~65_sumout $end
$var wire 1 2= CLOCK0|Add2~66 $end
$var wire 1 3= CLOCK0|Add2~61_sumout $end
$var wire 1 4= CLOCK0|Add2~62 $end
$var wire 1 5= CLOCK0|Add2~37_sumout $end
$var wire 1 6= CLOCK0|Add2~38 $end
$var wire 1 7= CLOCK0|Add2~33_sumout $end
$var wire 1 8= CLOCK0|Add2~34 $end
$var wire 1 9= CLOCK0|Add2~29_sumout $end
$var wire 1 := CLOCK0|Add2~30 $end
$var wire 1 ;= CLOCK0|Add2~25_sumout $end
$var wire 1 <= CLOCK0|Add2~26 $end
$var wire 1 == CLOCK0|Add2~21_sumout $end
$var wire 1 >= CLOCK0|Add2~22 $end
$var wire 1 ?= CLOCK0|Add2~17_sumout $end
$var wire 1 @= CLOCK0|Add2~18 $end
$var wire 1 A= CLOCK0|Add2~13_sumout $end
$var wire 1 B= CLOCK0|Equal1~2_combout $end
$var wire 1 C= CLOCK0|Equal1~4_combout $end
$var wire 1 D= CLOCK0|Equal1~3_combout $end
$var wire 1 E= CLOCK0|Equal1~1_combout $end
$var wire 1 F= CLOCK0|Equal1~5_combout $end
$var wire 1 G= CLOCK0|CLKAutoSlow~0_combout $end
$var wire 1 H= CLOCK0|CLKAutoSlow~q $end
$var wire 1 I= CLOCK0|CLK~0_combout $end
$var wire 1 J= KEY[3]~input_o $end
$var wire 1 K= CLOCK0|CLKManual~0_combout $end
$var wire 1 L= CLOCK0|CLKManual~q $end
$var wire 1 M= KEY[2]~input_o $end
$var wire 1 N= CLOCK0|CLKSelectAuto~0_combout $end
$var wire 1 O= CLOCK0|CLKSelectAuto~feeder_combout $end
$var wire 1 P= SW[5]~input_o $end
$var wire 1 Q= CLOCK0|Timer10|Add0~73_sumout $end
$var wire 1 R= CLOCK0|Timer10|Add0~42 $end
$var wire 1 S= CLOCK0|Timer10|Add0~49_sumout $end
$var wire 1 T= CLOCK0|Timer10|stop~1_combout $end
$var wire 1 U= CLOCK0|Timer10|Add0~50 $end
$var wire 1 V= CLOCK0|Timer10|Add0~53_sumout $end
$var wire 1 W= CLOCK0|Timer10|Add0~54 $end
$var wire 1 X= CLOCK0|Timer10|Add0~9_sumout $end
$var wire 1 Y= CLOCK0|Timer10|Add0~10 $end
$var wire 1 Z= CLOCK0|Timer10|Add0~13_sumout $end
$var wire 1 [= CLOCK0|Timer10|Add0~14 $end
$var wire 1 \= CLOCK0|Timer10|Add0~21_sumout $end
$var wire 1 ]= CLOCK0|Timer10|Add0~22 $end
$var wire 1 ^= CLOCK0|Timer10|Add0~61_sumout $end
$var wire 1 _= CLOCK0|Timer10|Add0~62 $end
$var wire 1 `= CLOCK0|Timer10|Add0~25_sumout $end
$var wire 1 a= CLOCK0|Timer10|Add0~26 $end
$var wire 1 b= CLOCK0|Timer10|Add0~29_sumout $end
$var wire 1 c= CLOCK0|Timer10|Add0~30 $end
$var wire 1 d= CLOCK0|Timer10|Add0~1_sumout $end
$var wire 1 e= CLOCK0|Timer10|Add0~2 $end
$var wire 1 f= CLOCK0|Timer10|Add0~89_sumout $end
$var wire 1 g= CLOCK0|Timer10|Add0~90 $end
$var wire 1 h= CLOCK0|Timer10|Add0~93_sumout $end
$var wire 1 i= CLOCK0|Timer10|Add0~94 $end
$var wire 1 j= CLOCK0|Timer10|Add0~97_sumout $end
$var wire 1 k= CLOCK0|Timer10|Add0~98 $end
$var wire 1 l= CLOCK0|Timer10|Add0~101_sumout $end
$var wire 1 m= CLOCK0|Timer10|Add0~102 $end
$var wire 1 n= CLOCK0|Timer10|Add0~105_sumout $end
$var wire 1 o= CLOCK0|Timer10|Add0~106 $end
$var wire 1 p= CLOCK0|Timer10|Add0~57_sumout $end
$var wire 1 q= CLOCK0|Timer10|Add0~58 $end
$var wire 1 r= CLOCK0|Timer10|Add0~113_sumout $end
$var wire 1 s= CLOCK0|Timer10|Add0~114 $end
$var wire 1 t= CLOCK0|Timer10|Add0~117_sumout $end
$var wire 1 u= CLOCK0|Timer10|Add0~118 $end
$var wire 1 v= CLOCK0|Timer10|Add0~121_sumout $end
$var wire 1 w= CLOCK0|Timer10|Equal0~4_combout $end
$var wire 1 x= CLOCK0|Timer10|Equal0~3_combout $end
$var wire 1 y= CLOCK0|Timer10|Equal0~2_combout $end
$var wire 1 z= CLOCK0|Timer10|Equal0~5_combout $end
$var wire 1 {= CLOCK0|Timer10|Equal0~0_combout $end
$var wire 1 |= CLOCK0|Timer10|contador[23]~0_combout $end
$var wire 1 }= CLOCK0|Timer10|Add0~74 $end
$var wire 1 ~= CLOCK0|Timer10|Add0~77_sumout $end
$var wire 1 !> CLOCK0|Timer10|Add0~78 $end
$var wire 1 "> CLOCK0|Timer10|Add0~81_sumout $end
$var wire 1 #> CLOCK0|Timer10|Add0~82 $end
$var wire 1 $> CLOCK0|Timer10|Add0~109_sumout $end
$var wire 1 %> CLOCK0|Timer10|Add0~110 $end
$var wire 1 &> CLOCK0|Timer10|Add0~125_sumout $end
$var wire 1 '> CLOCK0|Timer10|Add0~126 $end
$var wire 1 (> CLOCK0|Timer10|Add0~69_sumout $end
$var wire 1 )> CLOCK0|Timer10|Add0~70 $end
$var wire 1 *> CLOCK0|Timer10|Add0~85_sumout $end
$var wire 1 +> CLOCK0|Timer10|Add0~86 $end
$var wire 1 ,> CLOCK0|Timer10|Add0~45_sumout $end
$var wire 1 -> CLOCK0|Timer10|Add0~46 $end
$var wire 1 .> CLOCK0|Timer10|Add0~17_sumout $end
$var wire 1 /> CLOCK0|Timer10|Add0~18 $end
$var wire 1 0> CLOCK0|Timer10|Add0~5_sumout $end
$var wire 1 1> CLOCK0|Timer10|Add0~6 $end
$var wire 1 2> CLOCK0|Timer10|Add0~65_sumout $end
$var wire 1 3> CLOCK0|Timer10|Add0~66 $end
$var wire 1 4> CLOCK0|Timer10|Add0~33_sumout $end
$var wire 1 5> CLOCK0|Timer10|Add0~34 $end
$var wire 1 6> CLOCK0|Timer10|Add0~37_sumout $end
$var wire 1 7> CLOCK0|Timer10|Add0~38 $end
$var wire 1 8> CLOCK0|Timer10|Add0~41_sumout $end
$var wire 1 9> CLOCK0|Timer10|Equal0~1_combout $end
$var wire 1 :> CLOCK0|Timer10|Equal0~6_combout $end
$var wire 1 ;> CLOCK0|Timer10|stop~0_combout $end
$var wire 1 <> CLOCK0|Timer10|stop~q $end
$var wire 1 => altera_reserved_tms~input_o $end
$var wire 1 >> altera_reserved_tck~input_o $end
$var wire 1 ?> altera_reserved_tdi~input_o $end
$var wire 1 @> altera_internal_jtag~TDIUTAP $end
$var wire 1 A> altera_internal_jtag~TMSUTAP $end
$var wire 1 B> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout $end
$var wire 1 C> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout $end
$var wire 1 D> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout $end
$var wire 1 E> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout $end
$var wire 1 F> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout $end
$var wire 1 G> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout $end
$var wire 1 H> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 I> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 J> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 K> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 L> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout $end
$var wire 1 M> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout $end
$var wire 1 N> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout $end
$var wire 1 O> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout $end
$var wire 1 P> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout $end
$var wire 1 Q> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout $end
$var wire 1 R> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout $end
$var wire 1 S> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout $end
$var wire 1 T> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout $end
$var wire 1 U> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout $end
$var wire 1 V> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q $end
$var wire 1 W> ~QIC_CREATED_GND~I_combout $end
$var wire 1 X> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout $end
$var wire 1 Y> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout $end
$var wire 1 Z> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout $end
$var wire 1 [> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout $end
$var wire 1 \> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout $end
$var wire 1 ]> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 ^> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout $end
$var wire 1 _> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout $end
$var wire 1 `> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout $end
$var wire 1 a> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q $end
$var wire 1 b> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout $end
$var wire 1 c> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q $end
$var wire 1 d> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~13_combout $end
$var wire 1 e> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout $end
$var wire 1 f> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout $end
$var wire 1 g> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 h> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout $end
$var wire 1 i> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout $end
$var wire 1 j> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 k> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 l> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout $end
$var wire 1 m> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 n> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 o> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q $end
$var wire 1 p> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout $end
$var wire 1 q> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout $end
$var wire 1 r> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout $end
$var wire 1 s> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout $end
$var wire 1 t> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout $end
$var wire 1 u> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q $end
$var wire 1 v> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout $end
$var wire 1 w> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 x> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 y> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 z> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout $end
$var wire 1 {> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout $end
$var wire 1 |> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout $end
$var wire 1 }> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 ~> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q $end
$var wire 1 !? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout $end
$var wire 1 "? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0_combout $end
$var wire 1 #? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout $end
$var wire 1 $? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout $end
$var wire 1 %? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout $end
$var wire 1 &? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout $end
$var wire 1 '? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout $end
$var wire 1 (? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q $end
$var wire 1 )? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout $end
$var wire 1 *? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q $end
$var wire 1 +? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout $end
$var wire 1 ,? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q $end
$var wire 1 -? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~0_combout $end
$var wire 1 .? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 /? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout $end
$var wire 1 0? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 1? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 2? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 3? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 4? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 5? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 6? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 7? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 8? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 9? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout $end
$var wire 1 :? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 ;? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 <? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 =? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 >? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 ?? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 @? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 A? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 B? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 C? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 D? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 E? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 F? MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout $end
$var wire 1 G? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 H? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout $end
$var wire 1 I? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout $end
$var wire 1 J? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout $end
$var wire 1 K? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q $end
$var wire 1 L? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout $end
$var wire 1 M? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout $end
$var wire 1 N? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout $end
$var wire 1 O? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q $end
$var wire 1 P? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout $end
$var wire 1 Q? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q $end
$var wire 1 R? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout $end
$var wire 1 S? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q $end
$var wire 1 T? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout $end
$var wire 1 U? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout $end
$var wire 1 V? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 W? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout $end
$var wire 1 X? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q $end
$var wire 1 Y? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout $end
$var wire 1 Z? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q $end
$var wire 1 [? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 \? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout $end
$var wire 1 ]? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q $end
$var wire 1 ^? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout $end
$var wire 1 _? auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q $end
$var wire 1 `? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~0_combout $end
$var wire 1 a? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 b? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 c? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE_q $end
$var wire 1 d? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout $end
$var wire 1 e? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q $end
$var wire 1 f? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 g? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 h? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 i? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 j? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 k? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 l? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 m? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout $end
$var wire 1 n? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 o? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 p? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout $end
$var wire 1 q? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 r? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 s? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout $end
$var wire 1 t? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 u? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 v? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout $end
$var wire 1 w? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 x? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 y? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout $end
$var wire 1 z? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 {? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 |? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout $end
$var wire 1 }? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 ~? MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 !@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout $end
$var wire 1 "@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 #@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 $@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout $end
$var wire 1 %@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 &@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 '@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~feeder_combout $end
$var wire 1 (@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 )@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 *@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~feeder_combout $end
$var wire 1 +@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout $end
$var wire 1 ,@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout $end
$var wire 1 -@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q $end
$var wire 1 .@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout $end
$var wire 1 /@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q $end
$var wire 1 0@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 1@ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 2@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 3@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~feeder_combout $end
$var wire 1 4@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~5_combout $end
$var wire 1 5@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~q $end
$var wire 1 6@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~feeder_combout $end
$var wire 1 7@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout $end
$var wire 1 8@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~9_combout $end
$var wire 1 9@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q $end
$var wire 1 :@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7_combout $end
$var wire 1 ;@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout $end
$var wire 1 <@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~feeder_combout $end
$var wire 1 =@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~q $end
$var wire 1 >@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~feeder_combout $end
$var wire 1 ?@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q $end
$var wire 1 @@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 A@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~feeder_combout $end
$var wire 1 B@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~q $end
$var wire 1 C@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~feeder_combout $end
$var wire 1 D@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q $end
$var wire 1 E@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~feeder_combout $end
$var wire 1 F@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~q $end
$var wire 1 G@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~feeder_combout $end
$var wire 1 H@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q $end
$var wire 1 I@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~0_combout $end
$var wire 1 J@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 K@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 L@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 M@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q $end
$var wire 1 N@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout $end
$var wire 1 O@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 P@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 Q@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 R@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 S@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 T@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 U@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 V@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout $end
$var wire 1 W@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 X@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 Y@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 Z@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 [@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 \@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 ]@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 ^@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 _@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 `@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 a@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 b@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 c@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 d@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 e@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 f@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 g@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 h@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 i@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 j@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 k@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 $end
$var wire 1 l@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout $end
$var wire 1 m@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~feeder_combout $end
$var wire 1 n@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~q $end
$var wire 1 o@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~feeder_combout $end
$var wire 1 p@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q $end
$var wire 1 q@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 r@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 s@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout $end
$var wire 1 t@ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 u@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~feeder_combout $end
$var wire 1 v@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~6_combout $end
$var wire 1 w@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~q $end
$var wire 1 x@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~feeder_combout $end
$var wire 1 y@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~10_combout $end
$var wire 1 z@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~11_combout $end
$var wire 1 {@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~q $end
$var wire 1 |@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout $end
$var wire 1 }@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout $end
$var wire 1 ~@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3]~feeder_combout $end
$var wire 1 !A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3]~q $end
$var wire 1 "A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]~feeder_combout $end
$var wire 1 #A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]~q $end
$var wire 1 $A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 %A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]~feeder_combout $end
$var wire 1 &A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]~q $end
$var wire 1 'A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]~feeder_combout $end
$var wire 1 (A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]~q $end
$var wire 1 )A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]~feeder_combout $end
$var wire 1 *A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]~q $end
$var wire 1 +A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]~feeder_combout $end
$var wire 1 ,A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]~q $end
$var wire 1 -A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~0_combout $end
$var wire 1 .A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q $end
$var wire 1 /A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 0A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 1A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 2A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 3A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 4A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 5A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 6A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 7A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 8A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 9A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 :A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout $end
$var wire 1 ;A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 <A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 =A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 >A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 ?A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 @A MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 AA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 BA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 CA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 DA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 EA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 FA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 GA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 HA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 IA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 JA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 KA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 LA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 MA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 NA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 OA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout $end
$var wire 1 PA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][4]~feeder_combout $end
$var wire 1 QA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][4]~q $end
$var wire 1 RA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]~feeder_combout $end
$var wire 1 SA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]~q $end
$var wire 1 TA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 UA MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 VA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~26_combout $end
$var wire 1 WA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 XA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout $end
$var wire 1 YA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder_combout $end
$var wire 1 ZA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~4_combout $end
$var wire 1 [A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q $end
$var wire 1 \A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder_combout $end
$var wire 1 ]A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6_combout $end
$var wire 1 ^A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout $end
$var wire 1 _A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q $end
$var wire 1 `A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout $end
$var wire 1 aA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout $end
$var wire 1 bA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder_combout $end
$var wire 1 cA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q $end
$var wire 1 dA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder_combout $end
$var wire 1 eA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q $end
$var wire 1 fA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 gA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder_combout $end
$var wire 1 hA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q $end
$var wire 1 iA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder_combout $end
$var wire 1 jA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q $end
$var wire 1 kA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder_combout $end
$var wire 1 lA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q $end
$var wire 1 mA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder_combout $end
$var wire 1 nA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q $end
$var wire 1 oA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~0_combout $end
$var wire 1 pA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE_q $end
$var wire 1 qA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 rA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 sA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 tA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 uA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 vA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 wA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2_combout $end
$var wire 1 xA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 yA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 zA MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 {A MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q $end
$var wire 1 |A MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 }A MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout $end
$var wire 1 ~A MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 !B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 "B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout $end
$var wire 1 #B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 $B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 %B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout $end
$var wire 1 &B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 'B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 (B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout $end
$var wire 1 )B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 *B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 +B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout $end
$var wire 1 ,B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 -B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 .B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout $end
$var wire 1 /B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 0B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 1B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout $end
$var wire 1 2B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder_combout $end
$var wire 1 3B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q $end
$var wire 1 4B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder_combout $end
$var wire 1 5B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q $end
$var wire 1 6B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 7B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 8B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout $end
$var wire 1 9B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout $end
$var wire 1 :B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout $end
$var wire 1 ;B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout $end
$var wire 1 <B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q $end
$var wire 1 =B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout $end
$var wire 1 >B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout $end
$var wire 1 ?B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout $end
$var wire 1 @B MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout $end
$var wire 1 AB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout $end
$var wire 1 BB MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout $end
$var wire 1 CB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout $end
$var wire 1 DB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout $end
$var wire 1 EB MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 FB MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 GB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout $end
$var wire 1 HB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout $end
$var wire 1 IB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q $end
$var wire 1 JB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout $end
$var wire 1 KB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q $end
$var wire 1 LB MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 MB MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 NB MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 OB MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 PB MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 QB MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 RB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout $end
$var wire 1 SB MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 TB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout $end
$var wire 1 UB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q $end
$var wire 1 VB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout $end
$var wire 1 WB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q $end
$var wire 1 XB MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 YB MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 ZB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][4]~feeder_combout $end
$var wire 1 [B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~7_combout $end
$var wire 1 \B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][4]~q $end
$var wire 1 ]B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]~feeder_combout $end
$var wire 1 ^B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~12_combout $end
$var wire 1 _B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~13_combout $end
$var wire 1 `B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]~q $end
$var wire 1 aB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~feeder_combout $end
$var wire 1 bB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~q $end
$var wire 1 cB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~feeder_combout $end
$var wire 1 dB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~q $end
$var wire 1 eB break0|brk0|mgl_prim1|is_in_use_reg~0_combout $end
$var wire 1 fB break0|brk0|mgl_prim1|is_in_use_reg~feeder_combout $end
$var wire 1 gB break0|brk0|mgl_prim1|is_in_use_reg~q $end
$var wire 1 hB MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 iB MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 jB MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 kB MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 lB MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 mB MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout $end
$var wire 1 nB MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 oB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout $end
$var wire 1 pB MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 qB MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout $end
$var wire 1 rB MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 sB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout $end
$var wire 1 tB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q $end
$var wire 1 uB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout $end
$var wire 1 vB auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q $end
$var wire 1 wB MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 xB MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 yB MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 zB MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 {B MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 |B MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 }B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout $end
$var wire 1 ~B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout $end
$var wire 1 !C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout $end
$var wire 1 "C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout $end
$var wire 1 #C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout $end
$var wire 1 $C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 %C MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 &C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout $end
$var wire 1 'C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout $end
$var wire 1 (C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]~feeder_combout $end
$var wire 1 )C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]~q $end
$var wire 1 *C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]~feeder_combout $end
$var wire 1 +C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]~q $end
$var wire 1 ,C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2]~feeder_combout $end
$var wire 1 -C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2]~q $end
$var wire 1 .C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]~feeder_combout $end
$var wire 1 /C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]~q $end
$var wire 1 0C break0|brk0|mgl_prim1|ir_loaded_address_reg[0]~0_combout $end
$var wire 1 1C break0|brk0|mgl_prim1|process_1~0_combout $end
$var wire 1 2C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout $end
$var wire 1 3C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout $end
$var wire 1 4C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout $end
$var wire 1 5C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout $end
$var wire 1 6C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout $end
$var wire 1 7C auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q $end
$var wire 1 8C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 9C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 :C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout $end
$var wire 1 ;C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 <C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 =C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q $end
$var wire 1 >C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 ?C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 @C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 AC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 BC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 CC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q $end
$var wire 1 DC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 EC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 FC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 GC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout $end
$var wire 1 HC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 IC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 JC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 KC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 LC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 MC auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][5]~feeder_combout $end
$var wire 1 NC auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][5]~q $end
$var wire 1 OC auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]~feeder_combout $end
$var wire 1 PC auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]~q $end
$var wire 1 QC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 RC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout $end
$var wire 1 SC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout $end
$var wire 1 TC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout $end
$var wire 1 UC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout $end
$var wire 1 VC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout $end
$var wire 1 WC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout $end
$var wire 1 XC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout $end
$var wire 1 YC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 ZC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~1_combout $end
$var wire 1 [C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout $end
$var wire 1 \C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout $end
$var wire 1 ]C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout $end
$var wire 1 ^C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout $end
$var wire 1 _C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout $end
$var wire 1 `C MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout $end
$var wire 1 aC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout $end
$var wire 1 bC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout $end
$var wire 1 cC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout $end
$var wire 1 dC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout $end
$var wire 1 eC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout $end
$var wire 1 fC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout $end
$var wire 1 gC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout $end
$var wire 1 hC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout $end
$var wire 1 iC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout $end
$var wire 1 jC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout $end
$var wire 1 kC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout $end
$var wire 1 lC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout $end
$var wire 1 mC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout $end
$var wire 1 nC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout $end
$var wire 1 oC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout $end
$var wire 1 pC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout $end
$var wire 1 qC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout $end
$var wire 1 rC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout $end
$var wire 1 sC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout $end
$var wire 1 tC MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 uC MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 vC MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 wC MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 xC MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout $end
$var wire 1 yC MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 zC MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 {C MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 |C MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 }C MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 ~C MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 !D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 "D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 #D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout $end
$var wire 1 $D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 %D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 &D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 'D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 (D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 )D auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout $end
$var wire 1 *D auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q $end
$var wire 1 +D auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout $end
$var wire 1 ,D auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q $end
$var wire 1 -D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 .D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout $end
$var wire 1 /D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout $end
$var wire 1 0D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout $end
$var wire 1 1D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout $end
$var wire 1 2D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout $end
$var wire 1 3D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout $end
$var wire 1 4D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout $end
$var wire 1 5D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 6D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~1_combout $end
$var wire 1 7D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout $end
$var wire 1 8D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout $end
$var wire 1 9D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout $end
$var wire 1 :D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout $end
$var wire 1 ;D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout $end
$var wire 1 <D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout $end
$var wire 1 =D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout $end
$var wire 1 >D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout $end
$var wire 1 ?D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout $end
$var wire 1 @D MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout $end
$var wire 1 AD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout $end
$var wire 1 BD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout $end
$var wire 1 CD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout $end
$var wire 1 DD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout $end
$var wire 1 ED MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout $end
$var wire 1 FD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout $end
$var wire 1 GD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout $end
$var wire 1 HD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout $end
$var wire 1 ID MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout $end
$var wire 1 JD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout $end
$var wire 1 KD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout $end
$var wire 1 LD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout $end
$var wire 1 MD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout $end
$var wire 1 ND MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout $end
$var wire 1 OD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout $end
$var wire 1 PD MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 QD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~feeder_combout $end
$var wire 1 RD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~q $end
$var wire 1 SD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~feeder_combout $end
$var wire 1 TD auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~q $end
$var wire 1 UD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 VD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 WD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout $end
$var wire 1 XD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q $end
$var wire 1 YD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 ZD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 [D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 \D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 ]D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 ^D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 _D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 `D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 aD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 bD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1_combout $end
$var wire 1 cD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 dD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout $end
$var wire 1 eD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 fD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 gD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 hD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 iD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 jD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout $end
$var wire 1 kD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout $end
$var wire 1 lD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout $end
$var wire 1 mD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout $end
$var wire 1 nD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout $end
$var wire 1 oD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout $end
$var wire 1 pD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout $end
$var wire 1 qD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout $end
$var wire 1 rD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout $end
$var wire 1 sD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout $end
$var wire 1 tD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout $end
$var wire 1 uD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout $end
$var wire 1 vD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout $end
$var wire 1 wD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout $end
$var wire 1 xD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout $end
$var wire 1 yD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout $end
$var wire 1 zD MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 {D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout $end
$var wire 1 |D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout $end
$var wire 1 }D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout $end
$var wire 1 ~D MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout $end
$var wire 1 !E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout $end
$var wire 1 "E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout $end
$var wire 1 #E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout $end
$var wire 1 $E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout $end
$var wire 1 %E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout $end
$var wire 1 &E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout $end
$var wire 1 'E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout $end
$var wire 1 (E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout $end
$var wire 1 )E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout $end
$var wire 1 *E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout $end
$var wire 1 +E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout $end
$var wire 1 ,E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout $end
$var wire 1 -E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout $end
$var wire 1 .E MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 /E auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout $end
$var wire 1 0E break0|brk0|mgl_prim1|constant_shift_reg[31]~feeder_combout $end
$var wire 1 1E break0|brk0|mgl_prim1|constant_update_reg[31]~feeder_combout $end
$var wire 1 2E break0|brk0|mgl_prim1|process_0~0_combout $end
$var wire 1 3E break0|brk0|mgl_prim1|sdr~0_combout $end
$var wire 1 4E break0|brk0|mgl_prim1|constant_shift_reg[9]~0_combout $end
$var wire 1 5E break0|brk0|mgl_prim1|constant_shift_reg[30]~feeder_combout $end
$var wire 1 6E break0|brk0|mgl_prim1|constant_shift_reg[29]~feeder_combout $end
$var wire 1 7E break0|brk0|mgl_prim1|constant_shift_reg[28]~feeder_combout $end
$var wire 1 8E break0|brk0|mgl_prim1|constant_shift_reg[27]~feeder_combout $end
$var wire 1 9E break0|brk0|mgl_prim1|constant_shift_reg[26]~feeder_combout $end
$var wire 1 :E break0|brk0|mgl_prim1|constant_shift_reg[25]~feeder_combout $end
$var wire 1 ;E break0|brk0|mgl_prim1|constant_shift_reg[24]~feeder_combout $end
$var wire 1 <E break0|brk0|mgl_prim1|constant_update_reg[24]~feeder_combout $end
$var wire 1 =E break0|brk0|mgl_prim1|constant_shift_reg[23]~feeder_combout $end
$var wire 1 >E break0|brk0|mgl_prim1|constant_shift_reg[22]~feeder_combout $end
$var wire 1 ?E break0|brk0|mgl_prim1|constant_update_reg[22]~feeder_combout $end
$var wire 1 @E break0|brk0|mgl_prim1|constant_shift_reg[21]~feeder_combout $end
$var wire 1 AE break0|brk0|mgl_prim1|constant_shift_reg[20]~feeder_combout $end
$var wire 1 BE break0|brk0|mgl_prim1|constant_shift_reg[19]~feeder_combout $end
$var wire 1 CE break0|brk0|mgl_prim1|constant_shift_reg[18]~feeder_combout $end
$var wire 1 DE break0|brk0|mgl_prim1|constant_update_reg[18]~feeder_combout $end
$var wire 1 EE break0|brk0|mgl_prim1|constant_shift_reg[17]~feeder_combout $end
$var wire 1 FE break0|brk0|mgl_prim1|constant_shift_reg[16]~feeder_combout $end
$var wire 1 GE break0|brk0|mgl_prim1|constant_shift_reg[15]~feeder_combout $end
$var wire 1 HE break0|brk0|mgl_prim1|constant_update_reg[15]~feeder_combout $end
$var wire 1 IE break0|brk0|mgl_prim1|constant_shift_reg[14]~feeder_combout $end
$var wire 1 JE break0|brk0|mgl_prim1|constant_shift_reg[13]~feeder_combout $end
$var wire 1 KE break0|brk0|mgl_prim1|constant_shift_reg[12]~feeder_combout $end
$var wire 1 LE break0|brk0|mgl_prim1|constant_shift_reg[11]~feeder_combout $end
$var wire 1 ME break0|brk0|mgl_prim1|constant_shift_reg[10]~feeder_combout $end
$var wire 1 NE break0|brk0|mgl_prim1|constant_shift_reg[9]~feeder_combout $end
$var wire 1 OE break0|brk0|mgl_prim1|constant_update_reg[9]~feeder_combout $end
$var wire 1 PE break0|brk0|mgl_prim1|constant_shift_reg[8]~feeder_combout $end
$var wire 1 QE break0|brk0|mgl_prim1|constant_update_reg[8]~feeder_combout $end
$var wire 1 RE break0|brk0|mgl_prim1|constant_shift_reg[7]~feeder_combout $end
$var wire 1 SE break0|brk0|mgl_prim1|constant_shift_reg[6]~feeder_combout $end
$var wire 1 TE break0|brk0|mgl_prim1|constant_shift_reg[5]~feeder_combout $end
$var wire 1 UE break0|brk0|mgl_prim1|constant_shift_reg[4]~feeder_combout $end
$var wire 1 VE break0|brk0|mgl_prim1|constant_update_reg[4]~DUPLICATE_q $end
$var wire 1 WE break0|brk0|mgl_prim1|constant_shift_reg[3]~feeder_combout $end
$var wire 1 XE break0|brk0|mgl_prim1|constant_shift_reg[2]~feeder_combout $end
$var wire 1 YE break0|brk0|mgl_prim1|constant_update_reg[2]~feeder_combout $end
$var wire 1 ZE break0|brk0|mgl_prim1|constant_shift_reg[1]~feeder_combout $end
$var wire 1 [E break0|brk0|mgl_prim1|constant_update_reg[1]~feeder_combout $end
$var wire 1 \E break0|brk0|mgl_prim1|constant_shift_reg[0]~feeder_combout $end
$var wire 1 ]E break0|brk0|mgl_prim1|constant_update_reg[0]~feeder_combout $end
$var wire 1 ^E break0|brk0|mgl_prim1|bypass_reg_out~0_combout $end
$var wire 1 _E break0|brk0|mgl_prim1|bypass_reg_out~q $end
$var wire 1 `E break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout $end
$var wire 1 aE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q $end
$var wire 1 bE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 cE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q $end
$var wire 1 dE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 eE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 fE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 gE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 hE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 iE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 jE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q $end
$var wire 1 kE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 lE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout $end
$var wire 1 mE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 nE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 oE break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 pE break0|brk0|mgl_prim1|adapted_tdo~0_combout $end
$var wire 1 qE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 rE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 sE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 tE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout $end
$var wire 1 uE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 vE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 wE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 xE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 yE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 zE MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 {E MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 |E MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 }E MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 ~E MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout $end
$var wire 1 !F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 "F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 #F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 $F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 %F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 &F auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder_combout $end
$var wire 1 'F auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q $end
$var wire 1 (F auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder_combout $end
$var wire 1 )F auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q $end
$var wire 1 *F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 +F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout $end
$var wire 1 ,F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout $end
$var wire 1 -F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 .F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout $end
$var wire 1 /F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout $end
$var wire 1 0F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout $end
$var wire 1 1F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout $end
$var wire 1 2F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout $end
$var wire 1 3F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout $end
$var wire 1 4F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout $end
$var wire 1 5F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout $end
$var wire 1 6F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout $end
$var wire 1 7F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout $end
$var wire 1 8F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout $end
$var wire 1 9F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout $end
$var wire 1 :F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout $end
$var wire 1 ;F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout $end
$var wire 1 <F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout $end
$var wire 1 =F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout $end
$var wire 1 >F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout $end
$var wire 1 ?F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout $end
$var wire 1 @F MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout $end
$var wire 1 AF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout $end
$var wire 1 BF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout $end
$var wire 1 CF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout $end
$var wire 1 DF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout $end
$var wire 1 EF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout $end
$var wire 1 FF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout $end
$var wire 1 GF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout $end
$var wire 1 HF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout $end
$var wire 1 IF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout $end
$var wire 1 JF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout $end
$var wire 1 KF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout $end
$var wire 1 LF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout $end
$var wire 1 MF MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 NF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 OF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~feeder_combout $end
$var wire 1 PF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~feeder_combout $end
$var wire 1 QF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~feeder_combout $end
$var wire 1 RF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~feeder_combout $end
$var wire 1 SF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 TF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1_combout $end
$var wire 1 UF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~feeder_combout $end
$var wire 1 VF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~feeder_combout $end
$var wire 1 WF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~feeder_combout $end
$var wire 1 XF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~feeder_combout $end
$var wire 1 YF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~feeder_combout $end
$var wire 1 ZF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~feeder_combout $end
$var wire 1 [F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~feeder_combout $end
$var wire 1 \F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~feeder_combout $end
$var wire 1 ]F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~feeder_combout $end
$var wire 1 ^F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~feeder_combout $end
$var wire 1 _F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~feeder_combout $end
$var wire 1 `F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~feeder_combout $end
$var wire 1 aF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~feeder_combout $end
$var wire 1 bF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~feeder_combout $end
$var wire 1 cF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~feeder_combout $end
$var wire 1 dF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout $end
$var wire 1 eF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~feeder_combout $end
$var wire 1 fF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~feeder_combout $end
$var wire 1 gF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~feeder_combout $end
$var wire 1 hF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~feeder_combout $end
$var wire 1 iF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout $end
$var wire 1 jF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout $end
$var wire 1 kF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout $end
$var wire 1 lF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout $end
$var wire 1 mF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout $end
$var wire 1 nF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout $end
$var wire 1 oF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout $end
$var wire 1 pF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout $end
$var wire 1 qF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 rF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout $end
$var wire 1 sF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q $end
$var wire 1 tF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 uF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 vF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 wF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 xF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 yF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 zF MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q $end
$var wire 1 {F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 |F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 }F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 ~F MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2_combout $end
$var wire 1 !G MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 "G MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 #G MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 $G MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 %G MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 &G MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 'G MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 (G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout $end
$var wire 1 )G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q $end
$var wire 1 *G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout $end
$var wire 1 +G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q $end
$var wire 1 ,G MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 -G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout $end
$var wire 1 .G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout $end
$var wire 1 /G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout $end
$var wire 1 0G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout $end
$var wire 1 1G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout $end
$var wire 1 2G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout $end
$var wire 1 3G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout $end
$var wire 1 4G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q $end
$var wire 1 5G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6_combout $end
$var wire 1 6G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout $end
$var wire 1 7G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~1_combout $end
$var wire 1 8G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout $end
$var wire 1 9G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout $end
$var wire 1 :G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0_combout $end
$var wire 1 ;G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout $end
$var wire 1 <G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout $end
$var wire 1 =G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 >G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 ?G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout $end
$var wire 1 @G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 AG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout $end
$var wire 1 BG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout $end
$var wire 1 CG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout $end
$var wire 1 DG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout $end
$var wire 1 EG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout $end
$var wire 1 FG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout $end
$var wire 1 GG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout $end
$var wire 1 HG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout $end
$var wire 1 IG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout $end
$var wire 1 JG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout $end
$var wire 1 KG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q $end
$var wire 1 LG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout $end
$var wire 1 MG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout $end
$var wire 1 NG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout $end
$var wire 1 OG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout $end
$var wire 1 PG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout $end
$var wire 1 QG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout $end
$var wire 1 RG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout $end
$var wire 1 SG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout $end
$var wire 1 TG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout $end
$var wire 1 UG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout $end
$var wire 1 VG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout $end
$var wire 1 WG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout $end
$var wire 1 XG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout $end
$var wire 1 YG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout $end
$var wire 1 ZG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout $end
$var wire 1 [G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout $end
$var wire 1 \G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout $end
$var wire 1 ]G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout $end
$var wire 1 ^G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout $end
$var wire 1 _G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout $end
$var wire 1 `G auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout $end
$var wire 1 aG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout $end
$var wire 1 bG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout $end
$var wire 1 cG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout $end
$var wire 1 dG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout $end
$var wire 1 eG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout $end
$var wire 1 fG auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q $end
$var wire 1 gG altera_internal_jtag~TCKUTAP $end
$var wire 1 hG break0|Equal1~1_combout $end
$var wire 1 iG break0|Equal1~5_combout $end
$var wire 1 jG break0|Equal1~2_combout $end
$var wire 1 kG break0|Equal1~3_combout $end
$var wire 1 lG break0|Equal1~4_combout $end
$var wire 1 mG break0|Equal1~0_combout $end
$var wire 1 nG break0|Equal1~6_combout $end
$var wire 1 oG break0|always1~0_combout $end
$var wire 1 pG break0|oBreak~q $end
$var wire 1 qG CLOCK0|always3~0_combout $end
$var wire 1 rG CLOCK0|CLKSelectAuto~q $end
$var wire 1 sG CLOCK0|CLK~combout $end
$var wire 1 tG CLOCK2_50~input_o $end
$var wire 1 uG VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF $end
$var wire 1 vG VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT $end
$var wire 1 wG VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 $end
$var wire 1 xG VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 $end
$var wire 1 yG VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 $end
$var wire 1 zG VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 $end
$var wire 1 {G VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 $end
$var wire 1 |G VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 $end
$var wire 1 }G VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP $end
$var wire 1 ~G VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 $end
$var wire 1 !H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM $end
$var wire 1 "H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 $end
$var wire 1 #H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT $end
$var wire 1 $H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN $end
$var wire 1 %H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN2 $end
$var wire 1 &H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK $end
$var wire 1 'H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 $end
$var wire 1 (H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 $end
$var wire 1 )H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 $end
$var wire 1 *H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 $end
$var wire 1 +H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 $end
$var wire 1 ,H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 $end
$var wire 1 -H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 $end
$var wire 1 .H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 $end
$var wire 1 /H VGA0|VGA0|xx|vgapll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk $end
$var wire 1 0H VGA0|VGA0|Add0~37_sumout $end
$var wire 1 1H VGA0|VGA0|Add0~30 $end
$var wire 1 2H VGA0|VGA0|Add0~33_sumout $end
$var wire 1 3H VGA0|VGA0|Add0~34 $end
$var wire 1 4H VGA0|VGA0|Add0~25_sumout $end
$var wire 1 5H VGA0|VGA0|Equal0~1_combout $end
$var wire 1 6H VGA0|VGA0|Equal0~0_combout $end
$var wire 1 7H VGA0|VGA0|Equal0~2_combout $end
$var wire 1 8H VGA0|VGA0|Add0~38 $end
$var wire 1 9H VGA0|VGA0|Add0~5_sumout $end
$var wire 1 :H VGA0|VGA0|Add0~6 $end
$var wire 1 ;H VGA0|VGA0|Add0~1_sumout $end
$var wire 1 <H VGA0|VGA0|Add0~2 $end
$var wire 1 =H VGA0|VGA0|Add0~9_sumout $end
$var wire 1 >H VGA0|VGA0|Add0~10 $end
$var wire 1 ?H VGA0|VGA0|Add0~17_sumout $end
$var wire 1 @H VGA0|VGA0|Add0~18 $end
$var wire 1 AH VGA0|VGA0|Add0~13_sumout $end
$var wire 1 BH VGA0|VGA0|Add0~14 $end
$var wire 1 CH VGA0|VGA0|Add0~21_sumout $end
$var wire 1 DH VGA0|VGA0|Add0~22 $end
$var wire 1 EH VGA0|VGA0|Add0~29_sumout $end
$var wire 1 FH VGA0|VGA0|Add1~33_sumout $end
$var wire 1 GH VGA0|VGA0|always2~1_combout $end
$var wire 1 HH VGA0|VGA0|Add1~30 $end
$var wire 1 IH VGA0|VGA0|Add1~37_sumout $end
$var wire 1 JH VGA0|VGA0|yCounter[8]~DUPLICATE_q $end
$var wire 1 KH VGA0|VGA0|always2~0_combout $end
$var wire 1 LH VGA0|VGA0|always2~2_combout $end
$var wire 1 MH VGA0|VGA0|Add1~34 $end
$var wire 1 NH VGA0|VGA0|Add1~1_sumout $end
$var wire 1 OH VGA0|VGA0|Add1~2 $end
$var wire 1 PH VGA0|VGA0|Add1~9_sumout $end
$var wire 1 QH VGA0|VGA0|Add1~10 $end
$var wire 1 RH VGA0|VGA0|Add1~5_sumout $end
$var wire 1 SH VGA0|VGA0|Add1~6 $end
$var wire 1 TH VGA0|VGA0|Add1~21_sumout $end
$var wire 1 UH VGA0|VGA0|Add1~22 $end
$var wire 1 VH VGA0|VGA0|Add1~13_sumout $end
$var wire 1 WH VGA0|VGA0|Add1~14 $end
$var wire 1 XH VGA0|VGA0|Add1~17_sumout $end
$var wire 1 YH VGA0|VGA0|Add1~18 $end
$var wire 1 ZH VGA0|VGA0|Add1~25_sumout $end
$var wire 1 [H VGA0|VGA0|Add1~26 $end
$var wire 1 \H VGA0|VGA0|Add1~29_sumout $end
$var wire 1 ]H VGA0|VGA0|RegDisp0|oPixel[12]~0_combout $end
$var wire 1 ^H VGA0|VGA0|RegDisp0|oPixel[12]~1_combout $end
$var wire 1 _H SW[7]~input_o $end
$var wire 1 `H VGA0|VGA0|RegDisp0|HexF0|Decoder0~1_combout $end
$var wire 1 aH VGA0|VGA0|RegDisp0|HexF0|Decoder0~0_combout $end
$var wire 1 bH VGA0|VGA0|RegDisp0|HexF0|Decoder0~2_combout $end
$var wire 1 cH VGA0|VGA0|RegDisp0|HexF0|Mux3~0_combout $end
$var wire 1 dH VGA0|VGA0|RegDisp0|HexF0|Decoder0~4_combout $end
$var wire 1 eH VGA0|VGA0|RegDisp0|HexF0|Decoder0~3_combout $end
$var wire 1 fH VGA0|VGA0|RegDisp0|HexF0|Mux4~0_combout $end
$var wire 1 gH VGA0|VGA0|RegDisp0|HexF0|Mux5~3_combout $end
$var wire 1 hH VGA0|VGA0|RegDisp0|HexF0|Mux5~0_combout $end
$var wire 1 iH VGA0|VGA0|RegDisp0|HexF0|Mux5~1_combout $end
$var wire 1 jH VGA0|VGA0|RegDisp0|HexF0|Mux5~4_combout $end
$var wire 1 kH VGA0|VGA0|RegDisp0|HexF0|Mux1~0_combout $end
$var wire 1 lH VGA0|VGA0|RegDisp0|HexF0|Mux5~2_combout $end
$var wire 1 mH VGA0|VGA0|yCounter[7]~DUPLICATE_q $end
$var wire 1 nH VGA0|VGA0|yCounter[4]~DUPLICATE_q $end
$var wire 1 oH VGA0|VGA0|Add3~10 $end
$var wire 1 pH VGA0|VGA0|Add3~11 $end
$var wire 1 qH VGA0|VGA0|Add3~14 $end
$var wire 1 rH VGA0|VGA0|Add3~15 $end
$var wire 1 sH VGA0|VGA0|Add3~18 $end
$var wire 1 tH VGA0|VGA0|Add3~19 $end
$var wire 1 uH VGA0|VGA0|Add3~22 $end
$var wire 1 vH VGA0|VGA0|Add3~23 $end
$var wire 1 wH VGA0|VGA0|Add3~26 $end
$var wire 1 xH VGA0|VGA0|Add3~27 $end
$var wire 1 yH VGA0|VGA0|Add3~30 $end
$var wire 1 zH VGA0|VGA0|Add3~31 $end
$var wire 1 {H VGA0|VGA0|Add3~34 $end
$var wire 1 |H VGA0|VGA0|Add3~35 $end
$var wire 1 }H VGA0|VGA0|Add3~38 $end
$var wire 1 ~H VGA0|VGA0|Add3~39 $end
$var wire 1 !I VGA0|VGA0|Add3~42 $end
$var wire 1 "I VGA0|VGA0|Add3~43 $end
$var wire 1 #I VGA0|VGA0|Add3~1_sumout $end
$var wire 1 $I VGA0|VGA0|Add3~2 $end
$var wire 1 %I VGA0|VGA0|Add3~3 $end
$var wire 1 &I VGA0|VGA0|Add3~5_sumout $end
$var wire 1 'I VGA0|VGA0|Add3~9_sumout $end
$var wire 1 (I VGA0|VGA0|Add3~13_sumout $end
$var wire 1 )I VGA0|VGA0|Add3~17_sumout $end
$var wire 1 *I VGA0|VGA0|Add3~21_sumout $end
$var wire 1 +I VGA0|VGA0|Add3~25_sumout $end
$var wire 1 ,I VGA0|VGA0|Add3~29_sumout $end
$var wire 1 -I VGA0|VGA0|Add3~33_sumout $end
$var wire 1 .I VGA0|VGA0|Add3~37_sumout $end
$var wire 1 /I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a78~portadataout $end
$var wire 1 0I VGA0|VGA0|Mux3~1_combout $end
$var wire 1 1I VGA0|VGA0|Add3~41_sumout $end
$var wire 1 2I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a22~portadataout $end
$var wire 1 3I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a54~portadataout $end
$var wire 1 4I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout $end
$var wire 1 5I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a86 $end
$var wire 1 6I VGA0|VGA0|Mux1~0_combout $end
$var wire 1 7I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a46~portadataout $end
$var wire 1 8I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a14~portadataout $end
$var wire 1 9I VGA0|VGA0|Mux3~0_combout $end
$var wire 1 :I VGA0|VGA0|Mux1~1_combout $end
$var wire 1 ;I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a94 $end
$var wire 1 <I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a62~portadataout $end
$var wire 1 =I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a38~portadataout $end
$var wire 1 >I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a6~portadataout $end
$var wire 1 ?I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a70~portadataout $end
$var wire 1 @I VGA0|VGA0|Mux1~2_combout $end
$var wire 1 AI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a30~portadataout $end
$var wire 1 BI VGA0|VGA0|Mux1~3_combout $end
$var wire 1 CI VGA0|VGA0|RegDisp0|oPixel[22]~2_combout $end
$var wire 1 DI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a87 $end
$var wire 1 EI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a55~portadataout $end
$var wire 1 FI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a23~portadataout $end
$var wire 1 GI VGA0|VGA0|Mux0~0_combout $end
$var wire 1 HI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a47~portadataout $end
$var wire 1 II VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a79~portadataout $end
$var wire 1 JI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a15~portadataout $end
$var wire 1 KI VGA0|VGA0|Mux0~1_combout $end
$var wire 1 LI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a39~portadataout $end
$var wire 1 MI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a71~portadataout $end
$var wire 1 NI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a7~portadataout $end
$var wire 1 OI VGA0|VGA0|Mux0~2_combout $end
$var wire 1 PI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a63~portadataout $end
$var wire 1 QI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a95 $end
$var wire 1 RI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a31~portadataout $end
$var wire 1 SI VGA0|VGA0|Mux0~3_combout $end
$var wire 1 TI VGA0|VGA0|RegDisp0|oPixel[23]~3_combout $end
$var wire 1 UI VGA0|VGA0|RegDisp0|always1~2_combout $end
$var wire 1 VI VGA0|VGA0|RegDisp0|oPixel~4_combout $end
$var wire 1 WI VGA0|VGA0|RegDisp0|always1~1_combout $end
$var wire 1 XI VGA0|VGA0|RegDisp0|always1~0_combout $end
$var wire 1 YI VGA0|VGA0|RegDisp0|oPixel[18]~6_combout $end
$var wire 1 ZI VGA0|VGA0|RegDisp0|oPixel[28]~7_combout $end
$var wire 1 [I VGA0|VGA0|RegDisp0|oPixel[18]~5_combout $end
$var wire 1 \I VGA0|VGA0|RegDisp0|oPixel[28]~8_combout $end
$var wire 1 ]I VGA0|VGA0|RegDisp0|oPixel[29]~9_combout $end
$var wire 1 ^I VGA0|VGA0|VGA_VS1~0_combout $end
$var wire 1 _I VGA0|VGA0|VGA_BLANK1~0_combout $end
$var wire 1 `I VGA0|VGA0|VGA_BLANK1~q $end
$var wire 1 aI VGA0|VGA0|VGA_BLANK~feeder_combout $end
$var wire 1 bI VGA0|VGA0|VGA_BLANK~q $end
$var wire 1 cI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a12~portadataout $end
$var wire 1 dI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a76~portadataout $end
$var wire 1 eI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a44~portadataout $end
$var wire 1 fI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a20~portadataout $end
$var wire 1 gI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a52~portadataout $end
$var wire 1 hI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a84 $end
$var wire 1 iI VGA0|VGA0|Mux3~3_combout $end
$var wire 1 jI VGA0|VGA0|Mux3~4_combout $end
$var wire 1 kI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a60~portadataout $end
$var wire 1 lI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a68~portadataout $end
$var wire 1 mI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a4~portadataout $end
$var wire 1 nI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a36~portadataout $end
$var wire 1 oI VGA0|VGA0|Mux3~5_combout $end
$var wire 1 pI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a92 $end
$var wire 1 qI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a28~portadataout $end
$var wire 1 rI VGA0|VGA0|Mux3~6_combout $end
$var wire 1 sI VGA0|VGA0|RegDisp0|oPixel[12]~10_combout $end
$var wire 1 tI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a77~portadataout $end
$var wire 1 uI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a53~portadataout $end
$var wire 1 vI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a85 $end
$var wire 1 wI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a21~portadataout $end
$var wire 1 xI VGA0|VGA0|Mux2~0_combout $end
$var wire 1 yI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a45~portadataout $end
$var wire 1 zI VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a13~portadataout $end
$var wire 1 {I VGA0|VGA0|Mux2~1_combout $end
$var wire 1 |I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a61~portadataout $end
$var wire 1 }I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a93 $end
$var wire 1 ~I VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a69~portadataout $end
$var wire 1 !J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a5~portadataout $end
$var wire 1 "J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a37~portadataout $end
$var wire 1 #J VGA0|VGA0|Mux2~2_combout $end
$var wire 1 $J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a29~portadataout $end
$var wire 1 %J VGA0|VGA0|Mux2~3_combout $end
$var wire 1 &J VGA0|VGA0|RegDisp0|oPixel[13]~11_combout $end
$var wire 1 'J VGA0|VGA0|RegDisp0|oPixel[12]~12_combout $end
$var wire 1 (J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a75~portadataout $end
$var wire 1 )J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a43~portadataout $end
$var wire 1 *J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a11~portadataout $end
$var wire 1 +J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a19~portadataout $end
$var wire 1 ,J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a83 $end
$var wire 1 -J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a51~portadataout $end
$var wire 1 .J VGA0|VGA0|RegDisp0|oPixel[14]~15_combout $end
$var wire 1 /J VGA0|VGA0|RegDisp0|oPixel[14]~16_combout $end
$var wire 1 0J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a3~portadataout $end
$var wire 1 1J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a35~portadataout $end
$var wire 1 2J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a67~portadataout $end
$var wire 1 3J VGA0|VGA0|RegDisp0|oPixel[14]~13_combout $end
$var wire 1 4J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a59~portadataout $end
$var wire 1 5J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a91 $end
$var wire 1 6J VGA0|VGA0|RegDisp0|oPixel[14]~14_combout $end
$var wire 1 7J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a27~portadataout $end
$var wire 1 8J VGA0|VGA0|Mux3~2_combout $end
$var wire 1 9J VGA0|VGA0|RegDisp0|oPixel[14]~17_combout $end
$var wire 1 :J VGA0|VGA0|RegDisp0|oPixel[18]~18_combout $end
$var wire 1 ;J VGA0|VGA0|RegDisp0|oPixel[19]~19_combout $end
$var wire 1 <J VGA0|VGA0|VGA_HS1~1_combout $end
$var wire 1 =J VGA0|VGA0|VGA_HS1~0_combout $end
$var wire 1 >J VGA0|VGA0|VGA_HS1~2_combout $end
$var wire 1 ?J VGA0|VGA0|VGA_HS1~q $end
$var wire 1 @J VGA0|VGA0|VGA_HS~q $end
$var wire 1 AJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a41~portadataout $end
$var wire 1 BJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a17~portadataout $end
$var wire 1 CJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a81 $end
$var wire 1 DJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a49~portadataout $end
$var wire 1 EJ VGA0|VGA0|Mux6~0_combout $end
$var wire 1 FJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a73~portadataout $end
$var wire 1 GJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a9~portadataout $end
$var wire 1 HJ VGA0|VGA0|Mux6~1_combout $end
$var wire 1 IJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a89 $end
$var wire 1 JJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a57~portadataout $end
$var wire 1 KJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a33~portadataout $end
$var wire 1 LJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a1~portadataout $end
$var wire 1 MJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a65~portadataout $end
$var wire 1 NJ VGA0|VGA0|Mux6~2_combout $end
$var wire 1 OJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a25~portadataout $end
$var wire 1 PJ VGA0|VGA0|Mux6~3_combout $end
$var wire 1 QJ VGA0|VGA0|RegDisp0|oPixel[2]~20_combout $end
$var wire 1 RJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a42~portadataout $end
$var wire 1 SJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a74~portadataout $end
$var wire 1 TJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a82 $end
$var wire 1 UJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a18~portadataout $end
$var wire 1 VJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a50~portadataout $end
$var wire 1 WJ VGA0|VGA0|Mux5~0_combout $end
$var wire 1 XJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a10~portadataout $end
$var wire 1 YJ VGA0|VGA0|Mux5~1_combout $end
$var wire 1 ZJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a90 $end
$var wire 1 [J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a58~portadataout $end
$var wire 1 \J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a66~portadataout $end
$var wire 1 ]J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a34~portadataout $end
$var wire 1 ^J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a2~portadataout $end
$var wire 1 _J VGA0|VGA0|Mux5~2_combout $end
$var wire 1 `J VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a26~portadataout $end
$var wire 1 aJ VGA0|VGA0|Mux5~3_combout $end
$var wire 1 bJ VGA0|VGA0|RegDisp0|oPixel[3]~21_combout $end
$var wire 1 cJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a88 $end
$var wire 1 dJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a32~portadataout $end
$var wire 1 eJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a0~portadataout $end
$var wire 1 fJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a64~portadataout $end
$var wire 1 gJ VGA0|VGA0|RegDisp0|oPixel[4]~22_combout $end
$var wire 1 hJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a56~portadataout $end
$var wire 1 iJ VGA0|VGA0|RegDisp0|oPixel[4]~23_combout $end
$var wire 1 jJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a24~portadataout $end
$var wire 1 kJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a72~portadataout $end
$var wire 1 lJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a40~portadataout $end
$var wire 1 mJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a16~portadataout $end
$var wire 1 nJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a48~portadataout $end
$var wire 1 oJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a80 $end
$var wire 1 pJ VGA0|VGA0|RegDisp0|oPixel[4]~24_combout $end
$var wire 1 qJ VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a8~portadataout $end
$var wire 1 rJ VGA0|VGA0|RegDisp0|oPixel[4]~25_combout $end
$var wire 1 sJ VGA0|VGA0|RegDisp0|oPixel[4]~26_combout $end
$var wire 1 tJ VGA0|VGA0|RegDisp0|oPixel[8]~27_combout $end
$var wire 1 uJ VGA0|VGA0|RegDisp0|oPixel[9]~28_combout $end
$var wire 1 vJ VGA0|VGA0|VGA_VS1~1_combout $end
$var wire 1 wJ VGA0|VGA0|VGA_VS1~2_combout $end
$var wire 1 xJ VGA0|VGA0|VGA_VS1~q $end
$var wire 1 yJ VGA0|VGA0|VGA_VS~q $end
$var wire 1 zJ altera_internal_jtag~TDO $end
$var wire 1 {J MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 |J MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 }J MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 ~J MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 !K VGA0|VGA0|xCounter [9] $end
$var wire 1 "K VGA0|VGA0|xCounter [8] $end
$var wire 1 #K VGA0|VGA0|xCounter [7] $end
$var wire 1 $K VGA0|VGA0|xCounter [6] $end
$var wire 1 %K VGA0|VGA0|xCounter [5] $end
$var wire 1 &K VGA0|VGA0|xCounter [4] $end
$var wire 1 'K VGA0|VGA0|xCounter [3] $end
$var wire 1 (K VGA0|VGA0|xCounter [2] $end
$var wire 1 )K VGA0|VGA0|xCounter [1] $end
$var wire 1 *K VGA0|VGA0|xCounter [0] $end
$var wire 1 +K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 ,K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 -K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 .K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 /K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 0K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 1K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 2K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 3K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 4K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 5K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 6K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 7K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 8K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 9K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 :K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 ;K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 <K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 =K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 >K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 ?K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 @K MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 AK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 BK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 CK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 DK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 EK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 FK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 GK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 HK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 IK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 JK MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 KK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 LK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 MK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 NK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 OK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 PK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 QK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 RK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 SK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 TK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 UK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 VK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 WK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 XK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 YK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 ZK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 [K MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 \K MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 ]K MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 ^K MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 _K MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 `K MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 aK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 bK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 cK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 dK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 eK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 fK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 gK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 hK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 iK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 jK MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 kK VGA0|VGA0|xx|vgapll_inst|altera_pll_i|fboutclk_wire [1] $end
$var wire 1 lK VGA0|VGA0|xx|vgapll_inst|altera_pll_i|fboutclk_wire [0] $end
$var wire 1 mK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [31] $end
$var wire 1 nK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [30] $end
$var wire 1 oK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [29] $end
$var wire 1 pK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [28] $end
$var wire 1 qK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [27] $end
$var wire 1 rK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [26] $end
$var wire 1 sK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [25] $end
$var wire 1 tK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [24] $end
$var wire 1 uK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [23] $end
$var wire 1 vK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [22] $end
$var wire 1 wK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [21] $end
$var wire 1 xK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [20] $end
$var wire 1 yK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [19] $end
$var wire 1 zK Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [18] $end
$var wire 1 {K Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [17] $end
$var wire 1 |K Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [16] $end
$var wire 1 }K Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [15] $end
$var wire 1 ~K Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [14] $end
$var wire 1 !L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [13] $end
$var wire 1 "L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [12] $end
$var wire 1 #L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [11] $end
$var wire 1 $L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [10] $end
$var wire 1 %L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [9] $end
$var wire 1 &L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [8] $end
$var wire 1 'L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [7] $end
$var wire 1 (L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [6] $end
$var wire 1 )L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [5] $end
$var wire 1 *L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [4] $end
$var wire 1 +L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [3] $end
$var wire 1 ,L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [2] $end
$var wire 1 -L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [1] $end
$var wire 1 .L Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z2 [0] $end
$var wire 1 /L Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [7] $end
$var wire 1 0L Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [6] $end
$var wire 1 1L Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [5] $end
$var wire 1 2L Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [4] $end
$var wire 1 3L Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [3] $end
$var wire 1 4L Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [2] $end
$var wire 1 5L Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [1] $end
$var wire 1 6L Sintetizador0|S1|synth|sampleSynthesizer|envelope|attack_counter [0] $end
$var wire 1 7L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 8L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 9L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 :L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 ;L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 <L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 =L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 >L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 ?L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 @L MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 AL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 BL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 CL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 DL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 EL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 FL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 GL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 HL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 IL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 JL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 KL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 LL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 ML MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 NL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 OL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 PL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 QL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 RL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 SL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 TL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 UL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 VL MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 WL VGA0|VGA0|yCounter [9] $end
$var wire 1 XL VGA0|VGA0|yCounter [8] $end
$var wire 1 YL VGA0|VGA0|yCounter [7] $end
$var wire 1 ZL VGA0|VGA0|yCounter [6] $end
$var wire 1 [L VGA0|VGA0|yCounter [5] $end
$var wire 1 \L VGA0|VGA0|yCounter [4] $end
$var wire 1 ]L VGA0|VGA0|yCounter [3] $end
$var wire 1 ^L VGA0|VGA0|yCounter [2] $end
$var wire 1 _L VGA0|VGA0|yCounter [1] $end
$var wire 1 `L VGA0|VGA0|yCounter [0] $end
$var wire 1 aL break0|brk0|mgl_prim1|constant_shift_reg [31] $end
$var wire 1 bL break0|brk0|mgl_prim1|constant_shift_reg [30] $end
$var wire 1 cL break0|brk0|mgl_prim1|constant_shift_reg [29] $end
$var wire 1 dL break0|brk0|mgl_prim1|constant_shift_reg [28] $end
$var wire 1 eL break0|brk0|mgl_prim1|constant_shift_reg [27] $end
$var wire 1 fL break0|brk0|mgl_prim1|constant_shift_reg [26] $end
$var wire 1 gL break0|brk0|mgl_prim1|constant_shift_reg [25] $end
$var wire 1 hL break0|brk0|mgl_prim1|constant_shift_reg [24] $end
$var wire 1 iL break0|brk0|mgl_prim1|constant_shift_reg [23] $end
$var wire 1 jL break0|brk0|mgl_prim1|constant_shift_reg [22] $end
$var wire 1 kL break0|brk0|mgl_prim1|constant_shift_reg [21] $end
$var wire 1 lL break0|brk0|mgl_prim1|constant_shift_reg [20] $end
$var wire 1 mL break0|brk0|mgl_prim1|constant_shift_reg [19] $end
$var wire 1 nL break0|brk0|mgl_prim1|constant_shift_reg [18] $end
$var wire 1 oL break0|brk0|mgl_prim1|constant_shift_reg [17] $end
$var wire 1 pL break0|brk0|mgl_prim1|constant_shift_reg [16] $end
$var wire 1 qL break0|brk0|mgl_prim1|constant_shift_reg [15] $end
$var wire 1 rL break0|brk0|mgl_prim1|constant_shift_reg [14] $end
$var wire 1 sL break0|brk0|mgl_prim1|constant_shift_reg [13] $end
$var wire 1 tL break0|brk0|mgl_prim1|constant_shift_reg [12] $end
$var wire 1 uL break0|brk0|mgl_prim1|constant_shift_reg [11] $end
$var wire 1 vL break0|brk0|mgl_prim1|constant_shift_reg [10] $end
$var wire 1 wL break0|brk0|mgl_prim1|constant_shift_reg [9] $end
$var wire 1 xL break0|brk0|mgl_prim1|constant_shift_reg [8] $end
$var wire 1 yL break0|brk0|mgl_prim1|constant_shift_reg [7] $end
$var wire 1 zL break0|brk0|mgl_prim1|constant_shift_reg [6] $end
$var wire 1 {L break0|brk0|mgl_prim1|constant_shift_reg [5] $end
$var wire 1 |L break0|brk0|mgl_prim1|constant_shift_reg [4] $end
$var wire 1 }L break0|brk0|mgl_prim1|constant_shift_reg [3] $end
$var wire 1 ~L break0|brk0|mgl_prim1|constant_shift_reg [2] $end
$var wire 1 !M break0|brk0|mgl_prim1|constant_shift_reg [1] $end
$var wire 1 "M break0|brk0|mgl_prim1|constant_shift_reg [0] $end
$var wire 1 #M Audio0|u3|mI2C_CLK_DIV [15] $end
$var wire 1 $M Audio0|u3|mI2C_CLK_DIV [14] $end
$var wire 1 %M Audio0|u3|mI2C_CLK_DIV [13] $end
$var wire 1 &M Audio0|u3|mI2C_CLK_DIV [12] $end
$var wire 1 'M Audio0|u3|mI2C_CLK_DIV [11] $end
$var wire 1 (M Audio0|u3|mI2C_CLK_DIV [10] $end
$var wire 1 )M Audio0|u3|mI2C_CLK_DIV [9] $end
$var wire 1 *M Audio0|u3|mI2C_CLK_DIV [8] $end
$var wire 1 +M Audio0|u3|mI2C_CLK_DIV [7] $end
$var wire 1 ,M Audio0|u3|mI2C_CLK_DIV [6] $end
$var wire 1 -M Audio0|u3|mI2C_CLK_DIV [5] $end
$var wire 1 .M Audio0|u3|mI2C_CLK_DIV [4] $end
$var wire 1 /M Audio0|u3|mI2C_CLK_DIV [3] $end
$var wire 1 0M Audio0|u3|mI2C_CLK_DIV [2] $end
$var wire 1 1M Audio0|u3|mI2C_CLK_DIV [1] $end
$var wire 1 2M Audio0|u3|mI2C_CLK_DIV [0] $end
$var wire 1 3M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 4M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 5M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 6M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 7M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 8M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 9M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 :M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 ;M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 <M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 =M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 >M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 ?M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 @M MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 AM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 BM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 CM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 DM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 EM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 FM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 GM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 HM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 IM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 JM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 KM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 LM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 MM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 NM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 OM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 PM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 QM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 RM MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 SM MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 TM MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 UM MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 VM MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 WM MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 XM MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 YM MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 ZM Audio0|u4|LRCK_1X_DIV [8] $end
$var wire 1 [M Audio0|u4|LRCK_1X_DIV [7] $end
$var wire 1 \M Audio0|u4|LRCK_1X_DIV [6] $end
$var wire 1 ]M Audio0|u4|LRCK_1X_DIV [5] $end
$var wire 1 ^M Audio0|u4|LRCK_1X_DIV [4] $end
$var wire 1 _M Audio0|u4|LRCK_1X_DIV [3] $end
$var wire 1 `M Audio0|u4|LRCK_1X_DIV [2] $end
$var wire 1 aM Audio0|u4|LRCK_1X_DIV [1] $end
$var wire 1 bM Audio0|u4|LRCK_1X_DIV [0] $end
$var wire 1 cM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 dM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 eM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 fM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 gM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 hM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 iM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 jM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 kM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 lM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 mM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 nM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 oM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 pM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 qM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 rM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 sM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 tM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 uM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 vM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 wM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 xM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 yM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 zM MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 {M MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 |M MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 }M MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 ~M MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 !N MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 "N MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 #N MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 $N MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 %N Sintetizador0|S1|synth|channelData[1].filter.z1 [31] $end
$var wire 1 &N Sintetizador0|S1|synth|channelData[1].filter.z1 [30] $end
$var wire 1 'N Sintetizador0|S1|synth|channelData[1].filter.z1 [29] $end
$var wire 1 (N Sintetizador0|S1|synth|channelData[1].filter.z1 [28] $end
$var wire 1 )N Sintetizador0|S1|synth|channelData[1].filter.z1 [27] $end
$var wire 1 *N Sintetizador0|S1|synth|channelData[1].filter.z1 [26] $end
$var wire 1 +N Sintetizador0|S1|synth|channelData[1].filter.z1 [25] $end
$var wire 1 ,N Sintetizador0|S1|synth|channelData[1].filter.z1 [24] $end
$var wire 1 -N Sintetizador0|S1|synth|channelData[1].filter.z1 [23] $end
$var wire 1 .N Sintetizador0|S1|synth|channelData[1].filter.z1 [22] $end
$var wire 1 /N Sintetizador0|S1|synth|channelData[1].filter.z1 [21] $end
$var wire 1 0N Sintetizador0|S1|synth|channelData[1].filter.z1 [20] $end
$var wire 1 1N Sintetizador0|S1|synth|channelData[1].filter.z1 [19] $end
$var wire 1 2N Sintetizador0|S1|synth|channelData[1].filter.z1 [18] $end
$var wire 1 3N Sintetizador0|S1|synth|channelData[1].filter.z1 [17] $end
$var wire 1 4N Sintetizador0|S1|synth|channelData[1].filter.z1 [16] $end
$var wire 1 5N Sintetizador0|S1|synth|channelData[1].filter.z1 [15] $end
$var wire 1 6N Sintetizador0|S1|synth|channelData[1].filter.z1 [14] $end
$var wire 1 7N Sintetizador0|S1|synth|channelData[1].filter.z1 [13] $end
$var wire 1 8N Sintetizador0|S1|synth|channelData[1].filter.z1 [12] $end
$var wire 1 9N Sintetizador0|S1|synth|channelData[1].filter.z1 [11] $end
$var wire 1 :N Sintetizador0|S1|synth|channelData[1].filter.z1 [10] $end
$var wire 1 ;N Sintetizador0|S1|synth|channelData[1].filter.z1 [9] $end
$var wire 1 <N Sintetizador0|S1|synth|channelData[1].filter.z1 [8] $end
$var wire 1 =N Sintetizador0|S1|synth|channelData[1].filter.z1 [7] $end
$var wire 1 >N Sintetizador0|S1|synth|channelData[1].filter.z1 [6] $end
$var wire 1 ?N Sintetizador0|S1|synth|channelData[1].filter.z1 [5] $end
$var wire 1 @N Sintetizador0|S1|synth|channelData[1].filter.z1 [4] $end
$var wire 1 AN Sintetizador0|S1|synth|channelData[1].filter.z1 [3] $end
$var wire 1 BN Sintetizador0|S1|synth|channelData[1].filter.z1 [2] $end
$var wire 1 CN Sintetizador0|S1|synth|channelData[1].filter.z1 [1] $end
$var wire 1 DN Sintetizador0|S1|synth|channelData[1].filter.z1 [0] $end
$var wire 1 EN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 FN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 GN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 HN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 IN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 JN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 KN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 LN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 MN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 NN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 ON MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 PN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 QN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 RN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 SN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 TN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 UN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 VN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 WN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 XN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 YN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 ZN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 [N MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 \N MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 ]N MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 ^N MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 _N MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 `N MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 aN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 bN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 cN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 dN MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 eN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 fN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 gN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 hN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 iN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 jN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 kN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 lN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 mN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 nN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 oN MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 pN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 qN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 rN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 sN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 tN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 uN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 vN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 wN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 xN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 yN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 zN MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 {N MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 |N MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 }N MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 ~N MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 !O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 "O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 #O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 $O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 %O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 &O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 'O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 (O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 )O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 *O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 +O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 ,O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 -O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 .O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 /O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 0O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 1O MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 2O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 3O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 4O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 5O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 6O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 7O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 8O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 9O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 :O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 ;O MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 <O auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [2] $end
$var wire 1 =O auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1] $end
$var wire 1 >O auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0] $end
$var wire 1 ?O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 @O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 AO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 BO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 CO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 DO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 EO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 FO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 GO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 HO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 IO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 JO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 KO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 LO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 MO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 NO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 OO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 PO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 QO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 RO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 SO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 TO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 UO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 VO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 WO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 XO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 YO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 ZO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 [O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 \O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 ]O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 ^O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 _O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 `O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 aO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 bO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 cO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 dO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 eO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 fO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 gO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 hO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 iO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 jO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 kO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 lO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 mO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 nO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 oO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 pO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 qO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 rO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 sO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 tO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 uO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 vO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 wO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 xO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 yO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 zO MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 {O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 |O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 }O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 ~O MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 !P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [31] $end
$var wire 1 "P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [30] $end
$var wire 1 #P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [29] $end
$var wire 1 $P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [28] $end
$var wire 1 %P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [27] $end
$var wire 1 &P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [26] $end
$var wire 1 'P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [25] $end
$var wire 1 (P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [24] $end
$var wire 1 )P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [23] $end
$var wire 1 *P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [22] $end
$var wire 1 +P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [21] $end
$var wire 1 ,P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [20] $end
$var wire 1 -P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [19] $end
$var wire 1 .P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [18] $end
$var wire 1 /P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [17] $end
$var wire 1 0P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [16] $end
$var wire 1 1P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [15] $end
$var wire 1 2P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [14] $end
$var wire 1 3P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [13] $end
$var wire 1 4P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [12] $end
$var wire 1 5P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [11] $end
$var wire 1 6P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [10] $end
$var wire 1 7P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [9] $end
$var wire 1 8P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [8] $end
$var wire 1 9P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [7] $end
$var wire 1 :P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [6] $end
$var wire 1 ;P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [5] $end
$var wire 1 <P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [4] $end
$var wire 1 =P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [3] $end
$var wire 1 >P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [2] $end
$var wire 1 ?P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [1] $end
$var wire 1 @P Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|oDATA.z1 [0] $end
$var wire 1 AP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 BP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 CP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 DP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 EP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 FP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 GP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 HP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 IP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 JP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 KP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 LP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 MP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 NP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 OP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 PP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 QP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 RP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 SP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 TP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 UP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 VP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 WP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 XP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 YP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 ZP MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 [P MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 \P MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 ]P MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 ^P MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 _P MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 `P MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 aP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 bP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 cP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 dP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 eP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 fP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 gP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 hP Sintetizador0|S1|SAMPLE_OUT [15] $end
$var wire 1 iP Sintetizador0|S1|SAMPLE_OUT [14] $end
$var wire 1 jP Sintetizador0|S1|SAMPLE_OUT [13] $end
$var wire 1 kP Sintetizador0|S1|SAMPLE_OUT [12] $end
$var wire 1 lP Sintetizador0|S1|SAMPLE_OUT [11] $end
$var wire 1 mP Sintetizador0|S1|SAMPLE_OUT [10] $end
$var wire 1 nP Sintetizador0|S1|SAMPLE_OUT [9] $end
$var wire 1 oP Sintetizador0|S1|SAMPLE_OUT [8] $end
$var wire 1 pP Sintetizador0|S1|SAMPLE_OUT [7] $end
$var wire 1 qP Sintetizador0|S1|SAMPLE_OUT [6] $end
$var wire 1 rP Sintetizador0|S1|SAMPLE_OUT [5] $end
$var wire 1 sP Sintetizador0|S1|SAMPLE_OUT [4] $end
$var wire 1 tP Sintetizador0|S1|SAMPLE_OUT [3] $end
$var wire 1 uP Sintetizador0|S1|SAMPLE_OUT [2] $end
$var wire 1 vP Sintetizador0|S1|SAMPLE_OUT [1] $end
$var wire 1 wP Sintetizador0|S1|SAMPLE_OUT [0] $end
$var wire 1 xP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 yP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 zP MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 {P MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 |P MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 }P MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 ~P MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 !Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [15] $end
$var wire 1 "Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [14] $end
$var wire 1 #Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [13] $end
$var wire 1 $Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [12] $end
$var wire 1 %Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [11] $end
$var wire 1 &Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [10] $end
$var wire 1 'Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [9] $end
$var wire 1 (Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [8] $end
$var wire 1 )Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [7] $end
$var wire 1 *Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [6] $end
$var wire 1 +Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [5] $end
$var wire 1 ,Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [4] $end
$var wire 1 -Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [3] $end
$var wire 1 .Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [2] $end
$var wire 1 /Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [1] $end
$var wire 1 0Q Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|d [0] $end
$var wire 1 1Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 2Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 3Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 4Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 5Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 6Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 7Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 8Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 9Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 :Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 ;Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 <Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 =Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 >Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 ?Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 @Q MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 AQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 BQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 CQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 DQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 EQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 FQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 GQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 HQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 IQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 JQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 KQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 LQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 MQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 NQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 OQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 PQ MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 QQ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 RQ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 SQ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 TQ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 UQ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 VQ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 WQ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11] $end
$var wire 1 XQ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 YQ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 ZQ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 [Q MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 \Q MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 ]Q MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 ^Q MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 _Q MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 `Q MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 aQ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 bQ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 cQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 dQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 eQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 fQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 gQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 hQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 iQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 jQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 kQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 lQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 mQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 nQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 oQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 pQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 qQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 rQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 sQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 tQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 uQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 vQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 wQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 xQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 yQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 zQ MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 {Q MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 |Q MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 }Q MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 ~Q MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 !R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 "R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 #R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 $R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 %R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [13] $end
$var wire 1 &R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [12] $end
$var wire 1 'R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [11] $end
$var wire 1 (R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [10] $end
$var wire 1 )R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [9] $end
$var wire 1 *R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [8] $end
$var wire 1 +R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [7] $end
$var wire 1 ,R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [6] $end
$var wire 1 -R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [5] $end
$var wire 1 .R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [4] $end
$var wire 1 /R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [3] $end
$var wire 1 0R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [2] $end
$var wire 1 1R Mouse0|mouse1|CONT_1|PS2_Command_Out|command_initiate_counter [1] $end
$var wire 1 2R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 3R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 4R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 5R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 6R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 7R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 8R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 9R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 :R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 ;R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 <R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 =R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 >R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 ?R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 @R MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 AR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 BR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 CR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 DR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 ER MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 FR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 GR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 HR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 IR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 JR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 KR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 LR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 MR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 NR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 OR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 PR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 QR MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 RR Sintetizador0|S1|synth|mixer|mixing [15] $end
$var wire 1 SR Sintetizador0|S1|synth|mixer|mixing [14] $end
$var wire 1 TR Sintetizador0|S1|synth|mixer|mixing [13] $end
$var wire 1 UR Sintetizador0|S1|synth|mixer|mixing [12] $end
$var wire 1 VR Sintetizador0|S1|synth|mixer|mixing [11] $end
$var wire 1 WR Sintetizador0|S1|synth|mixer|mixing [10] $end
$var wire 1 XR Sintetizador0|S1|synth|mixer|mixing [9] $end
$var wire 1 YR Sintetizador0|S1|synth|mixer|mixing [8] $end
$var wire 1 ZR Sintetizador0|S1|synth|mixer|mixing [7] $end
$var wire 1 [R Sintetizador0|S1|synth|mixer|mixing [6] $end
$var wire 1 \R Sintetizador0|S1|synth|mixer|mixing [5] $end
$var wire 1 ]R Sintetizador0|S1|synth|mixer|mixing [4] $end
$var wire 1 ^R Sintetizador0|S1|synth|mixer|mixing [3] $end
$var wire 1 _R Sintetizador0|S1|synth|mixer|mixing [2] $end
$var wire 1 `R Sintetizador0|S1|synth|mixer|mixing [1] $end
$var wire 1 aR Sintetizador0|S1|synth|mixer|mixing [0] $end
$var wire 1 bR Sintetizador0|S1|synth|channelData[1].envelope.start [7] $end
$var wire 1 cR Sintetizador0|S1|synth|channelData[1].envelope.start [6] $end
$var wire 1 dR Sintetizador0|S1|synth|channelData[1].envelope.start [5] $end
$var wire 1 eR Sintetizador0|S1|synth|channelData[1].envelope.start [4] $end
$var wire 1 fR Sintetizador0|S1|synth|channelData[1].envelope.start [3] $end
$var wire 1 gR Sintetizador0|S1|synth|channelData[1].envelope.start [2] $end
$var wire 1 hR Sintetizador0|S1|synth|channelData[1].envelope.start [1] $end
$var wire 1 iR Sintetizador0|S1|synth|channelData[1].envelope.start [0] $end
$var wire 1 jR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 kR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 lR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 mR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 nR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 oR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 pR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 qR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 rR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 sR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 tR MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 uR MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 vR MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 wR MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 xR MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 yR MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 zR MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 {R MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 |R MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 }R MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 ~R MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 !S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 "S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 #S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 $S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 %S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 &S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 'S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 (S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 )S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 *S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 +S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 ,S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 -S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 .S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 /S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 0S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 1S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 2S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 3S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 4S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 5S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 6S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 7S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 8S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 9S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 :S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 ;S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 <S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 =S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 >S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 ?S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 @S MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 AS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 BS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 CS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 DS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 ES MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 FS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 GS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 HS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 IS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 JS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 KS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 LS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 MS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 NS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 OS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 PS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 QS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 RS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 SS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 TS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 US MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 VS MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 WS CLOCK0|CLKCount [25] $end
$var wire 1 XS CLOCK0|CLKCount [24] $end
$var wire 1 YS CLOCK0|CLKCount [23] $end
$var wire 1 ZS CLOCK0|CLKCount [22] $end
$var wire 1 [S CLOCK0|CLKCount [21] $end
$var wire 1 \S CLOCK0|CLKCount [20] $end
$var wire 1 ]S CLOCK0|CLKCount [19] $end
$var wire 1 ^S CLOCK0|CLKCount [18] $end
$var wire 1 _S CLOCK0|CLKCount [17] $end
$var wire 1 `S CLOCK0|CLKCount [16] $end
$var wire 1 aS CLOCK0|CLKCount [15] $end
$var wire 1 bS CLOCK0|CLKCount [14] $end
$var wire 1 cS CLOCK0|CLKCount [13] $end
$var wire 1 dS CLOCK0|CLKCount [12] $end
$var wire 1 eS CLOCK0|CLKCount [11] $end
$var wire 1 fS CLOCK0|CLKCount [10] $end
$var wire 1 gS CLOCK0|CLKCount [9] $end
$var wire 1 hS CLOCK0|CLKCount [8] $end
$var wire 1 iS CLOCK0|CLKCount [7] $end
$var wire 1 jS CLOCK0|CLKCount [6] $end
$var wire 1 kS CLOCK0|CLKCount [5] $end
$var wire 1 lS CLOCK0|CLKCount [4] $end
$var wire 1 mS CLOCK0|CLKCount [3] $end
$var wire 1 nS CLOCK0|CLKCount [2] $end
$var wire 1 oS CLOCK0|CLKCount [1] $end
$var wire 1 pS CLOCK0|CLKCount [0] $end
$var wire 1 qS CLOCK0|CLKCount2 [7] $end
$var wire 1 rS CLOCK0|CLKCount2 [6] $end
$var wire 1 sS CLOCK0|CLKCount2 [5] $end
$var wire 1 tS CLOCK0|CLKCount2 [4] $end
$var wire 1 uS CLOCK0|CLKCount2 [3] $end
$var wire 1 vS CLOCK0|CLKCount2 [2] $end
$var wire 1 wS CLOCK0|CLKCount2 [1] $end
$var wire 1 xS CLOCK0|CLKCount2 [0] $end
$var wire 1 yS CLOCK0|Timer10|contador [31] $end
$var wire 1 zS CLOCK0|Timer10|contador [30] $end
$var wire 1 {S CLOCK0|Timer10|contador [29] $end
$var wire 1 |S CLOCK0|Timer10|contador [28] $end
$var wire 1 }S CLOCK0|Timer10|contador [27] $end
$var wire 1 ~S CLOCK0|Timer10|contador [26] $end
$var wire 1 !T CLOCK0|Timer10|contador [25] $end
$var wire 1 "T CLOCK0|Timer10|contador [24] $end
$var wire 1 #T CLOCK0|Timer10|contador [23] $end
$var wire 1 $T CLOCK0|Timer10|contador [22] $end
$var wire 1 %T CLOCK0|Timer10|contador [21] $end
$var wire 1 &T CLOCK0|Timer10|contador [20] $end
$var wire 1 'T CLOCK0|Timer10|contador [19] $end
$var wire 1 (T CLOCK0|Timer10|contador [18] $end
$var wire 1 )T CLOCK0|Timer10|contador [17] $end
$var wire 1 *T CLOCK0|Timer10|contador [16] $end
$var wire 1 +T CLOCK0|Timer10|contador [15] $end
$var wire 1 ,T CLOCK0|Timer10|contador [14] $end
$var wire 1 -T CLOCK0|Timer10|contador [13] $end
$var wire 1 .T CLOCK0|Timer10|contador [12] $end
$var wire 1 /T CLOCK0|Timer10|contador [11] $end
$var wire 1 0T CLOCK0|Timer10|contador [10] $end
$var wire 1 1T CLOCK0|Timer10|contador [9] $end
$var wire 1 2T CLOCK0|Timer10|contador [8] $end
$var wire 1 3T CLOCK0|Timer10|contador [7] $end
$var wire 1 4T CLOCK0|Timer10|contador [6] $end
$var wire 1 5T CLOCK0|Timer10|contador [5] $end
$var wire 1 6T CLOCK0|Timer10|contador [4] $end
$var wire 1 7T CLOCK0|Timer10|contador [3] $end
$var wire 1 8T CLOCK0|Timer10|contador [2] $end
$var wire 1 9T CLOCK0|Timer10|contador [1] $end
$var wire 1 :T CLOCK0|Timer10|contador [0] $end
$var wire 1 ;T Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [8] $end
$var wire 1 <T Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [7] $end
$var wire 1 =T Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [6] $end
$var wire 1 >T Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [5] $end
$var wire 1 ?T Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [4] $end
$var wire 1 @T Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [3] $end
$var wire 1 AT Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [2] $end
$var wire 1 BT Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [1] $end
$var wire 1 CT Mouse0|mouse1|CONT_1|PS2_Command_Out|ps2_command [0] $end
$var wire 1 DT CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [5] $end
$var wire 1 ET CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [4] $end
$var wire 1 FT CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [3] $end
$var wire 1 GT CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [2] $end
$var wire 1 HT CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [1] $end
$var wire 1 IT CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [0] $end
$var wire 1 JT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [17] $end
$var wire 1 KT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [16] $end
$var wire 1 LT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [15] $end
$var wire 1 MT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [14] $end
$var wire 1 NT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [13] $end
$var wire 1 OT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [12] $end
$var wire 1 PT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [11] $end
$var wire 1 QT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [10] $end
$var wire 1 RT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [9] $end
$var wire 1 ST Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [8] $end
$var wire 1 TT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [7] $end
$var wire 1 UT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [6] $end
$var wire 1 VT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [5] $end
$var wire 1 WT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [4] $end
$var wire 1 XT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [3] $end
$var wire 1 YT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [2] $end
$var wire 1 ZT Mouse0|mouse1|CONT_1|PS2_Command_Out|transfer_counter [1] $end
$var wire 1 [T Sintetizador0|S1|synth|sampleSynthesizer|aux1 [23] $end
$var wire 1 \T Sintetizador0|S1|synth|sampleSynthesizer|aux1 [22] $end
$var wire 1 ]T Sintetizador0|S1|synth|sampleSynthesizer|aux1 [21] $end
$var wire 1 ^T Sintetizador0|S1|synth|sampleSynthesizer|aux1 [20] $end
$var wire 1 _T Sintetizador0|S1|synth|sampleSynthesizer|aux1 [19] $end
$var wire 1 `T Sintetizador0|S1|synth|sampleSynthesizer|aux1 [18] $end
$var wire 1 aT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [17] $end
$var wire 1 bT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [16] $end
$var wire 1 cT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [15] $end
$var wire 1 dT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [14] $end
$var wire 1 eT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [13] $end
$var wire 1 fT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [12] $end
$var wire 1 gT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [11] $end
$var wire 1 hT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [10] $end
$var wire 1 iT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [9] $end
$var wire 1 jT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [8] $end
$var wire 1 kT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [7] $end
$var wire 1 lT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [6] $end
$var wire 1 mT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [5] $end
$var wire 1 nT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [4] $end
$var wire 1 oT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [3] $end
$var wire 1 pT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [2] $end
$var wire 1 qT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [1] $end
$var wire 1 rT Sintetizador0|S1|synth|sampleSynthesizer|aux1 [0] $end
$var wire 1 sT CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [5] $end
$var wire 1 tT CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [4] $end
$var wire 1 uT CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [3] $end
$var wire 1 vT CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [2] $end
$var wire 1 wT CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [1] $end
$var wire 1 xT CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0] $end
$var wire 1 yT Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [20] $end
$var wire 1 zT Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [19] $end
$var wire 1 {T Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [18] $end
$var wire 1 |T Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [17] $end
$var wire 1 }T Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [16] $end
$var wire 1 ~T Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [15] $end
$var wire 1 !U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [14] $end
$var wire 1 "U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [13] $end
$var wire 1 #U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [12] $end
$var wire 1 $U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [11] $end
$var wire 1 %U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [10] $end
$var wire 1 &U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [9] $end
$var wire 1 'U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [8] $end
$var wire 1 (U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [7] $end
$var wire 1 )U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [6] $end
$var wire 1 *U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [5] $end
$var wire 1 +U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [4] $end
$var wire 1 ,U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [3] $end
$var wire 1 -U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [2] $end
$var wire 1 .U Mouse0|mouse1|CONT_1|PS2_Command_Out|waiting_counter [1] $end
$var wire 1 /U Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [7] $end
$var wire 1 0U Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [6] $end
$var wire 1 1U Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [5] $end
$var wire 1 2U Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [4] $end
$var wire 1 3U Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [3] $end
$var wire 1 4U Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [2] $end
$var wire 1 5U Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [1] $end
$var wire 1 6U Mouse0|mouse1|CONT_1|PS2_Data_In|data_shift_reg [0] $end
$var wire 1 7U Sintetizador0|S1|synth|channelData[2].envelope.start [7] $end
$var wire 1 8U Sintetizador0|S1|synth|channelData[2].envelope.start [6] $end
$var wire 1 9U Sintetizador0|S1|synth|channelData[2].envelope.start [5] $end
$var wire 1 :U Sintetizador0|S1|synth|channelData[2].envelope.start [4] $end
$var wire 1 ;U Sintetizador0|S1|synth|channelData[2].envelope.start [3] $end
$var wire 1 <U Sintetizador0|S1|synth|channelData[2].envelope.start [2] $end
$var wire 1 =U Sintetizador0|S1|synth|channelData[2].envelope.start [1] $end
$var wire 1 >U Sintetizador0|S1|synth|channelData[2].envelope.start [0] $end
$var wire 1 ?U VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1512w [2] $end
$var wire 1 @U VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1512w [1] $end
$var wire 1 AU VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1512w [0] $end
$var wire 1 BU Mouse0|mouse1|contador [31] $end
$var wire 1 CU Mouse0|mouse1|contador [30] $end
$var wire 1 DU Mouse0|mouse1|contador [29] $end
$var wire 1 EU Mouse0|mouse1|contador [28] $end
$var wire 1 FU Mouse0|mouse1|contador [27] $end
$var wire 1 GU Mouse0|mouse1|contador [26] $end
$var wire 1 HU Mouse0|mouse1|contador [25] $end
$var wire 1 IU Mouse0|mouse1|contador [24] $end
$var wire 1 JU Mouse0|mouse1|contador [23] $end
$var wire 1 KU Mouse0|mouse1|contador [22] $end
$var wire 1 LU Mouse0|mouse1|contador [21] $end
$var wire 1 MU Mouse0|mouse1|contador [20] $end
$var wire 1 NU Mouse0|mouse1|contador [19] $end
$var wire 1 OU Mouse0|mouse1|contador [18] $end
$var wire 1 PU Mouse0|mouse1|contador [17] $end
$var wire 1 QU Mouse0|mouse1|contador [16] $end
$var wire 1 RU Mouse0|mouse1|contador [15] $end
$var wire 1 SU Mouse0|mouse1|contador [14] $end
$var wire 1 TU Mouse0|mouse1|contador [13] $end
$var wire 1 UU Mouse0|mouse1|contador [12] $end
$var wire 1 VU Mouse0|mouse1|contador [11] $end
$var wire 1 WU Mouse0|mouse1|contador [10] $end
$var wire 1 XU Mouse0|mouse1|contador [9] $end
$var wire 1 YU Mouse0|mouse1|contador [8] $end
$var wire 1 ZU Mouse0|mouse1|contador [7] $end
$var wire 1 [U Mouse0|mouse1|contador [6] $end
$var wire 1 \U Mouse0|mouse1|contador [5] $end
$var wire 1 ]U Mouse0|mouse1|contador [4] $end
$var wire 1 ^U Mouse0|mouse1|contador [3] $end
$var wire 1 _U Mouse0|mouse1|contador [2] $end
$var wire 1 `U Mouse0|mouse1|contador [1] $end
$var wire 1 aU Mouse0|mouse1|contador [0] $end
$var wire 1 bU MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 cU MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 dU MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 eU MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 fU Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [7] $end
$var wire 1 gU Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [6] $end
$var wire 1 hU Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [5] $end
$var wire 1 iU Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [4] $end
$var wire 1 jU Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [3] $end
$var wire 1 kU Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [2] $end
$var wire 1 lU Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [1] $end
$var wire 1 mU Mouse0|mouse1|CONT_1|PS2_Data_In|received_data [0] $end
$var wire 1 nU Mouse0|mouse1|CONT_1|idle_counter [7] $end
$var wire 1 oU Mouse0|mouse1|CONT_1|idle_counter [6] $end
$var wire 1 pU Mouse0|mouse1|CONT_1|idle_counter [5] $end
$var wire 1 qU Mouse0|mouse1|CONT_1|idle_counter [4] $end
$var wire 1 rU Mouse0|mouse1|CONT_1|idle_counter [3] $end
$var wire 1 sU Mouse0|mouse1|CONT_1|idle_counter [2] $end
$var wire 1 tU Mouse0|mouse1|CONT_1|idle_counter [1] $end
$var wire 1 uU Mouse0|mouse1|CONT_1|idle_counter [0] $end
$var wire 1 vU MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 wU MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 xU MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 yU MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 zU MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 {U MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 |U MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 }U Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [15] $end
$var wire 1 ~U Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [14] $end
$var wire 1 !V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [13] $end
$var wire 1 "V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [12] $end
$var wire 1 #V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [11] $end
$var wire 1 $V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [10] $end
$var wire 1 %V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [9] $end
$var wire 1 &V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [8] $end
$var wire 1 'V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [7] $end
$var wire 1 (V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [6] $end
$var wire 1 )V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [5] $end
$var wire 1 *V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [4] $end
$var wire 1 +V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [3] $end
$var wire 1 ,V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [2] $end
$var wire 1 -V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [1] $end
$var wire 1 .V Sintetizador0|S1|synth|sampleSynthesizer|oDATA.sample [0] $end
$var wire 1 /V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [31] $end
$var wire 1 0V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [30] $end
$var wire 1 1V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [29] $end
$var wire 1 2V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [28] $end
$var wire 1 3V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [27] $end
$var wire 1 4V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [26] $end
$var wire 1 5V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [25] $end
$var wire 1 6V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [24] $end
$var wire 1 7V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [23] $end
$var wire 1 8V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [22] $end
$var wire 1 9V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [21] $end
$var wire 1 :V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [20] $end
$var wire 1 ;V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [19] $end
$var wire 1 <V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [18] $end
$var wire 1 =V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [17] $end
$var wire 1 >V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [16] $end
$var wire 1 ?V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [15] $end
$var wire 1 @V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [14] $end
$var wire 1 AV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [13] $end
$var wire 1 BV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [12] $end
$var wire 1 CV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [11] $end
$var wire 1 DV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [10] $end
$var wire 1 EV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [9] $end
$var wire 1 FV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [8] $end
$var wire 1 GV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [7] $end
$var wire 1 HV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [6] $end
$var wire 1 IV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [5] $end
$var wire 1 JV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [4] $end
$var wire 1 KV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [3] $end
$var wire 1 LV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [2] $end
$var wire 1 MV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [1] $end
$var wire 1 NV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_k [0] $end
$var wire 1 OV MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 PV MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 QV MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 RV MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 SV Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [9] $end
$var wire 1 TV Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [8] $end
$var wire 1 UV Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [7] $end
$var wire 1 VV Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [6] $end
$var wire 1 WV Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [5] $end
$var wire 1 XV Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [4] $end
$var wire 1 YV Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [3] $end
$var wire 1 ZV Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [2] $end
$var wire 1 [V Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [1] $end
$var wire 1 \V Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.instant [0] $end
$var wire 1 ]V MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 ^V MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 _V MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 `V MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 aV MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 bV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [31] $end
$var wire 1 cV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [30] $end
$var wire 1 dV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [29] $end
$var wire 1 eV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [28] $end
$var wire 1 fV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [27] $end
$var wire 1 gV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [26] $end
$var wire 1 hV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [25] $end
$var wire 1 iV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [24] $end
$var wire 1 jV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [23] $end
$var wire 1 kV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [22] $end
$var wire 1 lV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [21] $end
$var wire 1 mV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [20] $end
$var wire 1 nV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [19] $end
$var wire 1 oV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [18] $end
$var wire 1 pV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [17] $end
$var wire 1 qV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [16] $end
$var wire 1 rV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [15] $end
$var wire 1 sV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [14] $end
$var wire 1 tV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [13] $end
$var wire 1 uV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [12] $end
$var wire 1 vV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [11] $end
$var wire 1 wV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [10] $end
$var wire 1 xV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [9] $end
$var wire 1 yV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [8] $end
$var wire 1 zV Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [7] $end
$var wire 1 {V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [6] $end
$var wire 1 |V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [5] $end
$var wire 1 }V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [4] $end
$var wire 1 ~V Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [3] $end
$var wire 1 !W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [2] $end
$var wire 1 "W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [1] $end
$var wire 1 #W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_c [0] $end
$var wire 1 $W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [15] $end
$var wire 1 %W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [14] $end
$var wire 1 &W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [13] $end
$var wire 1 'W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [12] $end
$var wire 1 (W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [11] $end
$var wire 1 )W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [10] $end
$var wire 1 *W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [9] $end
$var wire 1 +W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [8] $end
$var wire 1 ,W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [7] $end
$var wire 1 -W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [6] $end
$var wire 1 .W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [5] $end
$var wire 1 /W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [4] $end
$var wire 1 0W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [3] $end
$var wire 1 1W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [2] $end
$var wire 1 2W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [1] $end
$var wire 1 3W Sintetizador0|S1|synth|sampleSynthesizer|envelope|aux3 [0] $end
$var wire 1 4W Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [7] $end
$var wire 1 5W Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [6] $end
$var wire 1 6W Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [5] $end
$var wire 1 7W Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [4] $end
$var wire 1 8W Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [3] $end
$var wire 1 9W Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [2] $end
$var wire 1 :W Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [1] $end
$var wire 1 ;W Sintetizador0|S1|synth|sampleSynthesizer|envelope|oDATA.start [0] $end
$var wire 1 <W Audio0|u3|LUT_INDEX [5] $end
$var wire 1 =W Audio0|u3|LUT_INDEX [4] $end
$var wire 1 >W Audio0|u3|LUT_INDEX [3] $end
$var wire 1 ?W Audio0|u3|LUT_INDEX [2] $end
$var wire 1 @W Audio0|u3|LUT_INDEX [1] $end
$var wire 1 AW Audio0|u3|LUT_INDEX [0] $end
$var wire 1 BW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [16] $end
$var wire 1 CW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [15] $end
$var wire 1 DW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [14] $end
$var wire 1 EW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [13] $end
$var wire 1 FW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [12] $end
$var wire 1 GW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [11] $end
$var wire 1 HW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [10] $end
$var wire 1 IW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [9] $end
$var wire 1 JW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [8] $end
$var wire 1 KW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [7] $end
$var wire 1 LW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [6] $end
$var wire 1 MW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [5] $end
$var wire 1 NW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [4] $end
$var wire 1 OW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [3] $end
$var wire 1 PW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [2] $end
$var wire 1 QW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [1] $end
$var wire 1 RW Sintetizador0|S1|synth|sampleSynthesizer|oscillator|oDATA.accumulator [0] $end
$var wire 1 SW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [23] $end
$var wire 1 TW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [22] $end
$var wire 1 UW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [21] $end
$var wire 1 VW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [20] $end
$var wire 1 WW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [19] $end
$var wire 1 XW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [18] $end
$var wire 1 YW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [17] $end
$var wire 1 ZW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [16] $end
$var wire 1 [W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [15] $end
$var wire 1 \W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [14] $end
$var wire 1 ]W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [13] $end
$var wire 1 ^W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [12] $end
$var wire 1 _W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [11] $end
$var wire 1 `W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [10] $end
$var wire 1 aW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [9] $end
$var wire 1 bW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [8] $end
$var wire 1 cW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [7] $end
$var wire 1 dW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [6] $end
$var wire 1 eW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [5] $end
$var wire 1 fW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [4] $end
$var wire 1 gW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [3] $end
$var wire 1 hW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [2] $end
$var wire 1 iW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [1] $end
$var wire 1 jW Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|aux1 [0] $end
$var wire 1 kW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 lW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 mW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 nW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 oW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 pW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 qW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 rW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 sW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 tW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 uW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 vW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 wW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 xW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 yW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 zW Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 {W VGA0|VGA0|xx|vgapll_inst|altera_pll_i|outclk_wire [1] $end
$var wire 1 |W VGA0|VGA0|xx|vgapll_inst|altera_pll_i|outclk_wire [0] $end
$var wire 1 }W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [31] $end
$var wire 1 ~W Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [30] $end
$var wire 1 !X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [29] $end
$var wire 1 "X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [28] $end
$var wire 1 #X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [27] $end
$var wire 1 $X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [26] $end
$var wire 1 %X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [25] $end
$var wire 1 &X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [24] $end
$var wire 1 'X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [23] $end
$var wire 1 (X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [22] $end
$var wire 1 )X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [21] $end
$var wire 1 *X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [20] $end
$var wire 1 +X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [19] $end
$var wire 1 ,X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [18] $end
$var wire 1 -X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [17] $end
$var wire 1 .X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [16] $end
$var wire 1 /X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [15] $end
$var wire 1 0X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [14] $end
$var wire 1 1X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [13] $end
$var wire 1 2X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [12] $end
$var wire 1 3X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [11] $end
$var wire 1 4X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [10] $end
$var wire 1 5X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [9] $end
$var wire 1 6X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [8] $end
$var wire 1 7X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [7] $end
$var wire 1 8X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [6] $end
$var wire 1 9X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [5] $end
$var wire 1 :X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [4] $end
$var wire 1 ;X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [3] $end
$var wire 1 <X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [2] $end
$var wire 1 =X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [1] $end
$var wire 1 >X Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|sample_d [0] $end
$var wire 1 ?X Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 @X Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 AX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 BX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 CX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 DX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 EX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 FX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 GX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 HX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 IX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 JX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 KX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 LX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 MX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 NX Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 OX Audio0|u5|SEL_Cont [3] $end
$var wire 1 PX Audio0|u5|SEL_Cont [2] $end
$var wire 1 QX Audio0|u5|SEL_Cont [1] $end
$var wire 1 RX Audio0|u5|SEL_Cont [0] $end
$var wire 1 SX Audio0|u3|u0|SD_COUNTER [5] $end
$var wire 1 TX Audio0|u3|u0|SD_COUNTER [4] $end
$var wire 1 UX Audio0|u3|u0|SD_COUNTER [3] $end
$var wire 1 VX Audio0|u3|u0|SD_COUNTER [2] $end
$var wire 1 WX Audio0|u3|u0|SD_COUNTER [1] $end
$var wire 1 XX Audio0|u3|u0|SD_COUNTER [0] $end
$var wire 1 YX Sintetizador0|S1|synth|channelData[3].envelope.start [7] $end
$var wire 1 ZX Sintetizador0|S1|synth|channelData[3].envelope.start [6] $end
$var wire 1 [X Sintetizador0|S1|synth|channelData[3].envelope.start [5] $end
$var wire 1 \X Sintetizador0|S1|synth|channelData[3].envelope.start [4] $end
$var wire 1 ]X Sintetizador0|S1|synth|channelData[3].envelope.start [3] $end
$var wire 1 ^X Sintetizador0|S1|synth|channelData[3].envelope.start [2] $end
$var wire 1 _X Sintetizador0|S1|synth|channelData[3].envelope.start [1] $end
$var wire 1 `X Sintetizador0|S1|synth|channelData[3].envelope.start [0] $end
$var wire 1 aX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|out_address_reg_a [1] $end
$var wire 1 bX VGA0|VGA0|memVGA|altsyncram_component|auto_generated|out_address_reg_a [0] $end
$var wire 1 cX MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 dX MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 eX MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 fX MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 gX MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 hX MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 iX MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 jX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [30] $end
$var wire 1 kX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [29] $end
$var wire 1 lX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [28] $end
$var wire 1 mX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [27] $end
$var wire 1 nX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [26] $end
$var wire 1 oX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [25] $end
$var wire 1 pX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [24] $end
$var wire 1 qX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [23] $end
$var wire 1 rX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [22] $end
$var wire 1 sX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [21] $end
$var wire 1 tX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [20] $end
$var wire 1 uX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [19] $end
$var wire 1 vX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [18] $end
$var wire 1 wX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [17] $end
$var wire 1 xX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [16] $end
$var wire 1 yX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [15] $end
$var wire 1 zX auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [14] $end
$var wire 1 {X auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [13] $end
$var wire 1 |X auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [12] $end
$var wire 1 }X auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [11] $end
$var wire 1 ~X auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [10] $end
$var wire 1 !Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [9] $end
$var wire 1 "Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [8] $end
$var wire 1 #Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [7] $end
$var wire 1 $Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [6] $end
$var wire 1 %Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [5] $end
$var wire 1 &Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [4] $end
$var wire 1 'Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3] $end
$var wire 1 (Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [2] $end
$var wire 1 )Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [1] $end
$var wire 1 *Y auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [0] $end
$var wire 1 +Y MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 ,Y MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 -Y MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 .Y MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 /Y Sintetizador0|S1|synth|channelData[1].envelope.instant [9] $end
$var wire 1 0Y Sintetizador0|S1|synth|channelData[1].envelope.instant [8] $end
$var wire 1 1Y Sintetizador0|S1|synth|channelData[1].envelope.instant [7] $end
$var wire 1 2Y Sintetizador0|S1|synth|channelData[1].envelope.instant [6] $end
$var wire 1 3Y Sintetizador0|S1|synth|channelData[1].envelope.instant [5] $end
$var wire 1 4Y Sintetizador0|S1|synth|channelData[1].envelope.instant [4] $end
$var wire 1 5Y Sintetizador0|S1|synth|channelData[1].envelope.instant [3] $end
$var wire 1 6Y Sintetizador0|S1|synth|channelData[1].envelope.instant [2] $end
$var wire 1 7Y Sintetizador0|S1|synth|channelData[1].envelope.instant [1] $end
$var wire 1 8Y Sintetizador0|S1|synth|channelData[1].envelope.instant [0] $end
$var wire 1 9Y MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 :Y MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 ;Y MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 <Y MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 =Y MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 >Y MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 ?Y MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 @Y MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 AY MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 BY MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 CY MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 DY break0|brk0|mgl_prim1|ir_loaded_address_reg [6] $end
$var wire 1 EY break0|brk0|mgl_prim1|ir_loaded_address_reg [5] $end
$var wire 1 FY break0|brk0|mgl_prim1|ir_loaded_address_reg [4] $end
$var wire 1 GY break0|brk0|mgl_prim1|ir_loaded_address_reg [3] $end
$var wire 1 HY break0|brk0|mgl_prim1|ir_loaded_address_reg [2] $end
$var wire 1 IY break0|brk0|mgl_prim1|ir_loaded_address_reg [1] $end
$var wire 1 JY break0|brk0|mgl_prim1|ir_loaded_address_reg [0] $end
$var wire 1 KY break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 LY break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 MY break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 NY break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 OY Sintetizador0|S1|synth|mixer|mixed [15] $end
$var wire 1 PY Sintetizador0|S1|synth|mixer|mixed [14] $end
$var wire 1 QY Sintetizador0|S1|synth|mixer|mixed [13] $end
$var wire 1 RY Sintetizador0|S1|synth|mixer|mixed [12] $end
$var wire 1 SY Sintetizador0|S1|synth|mixer|mixed [11] $end
$var wire 1 TY Sintetizador0|S1|synth|mixer|mixed [10] $end
$var wire 1 UY Sintetizador0|S1|synth|mixer|mixed [9] $end
$var wire 1 VY Sintetizador0|S1|synth|mixer|mixed [8] $end
$var wire 1 WY Sintetizador0|S1|synth|mixer|mixed [7] $end
$var wire 1 XY Sintetizador0|S1|synth|mixer|mixed [6] $end
$var wire 1 YY Sintetizador0|S1|synth|mixer|mixed [5] $end
$var wire 1 ZY Sintetizador0|S1|synth|mixer|mixed [4] $end
$var wire 1 [Y Sintetizador0|S1|synth|mixer|mixed [3] $end
$var wire 1 \Y Sintetizador0|S1|synth|mixer|mixed [2] $end
$var wire 1 ]Y Sintetizador0|S1|synth|mixer|mixed [1] $end
$var wire 1 ^Y Sintetizador0|S1|synth|mixer|mixed [0] $end
$var wire 1 _Y CLOCK0|rreset [1] $end
$var wire 1 `Y CLOCK0|rreset [0] $end
$var wire 1 aY Sintetizador0|S1|synth|channelData[1].sample [15] $end
$var wire 1 bY Sintetizador0|S1|synth|channelData[1].sample [14] $end
$var wire 1 cY Sintetizador0|S1|synth|channelData[1].sample [13] $end
$var wire 1 dY Sintetizador0|S1|synth|channelData[1].sample [12] $end
$var wire 1 eY Sintetizador0|S1|synth|channelData[1].sample [11] $end
$var wire 1 fY Sintetizador0|S1|synth|channelData[1].sample [10] $end
$var wire 1 gY Sintetizador0|S1|synth|channelData[1].sample [9] $end
$var wire 1 hY Sintetizador0|S1|synth|channelData[1].sample [8] $end
$var wire 1 iY Sintetizador0|S1|synth|channelData[1].sample [7] $end
$var wire 1 jY Sintetizador0|S1|synth|channelData[1].sample [6] $end
$var wire 1 kY Sintetizador0|S1|synth|channelData[1].sample [5] $end
$var wire 1 lY Sintetizador0|S1|synth|channelData[1].sample [4] $end
$var wire 1 mY Sintetizador0|S1|synth|channelData[1].sample [3] $end
$var wire 1 nY Sintetizador0|S1|synth|channelData[1].sample [2] $end
$var wire 1 oY Sintetizador0|S1|synth|channelData[1].sample [1] $end
$var wire 1 pY Sintetizador0|S1|synth|channelData[1].sample [0] $end
$var wire 1 qY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1489w [2] $end
$var wire 1 rY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1489w [1] $end
$var wire 1 sY VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1489w [0] $end
$var wire 1 tY Sintetizador0|S1|synth|channelData[2].envelope.instant [9] $end
$var wire 1 uY Sintetizador0|S1|synth|channelData[2].envelope.instant [8] $end
$var wire 1 vY Sintetizador0|S1|synth|channelData[2].envelope.instant [7] $end
$var wire 1 wY Sintetizador0|S1|synth|channelData[2].envelope.instant [6] $end
$var wire 1 xY Sintetizador0|S1|synth|channelData[2].envelope.instant [5] $end
$var wire 1 yY Sintetizador0|S1|synth|channelData[2].envelope.instant [4] $end
$var wire 1 zY Sintetizador0|S1|synth|channelData[2].envelope.instant [3] $end
$var wire 1 {Y Sintetizador0|S1|synth|channelData[2].envelope.instant [2] $end
$var wire 1 |Y Sintetizador0|S1|synth|channelData[2].envelope.instant [1] $end
$var wire 1 }Y Sintetizador0|S1|synth|channelData[2].envelope.instant [0] $end
$var wire 1 ~Y VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1503w [2] $end
$var wire 1 !Z VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1503w [1] $end
$var wire 1 "Z VGA0|VGA0|memVGA|altsyncram_component|auto_generated|rden_decode_a|w_anode1503w [0] $end
$var wire 1 #Z Sintetizador0|S1|synth|channelData[3].envelope.instant [9] $end
$var wire 1 $Z Sintetizador0|S1|synth|channelData[3].envelope.instant [8] $end
$var wire 1 %Z Sintetizador0|S1|synth|channelData[3].envelope.instant [7] $end
$var wire 1 &Z Sintetizador0|S1|synth|channelData[3].envelope.instant [6] $end
$var wire 1 'Z Sintetizador0|S1|synth|channelData[3].envelope.instant [5] $end
$var wire 1 (Z Sintetizador0|S1|synth|channelData[3].envelope.instant [4] $end
$var wire 1 )Z Sintetizador0|S1|synth|channelData[3].envelope.instant [3] $end
$var wire 1 *Z Sintetizador0|S1|synth|channelData[3].envelope.instant [2] $end
$var wire 1 +Z Sintetizador0|S1|synth|channelData[3].envelope.instant [1] $end
$var wire 1 ,Z Sintetizador0|S1|synth|channelData[3].envelope.instant [0] $end
$var wire 1 -Z VGA0|VGA0|memVGA|altsyncram_component|auto_generated|address_reg_a [1] $end
$var wire 1 .Z VGA0|VGA0|memVGA|altsyncram_component|auto_generated|address_reg_a [0] $end
$var wire 1 /Z MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 0Z MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 1Z MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 2Z MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 3Z MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 4Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [30] $end
$var wire 1 5Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [29] $end
$var wire 1 6Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [28] $end
$var wire 1 7Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [27] $end
$var wire 1 8Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [26] $end
$var wire 1 9Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [25] $end
$var wire 1 :Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [24] $end
$var wire 1 ;Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [23] $end
$var wire 1 <Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [22] $end
$var wire 1 =Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [21] $end
$var wire 1 >Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [20] $end
$var wire 1 ?Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [19] $end
$var wire 1 @Z auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [18] $end
$var wire 1 AZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [17] $end
$var wire 1 BZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [16] $end
$var wire 1 CZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [15] $end
$var wire 1 DZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [14] $end
$var wire 1 EZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [13] $end
$var wire 1 FZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [12] $end
$var wire 1 GZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [11] $end
$var wire 1 HZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [10] $end
$var wire 1 IZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [9] $end
$var wire 1 JZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [8] $end
$var wire 1 KZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [7] $end
$var wire 1 LZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [6] $end
$var wire 1 MZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [5] $end
$var wire 1 NZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [4] $end
$var wire 1 OZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] $end
$var wire 1 PZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [2] $end
$var wire 1 QZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [1] $end
$var wire 1 RZ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [0] $end
$var wire 1 SZ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 TZ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 UZ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 VZ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 WZ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 XZ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 YZ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 ZZ MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 [Z MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 \Z MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 ]Z MEMDATA|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 ^Z MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 _Z MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 `Z MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 aZ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 bZ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 cZ MEMCODE|BB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 dZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 eZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 fZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 gZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 hZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 iZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 jZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 kZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 lZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 mZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 nZ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 oZ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 pZ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 qZ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 rZ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 sZ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 tZ Sintetizador0|S1|synth|channelData[1].filter.z2 [31] $end
$var wire 1 uZ Sintetizador0|S1|synth|channelData[1].filter.z2 [30] $end
$var wire 1 vZ Sintetizador0|S1|synth|channelData[1].filter.z2 [29] $end
$var wire 1 wZ Sintetizador0|S1|synth|channelData[1].filter.z2 [28] $end
$var wire 1 xZ Sintetizador0|S1|synth|channelData[1].filter.z2 [27] $end
$var wire 1 yZ Sintetizador0|S1|synth|channelData[1].filter.z2 [26] $end
$var wire 1 zZ Sintetizador0|S1|synth|channelData[1].filter.z2 [25] $end
$var wire 1 {Z Sintetizador0|S1|synth|channelData[1].filter.z2 [24] $end
$var wire 1 |Z Sintetizador0|S1|synth|channelData[1].filter.z2 [23] $end
$var wire 1 }Z Sintetizador0|S1|synth|channelData[1].filter.z2 [22] $end
$var wire 1 ~Z Sintetizador0|S1|synth|channelData[1].filter.z2 [21] $end
$var wire 1 ![ Sintetizador0|S1|synth|channelData[1].filter.z2 [20] $end
$var wire 1 "[ Sintetizador0|S1|synth|channelData[1].filter.z2 [19] $end
$var wire 1 #[ Sintetizador0|S1|synth|channelData[1].filter.z2 [18] $end
$var wire 1 $[ Sintetizador0|S1|synth|channelData[1].filter.z2 [17] $end
$var wire 1 %[ Sintetizador0|S1|synth|channelData[1].filter.z2 [16] $end
$var wire 1 &[ Sintetizador0|S1|synth|channelData[1].filter.z2 [15] $end
$var wire 1 '[ Sintetizador0|S1|synth|channelData[1].filter.z2 [14] $end
$var wire 1 ([ Sintetizador0|S1|synth|channelData[1].filter.z2 [13] $end
$var wire 1 )[ Sintetizador0|S1|synth|channelData[1].filter.z2 [12] $end
$var wire 1 *[ Sintetizador0|S1|synth|channelData[1].filter.z2 [11] $end
$var wire 1 +[ Sintetizador0|S1|synth|channelData[1].filter.z2 [10] $end
$var wire 1 ,[ Sintetizador0|S1|synth|channelData[1].filter.z2 [9] $end
$var wire 1 -[ Sintetizador0|S1|synth|channelData[1].filter.z2 [8] $end
$var wire 1 .[ Sintetizador0|S1|synth|channelData[1].filter.z2 [7] $end
$var wire 1 /[ Sintetizador0|S1|synth|channelData[1].filter.z2 [6] $end
$var wire 1 0[ Sintetizador0|S1|synth|channelData[1].filter.z2 [5] $end
$var wire 1 1[ Sintetizador0|S1|synth|channelData[1].filter.z2 [4] $end
$var wire 1 2[ Sintetizador0|S1|synth|channelData[1].filter.z2 [3] $end
$var wire 1 3[ Sintetizador0|S1|synth|channelData[1].filter.z2 [2] $end
$var wire 1 4[ Sintetizador0|S1|synth|channelData[1].filter.z2 [1] $end
$var wire 1 5[ Sintetizador0|S1|synth|channelData[1].filter.z2 [0] $end
$var wire 1 6[ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 7[ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 8[ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 9[ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 :[ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 ;[ MEMCODE|MB1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 <[ break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 =[ break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 >[ break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 ?[ break0|brk0|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 @[ break0|brk0|mgl_prim1|constant_update_reg [31] $end
$var wire 1 A[ break0|brk0|mgl_prim1|constant_update_reg [30] $end
$var wire 1 B[ break0|brk0|mgl_prim1|constant_update_reg [29] $end
$var wire 1 C[ break0|brk0|mgl_prim1|constant_update_reg [28] $end
$var wire 1 D[ break0|brk0|mgl_prim1|constant_update_reg [27] $end
$var wire 1 E[ break0|brk0|mgl_prim1|constant_update_reg [26] $end
$var wire 1 F[ break0|brk0|mgl_prim1|constant_update_reg [25] $end
$var wire 1 G[ break0|brk0|mgl_prim1|constant_update_reg [24] $end
$var wire 1 H[ break0|brk0|mgl_prim1|constant_update_reg [23] $end
$var wire 1 I[ break0|brk0|mgl_prim1|constant_update_reg [22] $end
$var wire 1 J[ break0|brk0|mgl_prim1|constant_update_reg [21] $end
$var wire 1 K[ break0|brk0|mgl_prim1|constant_update_reg [20] $end
$var wire 1 L[ break0|brk0|mgl_prim1|constant_update_reg [19] $end
$var wire 1 M[ break0|brk0|mgl_prim1|constant_update_reg [18] $end
$var wire 1 N[ break0|brk0|mgl_prim1|constant_update_reg [17] $end
$var wire 1 O[ break0|brk0|mgl_prim1|constant_update_reg [16] $end
$var wire 1 P[ break0|brk0|mgl_prim1|constant_update_reg [15] $end
$var wire 1 Q[ break0|brk0|mgl_prim1|constant_update_reg [14] $end
$var wire 1 R[ break0|brk0|mgl_prim1|constant_update_reg [13] $end
$var wire 1 S[ break0|brk0|mgl_prim1|constant_update_reg [12] $end
$var wire 1 T[ break0|brk0|mgl_prim1|constant_update_reg [11] $end
$var wire 1 U[ break0|brk0|mgl_prim1|constant_update_reg [10] $end
$var wire 1 V[ break0|brk0|mgl_prim1|constant_update_reg [9] $end
$var wire 1 W[ break0|brk0|mgl_prim1|constant_update_reg [8] $end
$var wire 1 X[ break0|brk0|mgl_prim1|constant_update_reg [7] $end
$var wire 1 Y[ break0|brk0|mgl_prim1|constant_update_reg [6] $end
$var wire 1 Z[ break0|brk0|mgl_prim1|constant_update_reg [5] $end
$var wire 1 [[ break0|brk0|mgl_prim1|constant_update_reg [4] $end
$var wire 1 \[ break0|brk0|mgl_prim1|constant_update_reg [3] $end
$var wire 1 ][ break0|brk0|mgl_prim1|constant_update_reg [2] $end
$var wire 1 ^[ break0|brk0|mgl_prim1|constant_update_reg [1] $end
$var wire 1 _[ break0|brk0|mgl_prim1|constant_update_reg [0] $end
$var wire 1 `[ Sintetizador0|S1|synth|channelBank|clk64 [1] $end
$var wire 1 a[ Sintetizador0|S1|synth|channelBank|clk64 [0] $end
$var wire 1 b[ Sintetizador0|S1|synth|channelBank|channel [3] $end
$var wire 1 c[ Sintetizador0|S1|synth|channelBank|channel [2] $end
$var wire 1 d[ Sintetizador0|S1|synth|channelBank|channel [1] $end
$var wire 1 e[ Sintetizador0|S1|synth|channelBank|channel [0] $end
$var wire 1 f[ Audio0|u4|BCK_DIV [3] $end
$var wire 1 g[ Audio0|u4|BCK_DIV [2] $end
$var wire 1 h[ Audio0|u4|BCK_DIV [1] $end
$var wire 1 i[ Audio0|u4|BCK_DIV [0] $end
$var wire 1 j[ Audio0|r0|Cont [19] $end
$var wire 1 k[ Audio0|r0|Cont [18] $end
$var wire 1 l[ Audio0|r0|Cont [17] $end
$var wire 1 m[ Audio0|r0|Cont [16] $end
$var wire 1 n[ Audio0|r0|Cont [15] $end
$var wire 1 o[ Audio0|r0|Cont [14] $end
$var wire 1 p[ Audio0|r0|Cont [13] $end
$var wire 1 q[ Audio0|r0|Cont [12] $end
$var wire 1 r[ Audio0|r0|Cont [11] $end
$var wire 1 s[ Audio0|r0|Cont [10] $end
$var wire 1 t[ Audio0|r0|Cont [9] $end
$var wire 1 u[ Audio0|r0|Cont [8] $end
$var wire 1 v[ Audio0|r0|Cont [7] $end
$var wire 1 w[ Audio0|r0|Cont [6] $end
$var wire 1 x[ Audio0|r0|Cont [5] $end
$var wire 1 y[ Audio0|r0|Cont [4] $end
$var wire 1 z[ Audio0|r0|Cont [3] $end
$var wire 1 {[ Audio0|r0|Cont [2] $end
$var wire 1 |[ Audio0|r0|Cont [1] $end
$var wire 1 }[ Audio0|r0|Cont [0] $end
$var wire 1 ~[ Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit [3] $end
$var wire 1 !\ Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit [2] $end
$var wire 1 "\ Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit [1] $end
$var wire 1 #\ Mouse0|mouse1|CONT_1|PS2_Command_Out|cur_bit [0] $end
$var wire 1 $\ Audio0|u3|u0|SD [23] $end
$var wire 1 %\ Audio0|u3|u0|SD [22] $end
$var wire 1 &\ Audio0|u3|u0|SD [21] $end
$var wire 1 '\ Audio0|u3|u0|SD [20] $end
$var wire 1 (\ Audio0|u3|u0|SD [19] $end
$var wire 1 )\ Audio0|u3|u0|SD [18] $end
$var wire 1 *\ Audio0|u3|u0|SD [17] $end
$var wire 1 +\ Audio0|u3|u0|SD [16] $end
$var wire 1 ,\ Audio0|u3|u0|SD [15] $end
$var wire 1 -\ Audio0|u3|u0|SD [14] $end
$var wire 1 .\ Audio0|u3|u0|SD [13] $end
$var wire 1 /\ Audio0|u3|u0|SD [12] $end
$var wire 1 0\ Audio0|u3|u0|SD [11] $end
$var wire 1 1\ Audio0|u3|u0|SD [10] $end
$var wire 1 2\ Audio0|u3|u0|SD [9] $end
$var wire 1 3\ Audio0|u3|u0|SD [8] $end
$var wire 1 4\ Audio0|u3|u0|SD [7] $end
$var wire 1 5\ Audio0|u3|u0|SD [6] $end
$var wire 1 6\ Audio0|u3|u0|SD [5] $end
$var wire 1 7\ Audio0|u3|u0|SD [4] $end
$var wire 1 8\ Audio0|u3|u0|SD [3] $end
$var wire 1 9\ Audio0|u3|u0|SD [2] $end
$var wire 1 :\ Audio0|u3|u0|SD [1] $end
$var wire 1 ;\ Audio0|u3|u0|SD [0] $end
$var wire 1 <\ Sintetizador0|S1|synth|channelData[6].sample [15] $end
$var wire 1 =\ Sintetizador0|S1|synth|channelData[6].sample [14] $end
$var wire 1 >\ Sintetizador0|S1|synth|channelData[6].sample [13] $end
$var wire 1 ?\ Sintetizador0|S1|synth|channelData[6].sample [12] $end
$var wire 1 @\ Sintetizador0|S1|synth|channelData[6].sample [11] $end
$var wire 1 A\ Sintetizador0|S1|synth|channelData[6].sample [10] $end
$var wire 1 B\ Sintetizador0|S1|synth|channelData[6].sample [9] $end
$var wire 1 C\ Sintetizador0|S1|synth|channelData[6].sample [8] $end
$var wire 1 D\ Sintetizador0|S1|synth|channelData[6].sample [7] $end
$var wire 1 E\ Sintetizador0|S1|synth|channelData[6].sample [6] $end
$var wire 1 F\ Sintetizador0|S1|synth|channelData[6].sample [5] $end
$var wire 1 G\ Sintetizador0|S1|synth|channelData[6].sample [4] $end
$var wire 1 H\ Sintetizador0|S1|synth|channelData[6].sample [3] $end
$var wire 1 I\ Sintetizador0|S1|synth|channelData[6].sample [2] $end
$var wire 1 J\ Sintetizador0|S1|synth|channelData[6].sample [1] $end
$var wire 1 K\ Sintetizador0|S1|synth|channelData[6].sample [0] $end
$var wire 1 L\ Audio0|u3|mI2C_DATA [23] $end
$var wire 1 M\ Audio0|u3|mI2C_DATA [22] $end
$var wire 1 N\ Audio0|u3|mI2C_DATA [21] $end
$var wire 1 O\ Audio0|u3|mI2C_DATA [20] $end
$var wire 1 P\ Audio0|u3|mI2C_DATA [19] $end
$var wire 1 Q\ Audio0|u3|mI2C_DATA [18] $end
$var wire 1 R\ Audio0|u3|mI2C_DATA [17] $end
$var wire 1 S\ Audio0|u3|mI2C_DATA [16] $end
$var wire 1 T\ Audio0|u3|mI2C_DATA [15] $end
$var wire 1 U\ Audio0|u3|mI2C_DATA [14] $end
$var wire 1 V\ Audio0|u3|mI2C_DATA [13] $end
$var wire 1 W\ Audio0|u3|mI2C_DATA [12] $end
$var wire 1 X\ Audio0|u3|mI2C_DATA [11] $end
$var wire 1 Y\ Audio0|u3|mI2C_DATA [10] $end
$var wire 1 Z\ Audio0|u3|mI2C_DATA [9] $end
$var wire 1 [\ Audio0|u3|mI2C_DATA [8] $end
$var wire 1 \\ Audio0|u3|mI2C_DATA [7] $end
$var wire 1 ]\ Audio0|u3|mI2C_DATA [6] $end
$var wire 1 ^\ Audio0|u3|mI2C_DATA [5] $end
$var wire 1 _\ Audio0|u3|mI2C_DATA [4] $end
$var wire 1 `\ Audio0|u3|mI2C_DATA [3] $end
$var wire 1 a\ Audio0|u3|mI2C_DATA [2] $end
$var wire 1 b\ Audio0|u3|mI2C_DATA [1] $end
$var wire 1 c\ Audio0|u3|mI2C_DATA [0] $end
$var wire 1 d\ Sintetizador0|S1|synth|channelData[5].sample [15] $end
$var wire 1 e\ Sintetizador0|S1|synth|channelData[5].sample [14] $end
$var wire 1 f\ Sintetizador0|S1|synth|channelData[5].sample [13] $end
$var wire 1 g\ Sintetizador0|S1|synth|channelData[5].sample [12] $end
$var wire 1 h\ Sintetizador0|S1|synth|channelData[5].sample [11] $end
$var wire 1 i\ Sintetizador0|S1|synth|channelData[5].sample [10] $end
$var wire 1 j\ Sintetizador0|S1|synth|channelData[5].sample [9] $end
$var wire 1 k\ Sintetizador0|S1|synth|channelData[5].sample [8] $end
$var wire 1 l\ Sintetizador0|S1|synth|channelData[5].sample [7] $end
$var wire 1 m\ Sintetizador0|S1|synth|channelData[5].sample [6] $end
$var wire 1 n\ Sintetizador0|S1|synth|channelData[5].sample [5] $end
$var wire 1 o\ Sintetizador0|S1|synth|channelData[5].sample [4] $end
$var wire 1 p\ Sintetizador0|S1|synth|channelData[5].sample [3] $end
$var wire 1 q\ Sintetizador0|S1|synth|channelData[5].sample [2] $end
$var wire 1 r\ Sintetizador0|S1|synth|channelData[5].sample [1] $end
$var wire 1 s\ Sintetizador0|S1|synth|channelData[5].sample [0] $end
$var wire 1 t\ Sintetizador0|S1|synth|channelData[4].sample [15] $end
$var wire 1 u\ Sintetizador0|S1|synth|channelData[4].sample [14] $end
$var wire 1 v\ Sintetizador0|S1|synth|channelData[4].sample [13] $end
$var wire 1 w\ Sintetizador0|S1|synth|channelData[4].sample [12] $end
$var wire 1 x\ Sintetizador0|S1|synth|channelData[4].sample [11] $end
$var wire 1 y\ Sintetizador0|S1|synth|channelData[4].sample [10] $end
$var wire 1 z\ Sintetizador0|S1|synth|channelData[4].sample [9] $end
$var wire 1 {\ Sintetizador0|S1|synth|channelData[4].sample [8] $end
$var wire 1 |\ Sintetizador0|S1|synth|channelData[4].sample [7] $end
$var wire 1 }\ Sintetizador0|S1|synth|channelData[4].sample [6] $end
$var wire 1 ~\ Sintetizador0|S1|synth|channelData[4].sample [5] $end
$var wire 1 !] Sintetizador0|S1|synth|channelData[4].sample [4] $end
$var wire 1 "] Sintetizador0|S1|synth|channelData[4].sample [3] $end
$var wire 1 #] Sintetizador0|S1|synth|channelData[4].sample [2] $end
$var wire 1 $] Sintetizador0|S1|synth|channelData[4].sample [1] $end
$var wire 1 %] Sintetizador0|S1|synth|channelData[4].sample [0] $end
$var wire 1 &] Sintetizador0|S1|synth|channelData[3].sample [15] $end
$var wire 1 '] Sintetizador0|S1|synth|channelData[3].sample [14] $end
$var wire 1 (] Sintetizador0|S1|synth|channelData[3].sample [13] $end
$var wire 1 )] Sintetizador0|S1|synth|channelData[3].sample [12] $end
$var wire 1 *] Sintetizador0|S1|synth|channelData[3].sample [11] $end
$var wire 1 +] Sintetizador0|S1|synth|channelData[3].sample [10] $end
$var wire 1 ,] Sintetizador0|S1|synth|channelData[3].sample [9] $end
$var wire 1 -] Sintetizador0|S1|synth|channelData[3].sample [8] $end
$var wire 1 .] Sintetizador0|S1|synth|channelData[3].sample [7] $end
$var wire 1 /] Sintetizador0|S1|synth|channelData[3].sample [6] $end
$var wire 1 0] Sintetizador0|S1|synth|channelData[3].sample [5] $end
$var wire 1 1] Sintetizador0|S1|synth|channelData[3].sample [4] $end
$var wire 1 2] Sintetizador0|S1|synth|channelData[3].sample [3] $end
$var wire 1 3] Sintetizador0|S1|synth|channelData[3].sample [2] $end
$var wire 1 4] Sintetizador0|S1|synth|channelData[3].sample [1] $end
$var wire 1 5] Sintetizador0|S1|synth|channelData[3].sample [0] $end
$var wire 1 6] Mouse0|mouse1|CONT_1|PS2_Data_In|data_count [3] $end
$var wire 1 7] Mouse0|mouse1|CONT_1|PS2_Data_In|data_count [2] $end
$var wire 1 8] Mouse0|mouse1|CONT_1|PS2_Data_In|data_count [1] $end
$var wire 1 9] Mouse0|mouse1|CONT_1|PS2_Data_In|data_count [0] $end
$var wire 1 :] Sintetizador0|S1|synth|channelData[2].sample [15] $end
$var wire 1 ;] Sintetizador0|S1|synth|channelData[2].sample [14] $end
$var wire 1 <] Sintetizador0|S1|synth|channelData[2].sample [13] $end
$var wire 1 =] Sintetizador0|S1|synth|channelData[2].sample [12] $end
$var wire 1 >] Sintetizador0|S1|synth|channelData[2].sample [11] $end
$var wire 1 ?] Sintetizador0|S1|synth|channelData[2].sample [10] $end
$var wire 1 @] Sintetizador0|S1|synth|channelData[2].sample [9] $end
$var wire 1 A] Sintetizador0|S1|synth|channelData[2].sample [8] $end
$var wire 1 B] Sintetizador0|S1|synth|channelData[2].sample [7] $end
$var wire 1 C] Sintetizador0|S1|synth|channelData[2].sample [6] $end
$var wire 1 D] Sintetizador0|S1|synth|channelData[2].sample [5] $end
$var wire 1 E] Sintetizador0|S1|synth|channelData[2].sample [4] $end
$var wire 1 F] Sintetizador0|S1|synth|channelData[2].sample [3] $end
$var wire 1 G] Sintetizador0|S1|synth|channelData[2].sample [2] $end
$var wire 1 H] Sintetizador0|S1|synth|channelData[2].sample [1] $end
$var wire 1 I] Sintetizador0|S1|synth|channelData[2].sample [0] $end
$var wire 1 J] Sintetizador0|S1|synth|channelData[7].filter.z1 [31] $end
$var wire 1 K] Sintetizador0|S1|synth|channelData[7].filter.z1 [30] $end
$var wire 1 L] Sintetizador0|S1|synth|channelData[7].filter.z1 [29] $end
$var wire 1 M] Sintetizador0|S1|synth|channelData[7].filter.z1 [28] $end
$var wire 1 N] Sintetizador0|S1|synth|channelData[7].filter.z1 [27] $end
$var wire 1 O] Sintetizador0|S1|synth|channelData[7].filter.z1 [26] $end
$var wire 1 P] Sintetizador0|S1|synth|channelData[7].filter.z1 [25] $end
$var wire 1 Q] Sintetizador0|S1|synth|channelData[7].filter.z1 [24] $end
$var wire 1 R] Sintetizador0|S1|synth|channelData[7].filter.z1 [23] $end
$var wire 1 S] Sintetizador0|S1|synth|channelData[7].filter.z1 [22] $end
$var wire 1 T] Sintetizador0|S1|synth|channelData[7].filter.z1 [21] $end
$var wire 1 U] Sintetizador0|S1|synth|channelData[7].filter.z1 [20] $end
$var wire 1 V] Sintetizador0|S1|synth|channelData[7].filter.z1 [19] $end
$var wire 1 W] Sintetizador0|S1|synth|channelData[7].filter.z1 [18] $end
$var wire 1 X] Sintetizador0|S1|synth|channelData[7].filter.z1 [17] $end
$var wire 1 Y] Sintetizador0|S1|synth|channelData[7].filter.z1 [16] $end
$var wire 1 Z] Sintetizador0|S1|synth|channelData[7].filter.z1 [15] $end
$var wire 1 [] Sintetizador0|S1|synth|channelData[7].filter.z1 [14] $end
$var wire 1 \] Sintetizador0|S1|synth|channelData[7].filter.z1 [13] $end
$var wire 1 ]] Sintetizador0|S1|synth|channelData[7].filter.z1 [12] $end
$var wire 1 ^] Sintetizador0|S1|synth|channelData[7].filter.z1 [11] $end
$var wire 1 _] Sintetizador0|S1|synth|channelData[7].filter.z1 [10] $end
$var wire 1 `] Sintetizador0|S1|synth|channelData[7].filter.z1 [9] $end
$var wire 1 a] Sintetizador0|S1|synth|channelData[7].filter.z1 [8] $end
$var wire 1 b] Sintetizador0|S1|synth|channelData[7].filter.z1 [7] $end
$var wire 1 c] Sintetizador0|S1|synth|channelData[7].filter.z1 [6] $end
$var wire 1 d] Sintetizador0|S1|synth|channelData[7].filter.z1 [5] $end
$var wire 1 e] Sintetizador0|S1|synth|channelData[7].filter.z1 [4] $end
$var wire 1 f] Sintetizador0|S1|synth|channelData[7].filter.z1 [3] $end
$var wire 1 g] Sintetizador0|S1|synth|channelData[7].filter.z1 [2] $end
$var wire 1 h] Sintetizador0|S1|synth|channelData[7].filter.z1 [1] $end
$var wire 1 i] Sintetizador0|S1|synth|channelData[7].filter.z1 [0] $end
$var wire 1 j] Sintetizador0|S1|synth|channelData[7].envelope.instant [9] $end
$var wire 1 k] Sintetizador0|S1|synth|channelData[7].envelope.instant [8] $end
$var wire 1 l] Sintetizador0|S1|synth|channelData[7].envelope.instant [7] $end
$var wire 1 m] Sintetizador0|S1|synth|channelData[7].envelope.instant [6] $end
$var wire 1 n] Sintetizador0|S1|synth|channelData[7].envelope.instant [5] $end
$var wire 1 o] Sintetizador0|S1|synth|channelData[7].envelope.instant [4] $end
$var wire 1 p] Sintetizador0|S1|synth|channelData[7].envelope.instant [3] $end
$var wire 1 q] Sintetizador0|S1|synth|channelData[7].envelope.instant [2] $end
$var wire 1 r] Sintetizador0|S1|synth|channelData[7].envelope.instant [1] $end
$var wire 1 s] Sintetizador0|S1|synth|channelData[7].envelope.instant [0] $end
$var wire 1 t] Sintetizador0|S1|synth|channelData[6].filter.z1 [31] $end
$var wire 1 u] Sintetizador0|S1|synth|channelData[6].filter.z1 [30] $end
$var wire 1 v] Sintetizador0|S1|synth|channelData[6].filter.z1 [29] $end
$var wire 1 w] Sintetizador0|S1|synth|channelData[6].filter.z1 [28] $end
$var wire 1 x] Sintetizador0|S1|synth|channelData[6].filter.z1 [27] $end
$var wire 1 y] Sintetizador0|S1|synth|channelData[6].filter.z1 [26] $end
$var wire 1 z] Sintetizador0|S1|synth|channelData[6].filter.z1 [25] $end
$var wire 1 {] Sintetizador0|S1|synth|channelData[6].filter.z1 [24] $end
$var wire 1 |] Sintetizador0|S1|synth|channelData[6].filter.z1 [23] $end
$var wire 1 }] Sintetizador0|S1|synth|channelData[6].filter.z1 [22] $end
$var wire 1 ~] Sintetizador0|S1|synth|channelData[6].filter.z1 [21] $end
$var wire 1 !^ Sintetizador0|S1|synth|channelData[6].filter.z1 [20] $end
$var wire 1 "^ Sintetizador0|S1|synth|channelData[6].filter.z1 [19] $end
$var wire 1 #^ Sintetizador0|S1|synth|channelData[6].filter.z1 [18] $end
$var wire 1 $^ Sintetizador0|S1|synth|channelData[6].filter.z1 [17] $end
$var wire 1 %^ Sintetizador0|S1|synth|channelData[6].filter.z1 [16] $end
$var wire 1 &^ Sintetizador0|S1|synth|channelData[6].filter.z1 [15] $end
$var wire 1 '^ Sintetizador0|S1|synth|channelData[6].filter.z1 [14] $end
$var wire 1 (^ Sintetizador0|S1|synth|channelData[6].filter.z1 [13] $end
$var wire 1 )^ Sintetizador0|S1|synth|channelData[6].filter.z1 [12] $end
$var wire 1 *^ Sintetizador0|S1|synth|channelData[6].filter.z1 [11] $end
$var wire 1 +^ Sintetizador0|S1|synth|channelData[6].filter.z1 [10] $end
$var wire 1 ,^ Sintetizador0|S1|synth|channelData[6].filter.z1 [9] $end
$var wire 1 -^ Sintetizador0|S1|synth|channelData[6].filter.z1 [8] $end
$var wire 1 .^ Sintetizador0|S1|synth|channelData[6].filter.z1 [7] $end
$var wire 1 /^ Sintetizador0|S1|synth|channelData[6].filter.z1 [6] $end
$var wire 1 0^ Sintetizador0|S1|synth|channelData[6].filter.z1 [5] $end
$var wire 1 1^ Sintetizador0|S1|synth|channelData[6].filter.z1 [4] $end
$var wire 1 2^ Sintetizador0|S1|synth|channelData[6].filter.z1 [3] $end
$var wire 1 3^ Sintetizador0|S1|synth|channelData[6].filter.z1 [2] $end
$var wire 1 4^ Sintetizador0|S1|synth|channelData[6].filter.z1 [1] $end
$var wire 1 5^ Sintetizador0|S1|synth|channelData[6].filter.z1 [0] $end
$var wire 1 6^ Sintetizador0|S1|synth|channelData[6].envelope.instant [9] $end
$var wire 1 7^ Sintetizador0|S1|synth|channelData[6].envelope.instant [8] $end
$var wire 1 8^ Sintetizador0|S1|synth|channelData[6].envelope.instant [7] $end
$var wire 1 9^ Sintetizador0|S1|synth|channelData[6].envelope.instant [6] $end
$var wire 1 :^ Sintetizador0|S1|synth|channelData[6].envelope.instant [5] $end
$var wire 1 ;^ Sintetizador0|S1|synth|channelData[6].envelope.instant [4] $end
$var wire 1 <^ Sintetizador0|S1|synth|channelData[6].envelope.instant [3] $end
$var wire 1 =^ Sintetizador0|S1|synth|channelData[6].envelope.instant [2] $end
$var wire 1 >^ Sintetizador0|S1|synth|channelData[6].envelope.instant [1] $end
$var wire 1 ?^ Sintetizador0|S1|synth|channelData[6].envelope.instant [0] $end
$var wire 1 @^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15] $end
$var wire 1 A^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14] $end
$var wire 1 B^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13] $end
$var wire 1 C^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12] $end
$var wire 1 D^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11] $end
$var wire 1 E^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10] $end
$var wire 1 F^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9] $end
$var wire 1 G^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] $end
$var wire 1 H^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7] $end
$var wire 1 I^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6] $end
$var wire 1 J^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] $end
$var wire 1 K^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] $end
$var wire 1 L^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] $end
$var wire 1 M^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2] $end
$var wire 1 N^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] $end
$var wire 1 O^ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0] $end
$var wire 1 P^ Sintetizador0|S1|synth|channelData[5].filter.z1 [31] $end
$var wire 1 Q^ Sintetizador0|S1|synth|channelData[5].filter.z1 [30] $end
$var wire 1 R^ Sintetizador0|S1|synth|channelData[5].filter.z1 [29] $end
$var wire 1 S^ Sintetizador0|S1|synth|channelData[5].filter.z1 [28] $end
$var wire 1 T^ Sintetizador0|S1|synth|channelData[5].filter.z1 [27] $end
$var wire 1 U^ Sintetizador0|S1|synth|channelData[5].filter.z1 [26] $end
$var wire 1 V^ Sintetizador0|S1|synth|channelData[5].filter.z1 [25] $end
$var wire 1 W^ Sintetizador0|S1|synth|channelData[5].filter.z1 [24] $end
$var wire 1 X^ Sintetizador0|S1|synth|channelData[5].filter.z1 [23] $end
$var wire 1 Y^ Sintetizador0|S1|synth|channelData[5].filter.z1 [22] $end
$var wire 1 Z^ Sintetizador0|S1|synth|channelData[5].filter.z1 [21] $end
$var wire 1 [^ Sintetizador0|S1|synth|channelData[5].filter.z1 [20] $end
$var wire 1 \^ Sintetizador0|S1|synth|channelData[5].filter.z1 [19] $end
$var wire 1 ]^ Sintetizador0|S1|synth|channelData[5].filter.z1 [18] $end
$var wire 1 ^^ Sintetizador0|S1|synth|channelData[5].filter.z1 [17] $end
$var wire 1 _^ Sintetizador0|S1|synth|channelData[5].filter.z1 [16] $end
$var wire 1 `^ Sintetizador0|S1|synth|channelData[5].filter.z1 [15] $end
$var wire 1 a^ Sintetizador0|S1|synth|channelData[5].filter.z1 [14] $end
$var wire 1 b^ Sintetizador0|S1|synth|channelData[5].filter.z1 [13] $end
$var wire 1 c^ Sintetizador0|S1|synth|channelData[5].filter.z1 [12] $end
$var wire 1 d^ Sintetizador0|S1|synth|channelData[5].filter.z1 [11] $end
$var wire 1 e^ Sintetizador0|S1|synth|channelData[5].filter.z1 [10] $end
$var wire 1 f^ Sintetizador0|S1|synth|channelData[5].filter.z1 [9] $end
$var wire 1 g^ Sintetizador0|S1|synth|channelData[5].filter.z1 [8] $end
$var wire 1 h^ Sintetizador0|S1|synth|channelData[5].filter.z1 [7] $end
$var wire 1 i^ Sintetizador0|S1|synth|channelData[5].filter.z1 [6] $end
$var wire 1 j^ Sintetizador0|S1|synth|channelData[5].filter.z1 [5] $end
$var wire 1 k^ Sintetizador0|S1|synth|channelData[5].filter.z1 [4] $end
$var wire 1 l^ Sintetizador0|S1|synth|channelData[5].filter.z1 [3] $end
$var wire 1 m^ Sintetizador0|S1|synth|channelData[5].filter.z1 [2] $end
$var wire 1 n^ Sintetizador0|S1|synth|channelData[5].filter.z1 [1] $end
$var wire 1 o^ Sintetizador0|S1|synth|channelData[5].filter.z1 [0] $end
$var wire 1 p^ Sintetizador0|S1|synth|channelData[5].envelope.instant [9] $end
$var wire 1 q^ Sintetizador0|S1|synth|channelData[5].envelope.instant [8] $end
$var wire 1 r^ Sintetizador0|S1|synth|channelData[5].envelope.instant [7] $end
$var wire 1 s^ Sintetizador0|S1|synth|channelData[5].envelope.instant [6] $end
$var wire 1 t^ Sintetizador0|S1|synth|channelData[5].envelope.instant [5] $end
$var wire 1 u^ Sintetizador0|S1|synth|channelData[5].envelope.instant [4] $end
$var wire 1 v^ Sintetizador0|S1|synth|channelData[5].envelope.instant [3] $end
$var wire 1 w^ Sintetizador0|S1|synth|channelData[5].envelope.instant [2] $end
$var wire 1 x^ Sintetizador0|S1|synth|channelData[5].envelope.instant [1] $end
$var wire 1 y^ Sintetizador0|S1|synth|channelData[5].envelope.instant [0] $end
$var wire 1 z^ Sintetizador0|S1|synth|channelData[6].envelope.start [7] $end
$var wire 1 {^ Sintetizador0|S1|synth|channelData[6].envelope.start [6] $end
$var wire 1 |^ Sintetizador0|S1|synth|channelData[6].envelope.start [5] $end
$var wire 1 }^ Sintetizador0|S1|synth|channelData[6].envelope.start [4] $end
$var wire 1 ~^ Sintetizador0|S1|synth|channelData[6].envelope.start [3] $end
$var wire 1 !_ Sintetizador0|S1|synth|channelData[6].envelope.start [2] $end
$var wire 1 "_ Sintetizador0|S1|synth|channelData[6].envelope.start [1] $end
$var wire 1 #_ Sintetizador0|S1|synth|channelData[6].envelope.start [0] $end
$var wire 1 $_ Sintetizador0|S1|synth|channelData[4].filter.z1 [31] $end
$var wire 1 %_ Sintetizador0|S1|synth|channelData[4].filter.z1 [30] $end
$var wire 1 &_ Sintetizador0|S1|synth|channelData[4].filter.z1 [29] $end
$var wire 1 '_ Sintetizador0|S1|synth|channelData[4].filter.z1 [28] $end
$var wire 1 (_ Sintetizador0|S1|synth|channelData[4].filter.z1 [27] $end
$var wire 1 )_ Sintetizador0|S1|synth|channelData[4].filter.z1 [26] $end
$var wire 1 *_ Sintetizador0|S1|synth|channelData[4].filter.z1 [25] $end
$var wire 1 +_ Sintetizador0|S1|synth|channelData[4].filter.z1 [24] $end
$var wire 1 ,_ Sintetizador0|S1|synth|channelData[4].filter.z1 [23] $end
$var wire 1 -_ Sintetizador0|S1|synth|channelData[4].filter.z1 [22] $end
$var wire 1 ._ Sintetizador0|S1|synth|channelData[4].filter.z1 [21] $end
$var wire 1 /_ Sintetizador0|S1|synth|channelData[4].filter.z1 [20] $end
$var wire 1 0_ Sintetizador0|S1|synth|channelData[4].filter.z1 [19] $end
$var wire 1 1_ Sintetizador0|S1|synth|channelData[4].filter.z1 [18] $end
$var wire 1 2_ Sintetizador0|S1|synth|channelData[4].filter.z1 [17] $end
$var wire 1 3_ Sintetizador0|S1|synth|channelData[4].filter.z1 [16] $end
$var wire 1 4_ Sintetizador0|S1|synth|channelData[4].filter.z1 [15] $end
$var wire 1 5_ Sintetizador0|S1|synth|channelData[4].filter.z1 [14] $end
$var wire 1 6_ Sintetizador0|S1|synth|channelData[4].filter.z1 [13] $end
$var wire 1 7_ Sintetizador0|S1|synth|channelData[4].filter.z1 [12] $end
$var wire 1 8_ Sintetizador0|S1|synth|channelData[4].filter.z1 [11] $end
$var wire 1 9_ Sintetizador0|S1|synth|channelData[4].filter.z1 [10] $end
$var wire 1 :_ Sintetizador0|S1|synth|channelData[4].filter.z1 [9] $end
$var wire 1 ;_ Sintetizador0|S1|synth|channelData[4].filter.z1 [8] $end
$var wire 1 <_ Sintetizador0|S1|synth|channelData[4].filter.z1 [7] $end
$var wire 1 =_ Sintetizador0|S1|synth|channelData[4].filter.z1 [6] $end
$var wire 1 >_ Sintetizador0|S1|synth|channelData[4].filter.z1 [5] $end
$var wire 1 ?_ Sintetizador0|S1|synth|channelData[4].filter.z1 [4] $end
$var wire 1 @_ Sintetizador0|S1|synth|channelData[4].filter.z1 [3] $end
$var wire 1 A_ Sintetizador0|S1|synth|channelData[4].filter.z1 [2] $end
$var wire 1 B_ Sintetizador0|S1|synth|channelData[4].filter.z1 [1] $end
$var wire 1 C_ Sintetizador0|S1|synth|channelData[4].filter.z1 [0] $end
$var wire 1 D_ Sintetizador0|S1|synth|channelData[4].envelope.instant [9] $end
$var wire 1 E_ Sintetizador0|S1|synth|channelData[4].envelope.instant [8] $end
$var wire 1 F_ Sintetizador0|S1|synth|channelData[4].envelope.instant [7] $end
$var wire 1 G_ Sintetizador0|S1|synth|channelData[4].envelope.instant [6] $end
$var wire 1 H_ Sintetizador0|S1|synth|channelData[4].envelope.instant [5] $end
$var wire 1 I_ Sintetizador0|S1|synth|channelData[4].envelope.instant [4] $end
$var wire 1 J_ Sintetizador0|S1|synth|channelData[4].envelope.instant [3] $end
$var wire 1 K_ Sintetizador0|S1|synth|channelData[4].envelope.instant [2] $end
$var wire 1 L_ Sintetizador0|S1|synth|channelData[4].envelope.instant [1] $end
$var wire 1 M_ Sintetizador0|S1|synth|channelData[4].envelope.instant [0] $end
$var wire 1 N_ Sintetizador0|S1|synth|channelData[5].envelope.start [7] $end
$var wire 1 O_ Sintetizador0|S1|synth|channelData[5].envelope.start [6] $end
$var wire 1 P_ Sintetizador0|S1|synth|channelData[5].envelope.start [5] $end
$var wire 1 Q_ Sintetizador0|S1|synth|channelData[5].envelope.start [4] $end
$var wire 1 R_ Sintetizador0|S1|synth|channelData[5].envelope.start [3] $end
$var wire 1 S_ Sintetizador0|S1|synth|channelData[5].envelope.start [2] $end
$var wire 1 T_ Sintetizador0|S1|synth|channelData[5].envelope.start [1] $end
$var wire 1 U_ Sintetizador0|S1|synth|channelData[5].envelope.start [0] $end
$var wire 1 V_ Sintetizador0|S1|synth|channelData[3].filter.z1 [31] $end
$var wire 1 W_ Sintetizador0|S1|synth|channelData[3].filter.z1 [30] $end
$var wire 1 X_ Sintetizador0|S1|synth|channelData[3].filter.z1 [29] $end
$var wire 1 Y_ Sintetizador0|S1|synth|channelData[3].filter.z1 [28] $end
$var wire 1 Z_ Sintetizador0|S1|synth|channelData[3].filter.z1 [27] $end
$var wire 1 [_ Sintetizador0|S1|synth|channelData[3].filter.z1 [26] $end
$var wire 1 \_ Sintetizador0|S1|synth|channelData[3].filter.z1 [25] $end
$var wire 1 ]_ Sintetizador0|S1|synth|channelData[3].filter.z1 [24] $end
$var wire 1 ^_ Sintetizador0|S1|synth|channelData[3].filter.z1 [23] $end
$var wire 1 __ Sintetizador0|S1|synth|channelData[3].filter.z1 [22] $end
$var wire 1 `_ Sintetizador0|S1|synth|channelData[3].filter.z1 [21] $end
$var wire 1 a_ Sintetizador0|S1|synth|channelData[3].filter.z1 [20] $end
$var wire 1 b_ Sintetizador0|S1|synth|channelData[3].filter.z1 [19] $end
$var wire 1 c_ Sintetizador0|S1|synth|channelData[3].filter.z1 [18] $end
$var wire 1 d_ Sintetizador0|S1|synth|channelData[3].filter.z1 [17] $end
$var wire 1 e_ Sintetizador0|S1|synth|channelData[3].filter.z1 [16] $end
$var wire 1 f_ Sintetizador0|S1|synth|channelData[3].filter.z1 [15] $end
$var wire 1 g_ Sintetizador0|S1|synth|channelData[3].filter.z1 [14] $end
$var wire 1 h_ Sintetizador0|S1|synth|channelData[3].filter.z1 [13] $end
$var wire 1 i_ Sintetizador0|S1|synth|channelData[3].filter.z1 [12] $end
$var wire 1 j_ Sintetizador0|S1|synth|channelData[3].filter.z1 [11] $end
$var wire 1 k_ Sintetizador0|S1|synth|channelData[3].filter.z1 [10] $end
$var wire 1 l_ Sintetizador0|S1|synth|channelData[3].filter.z1 [9] $end
$var wire 1 m_ Sintetizador0|S1|synth|channelData[3].filter.z1 [8] $end
$var wire 1 n_ Sintetizador0|S1|synth|channelData[3].filter.z1 [7] $end
$var wire 1 o_ Sintetizador0|S1|synth|channelData[3].filter.z1 [6] $end
$var wire 1 p_ Sintetizador0|S1|synth|channelData[3].filter.z1 [5] $end
$var wire 1 q_ Sintetizador0|S1|synth|channelData[3].filter.z1 [4] $end
$var wire 1 r_ Sintetizador0|S1|synth|channelData[3].filter.z1 [3] $end
$var wire 1 s_ Sintetizador0|S1|synth|channelData[3].filter.z1 [2] $end
$var wire 1 t_ Sintetizador0|S1|synth|channelData[3].filter.z1 [1] $end
$var wire 1 u_ Sintetizador0|S1|synth|channelData[3].filter.z1 [0] $end
$var wire 1 v_ Sintetizador0|S1|synth|channelData[4].envelope.start [7] $end
$var wire 1 w_ Sintetizador0|S1|synth|channelData[4].envelope.start [6] $end
$var wire 1 x_ Sintetizador0|S1|synth|channelData[4].envelope.start [5] $end
$var wire 1 y_ Sintetizador0|S1|synth|channelData[4].envelope.start [4] $end
$var wire 1 z_ Sintetizador0|S1|synth|channelData[4].envelope.start [3] $end
$var wire 1 {_ Sintetizador0|S1|synth|channelData[4].envelope.start [2] $end
$var wire 1 |_ Sintetizador0|S1|synth|channelData[4].envelope.start [1] $end
$var wire 1 }_ Sintetizador0|S1|synth|channelData[4].envelope.start [0] $end
$var wire 1 ~_ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3] $end
$var wire 1 !` auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2] $end
$var wire 1 "` auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1] $end
$var wire 1 #` auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0] $end
$var wire 1 $` Sintetizador0|S1|synth|channelData[2].filter.z1 [31] $end
$var wire 1 %` Sintetizador0|S1|synth|channelData[2].filter.z1 [30] $end
$var wire 1 &` Sintetizador0|S1|synth|channelData[2].filter.z1 [29] $end
$var wire 1 '` Sintetizador0|S1|synth|channelData[2].filter.z1 [28] $end
$var wire 1 (` Sintetizador0|S1|synth|channelData[2].filter.z1 [27] $end
$var wire 1 )` Sintetizador0|S1|synth|channelData[2].filter.z1 [26] $end
$var wire 1 *` Sintetizador0|S1|synth|channelData[2].filter.z1 [25] $end
$var wire 1 +` Sintetizador0|S1|synth|channelData[2].filter.z1 [24] $end
$var wire 1 ,` Sintetizador0|S1|synth|channelData[2].filter.z1 [23] $end
$var wire 1 -` Sintetizador0|S1|synth|channelData[2].filter.z1 [22] $end
$var wire 1 .` Sintetizador0|S1|synth|channelData[2].filter.z1 [21] $end
$var wire 1 /` Sintetizador0|S1|synth|channelData[2].filter.z1 [20] $end
$var wire 1 0` Sintetizador0|S1|synth|channelData[2].filter.z1 [19] $end
$var wire 1 1` Sintetizador0|S1|synth|channelData[2].filter.z1 [18] $end
$var wire 1 2` Sintetizador0|S1|synth|channelData[2].filter.z1 [17] $end
$var wire 1 3` Sintetizador0|S1|synth|channelData[2].filter.z1 [16] $end
$var wire 1 4` Sintetizador0|S1|synth|channelData[2].filter.z1 [15] $end
$var wire 1 5` Sintetizador0|S1|synth|channelData[2].filter.z1 [14] $end
$var wire 1 6` Sintetizador0|S1|synth|channelData[2].filter.z1 [13] $end
$var wire 1 7` Sintetizador0|S1|synth|channelData[2].filter.z1 [12] $end
$var wire 1 8` Sintetizador0|S1|synth|channelData[2].filter.z1 [11] $end
$var wire 1 9` Sintetizador0|S1|synth|channelData[2].filter.z1 [10] $end
$var wire 1 :` Sintetizador0|S1|synth|channelData[2].filter.z1 [9] $end
$var wire 1 ;` Sintetizador0|S1|synth|channelData[2].filter.z1 [8] $end
$var wire 1 <` Sintetizador0|S1|synth|channelData[2].filter.z1 [7] $end
$var wire 1 =` Sintetizador0|S1|synth|channelData[2].filter.z1 [6] $end
$var wire 1 >` Sintetizador0|S1|synth|channelData[2].filter.z1 [5] $end
$var wire 1 ?` Sintetizador0|S1|synth|channelData[2].filter.z1 [4] $end
$var wire 1 @` Sintetizador0|S1|synth|channelData[2].filter.z1 [3] $end
$var wire 1 A` Sintetizador0|S1|synth|channelData[2].filter.z1 [2] $end
$var wire 1 B` Sintetizador0|S1|synth|channelData[2].filter.z1 [1] $end
$var wire 1 C` Sintetizador0|S1|synth|channelData[2].filter.z1 [0] $end
$var wire 1 D` Sintetizador0|S1|synth|channelData[7].filter.z2 [31] $end
$var wire 1 E` Sintetizador0|S1|synth|channelData[7].filter.z2 [30] $end
$var wire 1 F` Sintetizador0|S1|synth|channelData[7].filter.z2 [29] $end
$var wire 1 G` Sintetizador0|S1|synth|channelData[7].filter.z2 [28] $end
$var wire 1 H` Sintetizador0|S1|synth|channelData[7].filter.z2 [27] $end
$var wire 1 I` Sintetizador0|S1|synth|channelData[7].filter.z2 [26] $end
$var wire 1 J` Sintetizador0|S1|synth|channelData[7].filter.z2 [25] $end
$var wire 1 K` Sintetizador0|S1|synth|channelData[7].filter.z2 [24] $end
$var wire 1 L` Sintetizador0|S1|synth|channelData[7].filter.z2 [23] $end
$var wire 1 M` Sintetizador0|S1|synth|channelData[7].filter.z2 [22] $end
$var wire 1 N` Sintetizador0|S1|synth|channelData[7].filter.z2 [21] $end
$var wire 1 O` Sintetizador0|S1|synth|channelData[7].filter.z2 [20] $end
$var wire 1 P` Sintetizador0|S1|synth|channelData[7].filter.z2 [19] $end
$var wire 1 Q` Sintetizador0|S1|synth|channelData[7].filter.z2 [18] $end
$var wire 1 R` Sintetizador0|S1|synth|channelData[7].filter.z2 [17] $end
$var wire 1 S` Sintetizador0|S1|synth|channelData[7].filter.z2 [16] $end
$var wire 1 T` Sintetizador0|S1|synth|channelData[7].filter.z2 [15] $end
$var wire 1 U` Sintetizador0|S1|synth|channelData[7].filter.z2 [14] $end
$var wire 1 V` Sintetizador0|S1|synth|channelData[7].filter.z2 [13] $end
$var wire 1 W` Sintetizador0|S1|synth|channelData[7].filter.z2 [12] $end
$var wire 1 X` Sintetizador0|S1|synth|channelData[7].filter.z2 [11] $end
$var wire 1 Y` Sintetizador0|S1|synth|channelData[7].filter.z2 [10] $end
$var wire 1 Z` Sintetizador0|S1|synth|channelData[7].filter.z2 [9] $end
$var wire 1 [` Sintetizador0|S1|synth|channelData[7].filter.z2 [8] $end
$var wire 1 \` Sintetizador0|S1|synth|channelData[7].filter.z2 [7] $end
$var wire 1 ]` Sintetizador0|S1|synth|channelData[7].filter.z2 [6] $end
$var wire 1 ^` Sintetizador0|S1|synth|channelData[7].filter.z2 [5] $end
$var wire 1 _` Sintetizador0|S1|synth|channelData[7].filter.z2 [4] $end
$var wire 1 `` Sintetizador0|S1|synth|channelData[7].filter.z2 [3] $end
$var wire 1 a` Sintetizador0|S1|synth|channelData[7].filter.z2 [2] $end
$var wire 1 b` Sintetizador0|S1|synth|channelData[7].filter.z2 [1] $end
$var wire 1 c` Sintetizador0|S1|synth|channelData[7].filter.z2 [0] $end
$var wire 1 d` Sintetizador0|S1|synth|channelData[6].filter.z2 [31] $end
$var wire 1 e` Sintetizador0|S1|synth|channelData[6].filter.z2 [30] $end
$var wire 1 f` Sintetizador0|S1|synth|channelData[6].filter.z2 [29] $end
$var wire 1 g` Sintetizador0|S1|synth|channelData[6].filter.z2 [28] $end
$var wire 1 h` Sintetizador0|S1|synth|channelData[6].filter.z2 [27] $end
$var wire 1 i` Sintetizador0|S1|synth|channelData[6].filter.z2 [26] $end
$var wire 1 j` Sintetizador0|S1|synth|channelData[6].filter.z2 [25] $end
$var wire 1 k` Sintetizador0|S1|synth|channelData[6].filter.z2 [24] $end
$var wire 1 l` Sintetizador0|S1|synth|channelData[6].filter.z2 [23] $end
$var wire 1 m` Sintetizador0|S1|synth|channelData[6].filter.z2 [22] $end
$var wire 1 n` Sintetizador0|S1|synth|channelData[6].filter.z2 [21] $end
$var wire 1 o` Sintetizador0|S1|synth|channelData[6].filter.z2 [20] $end
$var wire 1 p` Sintetizador0|S1|synth|channelData[6].filter.z2 [19] $end
$var wire 1 q` Sintetizador0|S1|synth|channelData[6].filter.z2 [18] $end
$var wire 1 r` Sintetizador0|S1|synth|channelData[6].filter.z2 [17] $end
$var wire 1 s` Sintetizador0|S1|synth|channelData[6].filter.z2 [16] $end
$var wire 1 t` Sintetizador0|S1|synth|channelData[6].filter.z2 [15] $end
$var wire 1 u` Sintetizador0|S1|synth|channelData[6].filter.z2 [14] $end
$var wire 1 v` Sintetizador0|S1|synth|channelData[6].filter.z2 [13] $end
$var wire 1 w` Sintetizador0|S1|synth|channelData[6].filter.z2 [12] $end
$var wire 1 x` Sintetizador0|S1|synth|channelData[6].filter.z2 [11] $end
$var wire 1 y` Sintetizador0|S1|synth|channelData[6].filter.z2 [10] $end
$var wire 1 z` Sintetizador0|S1|synth|channelData[6].filter.z2 [9] $end
$var wire 1 {` Sintetizador0|S1|synth|channelData[6].filter.z2 [8] $end
$var wire 1 |` Sintetizador0|S1|synth|channelData[6].filter.z2 [7] $end
$var wire 1 }` Sintetizador0|S1|synth|channelData[6].filter.z2 [6] $end
$var wire 1 ~` Sintetizador0|S1|synth|channelData[6].filter.z2 [5] $end
$var wire 1 !a Sintetizador0|S1|synth|channelData[6].filter.z2 [4] $end
$var wire 1 "a Sintetizador0|S1|synth|channelData[6].filter.z2 [3] $end
$var wire 1 #a Sintetizador0|S1|synth|channelData[6].filter.z2 [2] $end
$var wire 1 $a Sintetizador0|S1|synth|channelData[6].filter.z2 [1] $end
$var wire 1 %a Sintetizador0|S1|synth|channelData[6].filter.z2 [0] $end
$var wire 1 &a auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2] $end
$var wire 1 'a auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1] $end
$var wire 1 (a auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0] $end
$var wire 1 )a Sintetizador0|S1|synth|channelData[5].filter.z2 [31] $end
$var wire 1 *a Sintetizador0|S1|synth|channelData[5].filter.z2 [30] $end
$var wire 1 +a Sintetizador0|S1|synth|channelData[5].filter.z2 [29] $end
$var wire 1 ,a Sintetizador0|S1|synth|channelData[5].filter.z2 [28] $end
$var wire 1 -a Sintetizador0|S1|synth|channelData[5].filter.z2 [27] $end
$var wire 1 .a Sintetizador0|S1|synth|channelData[5].filter.z2 [26] $end
$var wire 1 /a Sintetizador0|S1|synth|channelData[5].filter.z2 [25] $end
$var wire 1 0a Sintetizador0|S1|synth|channelData[5].filter.z2 [24] $end
$var wire 1 1a Sintetizador0|S1|synth|channelData[5].filter.z2 [23] $end
$var wire 1 2a Sintetizador0|S1|synth|channelData[5].filter.z2 [22] $end
$var wire 1 3a Sintetizador0|S1|synth|channelData[5].filter.z2 [21] $end
$var wire 1 4a Sintetizador0|S1|synth|channelData[5].filter.z2 [20] $end
$var wire 1 5a Sintetizador0|S1|synth|channelData[5].filter.z2 [19] $end
$var wire 1 6a Sintetizador0|S1|synth|channelData[5].filter.z2 [18] $end
$var wire 1 7a Sintetizador0|S1|synth|channelData[5].filter.z2 [17] $end
$var wire 1 8a Sintetizador0|S1|synth|channelData[5].filter.z2 [16] $end
$var wire 1 9a Sintetizador0|S1|synth|channelData[5].filter.z2 [15] $end
$var wire 1 :a Sintetizador0|S1|synth|channelData[5].filter.z2 [14] $end
$var wire 1 ;a Sintetizador0|S1|synth|channelData[5].filter.z2 [13] $end
$var wire 1 <a Sintetizador0|S1|synth|channelData[5].filter.z2 [12] $end
$var wire 1 =a Sintetizador0|S1|synth|channelData[5].filter.z2 [11] $end
$var wire 1 >a Sintetizador0|S1|synth|channelData[5].filter.z2 [10] $end
$var wire 1 ?a Sintetizador0|S1|synth|channelData[5].filter.z2 [9] $end
$var wire 1 @a Sintetizador0|S1|synth|channelData[5].filter.z2 [8] $end
$var wire 1 Aa Sintetizador0|S1|synth|channelData[5].filter.z2 [7] $end
$var wire 1 Ba Sintetizador0|S1|synth|channelData[5].filter.z2 [6] $end
$var wire 1 Ca Sintetizador0|S1|synth|channelData[5].filter.z2 [5] $end
$var wire 1 Da Sintetizador0|S1|synth|channelData[5].filter.z2 [4] $end
$var wire 1 Ea Sintetizador0|S1|synth|channelData[5].filter.z2 [3] $end
$var wire 1 Fa Sintetizador0|S1|synth|channelData[5].filter.z2 [2] $end
$var wire 1 Ga Sintetizador0|S1|synth|channelData[5].filter.z2 [1] $end
$var wire 1 Ha Sintetizador0|S1|synth|channelData[5].filter.z2 [0] $end
$var wire 1 Ia Sintetizador0|S1|synth|channelData[4].filter.z2 [31] $end
$var wire 1 Ja Sintetizador0|S1|synth|channelData[4].filter.z2 [30] $end
$var wire 1 Ka Sintetizador0|S1|synth|channelData[4].filter.z2 [29] $end
$var wire 1 La Sintetizador0|S1|synth|channelData[4].filter.z2 [28] $end
$var wire 1 Ma Sintetizador0|S1|synth|channelData[4].filter.z2 [27] $end
$var wire 1 Na Sintetizador0|S1|synth|channelData[4].filter.z2 [26] $end
$var wire 1 Oa Sintetizador0|S1|synth|channelData[4].filter.z2 [25] $end
$var wire 1 Pa Sintetizador0|S1|synth|channelData[4].filter.z2 [24] $end
$var wire 1 Qa Sintetizador0|S1|synth|channelData[4].filter.z2 [23] $end
$var wire 1 Ra Sintetizador0|S1|synth|channelData[4].filter.z2 [22] $end
$var wire 1 Sa Sintetizador0|S1|synth|channelData[4].filter.z2 [21] $end
$var wire 1 Ta Sintetizador0|S1|synth|channelData[4].filter.z2 [20] $end
$var wire 1 Ua Sintetizador0|S1|synth|channelData[4].filter.z2 [19] $end
$var wire 1 Va Sintetizador0|S1|synth|channelData[4].filter.z2 [18] $end
$var wire 1 Wa Sintetizador0|S1|synth|channelData[4].filter.z2 [17] $end
$var wire 1 Xa Sintetizador0|S1|synth|channelData[4].filter.z2 [16] $end
$var wire 1 Ya Sintetizador0|S1|synth|channelData[4].filter.z2 [15] $end
$var wire 1 Za Sintetizador0|S1|synth|channelData[4].filter.z2 [14] $end
$var wire 1 [a Sintetizador0|S1|synth|channelData[4].filter.z2 [13] $end
$var wire 1 \a Sintetizador0|S1|synth|channelData[4].filter.z2 [12] $end
$var wire 1 ]a Sintetizador0|S1|synth|channelData[4].filter.z2 [11] $end
$var wire 1 ^a Sintetizador0|S1|synth|channelData[4].filter.z2 [10] $end
$var wire 1 _a Sintetizador0|S1|synth|channelData[4].filter.z2 [9] $end
$var wire 1 `a Sintetizador0|S1|synth|channelData[4].filter.z2 [8] $end
$var wire 1 aa Sintetizador0|S1|synth|channelData[4].filter.z2 [7] $end
$var wire 1 ba Sintetizador0|S1|synth|channelData[4].filter.z2 [6] $end
$var wire 1 ca Sintetizador0|S1|synth|channelData[4].filter.z2 [5] $end
$var wire 1 da Sintetizador0|S1|synth|channelData[4].filter.z2 [4] $end
$var wire 1 ea Sintetizador0|S1|synth|channelData[4].filter.z2 [3] $end
$var wire 1 fa Sintetizador0|S1|synth|channelData[4].filter.z2 [2] $end
$var wire 1 ga Sintetizador0|S1|synth|channelData[4].filter.z2 [1] $end
$var wire 1 ha Sintetizador0|S1|synth|channelData[4].filter.z2 [0] $end
$var wire 1 ia Sintetizador0|S1|synth|channelData[3].filter.z2 [31] $end
$var wire 1 ja Sintetizador0|S1|synth|channelData[3].filter.z2 [30] $end
$var wire 1 ka Sintetizador0|S1|synth|channelData[3].filter.z2 [29] $end
$var wire 1 la Sintetizador0|S1|synth|channelData[3].filter.z2 [28] $end
$var wire 1 ma Sintetizador0|S1|synth|channelData[3].filter.z2 [27] $end
$var wire 1 na Sintetizador0|S1|synth|channelData[3].filter.z2 [26] $end
$var wire 1 oa Sintetizador0|S1|synth|channelData[3].filter.z2 [25] $end
$var wire 1 pa Sintetizador0|S1|synth|channelData[3].filter.z2 [24] $end
$var wire 1 qa Sintetizador0|S1|synth|channelData[3].filter.z2 [23] $end
$var wire 1 ra Sintetizador0|S1|synth|channelData[3].filter.z2 [22] $end
$var wire 1 sa Sintetizador0|S1|synth|channelData[3].filter.z2 [21] $end
$var wire 1 ta Sintetizador0|S1|synth|channelData[3].filter.z2 [20] $end
$var wire 1 ua Sintetizador0|S1|synth|channelData[3].filter.z2 [19] $end
$var wire 1 va Sintetizador0|S1|synth|channelData[3].filter.z2 [18] $end
$var wire 1 wa Sintetizador0|S1|synth|channelData[3].filter.z2 [17] $end
$var wire 1 xa Sintetizador0|S1|synth|channelData[3].filter.z2 [16] $end
$var wire 1 ya Sintetizador0|S1|synth|channelData[3].filter.z2 [15] $end
$var wire 1 za Sintetizador0|S1|synth|channelData[3].filter.z2 [14] $end
$var wire 1 {a Sintetizador0|S1|synth|channelData[3].filter.z2 [13] $end
$var wire 1 |a Sintetizador0|S1|synth|channelData[3].filter.z2 [12] $end
$var wire 1 }a Sintetizador0|S1|synth|channelData[3].filter.z2 [11] $end
$var wire 1 ~a Sintetizador0|S1|synth|channelData[3].filter.z2 [10] $end
$var wire 1 !b Sintetizador0|S1|synth|channelData[3].filter.z2 [9] $end
$var wire 1 "b Sintetizador0|S1|synth|channelData[3].filter.z2 [8] $end
$var wire 1 #b Sintetizador0|S1|synth|channelData[3].filter.z2 [7] $end
$var wire 1 $b Sintetizador0|S1|synth|channelData[3].filter.z2 [6] $end
$var wire 1 %b Sintetizador0|S1|synth|channelData[3].filter.z2 [5] $end
$var wire 1 &b Sintetizador0|S1|synth|channelData[3].filter.z2 [4] $end
$var wire 1 'b Sintetizador0|S1|synth|channelData[3].filter.z2 [3] $end
$var wire 1 (b Sintetizador0|S1|synth|channelData[3].filter.z2 [2] $end
$var wire 1 )b Sintetizador0|S1|synth|channelData[3].filter.z2 [1] $end
$var wire 1 *b Sintetizador0|S1|synth|channelData[3].filter.z2 [0] $end
$var wire 1 +b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5] $end
$var wire 1 ,b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4] $end
$var wire 1 -b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3] $end
$var wire 1 .b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2] $end
$var wire 1 /b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1] $end
$var wire 1 0b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0] $end
$var wire 1 1b Sintetizador0|S1|synth|channelData[2].filter.z2 [31] $end
$var wire 1 2b Sintetizador0|S1|synth|channelData[2].filter.z2 [30] $end
$var wire 1 3b Sintetizador0|S1|synth|channelData[2].filter.z2 [29] $end
$var wire 1 4b Sintetizador0|S1|synth|channelData[2].filter.z2 [28] $end
$var wire 1 5b Sintetizador0|S1|synth|channelData[2].filter.z2 [27] $end
$var wire 1 6b Sintetizador0|S1|synth|channelData[2].filter.z2 [26] $end
$var wire 1 7b Sintetizador0|S1|synth|channelData[2].filter.z2 [25] $end
$var wire 1 8b Sintetizador0|S1|synth|channelData[2].filter.z2 [24] $end
$var wire 1 9b Sintetizador0|S1|synth|channelData[2].filter.z2 [23] $end
$var wire 1 :b Sintetizador0|S1|synth|channelData[2].filter.z2 [22] $end
$var wire 1 ;b Sintetizador0|S1|synth|channelData[2].filter.z2 [21] $end
$var wire 1 <b Sintetizador0|S1|synth|channelData[2].filter.z2 [20] $end
$var wire 1 =b Sintetizador0|S1|synth|channelData[2].filter.z2 [19] $end
$var wire 1 >b Sintetizador0|S1|synth|channelData[2].filter.z2 [18] $end
$var wire 1 ?b Sintetizador0|S1|synth|channelData[2].filter.z2 [17] $end
$var wire 1 @b Sintetizador0|S1|synth|channelData[2].filter.z2 [16] $end
$var wire 1 Ab Sintetizador0|S1|synth|channelData[2].filter.z2 [15] $end
$var wire 1 Bb Sintetizador0|S1|synth|channelData[2].filter.z2 [14] $end
$var wire 1 Cb Sintetizador0|S1|synth|channelData[2].filter.z2 [13] $end
$var wire 1 Db Sintetizador0|S1|synth|channelData[2].filter.z2 [12] $end
$var wire 1 Eb Sintetizador0|S1|synth|channelData[2].filter.z2 [11] $end
$var wire 1 Fb Sintetizador0|S1|synth|channelData[2].filter.z2 [10] $end
$var wire 1 Gb Sintetizador0|S1|synth|channelData[2].filter.z2 [9] $end
$var wire 1 Hb Sintetizador0|S1|synth|channelData[2].filter.z2 [8] $end
$var wire 1 Ib Sintetizador0|S1|synth|channelData[2].filter.z2 [7] $end
$var wire 1 Jb Sintetizador0|S1|synth|channelData[2].filter.z2 [6] $end
$var wire 1 Kb Sintetizador0|S1|synth|channelData[2].filter.z2 [5] $end
$var wire 1 Lb Sintetizador0|S1|synth|channelData[2].filter.z2 [4] $end
$var wire 1 Mb Sintetizador0|S1|synth|channelData[2].filter.z2 [3] $end
$var wire 1 Nb Sintetizador0|S1|synth|channelData[2].filter.z2 [2] $end
$var wire 1 Ob Sintetizador0|S1|synth|channelData[2].filter.z2 [1] $end
$var wire 1 Pb Sintetizador0|S1|synth|channelData[2].filter.z2 [0] $end
$var wire 1 Qb Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [9] $end
$var wire 1 Rb Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [8] $end
$var wire 1 Sb Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [7] $end
$var wire 1 Tb Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [6] $end
$var wire 1 Ub Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [5] $end
$var wire 1 Vb Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [4] $end
$var wire 1 Wb Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [3] $end
$var wire 1 Xb Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [2] $end
$var wire 1 Yb Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [1] $end
$var wire 1 Zb Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|quarter [0] $end
$var wire 1 [b Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter [3] $end
$var wire 1 \b Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter [2] $end
$var wire 1 ]b Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter [1] $end
$var wire 1 ^b Sintetizador0|S1|synth|sampleSynthesizer|envelope|delay_counter [0] $end
$var wire 1 _b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [30] $end
$var wire 1 `b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [29] $end
$var wire 1 ab auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [28] $end
$var wire 1 bb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [27] $end
$var wire 1 cb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [26] $end
$var wire 1 db auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [25] $end
$var wire 1 eb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [24] $end
$var wire 1 fb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [23] $end
$var wire 1 gb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [22] $end
$var wire 1 hb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [21] $end
$var wire 1 ib auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [20] $end
$var wire 1 jb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [19] $end
$var wire 1 kb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [18] $end
$var wire 1 lb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [17] $end
$var wire 1 mb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [16] $end
$var wire 1 nb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [15] $end
$var wire 1 ob auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [14] $end
$var wire 1 pb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [13] $end
$var wire 1 qb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [12] $end
$var wire 1 rb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [11] $end
$var wire 1 sb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [10] $end
$var wire 1 tb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [9] $end
$var wire 1 ub auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [8] $end
$var wire 1 vb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [7] $end
$var wire 1 wb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [6] $end
$var wire 1 xb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [5] $end
$var wire 1 yb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [4] $end
$var wire 1 zb auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] $end
$var wire 1 {b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [2] $end
$var wire 1 |b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [1] $end
$var wire 1 }b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [0] $end
$var wire 1 ~b auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [30] $end
$var wire 1 !c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [29] $end
$var wire 1 "c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [28] $end
$var wire 1 #c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [27] $end
$var wire 1 $c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [26] $end
$var wire 1 %c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [25] $end
$var wire 1 &c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [24] $end
$var wire 1 'c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [23] $end
$var wire 1 (c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [22] $end
$var wire 1 )c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [21] $end
$var wire 1 *c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [20] $end
$var wire 1 +c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [19] $end
$var wire 1 ,c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [18] $end
$var wire 1 -c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [17] $end
$var wire 1 .c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [16] $end
$var wire 1 /c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [15] $end
$var wire 1 0c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [14] $end
$var wire 1 1c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [13] $end
$var wire 1 2c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [12] $end
$var wire 1 3c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [11] $end
$var wire 1 4c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [10] $end
$var wire 1 5c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [9] $end
$var wire 1 6c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [8] $end
$var wire 1 7c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [7] $end
$var wire 1 8c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [6] $end
$var wire 1 9c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [5] $end
$var wire 1 :c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [4] $end
$var wire 1 ;c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3] $end
$var wire 1 <c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [2] $end
$var wire 1 =c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [1] $end
$var wire 1 >c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [0] $end
$var wire 1 ?c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [30] $end
$var wire 1 @c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [29] $end
$var wire 1 Ac auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [28] $end
$var wire 1 Bc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [27] $end
$var wire 1 Cc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [26] $end
$var wire 1 Dc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [25] $end
$var wire 1 Ec auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [24] $end
$var wire 1 Fc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [23] $end
$var wire 1 Gc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [22] $end
$var wire 1 Hc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [21] $end
$var wire 1 Ic auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [20] $end
$var wire 1 Jc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [19] $end
$var wire 1 Kc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [18] $end
$var wire 1 Lc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [17] $end
$var wire 1 Mc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [16] $end
$var wire 1 Nc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [15] $end
$var wire 1 Oc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [14] $end
$var wire 1 Pc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [13] $end
$var wire 1 Qc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [12] $end
$var wire 1 Rc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [11] $end
$var wire 1 Sc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [10] $end
$var wire 1 Tc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [9] $end
$var wire 1 Uc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [8] $end
$var wire 1 Vc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [7] $end
$var wire 1 Wc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [6] $end
$var wire 1 Xc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [5] $end
$var wire 1 Yc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [4] $end
$var wire 1 Zc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [3] $end
$var wire 1 [c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [2] $end
$var wire 1 \c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [1] $end
$var wire 1 ]c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4 [0] $end
$var wire 1 ^c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [30] $end
$var wire 1 _c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [29] $end
$var wire 1 `c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [28] $end
$var wire 1 ac auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [27] $end
$var wire 1 bc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [26] $end
$var wire 1 cc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [25] $end
$var wire 1 dc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [24] $end
$var wire 1 ec auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [23] $end
$var wire 1 fc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [22] $end
$var wire 1 gc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [21] $end
$var wire 1 hc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [20] $end
$var wire 1 ic auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [19] $end
$var wire 1 jc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [18] $end
$var wire 1 kc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [17] $end
$var wire 1 lc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [16] $end
$var wire 1 mc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [15] $end
$var wire 1 nc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [14] $end
$var wire 1 oc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [13] $end
$var wire 1 pc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [12] $end
$var wire 1 qc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [11] $end
$var wire 1 rc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [10] $end
$var wire 1 sc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [9] $end
$var wire 1 tc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [8] $end
$var wire 1 uc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [7] $end
$var wire 1 vc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [6] $end
$var wire 1 wc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [5] $end
$var wire 1 xc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [4] $end
$var wire 1 yc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [3] $end
$var wire 1 zc auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [2] $end
$var wire 1 {c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [1] $end
$var wire 1 |c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5 [0] $end
$var wire 1 }c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10] $end
$var wire 1 ~c auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9] $end
$var wire 1 !d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8] $end
$var wire 1 "d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7] $end
$var wire 1 #d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6] $end
$var wire 1 $d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5] $end
$var wire 1 %d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4] $end
$var wire 1 &d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3] $end
$var wire 1 'd auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2] $end
$var wire 1 (d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1] $end
$var wire 1 )d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0] $end
$var wire 1 *d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3] $end
$var wire 1 +d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2] $end
$var wire 1 ,d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1] $end
$var wire 1 -d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0] $end
$var wire 1 .d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3] $end
$var wire 1 /d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2] $end
$var wire 1 0d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1] $end
$var wire 1 1d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0] $end
$var wire 1 2d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2] $end
$var wire 1 3d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1] $end
$var wire 1 4d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0] $end
$var wire 1 5d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9] $end
$var wire 1 6d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8] $end
$var wire 1 7d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7] $end
$var wire 1 8d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6] $end
$var wire 1 9d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5] $end
$var wire 1 :d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4] $end
$var wire 1 ;d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3] $end
$var wire 1 <d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2] $end
$var wire 1 =d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1] $end
$var wire 1 >d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0] $end
$var wire 1 ?d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4] $end
$var wire 1 @d auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3] $end
$var wire 1 Ad auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2] $end
$var wire 1 Bd auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1] $end
$var wire 1 Cd auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0] $end
$var wire 1 Dd auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3] $end
$var wire 1 Ed auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2] $end
$var wire 1 Fd auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1] $end
$var wire 1 Gd auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0] $end
$var wire 1 Hd auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3] $end
$var wire 1 Id auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2] $end
$var wire 1 Jd auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1] $end
$var wire 1 Kd auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0] $end
$var wire 1 Ld CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [5] $end
$var wire 1 Md CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [4] $end
$var wire 1 Nd CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [3] $end
$var wire 1 Od CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [2] $end
$var wire 1 Pd CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1] $end
$var wire 1 Qd CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [0] $end
$var wire 1 Rd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 Sd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0] $end
$var wire 1 Td VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0] $end
$var wire 1 Ud VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0] $end
$var wire 1 Vd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [1] $end
$var wire 1 Wd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0] $end
$var wire 1 Xd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0] $end
$var wire 1 Yd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [1] $end
$var wire 1 Zd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0] $end
$var wire 1 [d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0] $end
$var wire 1 \d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 ]d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0] $end
$var wire 1 ^d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 _d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0] $end
$var wire 1 `d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0] $end
$var wire 1 ad VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0] $end
$var wire 1 bd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [1] $end
$var wire 1 cd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0] $end
$var wire 1 dd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0] $end
$var wire 1 ed VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [1] $end
$var wire 1 fd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0] $end
$var wire 1 gd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0] $end
$var wire 1 hd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 id VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0] $end
$var wire 1 jd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 kd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0] $end
$var wire 1 ld VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0] $end
$var wire 1 md VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0] $end
$var wire 1 nd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [1] $end
$var wire 1 od VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0] $end
$var wire 1 pd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0] $end
$var wire 1 qd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [1] $end
$var wire 1 rd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0] $end
$var wire 1 sd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0] $end
$var wire 1 td VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 ud VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0] $end
$var wire 1 vd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 wd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0] $end
$var wire 1 xd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0] $end
$var wire 1 yd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0] $end
$var wire 1 zd VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [1] $end
$var wire 1 {d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0] $end
$var wire 1 |d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0] $end
$var wire 1 }d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [1] $end
$var wire 1 ~d VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0] $end
$var wire 1 !e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0] $end
$var wire 1 "e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 #e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0] $end
$var wire 1 $e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0] $end
$var wire 1 %e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [1] $end
$var wire 1 &e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0] $end
$var wire 1 'e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0] $end
$var wire 1 (e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 )e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 *e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0] $end
$var wire 1 +e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0] $end
$var wire 1 ,e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0] $end
$var wire 1 -e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [1] $end
$var wire 1 .e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0] $end
$var wire 1 /e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0] $end
$var wire 1 0e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 1e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0] $end
$var wire 1 2e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0] $end
$var wire 1 3e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0] $end
$var wire 1 4e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [1] $end
$var wire 1 5e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0] $end
$var wire 1 6e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0] $end
$var wire 1 7e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [1] $end
$var wire 1 8e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0] $end
$var wire 1 9e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0] $end
$var wire 1 :e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 ;e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0] $end
$var wire 1 <e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 =e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0] $end
$var wire 1 >e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0] $end
$var wire 1 ?e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 @e VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1] $end
$var wire 1 Ae VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0] $end
$var wire 1 Be VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0] $end
$var wire 1 Ce VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [1] $end
$var wire 1 De VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0] $end
$var wire 1 Ee VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0] $end
$var wire 1 Fe VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 Ge VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0] $end
$var wire 1 He VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0] $end
$var wire 1 Ie VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [1] $end
$var wire 1 Je VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0] $end
$var wire 1 Ke VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0] $end
$var wire 1 Le VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 Me VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 Ne VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0] $end
$var wire 1 Oe VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0] $end
$var wire 1 Pe VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$var wire 1 Qe VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [1] $end
$var wire 1 Re VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0] $end
$var wire 1 Se VGA0|VGA0|memVGA|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0] $end
$var wire 1 Te MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4] $end
$var wire 1 Ue MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 Ve MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 We MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 Xe MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 Ye MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4] $end
$var wire 1 Ze MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 [e MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 \e MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 ]e MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 ^e MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9] $end
$var wire 1 _e MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8] $end
$var wire 1 `e MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7] $end
$var wire 1 ae MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6] $end
$var wire 1 be MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5] $end
$var wire 1 ce MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4] $end
$var wire 1 de MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 ee MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 fe MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 ge MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 he MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9] $end
$var wire 1 ie MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8] $end
$var wire 1 je MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7] $end
$var wire 1 ke MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6] $end
$var wire 1 le MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5] $end
$var wire 1 me MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4] $end
$var wire 1 ne MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 oe MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 pe MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 qe MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 re MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [19] $end
$var wire 1 se MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [18] $end
$var wire 1 te MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [17] $end
$var wire 1 ue MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [16] $end
$var wire 1 ve MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15] $end
$var wire 1 we MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14] $end
$var wire 1 xe MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13] $end
$var wire 1 ye MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12] $end
$var wire 1 ze MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11] $end
$var wire 1 {e MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10] $end
$var wire 1 |e MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9] $end
$var wire 1 }e MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8] $end
$var wire 1 ~e MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7] $end
$var wire 1 !f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6] $end
$var wire 1 "f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5] $end
$var wire 1 #f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4] $end
$var wire 1 $f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 %f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 &f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 'f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 (f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [19] $end
$var wire 1 )f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [18] $end
$var wire 1 *f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [17] $end
$var wire 1 +f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [16] $end
$var wire 1 ,f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15] $end
$var wire 1 -f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14] $end
$var wire 1 .f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13] $end
$var wire 1 /f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12] $end
$var wire 1 0f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11] $end
$var wire 1 1f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10] $end
$var wire 1 2f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9] $end
$var wire 1 3f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8] $end
$var wire 1 4f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7] $end
$var wire 1 5f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6] $end
$var wire 1 6f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5] $end
$var wire 1 7f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4] $end
$var wire 1 8f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 9f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 :f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 ;f MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 <f MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 =f MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 >f MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 ?f MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 @f MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4] $end
$var wire 1 Af MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 Bf MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 Cf MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 Df MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 Ef MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4] $end
$var wire 1 Ff MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 Gf MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 Hf MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 If MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 Jf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1] $end
$var wire 1 Kf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 Lf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1] $end
$var wire 1 Mf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 Nf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 Of MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 Pf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 Qf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 Rf MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [4] $end
$var wire 1 Sf MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [3] $end
$var wire 1 Tf MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [2] $end
$var wire 1 Uf MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1] $end
$var wire 1 Vf MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 Wf MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [4] $end
$var wire 1 Xf MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [3] $end
$var wire 1 Yf MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [2] $end
$var wire 1 Zf MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1] $end
$var wire 1 [f MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 \f MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [4] $end
$var wire 1 ]f MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [3] $end
$var wire 1 ^f MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [2] $end
$var wire 1 _f MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1] $end
$var wire 1 `f MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 af MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [4] $end
$var wire 1 bf MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [3] $end
$var wire 1 cf MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [2] $end
$var wire 1 df MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1] $end
$var wire 1 ef MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 ff MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1] $end
$var wire 1 gf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 hf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1] $end
$var wire 1 if MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 jf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 kf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 lf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 mf MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 nf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [63] $end
$var wire 1 of Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [62] $end
$var wire 1 pf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [61] $end
$var wire 1 qf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [60] $end
$var wire 1 rf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [59] $end
$var wire 1 sf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [58] $end
$var wire 1 tf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [57] $end
$var wire 1 uf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [56] $end
$var wire 1 vf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [55] $end
$var wire 1 wf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [54] $end
$var wire 1 xf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [53] $end
$var wire 1 yf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [52] $end
$var wire 1 zf Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [51] $end
$var wire 1 {f Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [50] $end
$var wire 1 |f Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [49] $end
$var wire 1 }f Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [48] $end
$var wire 1 ~f Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [47] $end
$var wire 1 !g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [46] $end
$var wire 1 "g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [45] $end
$var wire 1 #g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [44] $end
$var wire 1 $g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [43] $end
$var wire 1 %g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [42] $end
$var wire 1 &g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [41] $end
$var wire 1 'g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [40] $end
$var wire 1 (g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [39] $end
$var wire 1 )g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [38] $end
$var wire 1 *g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [37] $end
$var wire 1 +g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [36] $end
$var wire 1 ,g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [35] $end
$var wire 1 -g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [34] $end
$var wire 1 .g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [33] $end
$var wire 1 /g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [32] $end
$var wire 1 0g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [31] $end
$var wire 1 1g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [30] $end
$var wire 1 2g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [29] $end
$var wire 1 3g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [28] $end
$var wire 1 4g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [27] $end
$var wire 1 5g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [26] $end
$var wire 1 6g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [25] $end
$var wire 1 7g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [24] $end
$var wire 1 8g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [23] $end
$var wire 1 9g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [22] $end
$var wire 1 :g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [21] $end
$var wire 1 ;g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [20] $end
$var wire 1 <g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [19] $end
$var wire 1 =g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [18] $end
$var wire 1 >g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [17] $end
$var wire 1 ?g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [16] $end
$var wire 1 @g Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [15] $end
$var wire 1 Ag Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [14] $end
$var wire 1 Bg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [13] $end
$var wire 1 Cg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [12] $end
$var wire 1 Dg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [11] $end
$var wire 1 Eg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [10] $end
$var wire 1 Fg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [9] $end
$var wire 1 Gg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [8] $end
$var wire 1 Hg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [7] $end
$var wire 1 Ig Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [6] $end
$var wire 1 Jg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [5] $end
$var wire 1 Kg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [4] $end
$var wire 1 Lg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [3] $end
$var wire 1 Mg Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [2] $end
$var wire 1 Ng Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [1] $end
$var wire 1 Og Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8_RESULTA_bus [0] $end
$var wire 1 Pg MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [4] $end
$var wire 1 Qg MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [3] $end
$var wire 1 Rg MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [2] $end
$var wire 1 Sg MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1] $end
$var wire 1 Tg MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 Ug MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [4] $end
$var wire 1 Vg MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [3] $end
$var wire 1 Wg MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [2] $end
$var wire 1 Xg MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1] $end
$var wire 1 Yg MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 Zg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [9] $end
$var wire 1 [g MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [8] $end
$var wire 1 \g MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [7] $end
$var wire 1 ]g MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [6] $end
$var wire 1 ^g MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [5] $end
$var wire 1 _g MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [4] $end
$var wire 1 `g MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [3] $end
$var wire 1 ag MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [2] $end
$var wire 1 bg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1] $end
$var wire 1 cg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 dg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [9] $end
$var wire 1 eg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [8] $end
$var wire 1 fg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [7] $end
$var wire 1 gg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [6] $end
$var wire 1 hg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [5] $end
$var wire 1 ig MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [4] $end
$var wire 1 jg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [3] $end
$var wire 1 kg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [2] $end
$var wire 1 lg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1] $end
$var wire 1 mg MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 ng MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1] $end
$var wire 1 og MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 pg MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1] $end
$var wire 1 qg MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 rg MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [4] $end
$var wire 1 sg MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [3] $end
$var wire 1 tg MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [2] $end
$var wire 1 ug MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1] $end
$var wire 1 vg MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 wg MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [4] $end
$var wire 1 xg MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [3] $end
$var wire 1 yg MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [2] $end
$var wire 1 zg MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1] $end
$var wire 1 {g MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 |g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [63] $end
$var wire 1 }g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [62] $end
$var wire 1 ~g Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [61] $end
$var wire 1 !h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [60] $end
$var wire 1 "h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [59] $end
$var wire 1 #h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [58] $end
$var wire 1 $h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [57] $end
$var wire 1 %h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [56] $end
$var wire 1 &h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [55] $end
$var wire 1 'h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [54] $end
$var wire 1 (h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [53] $end
$var wire 1 )h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [52] $end
$var wire 1 *h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [51] $end
$var wire 1 +h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [50] $end
$var wire 1 ,h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [49] $end
$var wire 1 -h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [48] $end
$var wire 1 .h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [47] $end
$var wire 1 /h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [46] $end
$var wire 1 0h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [45] $end
$var wire 1 1h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [44] $end
$var wire 1 2h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [43] $end
$var wire 1 3h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [42] $end
$var wire 1 4h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [41] $end
$var wire 1 5h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [40] $end
$var wire 1 6h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [39] $end
$var wire 1 7h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [38] $end
$var wire 1 8h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [37] $end
$var wire 1 9h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [36] $end
$var wire 1 :h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [35] $end
$var wire 1 ;h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [34] $end
$var wire 1 <h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [33] $end
$var wire 1 =h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [32] $end
$var wire 1 >h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [31] $end
$var wire 1 ?h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [30] $end
$var wire 1 @h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [29] $end
$var wire 1 Ah Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [28] $end
$var wire 1 Bh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [27] $end
$var wire 1 Ch Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [26] $end
$var wire 1 Dh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [25] $end
$var wire 1 Eh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [24] $end
$var wire 1 Fh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [23] $end
$var wire 1 Gh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [22] $end
$var wire 1 Hh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [21] $end
$var wire 1 Ih Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [20] $end
$var wire 1 Jh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [19] $end
$var wire 1 Kh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [18] $end
$var wire 1 Lh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [17] $end
$var wire 1 Mh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [16] $end
$var wire 1 Nh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [15] $end
$var wire 1 Oh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [14] $end
$var wire 1 Ph Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [13] $end
$var wire 1 Qh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [12] $end
$var wire 1 Rh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [11] $end
$var wire 1 Sh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [10] $end
$var wire 1 Th Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [9] $end
$var wire 1 Uh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [8] $end
$var wire 1 Vh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [7] $end
$var wire 1 Wh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [6] $end
$var wire 1 Xh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [5] $end
$var wire 1 Yh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [4] $end
$var wire 1 Zh Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [3] $end
$var wire 1 [h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [2] $end
$var wire 1 \h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [1] $end
$var wire 1 ]h Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac_RESULTA_bus [0] $end
$var wire 1 ^h Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [63] $end
$var wire 1 _h Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [62] $end
$var wire 1 `h Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [61] $end
$var wire 1 ah Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [60] $end
$var wire 1 bh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [59] $end
$var wire 1 ch Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [58] $end
$var wire 1 dh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [57] $end
$var wire 1 eh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [56] $end
$var wire 1 fh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [55] $end
$var wire 1 gh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [54] $end
$var wire 1 hh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [53] $end
$var wire 1 ih Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [52] $end
$var wire 1 jh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [51] $end
$var wire 1 kh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [50] $end
$var wire 1 lh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [49] $end
$var wire 1 mh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [48] $end
$var wire 1 nh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [47] $end
$var wire 1 oh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [46] $end
$var wire 1 ph Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [45] $end
$var wire 1 qh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [44] $end
$var wire 1 rh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [43] $end
$var wire 1 sh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [42] $end
$var wire 1 th Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [41] $end
$var wire 1 uh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [40] $end
$var wire 1 vh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [39] $end
$var wire 1 wh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [38] $end
$var wire 1 xh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [37] $end
$var wire 1 yh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [36] $end
$var wire 1 zh Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [35] $end
$var wire 1 {h Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [34] $end
$var wire 1 |h Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [33] $end
$var wire 1 }h Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [32] $end
$var wire 1 ~h Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [31] $end
$var wire 1 !i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [30] $end
$var wire 1 "i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [29] $end
$var wire 1 #i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [28] $end
$var wire 1 $i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [27] $end
$var wire 1 %i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [26] $end
$var wire 1 &i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [25] $end
$var wire 1 'i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [24] $end
$var wire 1 (i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [23] $end
$var wire 1 )i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [22] $end
$var wire 1 *i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [21] $end
$var wire 1 +i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [20] $end
$var wire 1 ,i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [19] $end
$var wire 1 -i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [18] $end
$var wire 1 .i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [17] $end
$var wire 1 /i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [16] $end
$var wire 1 0i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [15] $end
$var wire 1 1i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [14] $end
$var wire 1 2i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [13] $end
$var wire 1 3i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [12] $end
$var wire 1 4i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [11] $end
$var wire 1 5i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [10] $end
$var wire 1 6i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [9] $end
$var wire 1 7i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [8] $end
$var wire 1 8i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [7] $end
$var wire 1 9i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [6] $end
$var wire 1 :i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [5] $end
$var wire 1 ;i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [4] $end
$var wire 1 <i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [3] $end
$var wire 1 =i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [2] $end
$var wire 1 >i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [1] $end
$var wire 1 ?i Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8_RESULTA_bus [0] $end
$var wire 1 @i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [63] $end
$var wire 1 Ai Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [62] $end
$var wire 1 Bi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [61] $end
$var wire 1 Ci Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [60] $end
$var wire 1 Di Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [59] $end
$var wire 1 Ei Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [58] $end
$var wire 1 Fi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [57] $end
$var wire 1 Gi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [56] $end
$var wire 1 Hi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [55] $end
$var wire 1 Ii Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [54] $end
$var wire 1 Ji Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [53] $end
$var wire 1 Ki Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [52] $end
$var wire 1 Li Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [51] $end
$var wire 1 Mi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [50] $end
$var wire 1 Ni Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [49] $end
$var wire 1 Oi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [48] $end
$var wire 1 Pi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [47] $end
$var wire 1 Qi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [46] $end
$var wire 1 Ri Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [45] $end
$var wire 1 Si Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [44] $end
$var wire 1 Ti Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [43] $end
$var wire 1 Ui Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [42] $end
$var wire 1 Vi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [41] $end
$var wire 1 Wi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [40] $end
$var wire 1 Xi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [39] $end
$var wire 1 Yi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [38] $end
$var wire 1 Zi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [37] $end
$var wire 1 [i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [36] $end
$var wire 1 \i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [35] $end
$var wire 1 ]i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [34] $end
$var wire 1 ^i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [33] $end
$var wire 1 _i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [32] $end
$var wire 1 `i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [31] $end
$var wire 1 ai Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [30] $end
$var wire 1 bi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [29] $end
$var wire 1 ci Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [28] $end
$var wire 1 di Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [27] $end
$var wire 1 ei Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [26] $end
$var wire 1 fi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [25] $end
$var wire 1 gi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [24] $end
$var wire 1 hi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [23] $end
$var wire 1 ii Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [22] $end
$var wire 1 ji Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [21] $end
$var wire 1 ki Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [20] $end
$var wire 1 li Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [19] $end
$var wire 1 mi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [18] $end
$var wire 1 ni Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [17] $end
$var wire 1 oi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [16] $end
$var wire 1 pi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [15] $end
$var wire 1 qi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [14] $end
$var wire 1 ri Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [13] $end
$var wire 1 si Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [12] $end
$var wire 1 ti Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [11] $end
$var wire 1 ui Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [10] $end
$var wire 1 vi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [9] $end
$var wire 1 wi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [8] $end
$var wire 1 xi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [7] $end
$var wire 1 yi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [6] $end
$var wire 1 zi Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [5] $end
$var wire 1 {i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [4] $end
$var wire 1 |i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [3] $end
$var wire 1 }i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [2] $end
$var wire 1 ~i Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [1] $end
$var wire 1 !j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac_RESULTA_bus [0] $end
$var wire 1 "j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [63] $end
$var wire 1 #j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [62] $end
$var wire 1 $j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [61] $end
$var wire 1 %j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [60] $end
$var wire 1 &j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [59] $end
$var wire 1 'j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [58] $end
$var wire 1 (j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [57] $end
$var wire 1 )j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [56] $end
$var wire 1 *j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [55] $end
$var wire 1 +j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [54] $end
$var wire 1 ,j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [53] $end
$var wire 1 -j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [52] $end
$var wire 1 .j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [51] $end
$var wire 1 /j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [50] $end
$var wire 1 0j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [49] $end
$var wire 1 1j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [48] $end
$var wire 1 2j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [47] $end
$var wire 1 3j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [46] $end
$var wire 1 4j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [45] $end
$var wire 1 5j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [44] $end
$var wire 1 6j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [43] $end
$var wire 1 7j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [42] $end
$var wire 1 8j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [41] $end
$var wire 1 9j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [40] $end
$var wire 1 :j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [39] $end
$var wire 1 ;j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [38] $end
$var wire 1 <j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [37] $end
$var wire 1 =j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [36] $end
$var wire 1 >j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [35] $end
$var wire 1 ?j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [34] $end
$var wire 1 @j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [33] $end
$var wire 1 Aj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [32] $end
$var wire 1 Bj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [31] $end
$var wire 1 Cj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [30] $end
$var wire 1 Dj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [29] $end
$var wire 1 Ej Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [28] $end
$var wire 1 Fj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [27] $end
$var wire 1 Gj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [26] $end
$var wire 1 Hj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [25] $end
$var wire 1 Ij Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [24] $end
$var wire 1 Jj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [23] $end
$var wire 1 Kj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [22] $end
$var wire 1 Lj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [21] $end
$var wire 1 Mj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [20] $end
$var wire 1 Nj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [19] $end
$var wire 1 Oj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [18] $end
$var wire 1 Pj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [17] $end
$var wire 1 Qj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [16] $end
$var wire 1 Rj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [15] $end
$var wire 1 Sj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [14] $end
$var wire 1 Tj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [13] $end
$var wire 1 Uj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [12] $end
$var wire 1 Vj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [11] $end
$var wire 1 Wj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [10] $end
$var wire 1 Xj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [9] $end
$var wire 1 Yj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [8] $end
$var wire 1 Zj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [7] $end
$var wire 1 [j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [6] $end
$var wire 1 \j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [5] $end
$var wire 1 ]j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [4] $end
$var wire 1 ^j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [3] $end
$var wire 1 _j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [2] $end
$var wire 1 `j Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [1] $end
$var wire 1 aj Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac_RESULTA_bus [0] $end
$var wire 1 bj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [63] $end
$var wire 1 cj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [62] $end
$var wire 1 dj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [61] $end
$var wire 1 ej Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [60] $end
$var wire 1 fj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [59] $end
$var wire 1 gj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [58] $end
$var wire 1 hj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [57] $end
$var wire 1 ij Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [56] $end
$var wire 1 jj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [55] $end
$var wire 1 kj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [54] $end
$var wire 1 lj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [53] $end
$var wire 1 mj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [52] $end
$var wire 1 nj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [51] $end
$var wire 1 oj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [50] $end
$var wire 1 pj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [49] $end
$var wire 1 qj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [48] $end
$var wire 1 rj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [47] $end
$var wire 1 sj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [46] $end
$var wire 1 tj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [45] $end
$var wire 1 uj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [44] $end
$var wire 1 vj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [43] $end
$var wire 1 wj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [42] $end
$var wire 1 xj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [41] $end
$var wire 1 yj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [40] $end
$var wire 1 zj Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [39] $end
$var wire 1 {j Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [38] $end
$var wire 1 |j Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [37] $end
$var wire 1 }j Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [36] $end
$var wire 1 ~j Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [35] $end
$var wire 1 !k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [34] $end
$var wire 1 "k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [33] $end
$var wire 1 #k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [32] $end
$var wire 1 $k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [31] $end
$var wire 1 %k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [30] $end
$var wire 1 &k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [29] $end
$var wire 1 'k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [28] $end
$var wire 1 (k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [27] $end
$var wire 1 )k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [26] $end
$var wire 1 *k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [25] $end
$var wire 1 +k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [24] $end
$var wire 1 ,k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [23] $end
$var wire 1 -k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [22] $end
$var wire 1 .k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [21] $end
$var wire 1 /k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [20] $end
$var wire 1 0k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [19] $end
$var wire 1 1k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [18] $end
$var wire 1 2k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [17] $end
$var wire 1 3k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [16] $end
$var wire 1 4k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [15] $end
$var wire 1 5k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [14] $end
$var wire 1 6k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [13] $end
$var wire 1 7k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [12] $end
$var wire 1 8k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [11] $end
$var wire 1 9k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [10] $end
$var wire 1 :k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [9] $end
$var wire 1 ;k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [8] $end
$var wire 1 <k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [7] $end
$var wire 1 =k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [6] $end
$var wire 1 >k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [5] $end
$var wire 1 ?k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [4] $end
$var wire 1 @k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [3] $end
$var wire 1 Ak Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [2] $end
$var wire 1 Bk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [1] $end
$var wire 1 Ck Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8_RESULTA_bus [0] $end
$var wire 1 Dk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [63] $end
$var wire 1 Ek Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [62] $end
$var wire 1 Fk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [61] $end
$var wire 1 Gk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [60] $end
$var wire 1 Hk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [59] $end
$var wire 1 Ik Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [58] $end
$var wire 1 Jk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [57] $end
$var wire 1 Kk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [56] $end
$var wire 1 Lk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [55] $end
$var wire 1 Mk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [54] $end
$var wire 1 Nk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [53] $end
$var wire 1 Ok Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [52] $end
$var wire 1 Pk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [51] $end
$var wire 1 Qk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [50] $end
$var wire 1 Rk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [49] $end
$var wire 1 Sk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [48] $end
$var wire 1 Tk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [47] $end
$var wire 1 Uk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [46] $end
$var wire 1 Vk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [45] $end
$var wire 1 Wk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [44] $end
$var wire 1 Xk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [43] $end
$var wire 1 Yk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [42] $end
$var wire 1 Zk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [41] $end
$var wire 1 [k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [40] $end
$var wire 1 \k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [39] $end
$var wire 1 ]k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [38] $end
$var wire 1 ^k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [37] $end
$var wire 1 _k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [36] $end
$var wire 1 `k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [35] $end
$var wire 1 ak Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [34] $end
$var wire 1 bk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [33] $end
$var wire 1 ck Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [32] $end
$var wire 1 dk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [31] $end
$var wire 1 ek Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [30] $end
$var wire 1 fk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [29] $end
$var wire 1 gk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [28] $end
$var wire 1 hk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [27] $end
$var wire 1 ik Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [26] $end
$var wire 1 jk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [25] $end
$var wire 1 kk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [24] $end
$var wire 1 lk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [23] $end
$var wire 1 mk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [22] $end
$var wire 1 nk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [21] $end
$var wire 1 ok Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [20] $end
$var wire 1 pk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [19] $end
$var wire 1 qk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [18] $end
$var wire 1 rk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [17] $end
$var wire 1 sk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [16] $end
$var wire 1 tk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [15] $end
$var wire 1 uk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [14] $end
$var wire 1 vk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [13] $end
$var wire 1 wk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [12] $end
$var wire 1 xk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [11] $end
$var wire 1 yk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [10] $end
$var wire 1 zk Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [9] $end
$var wire 1 {k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [8] $end
$var wire 1 |k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [7] $end
$var wire 1 }k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [6] $end
$var wire 1 ~k Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [5] $end
$var wire 1 !l Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [4] $end
$var wire 1 "l Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [3] $end
$var wire 1 #l Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [2] $end
$var wire 1 $l Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [1] $end
$var wire 1 %l Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8_RESULTA_bus [0] $end
$var wire 1 &l MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 'l MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 (l MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 )l MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 *l MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1] $end
$var wire 1 +l MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 ,l MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1] $end
$var wire 1 -l MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 .l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [4] $end
$var wire 1 /l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [3] $end
$var wire 1 0l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [2] $end
$var wire 1 1l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [1] $end
$var wire 1 2l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 3l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [4] $end
$var wire 1 4l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [3] $end
$var wire 1 5l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [2] $end
$var wire 1 6l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [1] $end
$var wire 1 7l MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 8l MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [4] $end
$var wire 1 9l MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [3] $end
$var wire 1 :l MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [2] $end
$var wire 1 ;l MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [1] $end
$var wire 1 <l MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 =l MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [4] $end
$var wire 1 >l MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [3] $end
$var wire 1 ?l MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [2] $end
$var wire 1 @l MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [1] $end
$var wire 1 Al MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 Bl MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [1] $end
$var wire 1 Cl MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 Dl MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [1] $end
$var wire 1 El MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 Fl MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [1] $end
$var wire 1 Gl MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 Hl MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [1] $end
$var wire 1 Il MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 Jl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [63] $end
$var wire 1 Kl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [62] $end
$var wire 1 Ll Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [61] $end
$var wire 1 Ml Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [60] $end
$var wire 1 Nl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [59] $end
$var wire 1 Ol Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [58] $end
$var wire 1 Pl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [57] $end
$var wire 1 Ql Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [56] $end
$var wire 1 Rl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [55] $end
$var wire 1 Sl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [54] $end
$var wire 1 Tl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [53] $end
$var wire 1 Ul Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [52] $end
$var wire 1 Vl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [51] $end
$var wire 1 Wl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [50] $end
$var wire 1 Xl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [49] $end
$var wire 1 Yl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [48] $end
$var wire 1 Zl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [47] $end
$var wire 1 [l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [46] $end
$var wire 1 \l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [45] $end
$var wire 1 ]l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [44] $end
$var wire 1 ^l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [43] $end
$var wire 1 _l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [42] $end
$var wire 1 `l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [41] $end
$var wire 1 al Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [40] $end
$var wire 1 bl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [39] $end
$var wire 1 cl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [38] $end
$var wire 1 dl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [37] $end
$var wire 1 el Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [36] $end
$var wire 1 fl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [35] $end
$var wire 1 gl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [34] $end
$var wire 1 hl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [33] $end
$var wire 1 il Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [32] $end
$var wire 1 jl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [31] $end
$var wire 1 kl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [30] $end
$var wire 1 ll Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [29] $end
$var wire 1 ml Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [28] $end
$var wire 1 nl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [27] $end
$var wire 1 ol Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [26] $end
$var wire 1 pl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [25] $end
$var wire 1 ql Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [24] $end
$var wire 1 rl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [23] $end
$var wire 1 sl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [22] $end
$var wire 1 tl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [21] $end
$var wire 1 ul Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [20] $end
$var wire 1 vl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [19] $end
$var wire 1 wl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [18] $end
$var wire 1 xl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [17] $end
$var wire 1 yl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [16] $end
$var wire 1 zl Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [15] $end
$var wire 1 {l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [14] $end
$var wire 1 |l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [13] $end
$var wire 1 }l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [12] $end
$var wire 1 ~l Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [11] $end
$var wire 1 !m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [10] $end
$var wire 1 "m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [9] $end
$var wire 1 #m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [8] $end
$var wire 1 $m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [7] $end
$var wire 1 %m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [6] $end
$var wire 1 &m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [5] $end
$var wire 1 'm Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [4] $end
$var wire 1 (m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [3] $end
$var wire 1 )m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [2] $end
$var wire 1 *m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [1] $end
$var wire 1 +m Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac_RESULTA_bus [0] $end
$var wire 1 ,m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [4] $end
$var wire 1 -m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [3] $end
$var wire 1 .m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [2] $end
$var wire 1 /m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1] $end
$var wire 1 0m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 1m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [4] $end
$var wire 1 2m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [3] $end
$var wire 1 3m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [2] $end
$var wire 1 4m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1] $end
$var wire 1 5m MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 6m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [9] $end
$var wire 1 7m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [8] $end
$var wire 1 8m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [7] $end
$var wire 1 9m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [6] $end
$var wire 1 :m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [5] $end
$var wire 1 ;m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [4] $end
$var wire 1 <m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [3] $end
$var wire 1 =m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [2] $end
$var wire 1 >m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1] $end
$var wire 1 ?m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 @m MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [9] $end
$var wire 1 Am MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [8] $end
$var wire 1 Bm MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [7] $end
$var wire 1 Cm MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [6] $end
$var wire 1 Dm MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [5] $end
$var wire 1 Em MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [4] $end
$var wire 1 Fm MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [3] $end
$var wire 1 Gm MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [2] $end
$var wire 1 Hm MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1] $end
$var wire 1 Im MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 Jm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [19] $end
$var wire 1 Km MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [18] $end
$var wire 1 Lm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [17] $end
$var wire 1 Mm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [16] $end
$var wire 1 Nm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [15] $end
$var wire 1 Om MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [14] $end
$var wire 1 Pm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [13] $end
$var wire 1 Qm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [12] $end
$var wire 1 Rm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [11] $end
$var wire 1 Sm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [10] $end
$var wire 1 Tm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [9] $end
$var wire 1 Um MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [8] $end
$var wire 1 Vm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [7] $end
$var wire 1 Wm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [6] $end
$var wire 1 Xm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [5] $end
$var wire 1 Ym MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [4] $end
$var wire 1 Zm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [3] $end
$var wire 1 [m MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [2] $end
$var wire 1 \m MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1] $end
$var wire 1 ]m MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 ^m MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [19] $end
$var wire 1 _m MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [18] $end
$var wire 1 `m MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [17] $end
$var wire 1 am MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [16] $end
$var wire 1 bm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [15] $end
$var wire 1 cm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [14] $end
$var wire 1 dm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [13] $end
$var wire 1 em MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [12] $end
$var wire 1 fm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [11] $end
$var wire 1 gm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [10] $end
$var wire 1 hm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [9] $end
$var wire 1 im MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [8] $end
$var wire 1 jm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [7] $end
$var wire 1 km MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [6] $end
$var wire 1 lm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [5] $end
$var wire 1 mm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [4] $end
$var wire 1 nm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [3] $end
$var wire 1 om MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [2] $end
$var wire 1 pm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1] $end
$var wire 1 qm MEMCODE|BB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 rm MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1] $end
$var wire 1 sm MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 tm MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1] $end
$var wire 1 um MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 vm MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [4] $end
$var wire 1 wm MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [3] $end
$var wire 1 xm MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [2] $end
$var wire 1 ym MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1] $end
$var wire 1 zm MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 {m MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [4] $end
$var wire 1 |m MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [3] $end
$var wire 1 }m MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [2] $end
$var wire 1 ~m MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1] $end
$var wire 1 !n MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 "n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [63] $end
$var wire 1 #n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [62] $end
$var wire 1 $n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [61] $end
$var wire 1 %n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [60] $end
$var wire 1 &n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [59] $end
$var wire 1 'n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [58] $end
$var wire 1 (n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [57] $end
$var wire 1 )n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [56] $end
$var wire 1 *n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [55] $end
$var wire 1 +n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [54] $end
$var wire 1 ,n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [53] $end
$var wire 1 -n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [52] $end
$var wire 1 .n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [51] $end
$var wire 1 /n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [50] $end
$var wire 1 0n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [49] $end
$var wire 1 1n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [48] $end
$var wire 1 2n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [47] $end
$var wire 1 3n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [46] $end
$var wire 1 4n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [45] $end
$var wire 1 5n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [44] $end
$var wire 1 6n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [43] $end
$var wire 1 7n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [42] $end
$var wire 1 8n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [41] $end
$var wire 1 9n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [40] $end
$var wire 1 :n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [39] $end
$var wire 1 ;n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [38] $end
$var wire 1 <n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [37] $end
$var wire 1 =n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [36] $end
$var wire 1 >n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [35] $end
$var wire 1 ?n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [34] $end
$var wire 1 @n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [33] $end
$var wire 1 An Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [32] $end
$var wire 1 Bn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [31] $end
$var wire 1 Cn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [30] $end
$var wire 1 Dn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [29] $end
$var wire 1 En Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [28] $end
$var wire 1 Fn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [27] $end
$var wire 1 Gn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [26] $end
$var wire 1 Hn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [25] $end
$var wire 1 In Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [24] $end
$var wire 1 Jn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [23] $end
$var wire 1 Kn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [22] $end
$var wire 1 Ln Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [21] $end
$var wire 1 Mn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [20] $end
$var wire 1 Nn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [19] $end
$var wire 1 On Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [18] $end
$var wire 1 Pn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [17] $end
$var wire 1 Qn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [16] $end
$var wire 1 Rn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [15] $end
$var wire 1 Sn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [14] $end
$var wire 1 Tn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [13] $end
$var wire 1 Un Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [12] $end
$var wire 1 Vn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [11] $end
$var wire 1 Wn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [10] $end
$var wire 1 Xn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [9] $end
$var wire 1 Yn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [8] $end
$var wire 1 Zn Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [7] $end
$var wire 1 [n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [6] $end
$var wire 1 \n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [5] $end
$var wire 1 ]n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [4] $end
$var wire 1 ^n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [3] $end
$var wire 1 _n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [2] $end
$var wire 1 `n Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [1] $end
$var wire 1 an Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8_RESULTA_bus [0] $end
$var wire 1 bn MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [1] $end
$var wire 1 cn MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 dn MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [1] $end
$var wire 1 en MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 fn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9] $end
$var wire 1 gn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8] $end
$var wire 1 hn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7] $end
$var wire 1 in Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6] $end
$var wire 1 jn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5] $end
$var wire 1 kn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4] $end
$var wire 1 ln Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3] $end
$var wire 1 mn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2] $end
$var wire 1 nn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1] $end
$var wire 1 on Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 pn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [9] $end
$var wire 1 qn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [8] $end
$var wire 1 rn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [7] $end
$var wire 1 sn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [6] $end
$var wire 1 tn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [5] $end
$var wire 1 un Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4] $end
$var wire 1 vn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3] $end
$var wire 1 wn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2] $end
$var wire 1 xn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1] $end
$var wire 1 yn Sintetizador0|S1|synth|sampleSynthesizer|sineCalculator|sineTable|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 zn MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [1] $end
$var wire 1 {n MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 |n MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [1] $end
$var wire 1 }n MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 ~n MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [4] $end
$var wire 1 !o MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [3] $end
$var wire 1 "o MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [2] $end
$var wire 1 #o MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [1] $end
$var wire 1 $o MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 %o MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [4] $end
$var wire 1 &o MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [3] $end
$var wire 1 'o MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [2] $end
$var wire 1 (o MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [1] $end
$var wire 1 )o MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 *o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [4] $end
$var wire 1 +o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [3] $end
$var wire 1 ,o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [2] $end
$var wire 1 -o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [1] $end
$var wire 1 .o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 /o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [4] $end
$var wire 1 0o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [3] $end
$var wire 1 1o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [2] $end
$var wire 1 2o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [1] $end
$var wire 1 3o MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 4o MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [1] $end
$var wire 1 5o MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 6o MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [1] $end
$var wire 1 7o MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 8o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [63] $end
$var wire 1 9o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [62] $end
$var wire 1 :o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [61] $end
$var wire 1 ;o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [60] $end
$var wire 1 <o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [59] $end
$var wire 1 =o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [58] $end
$var wire 1 >o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [57] $end
$var wire 1 ?o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [56] $end
$var wire 1 @o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [55] $end
$var wire 1 Ao Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [54] $end
$var wire 1 Bo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [53] $end
$var wire 1 Co Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [52] $end
$var wire 1 Do Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [51] $end
$var wire 1 Eo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [50] $end
$var wire 1 Fo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [49] $end
$var wire 1 Go Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [48] $end
$var wire 1 Ho Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [47] $end
$var wire 1 Io Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [46] $end
$var wire 1 Jo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [45] $end
$var wire 1 Ko Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [44] $end
$var wire 1 Lo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [43] $end
$var wire 1 Mo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [42] $end
$var wire 1 No Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [41] $end
$var wire 1 Oo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [40] $end
$var wire 1 Po Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [39] $end
$var wire 1 Qo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [38] $end
$var wire 1 Ro Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [37] $end
$var wire 1 So Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [36] $end
$var wire 1 To Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [35] $end
$var wire 1 Uo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [34] $end
$var wire 1 Vo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [33] $end
$var wire 1 Wo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [32] $end
$var wire 1 Xo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [31] $end
$var wire 1 Yo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [30] $end
$var wire 1 Zo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [29] $end
$var wire 1 [o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [28] $end
$var wire 1 \o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [27] $end
$var wire 1 ]o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [26] $end
$var wire 1 ^o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [25] $end
$var wire 1 _o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [24] $end
$var wire 1 `o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [23] $end
$var wire 1 ao Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [22] $end
$var wire 1 bo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [21] $end
$var wire 1 co Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [20] $end
$var wire 1 do Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [19] $end
$var wire 1 eo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [18] $end
$var wire 1 fo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [17] $end
$var wire 1 go Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [16] $end
$var wire 1 ho Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [15] $end
$var wire 1 io Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [14] $end
$var wire 1 jo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [13] $end
$var wire 1 ko Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [12] $end
$var wire 1 lo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [11] $end
$var wire 1 mo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [10] $end
$var wire 1 no Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [9] $end
$var wire 1 oo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [8] $end
$var wire 1 po Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [7] $end
$var wire 1 qo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [6] $end
$var wire 1 ro Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [5] $end
$var wire 1 so Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [4] $end
$var wire 1 to Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [3] $end
$var wire 1 uo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [2] $end
$var wire 1 vo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [1] $end
$var wire 1 wo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac_RESULTA_bus [0] $end
$var wire 1 xo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [63] $end
$var wire 1 yo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [62] $end
$var wire 1 zo Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [61] $end
$var wire 1 {o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [60] $end
$var wire 1 |o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [59] $end
$var wire 1 }o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [58] $end
$var wire 1 ~o Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [57] $end
$var wire 1 !p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [56] $end
$var wire 1 "p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [55] $end
$var wire 1 #p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [54] $end
$var wire 1 $p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [53] $end
$var wire 1 %p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [52] $end
$var wire 1 &p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [51] $end
$var wire 1 'p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [50] $end
$var wire 1 (p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [49] $end
$var wire 1 )p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [48] $end
$var wire 1 *p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [47] $end
$var wire 1 +p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [46] $end
$var wire 1 ,p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [45] $end
$var wire 1 -p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [44] $end
$var wire 1 .p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [43] $end
$var wire 1 /p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [42] $end
$var wire 1 0p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [41] $end
$var wire 1 1p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [40] $end
$var wire 1 2p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [39] $end
$var wire 1 3p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [38] $end
$var wire 1 4p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [37] $end
$var wire 1 5p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [36] $end
$var wire 1 6p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [35] $end
$var wire 1 7p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [34] $end
$var wire 1 8p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [33] $end
$var wire 1 9p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [32] $end
$var wire 1 :p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [31] $end
$var wire 1 ;p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [30] $end
$var wire 1 <p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [29] $end
$var wire 1 =p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [28] $end
$var wire 1 >p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [27] $end
$var wire 1 ?p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [26] $end
$var wire 1 @p Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [25] $end
$var wire 1 Ap Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [24] $end
$var wire 1 Bp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [23] $end
$var wire 1 Cp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [22] $end
$var wire 1 Dp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [21] $end
$var wire 1 Ep Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [20] $end
$var wire 1 Fp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [19] $end
$var wire 1 Gp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [18] $end
$var wire 1 Hp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [17] $end
$var wire 1 Ip Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [16] $end
$var wire 1 Jp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [15] $end
$var wire 1 Kp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [14] $end
$var wire 1 Lp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [13] $end
$var wire 1 Mp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [12] $end
$var wire 1 Np Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [11] $end
$var wire 1 Op Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [10] $end
$var wire 1 Pp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [9] $end
$var wire 1 Qp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [8] $end
$var wire 1 Rp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [7] $end
$var wire 1 Sp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [6] $end
$var wire 1 Tp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [5] $end
$var wire 1 Up Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [4] $end
$var wire 1 Vp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [3] $end
$var wire 1 Wp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [2] $end
$var wire 1 Xp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [1] $end
$var wire 1 Yp Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac_RESULTA_bus [0] $end
$var wire 1 Zp MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [1] $end
$var wire 1 [p MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 \p MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [1] $end
$var wire 1 ]p MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 ^p MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [4] $end
$var wire 1 _p MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [3] $end
$var wire 1 `p MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [2] $end
$var wire 1 ap MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [1] $end
$var wire 1 bp MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 cp MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [4] $end
$var wire 1 dp MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [3] $end
$var wire 1 ep MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [2] $end
$var wire 1 fp MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [1] $end
$var wire 1 gp MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 hp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [9] $end
$var wire 1 ip MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [8] $end
$var wire 1 jp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [7] $end
$var wire 1 kp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [6] $end
$var wire 1 lp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [5] $end
$var wire 1 mp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [4] $end
$var wire 1 np MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [3] $end
$var wire 1 op MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [2] $end
$var wire 1 pp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [1] $end
$var wire 1 qp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 rp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [9] $end
$var wire 1 sp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [8] $end
$var wire 1 tp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [7] $end
$var wire 1 up MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [6] $end
$var wire 1 vp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [5] $end
$var wire 1 wp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [4] $end
$var wire 1 xp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [3] $end
$var wire 1 yp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [2] $end
$var wire 1 zp MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [1] $end
$var wire 1 {p MEMDATA|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 |p MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [1] $end
$var wire 1 }p MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 ~p MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [1] $end
$var wire 1 !q MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 "q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [4] $end
$var wire 1 #q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [3] $end
$var wire 1 $q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [2] $end
$var wire 1 %q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [1] $end
$var wire 1 &q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 'q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [4] $end
$var wire 1 (q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [3] $end
$var wire 1 )q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [2] $end
$var wire 1 *q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [1] $end
$var wire 1 +q MEMCODE|MB1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 ,q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 -q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 .q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 /q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 0q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 1q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 2q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 3q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 4q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 5q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 6q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 7q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 8q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 9q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 :q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 ;q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 <q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 =q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 >q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 ?q Sintetizador0|S1|synth|noteInfoDatabase|noteTable|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 @q CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7] $end
$var wire 1 Aq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6] $end
$var wire 1 Bq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5] $end
$var wire 1 Cq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4] $end
$var wire 1 Dq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3] $end
$var wire 1 Eq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2] $end
$var wire 1 Fq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1] $end
$var wire 1 Gq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0] $end
$var wire 1 Hq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7] $end
$var wire 1 Iq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6] $end
$var wire 1 Jq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5] $end
$var wire 1 Kq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4] $end
$var wire 1 Lq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3] $end
$var wire 1 Mq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2] $end
$var wire 1 Nq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1] $end
$var wire 1 Oq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0] $end
$var wire 1 Pq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [8] $end
$var wire 1 Qq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7] $end
$var wire 1 Rq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6] $end
$var wire 1 Sq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5] $end
$var wire 1 Tq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [4] $end
$var wire 1 Uq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [3] $end
$var wire 1 Vq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [2] $end
$var wire 1 Wq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [1] $end
$var wire 1 Xq CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0] $end
$var wire 1 Yq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7] $end
$var wire 1 Zq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6] $end
$var wire 1 [q VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5] $end
$var wire 1 \q VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4] $end
$var wire 1 ]q VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3] $end
$var wire 1 ^q VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2] $end
$var wire 1 _q VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1] $end
$var wire 1 `q VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0] $end
$var wire 1 aq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7] $end
$var wire 1 bq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6] $end
$var wire 1 cq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5] $end
$var wire 1 dq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4] $end
$var wire 1 eq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3] $end
$var wire 1 fq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2] $end
$var wire 1 gq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1] $end
$var wire 1 hq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0] $end
$var wire 1 iq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [8] $end
$var wire 1 jq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7] $end
$var wire 1 kq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6] $end
$var wire 1 lq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5] $end
$var wire 1 mq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [4] $end
$var wire 1 nq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [3] $end
$var wire 1 oq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [2] $end
$var wire 1 pq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [1] $end
$var wire 1 qq VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
x#
x$
x%
x&
x'
x(
x)
x*
bx +
x,
bx -
bx .
x/
bx 0
x1
x2
x3
x4
bx 5
x6
bx 7
x8
x9
x:
0;
0<
x=
x>
0?
x@
0A
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0P
0O
0Q
0R
0S
0T
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
0e
0f
0g
0h
0i
1j
xk
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
0\!
x[!
xZ!
xY!
0X!
0W!
xV!
0c!
xb!
xa!
x`!
0_!
0^!
x]!
0j!
0i!
0h!
0g!
0f!
0e!
1d!
0q!
0p!
0o!
0n!
0m!
0l!
1k!
0x!
0w!
0v!
0u!
0t!
0s!
1r!
0!"
0~!
0}!
0|!
0{!
0z!
1y!
0""
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
x-"
x."
x/"
x0"
11"
09"
08"
07"
06"
05"
04"
03"
02"
0:"
0;"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0D"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
1M"
0N"
0O"
1P"
xQ"
1R"
1S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
16(
17(
x8(
x9(
x:(
x;(
x<(
x=(
x>(
x?(
x@(
xA(
xB(
xC(
xD(
xE(
xF(
xG(
xH(
xI(
xJ(
xK(
xL(
xM(
xN(
xO(
xP(
xQ(
xR(
xS(
xT(
xU(
xV(
xW(
xX(
xY(
xZ(
x[(
x\(
x](
x^(
x_(
x`(
xa(
xb(
xc(
xd(
xe(
xf(
xg(
xh(
xi(
xj(
xk(
xl(
xm(
xn(
xo(
xp(
xq(
xr(
xs(
xt(
xu(
xv(
xw(
xx(
xy(
xz(
x{(
x|(
x}(
x~(
x!)
x")
x#)
x$)
x%)
x&)
x')
x()
x))
x*)
x+)
x,)
x-)
x.)
x/)
x0)
x1)
x2)
x3)
x4)
x5)
x6)
x7)
x8)
x9)
x:)
x;)
x<)
x=)
x>)
x?)
x@)
xA)
xB)
xC)
xD)
xE)
xF)
xG)
xH)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
xf)
zg)
xh)
xi)
0j)
0k)
1l)
1m)
xn)
zo)
zp)
zq)
zr)
zs)
zt)
xu)
zv)
xw)
zx)
xy)
zz)
x{)
z|)
0})
0~)
0!*
0"*
1#*
1$*
1%*
1&*
0'*
1(*
x)*
0**
1+*
0,*
x-*
0.*
0/*
00*
01*
02*
13*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
1r*
0s*
0t*
0u*
1v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
11+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
1<+
0=+
0>+
0?+
0@+
1A+
0B+
0C+
0D+
0E+
0F+
0G+
xH+
0I+
0J+
0K+
1L+
0M+
1N+
0O+
0P+
0Q+
0R+
0S+
0T+
1U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
1_+
0`+
1a+
0b+
0c+
0d+
1e+
0f+
1g+
1h+
1i+
1j+
0k+
1l+
1m+
0n+
1o+
0p+
1q+
1r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
1',
1(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
17,
18,
19,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
xU,
1V,
0W,
1X,
0Y,
0Z,
0[,
1\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
1d,
1e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
xR-
1S-
0T-
0U-
0V-
0W-
0X-
1Y-
0Z-
0[-
1\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
1g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
1v-
0w-
0x-
1y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
1B.
0C.
0D.
1E.
0F.
0G.
0H.
0I.
0J.
1K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
1U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
1j.
0k.
0l.
0m.
0n.
0o.
0p.
1q.
0r.
1s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
1|.
1}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
1:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
1F/
0G/
0H/
1I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
1Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
1i/
0j/
1k/
0l/
0m/
1n/
0o/
1p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
1T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
1w4
0x4
0y4
1z4
0{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
1o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
177
187
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
1T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
1+8
0,8
0-8
0.8
0/8
008
018
028
038
048
058
068
078
088
098
1:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
1:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
1V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
1k9
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
1":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
03:
04:
05:
06:
17:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
1L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
0`:
1a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
1#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
1=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
1Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
1#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
1?<
0@<
0A<
0B<
1C<
1D<
xE<
xF<
xG<
xH<
1I<
0J<
1K<
xL<
xM<
xN<
0O<
0P<
0Q<
0R<
xS<
xT<
0U<
0V<
0W<
0X<
0Y<
0Z<
0[<
0\<
x]<
x^<
x_<
x`<
0a<
0b<
xc<
xd<
xe<
xf<
0g<
1h<
xi<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
xv<
0w<
0x<
0y<
0z<
0{<
0|<
x}<
0~<
0!=
x"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
0+=
0,=
0-=
0.=
0/=
00=
01=
02=
03=
04=
05=
06=
07=
08=
09=
0:=
0;=
0<=
0==
0>=
0?=
0@=
0A=
0B=
xC=
1D=
1E=
0F=
0G=
0H=
1I=
xJ=
1K=
0L=
xM=
1N=
1O=
xP=
1Q=
0R=
0S=
1T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
0^=
0_=
0`=
0a=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
0m=
0n=
0o=
0p=
0q=
0r=
0s=
0t=
0u=
0v=
1w=
0x=
1y=
0z=
0{=
x|=
0}=
0~=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
0/>
00>
01>
02>
03>
04>
05>
06>
07>
08>
09>
0:>
0;>
0<>
z=>
z>>
z?>
z@>
zA>
0B>
0C>
0D>
0E>
0F>
0G>
0H>
xI>
0J>
0K>
xL>
xM>
0N>
1O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
1X>
0Y>
0Z>
0[>
1\>
0]>
1^>
1_>
0`>
0a>
0b>
0c>
0d>
0e>
1f>
1g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
1r>
0s>
0t>
0u>
0v>
0w>
0x>
0y>
0z>
0{>
0|>
0}>
0~>
0!?
0"?
0#?
1$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
1/?
00?
01?
02?
03?
04?
05?
06?
07?
08?
09?
0:?
0;?
0<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
1G?
1H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
1d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
0l?
0m?
0n?
0o?
0p?
0q?
0r?
0s?
0t?
0u?
0v?
0w?
0x?
0y?
0z?
0{?
0|?
0}?
0~?
0!@
0"@
0#@
0$@
0%@
0&@
0'@
0(@
0)@
0*@
0+@
0,@
0-@
0.@
0/@
00@
01@
12@
03@
04@
05@
06@
07@
08@
09@
1:@
0;@
0<@
0=@
0>@
0?@
0@@
0A@
0B@
0C@
0D@
0E@
0F@
0G@
0H@
0I@
0J@
0K@
0L@
0M@
1N@
0O@
0P@
0Q@
0R@
0S@
0T@
0U@
0V@
0W@
0X@
0Y@
0Z@
0[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
0f@
0g@
0h@
0i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
0r@
0s@
1t@
0u@
0v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
0"A
0#A
0$A
0%A
0&A
0'A
0(A
0)A
0*A
0+A
0,A
0-A
0.A
1/A
00A
01A
02A
03A
04A
05A
06A
07A
08A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
0DA
0EA
0FA
0GA
0HA
0IA
0JA
0KA
0LA
0MA
0NA
0OA
0PA
0QA
0RA
0SA
0TA
0UA
0VA
1WA
1XA
0YA
0ZA
0[A
0\A
0]A
0^A
0_A
0`A
0aA
0bA
0cA
0dA
0eA
0fA
0gA
0hA
0iA
0jA
0kA
0lA
0mA
0nA
0oA
0pA
0qA
0rA
0sA
0tA
0uA
0vA
1wA
0xA
0yA
0zA
0{A
0|A
0}A
0~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
0,B
0-B
0.B
0/B
00B
01B
02B
03B
04B
05B
06B
07B
08B
09B
0:B
0;B
0<B
1=B
0>B
0?B
0@B
0AB
0BB
0CB
0DB
0EB
0FB
0GB
0HB
0IB
0JB
0KB
0LB
0MB
0NB
0OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
0bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
0mB
0nB
0oB
0pB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
0!C
1"C
0#C
0$C
0%C
0&C
0'C
0(C
0)C
0*C
0+C
0,C
0-C
0.C
0/C
00C
01C
02C
03C
04C
05C
06C
07C
08C
09C
0:C
0;C
0<C
0=C
0>C
0?C
0@C
0AC
1BC
0CC
1DC
0EC
0FC
0GC
1HC
1IC
1JC
0KC
0LC
0MC
0NC
0OC
0PC
0QC
0RC
0SC
0TC
0UC
0VC
0WC
0XC
1YC
0ZC
0[C
0\C
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
0fC
0gC
0hC
0iC
0jC
0kC
0lC
0mC
0nC
0oC
0pC
0qC
0rC
0sC
0tC
0uC
0vC
0wC
0xC
0yC
0zC
0{C
0|C
1}C
0~C
1!D
0"D
0#D
1$D
1%D
1&D
0'D
0(D
0)D
0*D
0+D
0,D
0-D
0.D
0/D
00D
01D
02D
03D
04D
15D
06D
07D
08D
09D
0:D
0;D
0<D
0=D
0>D
0?D
0@D
0AD
0BD
0CD
0DD
0ED
0FD
0GD
0HD
0ID
0JD
0KD
0LD
0MD
0ND
0OD
0PD
0QD
0RD
0SD
0TD
0UD
0VD
0WD
0XD
0YD
0ZD
0[D
0\D
0]D
0^D
1_D
1`D
1aD
0bD
0cD
0dD
1eD
1fD
0gD
0hD
0iD
0jD
0kD
0lD
0mD
0nD
0oD
0pD
0qD
0rD
0sD
0tD
0uD
0vD
0wD
0xD
0yD
1zD
0{D
0|D
0}D
0~D
0!E
0"E
0#E
0$E
0%E
0&E
0'E
0(E
0)E
0*E
0+E
0,E
0-E
0.E
0/E
x0E
01E
02E
13E
04E
05E
06E
07E
08E
09E
0:E
0;E
0<E
0=E
0>E
0?E
0@E
0AE
0BE
0CE
0DE
0EE
0FE
0GE
0HE
0IE
0JE
0KE
0LE
0ME
0NE
0OE
0PE
0QE
0RE
0SE
0TE
0UE
0VE
0WE
0XE
0YE
0ZE
0[E
0\E
0]E
0^E
0_E
0`E
0aE
0bE
0cE
0dE
1eE
0fE
1gE
1hE
1iE
0jE
0kE
0lE
1mE
1nE
1oE
0pE
0qE
0rE
1sE
0tE
0uE
0vE
0wE
0xE
0yE
0zE
1{E
0|E
0}E
0~E
1!F
1"F
1#F
0$F
0%F
0&F
0'F
0(F
0)F
0*F
0+F
0,F
1-F
0.F
0/F
00F
01F
02F
03F
04F
05F
06F
07F
08F
09F
0:F
0;F
0<F
0=F
0>F
0?F
0@F
0AF
0BF
0CF
0DF
0EF
0FF
0GF
0HF
0IF
0JF
0KF
0LF
0MF
0NF
0OF
0PF
0QF
0RF
1SF
0TF
0UF
0VF
0WF
0XF
0YF
0ZF
0[F
0\F
0]F
0^F
0_F
0`F
0aF
0bF
0cF
0dF
0eF
0fF
0gF
0hF
0iF
0jF
0kF
0lF
0mF
0nF
0oF
0pF
0qF
0rF
0sF
0tF
0uF
0vF
0wF
0xF
1yF
0zF
1{F
0|F
0}F
0~F
1!G
1"G
1#G
0$G
0%G
0&G
0'G
0(G
0)G
0*G
0+G
0,G
0-G
0.G
0/G
00G
01G
02G
13G
04G
05G
06G
07G
08G
09G
0:G
0;G
1<G
0=G
1>G
0?G
0@G
0AG
0BG
1CG
0DG
xEG
0FG
0GG
0HG
0IG
0JG
0KG
1LG
1MG
1NG
1OG
1PG
0QG
0RG
1SG
xTG
0UG
0VG
0WG
0XG
0YG
1ZG
0[G
1\G
x]G
0^G
0_G
0`G
0aG
0bG
1cG
1dG
0eG
0fG
zgG
1hG
1iG
1jG
1kG
1lG
1mG
1nG
1oG
0pG
0qG
0rG
0sG
xtG
zuG
xvG
zwG
zxG
zyG
zzG
z{G
z|G
x}G
z~G
x!H
z"H
x#H
z$H
x%H
z&H
0'H
0(H
0)H
0*H
1+H
1,H
1-H
1.H
0/H
10H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0:H
0;H
0<H
0=H
0>H
0?H
0@H
0AH
0BH
0CH
0DH
0EH
1FH
0GH
0HH
0IH
0JH
0KH
0LH
0MH
0NH
0OH
0PH
0QH
0RH
0SH
0TH
0UH
0VH
0WH
0XH
0YH
0ZH
0[H
0\H
1]H
0^H
x_H
x`H
xaH
0bH
0cH
xdH
0eH
0fH
0gH
1hH
1iH
0jH
0kH
0lH
0mH
0nH
0oH
0pH
0qH
0rH
0sH
0tH
0uH
0vH
0wH
0xH
0yH
0zH
0{H
0|H
0}H
0~H
0!I
0"I
0#I
0$I
0%I
0&I
0'I
0(I
0)I
0*I
0+I
0,I
0-I
0.I
0/I
10I
01I
02I
03I
04I
05I
06I
07I
08I
09I
0:I
0;I
0<I
0=I
0>I
0?I
0@I
0AI
0BI
0CI
0DI
0EI
0FI
0GI
0HI
0II
0JI
0KI
0LI
0MI
0NI
0OI
0PI
0QI
0RI
0SI
0TI
0UI
1VI
0WI
0XI
0YI
0ZI
0[I
0\I
0]I
0^I
1_I
0`I
0aI
0bI
0cI
0dI
0eI
0fI
0gI
0hI
0iI
0jI
0kI
0lI
0mI
0nI
0oI
0pI
0qI
0rI
0sI
0tI
0uI
0vI
0wI
0xI
0yI
0zI
0{I
0|I
0}I
0~I
0!J
0"J
0#J
0$J
0%J
0&J
0'J
0(J
0)J
0*J
0+J
0,J
0-J
0.J
0/J
00J
01J
02J
03J
04J
05J
06J
07J
18J
09J
0:J
0;J
0<J
1=J
1>J
0?J
0@J
0AJ
0BJ
0CJ
0DJ
0EJ
0FJ
0GJ
0HJ
0IJ
0JJ
0KJ
0LJ
0MJ
0NJ
0OJ
0PJ
0QJ
0RJ
0SJ
0TJ
0UJ
0VJ
0WJ
0XJ
0YJ
0ZJ
0[J
0\J
0]J
0^J
0_J
0`J
0aJ
0bJ
0cJ
0dJ
0eJ
0fJ
0gJ
0hJ
0iJ
0jJ
0kJ
0lJ
0mJ
0nJ
0oJ
0pJ
0qJ
0rJ
0sJ
0tJ
0uJ
0vJ
1wJ
0xJ
0yJ
zzJ
0~J
0}J
0|J
0{J
0*K
0)K
0(K
0'K
0&K
0%K
0$K
0#K
0"K
0!K
0JK
0IK
0HK
0GK
0FK
0EK
0DK
0CK
0BK
0AK
0@K
0?K
0>K
0=K
0<K
0;K
0:K
09K
08K
07K
06K
05K
04K
03K
02K
01K
00K
0/K
0.K
0-K
0,K
0+K
0jK
0iK
0hK
0gK
0fK
0eK
0dK
0cK
0bK
0aK
0`K
0_K
0^K
0]K
0\K
0[K
0ZK
0YK
0XK
0WK
0VK
0UK
0TK
0SK
0RK
0QK
0PK
0OK
0NK
0MK
0LK
0KK
0lK
zkK
0.L
0-L
0,L
0+L
0*L
0)L
0(L
0'L
0&L
0%L
0$L
0#L
0"L
0!L
0~K
0}K
0|K
0{K
0zK
0yK
0xK
0wK
0vK
0uK
0tK
0sK
0rK
0qK
0pK
0oK
0nK
0mK
06L
05L
04L
03L
02L
01L
00L
0/L
0VL
0UL
0TL
0SL
0RL
0QL
0PL
0OL
0NL
0ML
0LL
0KL
0JL
0IL
0HL
0GL
0FL
0EL
0DL
0CL
0BL
0AL
0@L
0?L
0>L
0=L
0<L
0;L
0:L
09L
08L
07L
0`L
0_L
0^L
0]L
0\L
0[L
0ZL
0YL
0XL
0WL
0"M
0!M
0~L
0}L
0|L
0{L
0zL
0yL
0xL
0wL
0vL
0uL
0tL
0sL
0rL
0qL
0pL
0oL
0nL
0mL
0lL
0kL
0jL
0iL
0hL
0gL
0fL
0eL
0dL
0cL
0bL
0aL
02M
01M
00M
0/M
0.M
0-M
0,M
0+M
0*M
0)M
0(M
0'M
0&M
0%M
0$M
0#M
0RM
0QM
0PM
0OM
0NM
0MM
0LM
0KM
0JM
0IM
0HM
0GM
0FM
0EM
0DM
0CM
0BM
0AM
0@M
0?M
0>M
0=M
0<M
0;M
0:M
09M
08M
07M
06M
05M
04M
03M
0YM
0XM
0WM
0VM
0UM
0TM
0SM
0bM
0aM
0`M
0_M
0^M
0]M
0\M
0[M
0ZM
0$N
0#N
0"N
0!N
0~M
0}M
0|M
0{M
0zM
0yM
0xM
0wM
0vM
0uM
0tM
0sM
0rM
0qM
0pM
0oM
0nM
0mM
0lM
0kM
0jM
0iM
0hM
0gM
0fM
0eM
0dM
0cM
0DN
0CN
0BN
0AN
0@N
0?N
0>N
0=N
0<N
0;N
0:N
09N
08N
07N
06N
05N
04N
03N
02N
01N
00N
0/N
0.N
0-N
0,N
0+N
0*N
0)N
0(N
0'N
0&N
0%N
0dN
0cN
0bN
0aN
0`N
0_N
0^N
0]N
0\N
0[N
0ZN
0YN
0XN
0WN
0VN
0UN
0TN
0SN
0RN
0QN
0PN
0ON
0NN
0MN
0LN
0KN
0JN
0IN
0HN
0GN
0FN
0EN
0oN
0nN
0mN
0lN
0kN
0jN
0iN
0hN
0gN
0fN
0eN
01O
00O
0/O
0.O
0-O
0,O
0+O
0*O
0)O
0(O
0'O
0&O
0%O
0$O
0#O
0"O
0!O
0~N
0}N
0|N
0{N
0zN
0yN
0xN
0wN
0vN
0uN
0tN
0sN
0rN
0qN
0pN
0;O
0:O
09O
08O
07O
06O
05O
04O
03O
02O
0>O
0=O
0<O
0^O
0]O
0\O
0[O
0ZO
0YO
0XO
0WO
0VO
0UO
0TO
0SO
0RO
0QO
0PO
0OO
0NO
0MO
0LO
0KO
0JO
0IO
0HO
0GO
0FO
0EO
0DO
0CO
0BO
0AO
0@O
0?O
0~O
0}O
0|O
0{O
0zO
0yO
0xO
0wO
0vO
0uO
0tO
0sO
0rO
0qO
0pO
0oO
0nO
0mO
0lO
0kO
0jO
0iO
0hO
0gO
0fO
0eO
0dO
0cO
0bO
0aO
0`O
0_O
0@P
0?P
0>P
0=P
0<P
0;P
0:P
09P
08P
07P
06P
05P
04P
03P
02P
01P
00P
0/P
0.P
0-P
0,P
0+P
0*P
0)P
0(P
0'P
0&P
0%P
0$P
0#P
0"P
0!P
0`P
0_P
0^P
0]P
0\P
0[P
0ZP
0YP
0XP
0WP
0VP
0UP
0TP
0SP
0RP
0QP
0PP
0OP
0NP
0MP
0LP
0KP
0JP
0IP
0HP
0GP
0FP
0EP
0DP
0CP
0BP
0AP
0gP
0fP
0eP
0dP
0cP
0bP
0aP
0wP
0vP
0uP
0tP
0sP
0rP
0qP
0pP
0oP
0nP
0mP
0lP
0kP
0jP
0iP
0hP
0~P
0}P
0|P
0{P
0zP
0yP
0xP
10Q
0/Q
0.Q
1-Q
0,Q
0+Q
1*Q
0)Q
1(Q
0'Q
0&Q
1%Q
0$Q
0#Q
1"Q
1!Q
0PQ
0OQ
0NQ
0MQ
0LQ
0KQ
0JQ
0IQ
0HQ
0GQ
0FQ
0EQ
0DQ
0CQ
0BQ
0AQ
0@Q
0?Q
0>Q
0=Q
0<Q
0;Q
0:Q
09Q
08Q
07Q
06Q
05Q
04Q
03Q
02Q
01Q
0VQ
0UQ
0TQ
0SQ
0RQ
0QQ
0bQ
0aQ
0`Q
0_Q
0^Q
0]Q
0\Q
0[Q
0ZQ
0YQ
0XQ
0WQ
0$R
0#R
0"R
0!R
0~Q
0}Q
0|Q
0{Q
0zQ
0yQ
0xQ
0wQ
0vQ
0uQ
0tQ
0sQ
0rQ
0qQ
0pQ
0oQ
0nQ
0mQ
0lQ
0kQ
0jQ
0iQ
0hQ
0gQ
0fQ
0eQ
0dQ
0cQ
01R
00R
0/R
0.R
0-R
0,R
0+R
0*R
0)R
0(R
0'R
0&R
0%R
0QR
0PR
0OR
0NR
0MR
0LR
0KR
0JR
0IR
0HR
0GR
0FR
0ER
0DR
0CR
0BR
0AR
0@R
0?R
0>R
0=R
0<R
0;R
0:R
09R
08R
07R
06R
05R
04R
03R
02R
0aR
0`R
0_R
0^R
0]R
0\R
0[R
0ZR
0YR
0XR
0WR
0VR
0UR
0TR
0SR
0RR
0iR
0hR
0gR
0fR
0eR
0dR
0cR
0bR
0tR
0sR
0rR
0qR
0pR
0oR
0nR
0mR
0lR
0kR
0jR
06S
05S
04S
03S
02S
01S
00S
0/S
0.S
0-S
0,S
0+S
0*S
0)S
0(S
0'S
0&S
0%S
0$S
0#S
0"S
0!S
0~R
0}R
0|R
0{R
0zR
0yR
0xR
0wR
0vR
0uR
0VS
0US
0TS
0SS
0RS
0QS
0PS
0OS
0NS
0MS
0LS
0KS
0JS
0IS
0HS
0GS
0FS
0ES
0DS
0CS
0BS
0AS
0@S
0?S
0>S
0=S
0<S
0;S
0:S
09S
08S
07S
0pS
0oS
0nS
0mS
0lS
0kS
0jS
0iS
0hS
0gS
0fS
0eS
0dS
0cS
0bS
0aS
0`S
0_S
0^S
0]S
0\S
0[S
0ZS
0YS
0XS
0WS
0xS
0wS
0vS
0uS
0tS
0sS
0rS
0qS
0:T
09T
08T
07T
06T
05T
04T
03T
02T
01T
00T
0/T
0.T
0-T
0,T
0+T
0*T
0)T
0(T
0'T
0&T
0%T
0$T
0#T
0"T
0!T
0~S
0}S
0|S
0{S
0zS
0yS
zCT
zBT
0AT
z@T
z?T
z>T
z=T
z<T
z;T
0IT
zHT
zGT
zFT
zET
zDT
0ZT
0YT
0XT
0WT
0VT
0UT
0TT
0ST
0RT
0QT
0PT
0OT
0NT
0MT
0LT
0KT
0JT
0rT
0qT
0pT
0oT
0nT
0mT
0lT
0kT
0jT
0iT
0hT
0gT
0fT
0eT
0dT
0cT
zbT
zaT
z`T
z_T
z^T
z]T
z\T
z[T
0xT
zwT
zvT
zuT
ztT
zsT
0.U
0-U
0,U
0+U
0*U
0)U
0(U
0'U
0&U
0%U
0$U
0#U
0"U
0!U
0~T
0}T
0|T
0{T
0zT
0yT
06U
05U
04U
03U
02U
01U
00U
0/U
0>U
0=U
0<U
0;U
0:U
09U
08U
07U
zAU
z@U
0?U
0aU
0`U
0_U
0^U
0]U
0\U
0[U
0ZU
0YU
0XU
0WU
0VU
0UU
0TU
0SU
0RU
0QU
0PU
0OU
0NU
0MU
0LU
0KU
0JU
0IU
0HU
0GU
0FU
0EU
0DU
0CU
0BU
0eU
0dU
0cU
0bU
0mU
0lU
0kU
0jU
0iU
0hU
0gU
0fU
0uU
0tU
0sU
0rU
0qU
0pU
0oU
0nU
0|U
0{U
0zU
0yU
0xU
0wU
0vU
0.V
0-V
0,V
0+V
0*V
0)V
0(V
0'V
0&V
0%V
0$V
0#V
0"V
0!V
0~U
0}U
0NV
0MV
0LV
0KV
0JV
0IV
0HV
0GV
0FV
0EV
0DV
0CV
0BV
0AV
0@V
0?V
0>V
0=V
0<V
0;V
0:V
09V
08V
07V
06V
05V
04V
03V
02V
01V
00V
0/V
0RV
0QV
0PV
0OV
0\V
0[V
0ZV
0YV
0XV
0WV
0VV
0UV
0TV
0SV
0aV
0`V
0_V
0^V
0]V
0#W
0"W
0!W
0~V
0}V
0|V
0{V
0zV
0yV
0xV
0wV
0vV
0uV
0tV
0sV
0rV
0qV
0pV
0oV
0nV
0mV
0lV
0kV
0jV
0iV
0hV
0gV
0fV
0eV
0dV
0cV
0bV
03W
02W
01W
00W
0/W
0.W
0-W
0,W
z+W
z*W
z)W
z(W
z'W
z&W
z%W
z$W
0;W
0:W
09W
08W
07W
06W
05W
04W
0AW
0@W
0?W
0>W
0=W
0<W
0RW
0QW
0PW
0OW
0NW
0MW
0LW
0KW
0JW
0IW
0HW
0GW
0FW
0EW
0DW
0CW
0BW
0jW
0iW
0hW
0gW
0fW
0eW
0dW
0cW
0bW
0aW
0`W
0_W
0^W
0]W
0\W
0[W
zZW
zYW
zXW
zWW
zVW
zUW
zTW
zSW
zzW
0yW
0xW
0wW
0vW
0uW
0tW
0sW
0rW
0qW
0pW
0oW
0nW
0mW
0lW
0kW
0|W
z{W
0>X
0=X
0<X
0;X
0:X
09X
08X
07X
06X
05X
04X
03X
02X
01X
00X
0/X
0.X
0-X
0,X
0+X
0*X
0)X
0(X
0'X
0&X
0%X
0$X
0#X
0"X
0!X
0~W
0}W
0NX
0MX
0LX
0KX
0JX
0IX
0HX
0GX
0FX
0EX
0DX
0CX
0BX
0AX
0@X
0?X
0RX
0QX
0PX
0OX
0XX
0WX
0VX
0UX
0TX
0SX
0`X
0_X
0^X
0]X
0\X
0[X
0ZX
0YX
0bX
0aX
0iX
0hX
0gX
0fX
0eX
0dX
0cX
z*Y
z)Y
z(Y
0'Y
z&Y
z%Y
z$Y
z#Y
z"Y
z!Y
z~X
z}X
z|X
z{X
zzX
zyX
zxX
zwX
zvX
zuX
ztX
zsX
zrX
zqX
zpX
zoX
znX
zmX
zlX
zkX
zjX
0.Y
0-Y
0,Y
0+Y
08Y
07Y
06Y
05Y
04Y
03Y
02Y
01Y
00Y
0/Y
0?Y
0>Y
0=Y
0<Y
0;Y
0:Y
09Y
0CY
0BY
0AY
0@Y
0JY
zIY
zHY
zGY
zFY
zEY
zDY
0NY
0MY
0LY
0KY
0^Y
0]Y
0\Y
0[Y
0ZY
0YY
0XY
0WY
0VY
0UY
0TY
0SY
0RY
0QY
0PY
0OY
0`Y
0_Y
0pY
0oY
0nY
0mY
0lY
0kY
0jY
0iY
0hY
0gY
0fY
0eY
0dY
0cY
0bY
0aY
zsY
zrY
1qY
0}Y
0|Y
0{Y
0zY
0yY
0xY
0wY
0vY
0uY
0tY
z"Z
z!Z
0~Y
0,Z
0+Z
0*Z
0)Z
0(Z
0'Z
0&Z
0%Z
0$Z
0#Z
0.Z
0-Z
03Z
02Z
01Z
00Z
0/Z
zRZ
zQZ
zPZ
0OZ
zNZ
zMZ
zLZ
zKZ
zJZ
zIZ
zHZ
zGZ
zFZ
zEZ
zDZ
zCZ
zBZ
zAZ
z@Z
z?Z
z>Z
z=Z
z<Z
z;Z
z:Z
z9Z
z8Z
z7Z
z6Z
z5Z
z4Z
0WZ
0VZ
0UZ
0TZ
0SZ
0]Z
0\Z
0[Z
0ZZ
0YZ
0XZ
0cZ
0bZ
0aZ
0`Z
0_Z
0^Z
0hZ
0gZ
0fZ
0eZ
0dZ
0nZ
0mZ
0lZ
0kZ
0jZ
0iZ
0sZ
0rZ
0qZ
0pZ
0oZ
05[
04[
03[
02[
01[
00[
0/[
0.[
0-[
0,[
0+[
0*[
0)[
0([
0'[
0&[
0%[
0$[
0#[
0"[
0![
0~Z
0}Z
0|Z
0{Z
0zZ
0yZ
0xZ
0wZ
0vZ
0uZ
0tZ
0;[
0:[
09[
08[
07[
06[
0?[
0>[
0=[
0<[
0_[
0^[
0][
0\[
0[[
0Z[
0Y[
0X[
0W[
0V[
0U[
0T[
0S[
0R[
0Q[
0P[
0O[
0N[
0M[
0L[
0K[
0J[
0I[
0H[
0G[
0F[
0E[
0D[
0C[
0B[
0A[
0@[
0a[
0`[
0e[
0d[
0c[
0b[
0i[
0h[
0g[
zf[
0}[
0|[
0{[
0z[
0y[
0x[
0w[
0v[
0u[
0t[
0s[
0r[
0q[
0p[
0o[
0n[
0m[
0l[
0k[
0j[
0#\
0"\
0!\
0~[
0;\
0:\
09\
08\
07\
06\
05\
04\
03\
02\
01\
00\
0/\
0.\
0-\
0,\
z+\
z*\
0)\
z(\
z'\
z&\
0%\
z$\
0K\
0J\
0I\
0H\
0G\
0F\
0E\
0D\
0C\
0B\
0A\
0@\
0?\
0>\
0=\
0<\
0c\
0b\
0a\
0`\
0_\
0^\
0]\
0\\
0[\
0Z\
0Y\
0X\
0W\
0V\
0U\
0T\
zS\
zR\
0Q\
zP\
zO\
zN\
0M\
zL\
0s\
0r\
0q\
0p\
0o\
0n\
0m\
0l\
0k\
0j\
0i\
0h\
0g\
0f\
0e\
0d\
0%]
0$]
0#]
0"]
0!]
0~\
0}\
0|\
0{\
0z\
0y\
0x\
0w\
0v\
0u\
0t\
05]
04]
03]
02]
01]
00]
0/]
0.]
0-]
0,]
0+]
0*]
0)]
0(]
0']
0&]
09]
08]
07]
06]
0I]
0H]
0G]
0F]
0E]
0D]
0C]
0B]
0A]
0@]
0?]
0>]
0=]
0<]
0;]
0:]
0i]
0h]
0g]
0f]
0e]
0d]
0c]
0b]
0a]
0`]
0_]
0^]
0]]
0\]
0[]
0Z]
0Y]
0X]
0W]
0V]
0U]
0T]
0S]
0R]
0Q]
0P]
0O]
0N]
0M]
0L]
0K]
0J]
zs]
zr]
zq]
zp]
zo]
zn]
zm]
zl]
0k]
0j]
05^
04^
03^
02^
01^
00^
0/^
0.^
0-^
0,^
0+^
0*^
0)^
0(^
0'^
0&^
0%^
0$^
0#^
0"^
0!^
0~]
0}]
0|]
0{]
0z]
0y]
0x]
0w]
0v]
0u]
0t]
0?^
0>^
0=^
0<^
0;^
0:^
09^
08^
07^
06^
0O^
0N^
0M^
0L^
0K^
0J^
0I^
0H^
0G^
0F^
0E^
0D^
0C^
0B^
0A^
0@^
0o^
0n^
0m^
0l^
0k^
0j^
0i^
0h^
0g^
0f^
0e^
0d^
0c^
0b^
0a^
0`^
0_^
0^^
0]^
0\^
0[^
0Z^
0Y^
0X^
0W^
0V^
0U^
0T^
0S^
0R^
0Q^
0P^
0y^
0x^
0w^
0v^
0u^
0t^
0s^
0r^
0q^
0p^
0#_
0"_
0!_
0~^
0}^
0|^
0{^
0z^
0C_
0B_
0A_
0@_
0?_
0>_
0=_
0<_
0;_
0:_
09_
08_
07_
06_
05_
04_
03_
02_
01_
00_
0/_
0._
0-_
0,_
0+_
0*_
0)_
0(_
0'_
0&_
0%_
0$_
0M_
0L_
0K_
0J_
0I_
0H_
0G_
0F_
0E_
0D_
0U_
0T_
0S_
0R_
0Q_
0P_
0O_
0N_
0u_
0t_
0s_
0r_
0q_
0p_
0o_
0n_
0m_
0l_
0k_
0j_
0i_
0h_
0g_
0f_
0e_
0d_
0c_
0b_
0a_
0`_
0__
0^_
0]_
0\_
0[_
0Z_
0Y_
0X_
0W_
0V_
0}_
0|_
0{_
0z_
0y_
0x_
0w_
0v_
0#`
0"`
0!`
0~_
0C`
0B`
0A`
0@`
0?`
0>`
0=`
0<`
0;`
0:`
09`
08`
07`
06`
05`
04`
03`
02`
01`
00`
0/`
0.`
0-`
0,`
0+`
0*`
0)`
0(`
0'`
0&`
0%`
0$`
0c`
0b`
0a`
0``
0_`
0^`
0]`
0\`
0[`
0Z`
0Y`
0X`
0W`
0V`
0U`
0T`
0S`
0R`
0Q`
0P`
0O`
0N`
0M`
0L`
0K`
0J`
0I`
0H`
0G`
0F`
0E`
0D`
0%a
0$a
0#a
0"a
0!a
0~`
0}`
0|`
0{`
0z`
0y`
0x`
0w`
0v`
0u`
0t`
0s`
0r`
0q`
0p`
0o`
0n`
0m`
0l`
0k`
0j`
0i`
0h`
0g`
0f`
0e`
0d`
0(a
0'a
0&a
0Ha
0Ga
0Fa
0Ea
0Da
0Ca
0Ba
0Aa
0@a
0?a
0>a
0=a
0<a
0;a
0:a
09a
08a
07a
06a
05a
04a
03a
02a
01a
00a
0/a
0.a
0-a
0,a
0+a
0*a
0)a
0ha
0ga
0fa
0ea
0da
0ca
0ba
0aa
0`a
0_a
0^a
0]a
0\a
0[a
0Za
0Ya
0Xa
0Wa
0Va
0Ua
0Ta
0Sa
0Ra
0Qa
0Pa
0Oa
0Na
0Ma
0La
0Ka
0Ja
0Ia
0*b
0)b
0(b
0'b
0&b
0%b
0$b
0#b
0"b
0!b
0~a
0}a
0|a
0{a
0za
0ya
0xa
0wa
0va
0ua
0ta
0sa
0ra
0qa
0pa
0oa
0na
0ma
0la
0ka
0ja
0ia
00b
0/b
0.b
0-b
0,b
0+b
0Pb
0Ob
0Nb
0Mb
0Lb
0Kb
0Jb
0Ib
0Hb
0Gb
0Fb
0Eb
0Db
0Cb
0Bb
0Ab
0@b
0?b
0>b
0=b
0<b
0;b
0:b
09b
08b
07b
06b
05b
04b
03b
02b
01b
0Zb
0Yb
0Xb
0Wb
0Vb
0Ub
0Tb
0Sb
0Rb
0Qb
0^b
0]b
0\b
0[b
z}b
z|b
z{b
0zb
zyb
zxb
zwb
zvb
zub
ztb
zsb
zrb
zqb
zpb
zob
znb
zmb
zlb
zkb
zjb
zib
zhb
zgb
zfb
zeb
zdb
zcb
zbb
zab
z`b
z_b
z>c
z=c
z<c
0;c
z:c
z9c
z8c
z7c
z6c
z5c
z4c
z3c
z2c
z1c
z0c
z/c
z.c
z-c
z,c
z+c
z*c
z)c
z(c
z'c
z&c
z%c
z$c
z#c
z"c
z!c
z~b
z]c
z\c
z[c
0Zc
zYc
zXc
zWc
zVc
zUc
zTc
zSc
zRc
zQc
zPc
zOc
zNc
zMc
zLc
zKc
zJc
zIc
zHc
zGc
zFc
zEc
zDc
zCc
zBc
zAc
z@c
z?c
z|c
z{c
zzc
0yc
zxc
zwc
zvc
zuc
ztc
zsc
zrc
zqc
zpc
zoc
znc
zmc
zlc
zkc
zjc
zic
zhc
zgc
zfc
zec
zdc
zcc
zbc
zac
z`c
z_c
z^c
0)d
0(d
0'd
0&d
0%d
0$d
0#d
0"d
0!d
0~c
0}c
0-d
0,d
0+d
0*d
01d
00d
0/d
0.d
04d
03d
02d
0>d
0=d
0<d
0;d
0:d
09d
08d
07d
06d
05d
0Cd
0Bd
0Ad
0@d
0?d
0Gd
0Fd
0Ed
0Dd
0Kd
0Jd
0Id
0Hd
zQd
0Pd
zOd
zNd
0Md
zLd
0Rd
0Sd
0Td
0Ud
0Wd
0Vd
0Xd
0Zd
0Yd
0[d
0\d
0]d
0^d
0_d
0`d
0ad
0cd
0bd
0dd
0fd
0ed
0gd
0hd
0id
0jd
0kd
0ld
0md
0od
0nd
0pd
0rd
0qd
0sd
0td
0ud
0vd
0wd
0xd
0yd
0{d
0zd
0|d
0~d
0}d
0!e
0"e
0#e
0$e
0&e
0%e
0'e
0(e
0)e
0*e
0+e
0,e
0.e
0-e
0/e
00e
01e
02e
03e
05e
04e
06e
08e
07e
09e
0:e
0;e
0<e
0=e
0>e
0?e
0Ae
0@e
0Be
0De
0Ce
0Ee
0Fe
0Ge
0He
0Je
0Ie
0Ke
0Le
0Me
0Ne
0Oe
0Pe
0Re
0Qe
0Se
0Xe
0We
0Ve
0Ue
0Te
0]e
0\e
0[e
0Ze
0Ye
0ge
0fe
0ee
0de
0ce
0be
0ae
0`e
0_e
0^e
0qe
0pe
0oe
0ne
0me
0le
0ke
0je
0ie
0he
0'f
0&f
0%f
0$f
0#f
0"f
0!f
0~e
0}e
0|e
0{e
0ze
0ye
0xe
0we
0ve
0ue
0te
0se
0re
0;f
0:f
09f
08f
07f
06f
05f
04f
03f
02f
01f
00f
0/f
0.f
0-f
0,f
0+f
0*f
0)f
0(f
0=f
0<f
0?f
0>f
0Df
0Cf
0Bf
0Af
0@f
0If
0Hf
0Gf
0Ff
0Ef
0Kf
0Jf
0Mf
0Lf
0Of
0Nf
0Qf
0Pf
0Vf
0Uf
0Tf
0Sf
0Rf
0[f
0Zf
0Yf
0Xf
0Wf
0`f
0_f
0^f
0]f
0\f
0ef
0df
0cf
0bf
0af
0gf
0ff
0if
0hf
0kf
0jf
0mf
0lf
0Og
0Ng
0Mg
0Lg
0Kg
0Jg
0Ig
0Hg
0Gg
0Fg
0Eg
0Dg
0Cg
0Bg
0Ag
0@g
0?g
0>g
0=g
0<g
0;g
0:g
09g
08g
07g
06g
05g
04g
03g
02g
01g
00g
0/g
0.g
0-g
0,g
0+g
0*g
0)g
0(g
0'g
0&g
0%g
0$g
0#g
0"g
0!g
0~f
0}f
0|f
0{f
0zf
0yf
0xf
0wf
0vf
0uf
0tf
0sf
0rf
0qf
0pf
0of
0nf
0Tg
0Sg
0Rg
0Qg
0Pg
0Yg
0Xg
0Wg
0Vg
0Ug
0cg
0bg
0ag
0`g
0_g
0^g
0]g
0\g
0[g
0Zg
0mg
0lg
0kg
0jg
0ig
0hg
0gg
0fg
0eg
0dg
0og
0ng
0qg
0pg
0vg
0ug
0tg
0sg
0rg
0{g
0zg
0yg
0xg
0wg
0]h
0\h
0[h
0Zh
0Yh
0Xh
0Wh
0Vh
0Uh
0Th
0Sh
0Rh
0Qh
0Ph
0Oh
0Nh
0Mh
0Lh
0Kh
0Jh
0Ih
0Hh
0Gh
0Fh
0Eh
0Dh
0Ch
0Bh
0Ah
0@h
0?h
0>h
0=h
0<h
0;h
0:h
09h
08h
07h
06h
05h
04h
03h
02h
01h
00h
0/h
0.h
0-h
0,h
0+h
0*h
0)h
0(h
0'h
0&h
0%h
0$h
0#h
0"h
0!h
0~g
0}g
0|g
0?i
0>i
0=i
0<i
0;i
0:i
09i
08i
07i
06i
05i
04i
03i
02i
01i
00i
0/i
0.i
0-i
0,i
0+i
0*i
0)i
0(i
0'i
0&i
0%i
0$i
0#i
0"i
0!i
0~h
0}h
0|h
0{h
0zh
0yh
0xh
0wh
0vh
0uh
0th
0sh
0rh
0qh
0ph
0oh
0nh
0mh
0lh
0kh
0jh
0ih
0hh
0gh
0fh
0eh
0dh
0ch
0bh
0ah
0`h
0_h
0^h
0!j
0~i
0}i
0|i
0{i
0zi
0yi
0xi
0wi
0vi
0ui
0ti
0si
0ri
0qi
0pi
0oi
0ni
0mi
0li
0ki
0ji
0ii
0hi
0gi
0fi
0ei
0di
0ci
0bi
0ai
0`i
0_i
0^i
0]i
0\i
0[i
0Zi
0Yi
0Xi
0Wi
0Vi
0Ui
0Ti
0Si
0Ri
0Qi
0Pi
0Oi
0Ni
0Mi
0Li
0Ki
0Ji
0Ii
0Hi
0Gi
0Fi
0Ei
0Di
0Ci
0Bi
0Ai
0@i
1aj
0`j
0_j
1^j
0]j
0\j
1[j
0Zj
1Yj
0Xj
0Wj
1Vj
0Uj
0Tj
1Sj
1Rj
0Qj
0Pj
0Oj
0Nj
0Mj
0Lj
0Kj
0Jj
0Ij
0Hj
0Gj
0Fj
0Ej
0Dj
0Cj
0Bj
0Aj
0@j
0?j
0>j
0=j
0<j
0;j
0:j
09j
08j
07j
06j
05j
04j
03j
02j
01j
00j
0/j
0.j
0-j
0,j
0+j
0*j
0)j
0(j
0'j
0&j
0%j
0$j
0#j
0"j
0Ck
0Bk
0Ak
0@k
0?k
0>k
0=k
0<k
0;k
0:k
09k
08k
07k
06k
05k
04k
03k
02k
01k
00k
0/k
0.k
0-k
0,k
0+k
0*k
0)k
0(k
0'k
0&k
0%k
0$k
0#k
0"k
0!k
0~j
0}j
0|j
0{j
0zj
0yj
0xj
0wj
0vj
0uj
0tj
0sj
0rj
0qj
0pj
0oj
0nj
0mj
0lj
0kj
0jj
0ij
0hj
0gj
0fj
0ej
0dj
0cj
0bj
0%l
0$l
0#l
0"l
0!l
0~k
0}k
0|k
0{k
0zk
0yk
0xk
0wk
0vk
0uk
0tk
0sk
0rk
0qk
0pk
0ok
0nk
0mk
0lk
0kk
0jk
0ik
0hk
0gk
0fk
0ek
0dk
0ck
0bk
0ak
0`k
0_k
0^k
0]k
0\k
0[k
0Zk
0Yk
0Xk
0Wk
0Vk
0Uk
0Tk
0Sk
0Rk
0Qk
0Pk
0Ok
0Nk
0Mk
0Lk
0Kk
0Jk
0Ik
0Hk
0Gk
0Fk
0Ek
0Dk
0'l
0&l
0)l
0(l
0+l
0*l
0-l
0,l
02l
01l
00l
0/l
0.l
07l
06l
05l
04l
03l
0<l
0;l
0:l
09l
08l
0Al
0@l
0?l
0>l
0=l
0Cl
0Bl
0El
0Dl
0Gl
0Fl
0Il
0Hl
0+m
0*m
0)m
0(m
0'm
0&m
0%m
0$m
0#m
0"m
0!m
0~l
0}l
0|l
0{l
0zl
0yl
0xl
0wl
0vl
0ul
0tl
0sl
0rl
0ql
0pl
0ol
0nl
0ml
0ll
0kl
0jl
0il
0hl
0gl
0fl
0el
0dl
0cl
0bl
0al
0`l
0_l
0^l
0]l
0\l
0[l
0Zl
0Yl
0Xl
0Wl
0Vl
0Ul
0Tl
0Sl
0Rl
0Ql
0Pl
0Ol
0Nl
0Ml
0Ll
0Kl
0Jl
00m
0/m
0.m
0-m
0,m
05m
04m
03m
02m
01m
0?m
0>m
0=m
0<m
0;m
0:m
09m
08m
07m
06m
0Im
0Hm
0Gm
0Fm
0Em
0Dm
0Cm
0Bm
0Am
0@m
0]m
0\m
0[m
0Zm
0Ym
0Xm
0Wm
0Vm
0Um
0Tm
0Sm
0Rm
0Qm
0Pm
0Om
0Nm
0Mm
0Lm
0Km
0Jm
0qm
0pm
0om
0nm
0mm
0lm
0km
0jm
0im
0hm
0gm
0fm
0em
0dm
0cm
0bm
0am
0`m
0_m
0^m
0sm
0rm
0um
0tm
0zm
0ym
0xm
0wm
0vm
0!n
0~m
0}m
0|m
0{m
0an
0`n
0_n
0^n
0]n
0\n
0[n
0Zn
0Yn
0Xn
0Wn
0Vn
0Un
0Tn
0Sn
0Rn
0Qn
0Pn
0On
0Nn
0Mn
0Ln
0Kn
0Jn
0In
0Hn
0Gn
0Fn
0En
0Dn
0Cn
0Bn
0An
0@n
0?n
0>n
0=n
0<n
0;n
0:n
09n
08n
07n
06n
05n
04n
03n
02n
01n
00n
0/n
0.n
0-n
0,n
0+n
0*n
0)n
0(n
0'n
0&n
0%n
0$n
0#n
0"n
0cn
0bn
0en
0dn
0on
0nn
0mn
0ln
0kn
0jn
0in
0hn
0gn
0fn
0yn
0xn
0wn
0vn
0un
0tn
0sn
0rn
0qn
0pn
0{n
0zn
0}n
0|n
0$o
0#o
0"o
0!o
0~n
0)o
0(o
0'o
0&o
0%o
0.o
0-o
0,o
0+o
0*o
03o
02o
01o
00o
0/o
05o
04o
07o
06o
0wo
0vo
0uo
0to
0so
0ro
0qo
0po
0oo
0no
0mo
0lo
0ko
0jo
0io
0ho
0go
0fo
0eo
0do
0co
0bo
0ao
0`o
0_o
0^o
0]o
0\o
0[o
0Zo
0Yo
0Xo
0Wo
0Vo
0Uo
0To
0So
0Ro
0Qo
0Po
0Oo
0No
0Mo
0Lo
0Ko
0Jo
0Io
0Ho
0Go
0Fo
0Eo
0Do
0Co
0Bo
0Ao
0@o
0?o
0>o
0=o
0<o
0;o
0:o
09o
08o
0Yp
0Xp
0Wp
0Vp
0Up
0Tp
0Sp
0Rp
0Qp
0Pp
0Op
0Np
0Mp
0Lp
0Kp
0Jp
0Ip
0Hp
0Gp
0Fp
0Ep
0Dp
0Cp
0Bp
0Ap
0@p
0?p
0>p
0=p
0<p
0;p
0:p
09p
08p
07p
06p
05p
04p
03p
02p
01p
00p
0/p
0.p
0-p
0,p
0+p
0*p
0)p
0(p
0'p
0&p
0%p
0$p
0#p
0"p
0!p
0~o
0}o
0|o
0{o
0zo
0yo
0xo
0[p
0Zp
0]p
0\p
0bp
0ap
0`p
0_p
0^p
0gp
0fp
0ep
0dp
0cp
0qp
0pp
0op
0np
0mp
0lp
0kp
0jp
0ip
0hp
0{p
0zp
0yp
0xp
0wp
0vp
0up
0tp
0sp
0rp
0}p
0|p
0!q
0~p
0&q
0%q
0$q
0#q
0"q
0+q
0*q
0)q
0(q
0'q
0?q
0>q
0=q
0<q
0;q
0:q
09q
08q
07q
06q
05q
04q
03q
02q
01q
00q
0/q
0.q
0-q
0,q
0Gq
0Fq
0Eq
0Dq
1Cq
1Bq
1Aq
1@q
zOq
zNq
zMq
zLq
zKq
zJq
zIq
zHq
xXq
xWq
xVq
xUq
xTq
xSq
xRq
xQq
xPq
0`q
0_q
0^q
0]q
1\q
1[q
1Zq
1Yq
zhq
zgq
zfq
zeq
zdq
zcq
zbq
zaq
xqq
xpq
xoq
xnq
xmq
xlq
xkq
xjq
xiq
$end
#1000000
