module c(CLK,en,count);
input CLK,en ;
output [7:0] count;
reg [7:0] count;
always@(posedge CLK)
begin
if(!en)
count<=8'h0; //nonblocking
else
count<=count+ 1;
end
endmodule