#ifndef __DDRPHY_REG_ADDR_DEF__
#define __DDRPHY_REG_ADDR_DEF__

#define DDR_PHY_OFFSET                                     0x10000 //for phy b
#define D_DDRPHY_GEN_CFG0_ADDR                             0x00110000        + 0x0
#define D_DDRPHY_GEN_CFG1_ADDR                             0x00110000        + 0x4
#define D_DDRPHY_GEN_TMG0_F0_ADDR                          0x00110000        + 0x100
#define D_DDRPHY_GEN_TMG1_F0_ADDR                          0x00110000        + 0x104
#define D_DDRPHY_GEN_TMG2_F0_ADDR                          0x00110000        + 0x108
#define D_DDRPHY_GEN_TMG3_F0_ADDR                          0x00110000        + 0x10c
#define D_DDRPHY_GEN_TMG4_F0_ADDR                          0x00110000        + 0x110
#define D_DDRPHY_GEN_TMG5_F0_ADDR                          0x00110000        + 0x114
#define D_DDRPHY_GEN_TMG6_F0_ADDR                          0x00110000        + 0x118
#define D_DDRPHY_GEN_TMG7_F0_ADDR                          0x00110000        + 0x11c
#define D_DDRPHY_GEN_TMG8_F0_ADDR                          0x00110000        + 0x120
#define D_DDRPHY_GEN_TMG9_F0_ADDR                          0x00110000        + 0x124
#define D_DDRPHY_GEN_TMG10_F0_ADDR                         0x00110000        + 0x128
#define D_DDRPHY_GEN_TMG11_F0_ADDR                         0x00110000        + 0x12c
#define D_DDRPHY_GEN_TMG12_F0_ADDR                         0x00110000        + 0x130
#define D_DDRPHY_GEN_TMG13_F0_ADDR                         0x00110000        + 0x134
#define D_DDRPHY_GEN_TMG0_F1_ADDR                          0x00110000        + 0x200
#define D_DDRPHY_GEN_TMG1_F1_ADDR                          0x00110000        + 0x204
#define D_DDRPHY_GEN_TMG2_F1_ADDR                          0x00110000        + 0x208
#define D_DDRPHY_GEN_TMG3_F1_ADDR                          0x00110000        + 0x20c
#define D_DDRPHY_GEN_TMG4_F1_ADDR                          0x00110000        + 0x210
#define D_DDRPHY_GEN_TMG5_F1_ADDR                          0x00110000        + 0x214
#define D_DDRPHY_GEN_TMG6_F1_ADDR                          0x00110000        + 0x218
#define D_DDRPHY_GEN_TMG7_F1_ADDR                          0x00110000        + 0x21c
#define D_DDRPHY_GEN_TMG8_F1_ADDR                          0x00110000        + 0x220
#define D_DDRPHY_GEN_TMG9_F1_ADDR                          0x00110000        + 0x224
#define D_DDRPHY_GEN_TMG10_F1_ADDR                         0x00110000        + 0x228
#define D_DDRPHY_GEN_TMG11_F1_ADDR                         0x00110000        + 0x22c
#define D_DDRPHY_GEN_TMG12_F1_ADDR                         0x00110000        + 0x230
#define D_DDRPHY_GEN_TMG13_F1_ADDR                         0x00110000        + 0x234
#define D_DDRPHY_GEN_TMG0_F2_ADDR                          0x00110000        + 0x300
#define D_DDRPHY_GEN_TMG1_F2_ADDR                          0x00110000        + 0x304
#define D_DDRPHY_GEN_TMG2_F2_ADDR                          0x00110000        + 0x308
#define D_DDRPHY_GEN_TMG3_F2_ADDR                          0x00110000        + 0x30c
#define D_DDRPHY_GEN_TMG4_F2_ADDR                          0x00110000        + 0x310
#define D_DDRPHY_GEN_TMG5_F2_ADDR                          0x00110000        + 0x314
#define D_DDRPHY_GEN_TMG6_F2_ADDR                          0x00110000        + 0x318
#define D_DDRPHY_GEN_TMG7_F2_ADDR                          0x00110000        + 0x31c
#define D_DDRPHY_GEN_TMG8_F2_ADDR                          0x00110000        + 0x320
#define D_DDRPHY_GEN_TMG9_F2_ADDR                          0x00110000        + 0x324
#define D_DDRPHY_GEN_TMG10_F2_ADDR                         0x00110000        + 0x328
#define D_DDRPHY_GEN_TMG11_F2_ADDR                         0x00110000        + 0x32c
#define D_DDRPHY_GEN_TMG12_F2_ADDR                         0x00110000        + 0x330
#define D_DDRPHY_GEN_TMG13_F2_ADDR                         0x00110000        + 0x334
#define D_DDRPHY_GEN_TMG0_F3_ADDR                          0x00110000        + 0x400
#define D_DDRPHY_GEN_TMG1_F3_ADDR                          0x00110000        + 0x404
#define D_DDRPHY_GEN_TMG2_F3_ADDR                          0x00110000        + 0x408
#define D_DDRPHY_GEN_TMG3_F3_ADDR                          0x00110000        + 0x40c
#define D_DDRPHY_GEN_TMG4_F3_ADDR                          0x00110000        + 0x410
#define D_DDRPHY_GEN_TMG5_F3_ADDR                          0x00110000        + 0x414
#define D_DDRPHY_GEN_TMG6_F3_ADDR                          0x00110000        + 0x418
#define D_DDRPHY_GEN_TMG7_F3_ADDR                          0x00110000        + 0x41c
#define D_DDRPHY_GEN_TMG8_F3_ADDR                          0x00110000        + 0x420
#define D_DDRPHY_GEN_TMG9_F3_ADDR                          0x00110000        + 0x424
#define D_DDRPHY_GEN_TMG10_F3_ADDR                         0x00110000        + 0x428
#define D_DDRPHY_GEN_TMG11_F3_ADDR                         0x00110000        + 0x42c
#define D_DDRPHY_GEN_TMG12_F3_ADDR                         0x00110000        + 0x430
#define D_DDRPHY_GEN_TMG13_F3_ADDR                         0x00110000        + 0x434
#define D_DDRPHY_GEN_TMG0_F4_ADDR                          0x00110000        + 0x500
#define D_DDRPHY_GEN_TMG1_F4_ADDR                          0x00110000        + 0x504
#define D_DDRPHY_GEN_TMG2_F4_ADDR                          0x00110000        + 0x508
#define D_DDRPHY_GEN_TMG3_F4_ADDR                          0x00110000        + 0x50c
#define D_DDRPHY_GEN_TMG4_F4_ADDR                          0x00110000        + 0x510
#define D_DDRPHY_GEN_TMG5_F4_ADDR                          0x00110000        + 0x514
#define D_DDRPHY_GEN_TMG6_F4_ADDR                          0x00110000        + 0x518
#define D_DDRPHY_GEN_TMG7_F4_ADDR                          0x00110000        + 0x51c
#define D_DDRPHY_GEN_TMG8_F4_ADDR                          0x00110000        + 0x520
#define D_DDRPHY_GEN_TMG9_F4_ADDR                          0x00110000        + 0x524
#define D_DDRPHY_GEN_TMG10_F4_ADDR                         0x00110000        + 0x528
#define D_DDRPHY_GEN_TMG11_F4_ADDR                         0x00110000        + 0x52c
#define D_DDRPHY_GEN_TMG12_F4_ADDR                         0x00110000        + 0x530
#define D_DDRPHY_GEN_TMG13_F4_ADDR                         0x00110000        + 0x534
#define D_DDRPHY_GEN_TMG0_F5_ADDR                          0x00110000        + 0x600
#define D_DDRPHY_GEN_TMG1_F5_ADDR                          0x00110000        + 0x604
#define D_DDRPHY_GEN_TMG2_F5_ADDR                          0x00110000        + 0x608
#define D_DDRPHY_GEN_TMG3_F5_ADDR                          0x00110000        + 0x60c
#define D_DDRPHY_GEN_TMG4_F5_ADDR                          0x00110000        + 0x610
#define D_DDRPHY_GEN_TMG5_F5_ADDR                          0x00110000        + 0x614
#define D_DDRPHY_GEN_TMG6_F5_ADDR                          0x00110000        + 0x618
#define D_DDRPHY_GEN_TMG7_F5_ADDR                          0x00110000        + 0x61c
#define D_DDRPHY_GEN_TMG8_F5_ADDR                          0x00110000        + 0x620
#define D_DDRPHY_GEN_TMG9_F5_ADDR                          0x00110000        + 0x624
#define D_DDRPHY_GEN_TMG10_F5_ADDR                         0x00110000        + 0x628
#define D_DDRPHY_GEN_TMG11_F5_ADDR                         0x00110000        + 0x62c
#define D_DDRPHY_GEN_TMG12_F5_ADDR                         0x00110000        + 0x630
#define D_DDRPHY_GEN_TMG13_F5_ADDR                         0x00110000        + 0x634
#define D_DDRPHY_GEN_TMG0_F6_ADDR                          0x00110000        + 0x700
#define D_DDRPHY_GEN_TMG1_F6_ADDR                          0x00110000        + 0x704
#define D_DDRPHY_GEN_TMG2_F6_ADDR                          0x00110000        + 0x708
#define D_DDRPHY_GEN_TMG3_F6_ADDR                          0x00110000        + 0x70c
#define D_DDRPHY_GEN_TMG4_F6_ADDR                          0x00110000        + 0x710
#define D_DDRPHY_GEN_TMG5_F6_ADDR                          0x00110000        + 0x714
#define D_DDRPHY_GEN_TMG6_F6_ADDR                          0x00110000        + 0x718
#define D_DDRPHY_GEN_TMG7_F6_ADDR                          0x00110000        + 0x71c
#define D_DDRPHY_GEN_TMG8_F6_ADDR                          0x00110000        + 0x720
#define D_DDRPHY_GEN_TMG9_F6_ADDR                          0x00110000        + 0x724
#define D_DDRPHY_GEN_TMG10_F6_ADDR                         0x00110000        + 0x728
#define D_DDRPHY_GEN_TMG11_F6_ADDR                         0x00110000        + 0x72c
#define D_DDRPHY_GEN_TMG12_F6_ADDR                         0x00110000        + 0x730
#define D_DDRPHY_GEN_TMG13_F6_ADDR                         0x00110000        + 0x734
#define D_DDRPHY_GEN_TMG0_F7_ADDR                          0x00110000        + 0x800
#define D_DDRPHY_GEN_TMG1_F7_ADDR                          0x00110000        + 0x804
#define D_DDRPHY_GEN_TMG2_F7_ADDR                          0x00110000        + 0x808
#define D_DDRPHY_GEN_TMG3_F7_ADDR                          0x00110000        + 0x80c
#define D_DDRPHY_GEN_TMG4_F7_ADDR                          0x00110000        + 0x810
#define D_DDRPHY_GEN_TMG5_F7_ADDR                          0x00110000        + 0x814
#define D_DDRPHY_GEN_TMG6_F7_ADDR                          0x00110000        + 0x818
#define D_DDRPHY_GEN_TMG7_F7_ADDR                          0x00110000        + 0x81c
#define D_DDRPHY_GEN_TMG8_F7_ADDR                          0x00110000        + 0x820
#define D_DDRPHY_GEN_TMG9_F7_ADDR                          0x00110000        + 0x824
#define D_DDRPHY_GEN_TMG10_F7_ADDR                         0x00110000        + 0x828
#define D_DDRPHY_GEN_TMG11_F7_ADDR                         0x00110000        + 0x82c
#define D_DDRPHY_GEN_TMG12_F7_ADDR                         0x00110000        + 0x830
#define D_DDRPHY_GEN_TMG13_F7_ADDR                         0x00110000        + 0x834
#define D_DDRPHY_AC_CFG0_ADDR                              0x00110000        + 0x1000
#define D_DDRPHY_AC_CFG1_ADDR                              0x00110000        + 0x1004
#define D_DDRPHY_AC_CFG2_ADDR                              0x00110000        + 0x1008
#define D_DDRPHY_AC_CFG3_ADDR                              0x00110000        + 0x100c
#define D_DDRPHY_AC_CFG4_ADDR                              0x00110000        + 0x1010
#define D_DDRPHY_AC_CFG5_ADDR                              0x00110000        + 0x1014
#define D_DDRPHY_AC_CFG6_ADDR                              0x00110000        + 0x1018
#define D_DDRPHY_AC_CFG7_ADDR                              0x00110000        + 0x101c
#define D_DDRPHY_AC_CFG8_ADDR                              0x00110000        + 0x1020
#define D_DDRPHY_AC_CFG9_ADDR                              0x00110000        + 0x1024
#define D_DDRPHY_AC_CFG10_ADDR                             0x00110000        + 0x1028
#define D_DDRPHY_AC_CFG11_ADDR                             0x00110000        + 0x102c
#define D_DDRPHY_AC_CFG12_ADDR                             0x00110000        + 0x1030
#define D_DDRPHY_AC_CFG13_ADDR                             0x00110000        + 0x1034
#define D_DDRPHY_AC_CFG14_ADDR                             0x00110000        + 0x1038
#define D_DDRPHY_AC_CFG15_ADDR                             0x00110000        + 0x103c
#define D_DDRPHY_AC_CFG16_ADDR                             0x00110000        + 0x1040
#define D_DDRPHY_AC_CFG17_ADDR                             0x00110000        + 0x1044
#define D_DDRPHY_AC_CFG18_ADDR                             0x00110000        + 0x1048
#define D_DDRPHY_AC_CFG19_ADDR                             0x00110000        + 0x104c
#define D_DDRPHY_AC_CFG20_ADDR                             0x00110000        + 0x1050
#define D_DDRPHY_AC_STS0_ADDR                              0x00110000        + 0x1080
#define D_DDRPHY_AC_STS1_ADDR                              0x00110000        + 0x1084
#define D_DDRPHY_AC_STS2_ADDR                              0x00110000        + 0x1088
#define D_DDRPHY_AC_STS3_ADDR                              0x00110000        + 0x108c
#define D_DDRPHY_AC_TMG0_F0_ADDR                           0x00110000        + 0x1100
#define D_DDRPHY_AC_TMG1_F0_ADDR                           0x00110000        + 0x1104
#define D_DDRPHY_AC_TMG2_F0_ADDR                           0x00110000        + 0x1108
#define D_DDRPHY_AC_TMG0_F1_ADDR                           0x00110000        + 0x1200
#define D_DDRPHY_AC_TMG1_F1_ADDR                           0x00110000        + 0x1204
#define D_DDRPHY_AC_TMG2_F1_ADDR                           0x00110000        + 0x1208
#define D_DDRPHY_AC_TMG0_F2_ADDR                           0x00110000        + 0x1300
#define D_DDRPHY_AC_TMG1_F2_ADDR                           0x00110000        + 0x1304
#define D_DDRPHY_AC_TMG2_F2_ADDR                           0x00110000        + 0x1308
#define D_DDRPHY_AC_TMG0_F3_ADDR                           0x00110000        + 0x1400
#define D_DDRPHY_AC_TMG1_F3_ADDR                           0x00110000        + 0x1404
#define D_DDRPHY_AC_TMG2_F3_ADDR                           0x00110000        + 0x1408
#define D_DDRPHY_AC_TMG0_F4_ADDR                           0x00110000        + 0x1500
#define D_DDRPHY_AC_TMG1_F4_ADDR                           0x00110000        + 0x1504
#define D_DDRPHY_AC_TMG2_F4_ADDR                           0x00110000        + 0x1508
#define D_DDRPHY_AC_TMG0_F5_ADDR                           0x00110000        + 0x1600
#define D_DDRPHY_AC_TMG1_F5_ADDR                           0x00110000        + 0x1604
#define D_DDRPHY_AC_TMG2_F5_ADDR                           0x00110000        + 0x1608
#define D_DDRPHY_AC_TMG0_F6_ADDR                           0x00110000        + 0x1700
#define D_DDRPHY_AC_TMG1_F6_ADDR                           0x00110000        + 0x1704
#define D_DDRPHY_AC_TMG2_F6_ADDR                           0x00110000        + 0x1708
#define D_DDRPHY_AC_TMG0_F7_ADDR                           0x00110000        + 0x1800
#define D_DDRPHY_AC_TMG1_F7_ADDR                           0x00110000        + 0x1804
#define D_DDRPHY_AC_TMG2_F7_ADDR                           0x00110000        + 0x1808
#define D_DDRPHY_DS0_CFG0_ADDR                             0x00110000        + 0x2000
#define D_DDRPHY_DS0_CFG1_ADDR                             0x00110000        + 0x2004
#define D_DDRPHY_DS0_CFG2_ADDR                             0x00110000        + 0x2008
#define D_DDRPHY_DS0_CFG3_ADDR                             0x00110000        + 0x200c
#define D_DDRPHY_DS0_CFG4_ADDR                             0x00110000        + 0x2010
#define D_DDRPHY_DS0_CFG5_ADDR                             0x00110000        + 0x2014
#define D_DDRPHY_DS0_CFG6_ADDR                             0x00110000        + 0x2018
#define D_DDRPHY_DS0_CFG7_ADDR                             0x00110000        + 0x201c
#define D_DDRPHY_DS0_CFG8_ADDR                             0x00110000        + 0x2020
#define D_DDRPHY_DS0_CFG9_ADDR                             0x00110000        + 0x2024
#define D_DDRPHY_DS0_CFG10_ADDR                            0x00110000        + 0x2028
#define D_DDRPHY_DS0_CFG11_ADDR                            0x00110000        + 0x202c
#define D_DDRPHY_DS0_CFG12_ADDR                            0x00110000        + 0x2030
#define D_DDRPHY_DS0_CFG13_ADDR                            0x00110000        + 0x2034
#define D_DDRPHY_DS0_CFG14_ADDR                            0x00110000        + 0x2038
#define D_DDRPHY_DS0_CFG15_ADDR                            0x00110000        + 0x203c
#define D_DDRPHY_DS0_CFG16_ADDR                            0x00110000        + 0x2040
#define D_DDRPHY_DS0_CFG17_ADDR                            0x00110000        + 0x2044
#define D_DDRPHY_DS0_STS0_ADDR                             0x00110000        + 0x2080
#define D_DDRPHY_DS0_STS1_ADDR                             0x00110000        + 0x2084
#define D_DDRPHY_DS0_STS2_ADDR                             0x00110000        + 0x2088
#define D_DDRPHY_DS0_STS3_ADDR                             0x00110000        + 0x208
#define D_DDRPHY_DS0_STS4_ADDR                             0x00110000        + 0x209
#define D_DDRPHY_DS0_TMG0_F0_ADDR                          0x00110000        + 0x2100
#define D_DDRPHY_DS0_TMG1_F0_ADDR                          0x00110000        + 0x2104
#define D_DDRPHY_DS0_TMG2_F0_ADDR                          0x00110000        + 0x2108
#define D_DDRPHY_DS0_TMG3_F0_ADDR                          0x00110000        + 0x210c
#define D_DDRPHY_DS0_TMG4_F0_ADDR                          0x00110000        + 0x2110
#define D_DDRPHY_DS0_TMG5_F0_ADDR                          0x00110000        + 0x2114
#define D_DDRPHY_DS0_TMG6_F0_ADDR                          0x00110000        + 0x2118
#define D_DDRPHY_DS0_TMG0_F1_ADDR                          0x00110000        + 0x2200
#define D_DDRPHY_DS0_TMG1_F1_ADDR                          0x00110000        + 0x2204
#define D_DDRPHY_DS0_TMG2_F1_ADDR                          0x00110000        + 0x2208
#define D_DDRPHY_DS0_TMG3_F1_ADDR                          0x00110000        + 0x220c
#define D_DDRPHY_DS0_TMG4_F1_ADDR                          0x00110000        + 0x2210
#define D_DDRPHY_DS0_TMG5_F1_ADDR                          0x00110000        + 0x2214
#define D_DDRPHY_DS0_TMG6_F1_ADDR                          0x00110000        + 0x2218
#define D_DDRPHY_DS0_TMG0_F2_ADDR                          0x00110000        + 0x2300
#define D_DDRPHY_DS0_TMG1_F2_ADDR                          0x00110000        + 0x2304
#define D_DDRPHY_DS0_TMG2_F2_ADDR                          0x00110000        + 0x2308
#define D_DDRPHY_DS0_TMG3_F2_ADDR                          0x00110000        + 0x230c
#define D_DDRPHY_DS0_TMG4_F2_ADDR                          0x00110000        + 0x2310
#define D_DDRPHY_DS0_TMG5_F2_ADDR                          0x00110000        + 0x2314
#define D_DDRPHY_DS0_TMG6_F2_ADDR                          0x00110000        + 0x2318
#define D_DDRPHY_DS0_TMG0_F3_ADDR                          0x00110000        + 0x2400
#define D_DDRPHY_DS0_TMG1_F3_ADDR                          0x00110000        + 0x2404
#define D_DDRPHY_DS0_TMG2_F3_ADDR                          0x00110000        + 0x2408
#define D_DDRPHY_DS0_TMG3_F3_ADDR                          0x00110000        + 0x240c
#define D_DDRPHY_DS0_TMG4_F3_ADDR                          0x00110000        + 0x2410
#define D_DDRPHY_DS0_TMG5_F3_ADDR                          0x00110000        + 0x2414
#define D_DDRPHY_DS0_TMG6_F3_ADDR                          0x00110000        + 0x2418
#define D_DDRPHY_DS0_TMG0_F4_ADDR                          0x00110000        + 0x2500
#define D_DDRPHY_DS0_TMG1_F4_ADDR                          0x00110000        + 0x2504
#define D_DDRPHY_DS0_TMG2_F4_ADDR                          0x00110000        + 0x2508
#define D_DDRPHY_DS0_TMG3_F4_ADDR                          0x00110000        + 0x250c
#define D_DDRPHY_DS0_TMG4_F4_ADDR                          0x00110000        + 0x2510
#define D_DDRPHY_DS0_TMG5_F4_ADDR                          0x00110000        + 0x2514
#define D_DDRPHY_DS0_TMG6_F4_ADDR                          0x00110000        + 0x2518
#define D_DDRPHY_DS0_TMG0_F5_ADDR                          0x00110000        + 0x2600
#define D_DDRPHY_DS0_TMG1_F5_ADDR                          0x00110000        + 0x2604
#define D_DDRPHY_DS0_TMG2_F5_ADDR                          0x00110000        + 0x2608
#define D_DDRPHY_DS0_TMG3_F5_ADDR                          0x00110000        + 0x260c
#define D_DDRPHY_DS0_TMG4_F5_ADDR                          0x00110000        + 0x2610
#define D_DDRPHY_DS0_TMG5_F5_ADDR                          0x00110000        + 0x2614
#define D_DDRPHY_DS0_TMG6_F5_ADDR                          0x00110000        + 0x2618
#define D_DDRPHY_DS0_TMG0_F6_ADDR                          0x00110000        + 0x2700
#define D_DDRPHY_DS0_TMG1_F6_ADDR                          0x00110000        + 0x2704
#define D_DDRPHY_DS0_TMG2_F6_ADDR                          0x00110000        + 0x2708
#define D_DDRPHY_DS0_TMG3_F6_ADDR                          0x00110000        + 0x270c
#define D_DDRPHY_DS0_TMG4_F6_ADDR                          0x00110000        + 0x2710
#define D_DDRPHY_DS0_TMG5_F6_ADDR                          0x00110000        + 0x2714
#define D_DDRPHY_DS0_TMG6_F6_ADDR                          0x00110000        + 0x2718
#define D_DDRPHY_DS0_TMG0_F7_ADDR                          0x00110000        + 0x2800
#define D_DDRPHY_DS0_TMG1_F7_ADDR                          0x00110000        + 0x2804
#define D_DDRPHY_DS0_TMG2_F7_ADDR                          0x00110000        + 0x2808
#define D_DDRPHY_DS0_TMG3_F7_ADDR                          0x00110000        + 0x280c
#define D_DDRPHY_DS0_TMG4_F7_ADDR                          0x00110000        + 0x2810
#define D_DDRPHY_DS0_TMG5_F7_ADDR                          0x00110000        + 0x2814
#define D_DDRPHY_DS0_TMG6_F7_ADDR                          0x00110000        + 0x2818
#define D_DDRPHY_DS1_CFG0_ADDR                             0x00110000        + 0x3000
#define D_DDRPHY_DS1_CFG1_ADDR                             0x00110000        + 0x3004
#define D_DDRPHY_DS1_CFG2_ADDR                             0x00110000        + 0x3008
#define D_DDRPHY_DS1_CFG3_ADDR                             0x00110000        + 0x300c
#define D_DDRPHY_DS1_CFG4_ADDR                             0x00110000        + 0x3010
#define D_DDRPHY_DS1_CFG5_ADDR                             0x00110000        + 0x3014
#define D_DDRPHY_DS1_CFG6_ADDR                             0x00110000        + 0x3018
#define D_DDRPHY_DS1_CFG7_ADDR                             0x00110000        + 0x301c
#define D_DDRPHY_DS1_CFG8_ADDR                             0x00110000        + 0x3020
#define D_DDRPHY_DS1_CFG9_ADDR                             0x00110000        + 0x3024
#define D_DDRPHY_DS1_CFG10_ADDR                            0x00110000        + 0x3028
#define D_DDRPHY_DS1_CFG11_ADDR                            0x00110000        + 0x302c
#define D_DDRPHY_DS1_CFG12_ADDR                            0x00110000        + 0x3030
#define D_DDRPHY_DS1_CFG13_ADDR                            0x00110000        + 0x3034
#define D_DDRPHY_DS1_CFG14_ADDR                            0x00110000        + 0x3038
#define D_DDRPHY_DS1_CFG15_ADDR                            0x00110000        + 0x303c
#define D_DDRPHY_DS1_CFG16_ADDR                            0x00110000        + 0x3040
#define D_DDRPHY_DS1_CFG17_ADDR                            0x00110000        + 0x3044
#define D_DDRPHY_DS1_STS0_ADDR                             0x00110000        + 0x3080
#define D_DDRPHY_DS1_STS1_ADDR                             0x00110000        + 0x3084
#define D_DDRPHY_DS1_STS2_ADDR                             0x00110000        + 0x3088
#define D_DDRPHY_DS1_STS3_ADDR                             0x00110000        + 0x308
#define D_DDRPHY_DS1_STS4_ADDR                             0x00110000        + 0x3090
#define D_DDRPHY_DS1_TMG0_F0_ADDR                          0x00110000        + 0x3100
#define D_DDRPHY_DS1_TMG1_F0_ADDR                          0x00110000        + 0x3104
#define D_DDRPHY_DS1_TMG2_F0_ADDR                          0x00110000        + 0x3108
#define D_DDRPHY_DS1_TMG3_F0_ADDR                          0x00110000        + 0x310c
#define D_DDRPHY_DS1_TMG4_F0_ADDR                          0x00110000        + 0x3110
#define D_DDRPHY_DS1_TMG5_F0_ADDR                          0x00110000        + 0x3114
#define D_DDRPHY_DS1_TMG6_F0_ADDR                          0x00110000        + 0x3118
#define D_DDRPHY_DS1_TMG0_F1_ADDR                          0x00110000        + 0x3200
#define D_DDRPHY_DS1_TMG1_F1_ADDR                          0x00110000        + 0x3204
#define D_DDRPHY_DS1_TMG2_F1_ADDR                          0x00110000        + 0x3208
#define D_DDRPHY_DS1_TMG3_F1_ADDR                          0x00110000        + 0x320c
#define D_DDRPHY_DS1_TMG4_F1_ADDR                          0x00110000        + 0x3210
#define D_DDRPHY_DS1_TMG5_F1_ADDR                          0x00110000        + 0x3214
#define D_DDRPHY_DS1_TMG6_F1_ADDR                          0x00110000        + 0x3218
#define D_DDRPHY_DS1_TMG0_F2_ADDR                          0x00110000        + 0x3300
#define D_DDRPHY_DS1_TMG1_F2_ADDR                          0x00110000        + 0x3304
#define D_DDRPHY_DS1_TMG2_F2_ADDR                          0x00110000        + 0x3308
#define D_DDRPHY_DS1_TMG3_F2_ADDR                          0x00110000        + 0x330c
#define D_DDRPHY_DS1_TMG4_F2_ADDR                          0x00110000        + 0x3310
#define D_DDRPHY_DS1_TMG5_F2_ADDR                          0x00110000        + 0x3314
#define D_DDRPHY_DS1_TMG6_F2_ADDR                          0x00110000        + 0x3318
#define D_DDRPHY_DS1_TMG0_F3_ADDR                          0x00110000        + 0x3400
#define D_DDRPHY_DS1_TMG1_F3_ADDR                          0x00110000        + 0x3404
#define D_DDRPHY_DS1_TMG2_F3_ADDR                          0x00110000        + 0x3408
#define D_DDRPHY_DS1_TMG3_F3_ADDR                          0x00110000        + 0x340c
#define D_DDRPHY_DS1_TMG4_F3_ADDR                          0x00110000        + 0x3410
#define D_DDRPHY_DS1_TMG5_F3_ADDR                          0x00110000        + 0x3414
#define D_DDRPHY_DS1_TMG6_F3_ADDR                          0x00110000        + 0x3418
#define D_DDRPHY_DS1_TMG0_F4_ADDR                          0x00110000        + 0x3500
#define D_DDRPHY_DS1_TMG1_F4_ADDR                          0x00110000        + 0x3504
#define D_DDRPHY_DS1_TMG2_F4_ADDR                          0x00110000        + 0x3508
#define D_DDRPHY_DS1_TMG3_F4_ADDR                          0x00110000        + 0x350c
#define D_DDRPHY_DS1_TMG4_F4_ADDR                          0x00110000        + 0x3510
#define D_DDRPHY_DS1_TMG5_F4_ADDR                          0x00110000        + 0x3514
#define D_DDRPHY_DS1_TMG6_F4_ADDR                          0x00110000        + 0x3518
#define D_DDRPHY_DS1_TMG0_F5_ADDR                          0x00110000        + 0x3600
#define D_DDRPHY_DS1_TMG1_F5_ADDR                          0x00110000        + 0x3604
#define D_DDRPHY_DS1_TMG2_F5_ADDR                          0x00110000        + 0x3608
#define D_DDRPHY_DS1_TMG3_F5_ADDR                          0x00110000        + 0x360c
#define D_DDRPHY_DS1_TMG4_F5_ADDR                          0x00110000        + 0x3610
#define D_DDRPHY_DS1_TMG5_F5_ADDR                          0x00110000        + 0x3614
#define D_DDRPHY_DS1_TMG6_F5_ADDR                          0x00110000        + 0x3618
#define D_DDRPHY_DS1_TMG0_F6_ADDR                          0x00110000        + 0x3700
#define D_DDRPHY_DS1_TMG1_F6_ADDR                          0x00110000        + 0x3704
#define D_DDRPHY_DS1_TMG2_F6_ADDR                          0x00110000        + 0x3708
#define D_DDRPHY_DS1_TMG3_F6_ADDR                          0x00110000        + 0x370c
#define D_DDRPHY_DS1_TMG4_F6_ADDR                          0x00110000        + 0x3710
#define D_DDRPHY_DS1_TMG5_F6_ADDR                          0x00110000        + 0x3714
#define D_DDRPHY_DS1_TMG6_F6_ADDR                          0x00110000        + 0x3718
#define D_DDRPHY_DS1_TMG0_F7_ADDR                          0x00110000        + 0x3800
#define D_DDRPHY_DS1_TMG1_F7_ADDR                          0x00110000        + 0x3804
#define D_DDRPHY_DS1_TMG2_F7_ADDR                          0x00110000        + 0x3808
#define D_DDRPHY_DS1_TMG3_F7_ADDR                          0x00110000        + 0x380c
#define D_DDRPHY_DS1_TMG4_F7_ADDR                          0x00110000        + 0x3810
#define D_DDRPHY_DS1_TMG5_F7_ADDR                          0x00110000        + 0x3814
#define D_DDRPHY_DS1_TMG6_F7_ADDR                          0x00110000        + 0x3818
#define D_DDRPHY_LB_CTRL0_ADDR                             0x00110000        + 0xe00
#define D_DDRPHY_LB_CTRL1_ADDR                             0x00110000        + 0xe04
#define D_DDRPHY_LB_CTRL2_ADDR                             0x00110000        + 0xe08
#define D_DDRPHY_LB_CTRL3_ADDR                             0x00110000        + 0xe0c
#define D_DDRPHY_LB_CTRL4_ADDR                             0x00110000        + 0xe10
#define D_DDRPHY_LB_CTRL5_ADDR                             0x00110000        + 0xe14
#define D_DDRPHY_LB_CTRL6_ADDR                             0x00110000        + 0xe18
#define D_DDRPHY_LB_CTRL7_ADDR                             0x00110000        + 0xe1c
#define D_DDRPHY_LB_CTRL8_ADDR                             0x00110000        + 0xe20
#define D_DDRPHY_LB_CTRL9_ADDR                             0x00110000        + 0xe24
#define D_DDRPHY_LB_RES0_ADDR                              0x00110000        + 0xe28
#define D_DDRPHY_LB_RES1_ADDR                              0x00110000        + 0xe2c
#define D_DDRPHY_LB_RES2_ADDR                              0x00110000        + 0xe30
#define D_DDRPHY_LB_RES3_ADDR                              0x00110000        + 0xe34
#define D_DDRPHY_LB_RES4_ADDR                              0x00110000        + 0xe38
#define D_DDRPHY_LB_RES5_ADDR                              0x00110000        + 0xe3c

#endif
