// Seed: 278495450
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  output wire id_1;
endmodule
module module_2 (
    output logic   id_0,
    input  uwire   id_1,
    output logic   id_2,
    input  supply0 id_3
);
  always if (-1'b0 ? -1 : -1) release id_2;
  logic id_5;
  reg   id_6;
  always
    if (-1) begin : LABEL_0
      id_0 <= id_5 >> id_1;
      begin : LABEL_1
        begin : LABEL_2
          id_0 <= id_1;
          begin : LABEL_3
            id_2 <= id_5;
          end
        end
        $clog2(2);
        ;
      end
      if (1) @(-1'b0) id_6 = 1'b0;
    end else id_2 = id_5;
  parameter id_7 = -1, id_8 = -1'd0, id_9 = id_6 ? id_9 : ~id_7;
  wire id_10;
  module_0 modCall_1 ();
endmodule
