<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-1,2 Peripherals drivers APIs: BlueNRG1_dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-1,2 Peripherals drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">BlueNRG1_dma.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_blue_n_r_g1__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_blue_n_r_g1__dma_8h.html">BlueNRG1_dma.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* DMA registers Masks */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___d_m_a___private___defines.html#ga3dfecc8af0e477ae3ab328176e932a84">   46</a></span>&#160;<span class="preprocessor">#define CCR_CLEAR_MASK           ((uint32_t)0xFFFF800F)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* DMA Channelx interrupt pending bit masks */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___d_m_a___private___macros.html#gafff883585d0969bfe1a4541916082d46">   57</a></span>&#160;<span class="preprocessor">#define DMA_CHANNEL0_FLAG_MASK    ((uint32_t)(DMA_FLAG_GL0 | DMA_FLAG_TC0 | DMA_FLAG_HT0 | DMA_FLAG_TE0))</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___d_m_a___private___macros.html#ga3d1b0d21236d6d21c17d8343583077ab">   58</a></span>&#160;<span class="preprocessor">#define DMA_CHANNEL1_FLAG_MASK    ((uint32_t)(DMA_FLAG_GL1 | DMA_FLAG_TC1 | DMA_FLAG_HT1 | DMA_FLAG_TE1))</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___d_m_a___private___macros.html#gafb36f43664b05521a2da27102cd30112">   59</a></span>&#160;<span class="preprocessor">#define DMA_CHANNEL2_FLAG_MASK    ((uint32_t)(DMA_FLAG_GL2 | DMA_FLAG_TC2 | DMA_FLAG_HT2 | DMA_FLAG_TE2))</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___d_m_a___private___macros.html#ga3aec5a1218d9c904072c776fe9d8de7b">   60</a></span>&#160;<span class="preprocessor">#define DMA_CHANNEL3_FLAG_MASK    ((uint32_t)(DMA_FLAG_GL3 | DMA_FLAG_TC3 | DMA_FLAG_HT3 | DMA_FLAG_TE3))</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___d_m_a___private___macros.html#gadaec195a6ca764820a2180ad4ad98ab0">   61</a></span>&#160;<span class="preprocessor">#define DMA_CHANNEL4_FLAG_MASK    ((uint32_t)(DMA_FLAG_GL4 | DMA_FLAG_TC4 | DMA_FLAG_HT4 | DMA_FLAG_TE4))</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___d_m_a___private___macros.html#gada28f041a3d2d4b7be03017a165266dc">   62</a></span>&#160;<span class="preprocessor">#define DMA_CHANNEL5_FLAG_MASK    ((uint32_t)(DMA_FLAG_GL5 | DMA_FLAG_TC5 | DMA_FLAG_HT5 | DMA_FLAG_TE5))</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___d_m_a___private___macros.html#gab3926a33890d97b202444fb46c4b65e3">   63</a></span>&#160;<span class="preprocessor">#define DMA_CHANNEL6_FLAG_MASK    ((uint32_t)(DMA_FLAG_GL6 | DMA_FLAG_TC6 | DMA_FLAG_HT6 | DMA_FLAG_TE6))</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___d_m_a___private___macros.html#gab56595b7eba2d0186589b2cd973d58d3">   64</a></span>&#160;<span class="preprocessor">#define DMA_CHANNEL7_FLAG_MASK    ((uint32_t)(DMA_FLAG_GL7 | DMA_FLAG_TC7 | DMA_FLAG_HT7 | DMA_FLAG_TE7))</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___d_m_a___private___macros.html#gabcab9fa1c48b148703a8f41c1d99e0c8">   67</a></span>&#160;<span class="preprocessor">#define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA_CH0) || \</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA_CH1) || \</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA_CH2) || \</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA_CH3) || \</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA_CH4) || \</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA_CH5) || \</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA_CH6) || \</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">                                   ((PERIPH) == DMA_CH7))</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#gac447230ee89f7fca77906b0fe1e0437e">  116</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___public___functions.html#gac447230ee89f7fca77906b0fe1e0437e">DMA_DeInit</a>(DMA_CH_Type* DMAy_Channelx)</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  assert_param(<a class="code" href="group___d_m_a___private___macros.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">/* Disable the selected DMAy Channelx */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  DMAy_Channelx-&gt;CCR_b.EN = RESET;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">/* Reset DMAy Channelx control register */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  DMAy_Channelx-&gt;CCR  = 0;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">/* Reset DMAy Channelx remaining bytes register */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  DMAy_Channelx-&gt;CNDTR = 0;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">/* Reset DMAy Channelx peripheral address register */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  DMAy_Channelx-&gt;CPAR  = 0;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">/* Reset DMAy Channelx memory address register */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  DMAy_Channelx-&gt;CMAR = 0;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">if</span> (DMAy_Channelx == DMA_CH1)</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  {</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA Channel1 */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    SET_BIT(DMA-&gt;IFCR, <a class="code" href="group___d_m_a___private___macros.html#ga3d1b0d21236d6d21c17d8343583077ab">DMA_CHANNEL1_FLAG_MASK</a>);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == DMA_CH2)</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA Channel2 */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    SET_BIT(DMA-&gt;IFCR, <a class="code" href="group___d_m_a___private___macros.html#gafb36f43664b05521a2da27102cd30112">DMA_CHANNEL2_FLAG_MASK</a>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  }</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == DMA_CH3)</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  {</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA Channel3 */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    SET_BIT(DMA-&gt;IFCR, <a class="code" href="group___d_m_a___private___macros.html#ga3aec5a1218d9c904072c776fe9d8de7b">DMA_CHANNEL3_FLAG_MASK</a>);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  }</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == DMA_CH4)</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  {</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA Channel4 */</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    SET_BIT(DMA-&gt;IFCR, <a class="code" href="group___d_m_a___private___macros.html#gadaec195a6ca764820a2180ad4ad98ab0">DMA_CHANNEL4_FLAG_MASK</a>);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  }</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == DMA_CH5)</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  {</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA Channel5 */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    SET_BIT(DMA-&gt;IFCR, <a class="code" href="group___d_m_a___private___macros.html#gada28f041a3d2d4b7be03017a165266dc">DMA_CHANNEL5_FLAG_MASK</a>);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  }</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == DMA_CH6)</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA Channel6 */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    SET_BIT(DMA-&gt;IFCR, <a class="code" href="group___d_m_a___private___macros.html#gab3926a33890d97b202444fb46c4b65e3">DMA_CHANNEL6_FLAG_MASK</a>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  }</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Channelx == DMA_CH7)</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  {</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA Channel7 */</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    SET_BIT(DMA-&gt;IFCR, <a class="code" href="group___d_m_a___private___macros.html#gab56595b7eba2d0186589b2cd973d58d3">DMA_CHANNEL7_FLAG_MASK</a>);    </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#ga922cccfdc8082a61dd4da8ac18c765a4">  182</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___public___functions.html#ga922cccfdc8082a61dd4da8ac18c765a4">DMA_Init</a>(DMA_CH_Type* DMAy_Channelx, <a class="code" href="struct_d_m_a___init_type.html">DMA_InitType</a>* DMA_InitStruct)</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  uint32_t tmpreg = 0;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  assert_param(<a class="code" href="group___d_m_a___private___macros.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  assert_param(<a class="code" href="group___d_m_a___data___transfer___direction___definitions.html#gaaad13d2b5808e32a35a2d21bcdbb2296">IS_DMA_DIR</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#aebbf45403bb561016c89970fee919db9">DMA_DIR</a>));</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  assert_param(<a class="code" href="group___d_m_a___buffer___size___definitions.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#af2960397c543a288c8a82e123b738a2d">DMA_BufferSize</a>));</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  assert_param(<a class="code" href="group___d_m_a___peripheral___incremented___mode___definitions.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#abd5cf5e8ceb5c6db5b9da7d6ffbe3fe4">DMA_PeripheralInc</a>));</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  assert_param(<a class="code" href="group___d_m_a___memory___incremented___mode___definitions.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a9353ab8b0aa31339564853ec2d862230">DMA_MemoryInc</a>));   </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  assert_param(<a class="code" href="group___d_m_a___peripheral___data___size___definitions.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#ad5daa48fb5a1f07ea75fe80d37ac40dc">DMA_PeripheralDataSize</a>));</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  assert_param(<a class="code" href="group___d_m_a___memory___data___size___definitions.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#afc9260d25bf5aa15497a86e8f5d1084e">DMA_MemoryDataSize</a>));</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  assert_param(<a class="code" href="group___d_m_a___circular___normal___mode___definitions.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#aa6a968c6e3201c9620c9e8c2523cf3e7">DMA_Mode</a>));</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  assert_param(<a class="code" href="group___d_m_a___priority___level___definitions.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a955e4db28610f880bc2f78338aca8aee">DMA_Priority</a>));</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  assert_param(<a class="code" href="group___d_m_a___memory___to___memory___definitions.html#gae0241d6265efc45f87b113cf44e50c06">IS_DMA_M2M_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a74628f4dffc88815e7f13c887b251b38">DMA_M2M</a>));</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CCR Configuration -----------------*/</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">/* Get the DMAy_Channelx CCR value */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  tmpreg = DMAy_Channelx-&gt;CCR;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">/* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  tmpreg &amp;= <a class="code" href="group___d_m_a___private___defines.html#ga3dfecc8af0e477ae3ab328176e932a84">CCR_CLEAR_MASK</a>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">/* Configure DMAy Channelx: data transfer, data size, priority level and mode */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">/* Set DIR bit according to DMA_DIR value */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">/* Set CIRC bit according to DMA_Mode value */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">/* Set PINC bit according to DMA_PeripheralInc value */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">/* Set MINC bit according to DMA_MemoryInc value */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">/* Set PSIZE bits according to DMA_PeripheralDataSize value */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">/* Set MSIZE bits according to DMA_MemoryDataSize value */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">/* Set PL bits according to DMA_Priority value */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">/* Set the MEM2MEM bit according to DMA_M2M value */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  tmpreg |= DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#aebbf45403bb561016c89970fee919db9">DMA_DIR</a> | DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#aa6a968c6e3201c9620c9e8c2523cf3e7">DMA_Mode</a> |</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#abd5cf5e8ceb5c6db5b9da7d6ffbe3fe4">DMA_PeripheralInc</a> | DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a9353ab8b0aa31339564853ec2d862230">DMA_MemoryInc</a> |</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#ad5daa48fb5a1f07ea75fe80d37ac40dc">DMA_PeripheralDataSize</a> | DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#afc9260d25bf5aa15497a86e8f5d1084e">DMA_MemoryDataSize</a> |</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a955e4db28610f880bc2f78338aca8aee">DMA_Priority</a> | DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a74628f4dffc88815e7f13c887b251b38">DMA_M2M</a>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">/* Write to DMAy Channelx CCR */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  DMAy_Channelx-&gt;CCR = tmpreg;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">/* Write to DMAy Channelx CNDTR */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  DMAy_Channelx-&gt;CNDTR = DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#af2960397c543a288c8a82e123b738a2d">DMA_BufferSize</a>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">/* Write to DMAy Channelx CPAR */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  DMAy_Channelx-&gt;CPAR = DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a320a38493f11c6cd65365617a028b980">DMA_PeripheralBaseAddr</a>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">/* Write to DMAy Channelx CMAR */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  DMAy_Channelx-&gt;CMAR = DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a4ddc9bfc1be1a7506650e2ae2139754a">DMA_MemoryBaseAddr</a>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;}</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#gad3bb63bb5814a995abe357ff7d18ef36">  239</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___public___functions.html#gad3bb63bb5814a995abe357ff7d18ef36">DMA_StructInit</a>(<a class="code" href="struct_d_m_a___init_type.html">DMA_InitType</a>* DMA_InitStruct)</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/*-------------- Reset DMA init structure parameters values ------------------*/</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralBaseAddr member */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a320a38493f11c6cd65365617a028b980">DMA_PeripheralBaseAddr</a> = 0;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryBaseAddr member */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a4ddc9bfc1be1a7506650e2ae2139754a">DMA_MemoryBaseAddr</a> = 0;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">/* Initialize the DMA_DIR member */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#aebbf45403bb561016c89970fee919db9">DMA_DIR</a> = <a class="code" href="group___d_m_a___data___transfer___direction___definitions.html#ga5ce120a044359410136695a2c05df68e">DMA_DIR_PeripheralSRC</a>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">/* Initialize the DMA_BufferSize member */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#af2960397c543a288c8a82e123b738a2d">DMA_BufferSize</a> = 0;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralInc member */</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#abd5cf5e8ceb5c6db5b9da7d6ffbe3fe4">DMA_PeripheralInc</a> = <a class="code" href="group___d_m_a___peripheral___incremented___mode___definitions.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryInc member */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a9353ab8b0aa31339564853ec2d862230">DMA_MemoryInc</a> = <a class="code" href="group___d_m_a___memory___incremented___mode___definitions.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralDataSize member */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#ad5daa48fb5a1f07ea75fe80d37ac40dc">DMA_PeripheralDataSize</a> = <a class="code" href="group___d_m_a___peripheral___data___size___definitions.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryDataSize member */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#afc9260d25bf5aa15497a86e8f5d1084e">DMA_MemoryDataSize</a> = <a class="code" href="group___d_m_a___memory___data___size___definitions.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">/* Initialize the DMA_Mode member */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#aa6a968c6e3201c9620c9e8c2523cf3e7">DMA_Mode</a> = <a class="code" href="group___d_m_a___circular___normal___mode___definitions.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">/* Initialize the DMA_Priority member */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a955e4db28610f880bc2f78338aca8aee">DMA_Priority</a> = <a class="code" href="group___d_m_a___priority___level___definitions.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">/* Initialize the DMA_M2M member */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="struct_d_m_a___init_type.html#a74628f4dffc88815e7f13c887b251b38">DMA_M2M</a> = <a class="code" href="group___d_m_a___memory___to___memory___definitions.html#ga86e0a7076f0badd509fac6576f3b5355">DMA_M2M_Disable</a>;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;}</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#gad588448525e4d9f100bf57448dc86b7d">  274</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___public___functions.html#gad588448525e4d9f100bf57448dc86b7d">DMA_Cmd</a>(DMA_CH_Type* DMAy_Channelx, FunctionalState NewState)</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  assert_param(<a class="code" href="group___d_m_a___private___macros.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE) {</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">/* Enable the selected DMAy Channelx */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    DMAy_Channelx-&gt;CCR_b.EN = SET;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">/* Disable the selected DMAy Channelx */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    DMAy_Channelx-&gt;CCR_b.EN = RESET;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  }</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#ga8d39abbd079abc14de2a359ee763fa2b">  298</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___public___functions.html#ga8d39abbd079abc14de2a359ee763fa2b">DMA_SelectAdcChannel</a>(uint8_t DMA_AdcChannel, FunctionalState NewState)</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  assert_param(<a class="code" href="group___d_m_a___interrupts___channel___definitions.html#ga038a4d10015e9887496e1cf2475caa0a">IS_DMA_ADC_CH</a>(DMA_AdcChannel));</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE) {</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">/* Enable the selected of DMA ADC Channel */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    SET_BIT(CKGEN_SOC-&gt;DMA_CONFIG, DMA_AdcChannel);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">/* Disable the selected of DMA ADC Channel */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    CLEAR_BIT(CKGEN_SOC-&gt;DMA_CONFIG, DMA_AdcChannel);</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  }</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;}</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#ga9bd6bb3b029760961a36b7a3ca7e36b8">  324</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___public___functions.html#ga9bd6bb3b029760961a36b7a3ca7e36b8">DMA_SetCurrDataCounter</a>(DMA_CH_Type* DMAy_Channelx, uint16_t DataNumber)</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;{</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  assert_param(<a class="code" href="group___d_m_a___private___macros.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">/* Write to DMAy Channelx CNDTR */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  DMAy_Channelx-&gt;CNDTR = (uint32_t)DataNumber;  </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#gaf876f36b34edac2c3ecb34b039b46505">  342</a></span>&#160;uint16_t <a class="code" href="group___d_m_a___public___functions.html#gaf876f36b34edac2c3ecb34b039b46505">DMA_GetCurrDataCounter</a>(DMA_CH_Type* DMAy_Channelx)</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;{</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  assert_param(<a class="code" href="group___d_m_a___private___macros.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">/* Return the number of remaining data units for DMAy Channelx */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordflow">return</span> ((uint16_t)(DMAy_Channelx-&gt;CNDTR));</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#gace3b316e61f4fac1591367948ed45292">  364</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___public___functions.html#gace3b316e61f4fac1591367948ed45292">DMA_FlagConfig</a>(DMA_CH_Type* DMAy_Channelx, uint32_t DMA_Flag, FunctionalState NewState)</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  assert_param(<a class="code" href="group___d_m_a___private___macros.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Channelx));</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  assert_param(<a class="code" href="group___d_m_a___flag___mask___definitions.html#gaec2e3553d5292d4929c71b9778498368">IS_DMA_CONFIG_FLAG</a>(DMA_Flag));</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE) {</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="comment">/* Enable the selected DMA interrupts */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    SET_BIT(DMAy_Channelx-&gt;CCR, DMA_Flag);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  }</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="comment">/* Disable the selected DMA interrupts */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    CLEAR_BIT(DMAy_Channelx-&gt;CCR, DMA_Flag);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  }</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#ga59755e72104ecb23698c535e28e9e843">  422</a></span>&#160;FlagStatus <a class="code" href="group___d_m_a___public___functions.html#ga59755e72104ecb23698c535e28e9e843">DMA_GetFlagStatus</a>(uint32_t DMA_Flag)</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;{</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  uint32_t tmpreg = 0;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  assert_param(<a class="code" href="group___d_m_a___interrupts___channel___definitions.html#ga9c2df417214c37c236563733e0f254dc">IS_DMA_CH_FLAG</a>(DMA_Flag));</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="comment">/* Get DMA ISR register value */</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  tmpreg = DMA-&gt;ISR;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">/* Check the status of the specified DMA flag */</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">if</span> ((tmpreg &amp; DMA_Flag) != (uint32_t)RESET)</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  {</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="comment">/* DMA_Flag is set */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="keywordflow">return</span> SET;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  }</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  {</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="comment">/* DMA_Flag is reset */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">return</span> RESET;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  }</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;}</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___d_m_a___public___functions.html#gacc04637c6fc743151cffe92603baf617">  487</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_m_a___public___functions.html#gacc04637c6fc743151cffe92603baf617">DMA_ClearFlag</a>(uint32_t DMA_Flag)</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;{</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  assert_param(<a class="code" href="group___d_m_a___interrupts___channel___definitions.html#ga9c2df417214c37c236563733e0f254dc">IS_DMA_CH_FLAG</a>(DMA_Flag));</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="comment">/* Clear the selected DMA flags */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  DMA-&gt;IFCR = DMA_Flag;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;}</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2015 STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="group___d_m_a___memory___incremented___mode___definitions_html_ga795a277c997048783a383b026f19a5ab"><div class="ttname"><a href="group___d_m_a___memory___incremented___mode___definitions.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a></div><div class="ttdeci">#define DMA_MemoryInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00124">BlueNRG1_dma.h:124</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_gacc04637c6fc743151cffe92603baf617"><div class="ttname"><a href="group___d_m_a___public___functions.html#gacc04637c6fc743151cffe92603baf617">DMA_ClearFlag</a></div><div class="ttdeci">void DMA_ClearFlag(uint32_t DMA_Flag)</div><div class="ttdoc">Clears the DMAy Channelx&#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00487">BlueNRG1_dma.c:487</a></div></div>
<div class="ttc" id="group___d_m_a___private___macros_html_gab56595b7eba2d0186589b2cd973d58d3"><div class="ttname"><a href="group___d_m_a___private___macros.html#gab56595b7eba2d0186589b2cd973d58d3">DMA_CHANNEL7_FLAG_MASK</a></div><div class="ttdeci">#define DMA_CHANNEL7_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00064">BlueNRG1_dma.c:64</a></div></div>
<div class="ttc" id="group___d_m_a___priority___level___definitions_html_gaf414e0aa8dd42aee6f83f88ab6175179"><div class="ttname"><a href="group___d_m_a___priority___level___definitions.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a></div><div class="ttdeci">#define DMA_Priority_Low</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00177">BlueNRG1_dma.h:177</a></div></div>
<div class="ttc" id="group___d_m_a___circular___normal___mode___definitions_html_gad88ee5030574d6a573904378fb62c7ac"><div class="ttname"><a href="group___d_m_a___circular___normal___mode___definitions.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a></div><div class="ttdeci">#define IS_DMA_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00165">BlueNRG1_dma.h:165</a></div></div>
<div class="ttc" id="group___d_m_a___private___macros_html_gafb36f43664b05521a2da27102cd30112"><div class="ttname"><a href="group___d_m_a___private___macros.html#gafb36f43664b05521a2da27102cd30112">DMA_CHANNEL2_FLAG_MASK</a></div><div class="ttdeci">#define DMA_CHANNEL2_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00059">BlueNRG1_dma.c:59</a></div></div>
<div class="ttc" id="group___d_m_a___priority___level___definitions_html_gaa1cae2ab458948511596467c87cd02b6"><div class="ttname"><a href="group___d_m_a___priority___level___definitions.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a></div><div class="ttdeci">#define IS_DMA_PRIORITY(PRIORITY)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00178">BlueNRG1_dma.h:178</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_gac447230ee89f7fca77906b0fe1e0437e"><div class="ttname"><a href="group___d_m_a___public___functions.html#gac447230ee89f7fca77906b0fe1e0437e">DMA_DeInit</a></div><div class="ttdeci">void DMA_DeInit(DMA_CH_Type *DMAy_Channelx)</div><div class="ttdoc">Deinitializes the DMAy Channelx registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00116">BlueNRG1_dma.c:116</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_abd5cf5e8ceb5c6db5b9da7d6ffbe3fe4"><div class="ttname"><a href="struct_d_m_a___init_type.html#abd5cf5e8ceb5c6db5b9da7d6ffbe3fe4">DMA_InitType::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00062">BlueNRG1_dma.h:62</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_ga59755e72104ecb23698c535e28e9e843"><div class="ttname"><a href="group___d_m_a___public___functions.html#ga59755e72104ecb23698c535e28e9e843">DMA_GetFlagStatus</a></div><div class="ttdeci">FlagStatus DMA_GetFlagStatus(uint32_t DMA_Flag)</div><div class="ttdoc">Checks whether the specified DMAy Channelx flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00422">BlueNRG1_dma.c:422</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_ad5daa48fb5a1f07ea75fe80d37ac40dc"><div class="ttname"><a href="struct_d_m_a___init_type.html#ad5daa48fb5a1f07ea75fe80d37ac40dc">DMA_InitType::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00068">BlueNRG1_dma.h:68</a></div></div>
<div class="ttc" id="group___d_m_a___circular___normal___mode___definitions_html_ga36400f5b5095f1102ede4760d7a5959c"><div class="ttname"><a href="group___d_m_a___circular___normal___mode___definitions.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a></div><div class="ttdeci">#define DMA_Mode_Normal</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00164">BlueNRG1_dma.h:164</a></div></div>
<div class="ttc" id="group___d_m_a___peripheral___data___size___definitions_html_ga7577035ae4ff413164000227a8cea346"><div class="ttname"><a href="group___d_m_a___peripheral___data___size___definitions.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a></div><div class="ttdeci">#define DMA_PeripheralDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00135">BlueNRG1_dma.h:135</a></div></div>
<div class="ttc" id="group___d_m_a___private___macros_html_gab3926a33890d97b202444fb46c4b65e3"><div class="ttname"><a href="group___d_m_a___private___macros.html#gab3926a33890d97b202444fb46c4b65e3">DMA_CHANNEL6_FLAG_MASK</a></div><div class="ttdeci">#define DMA_CHANNEL6_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00063">BlueNRG1_dma.c:63</a></div></div>
<div class="ttc" id="group___d_m_a___memory___data___size___definitions_html_gac9e3748cebcb16d4ae4206d562bc804c"><div class="ttname"><a href="group___d_m_a___memory___data___size___definitions.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00152">BlueNRG1_dma.h:152</a></div></div>
<div class="ttc" id="group___d_m_a___private___defines_html_ga3dfecc8af0e477ae3ab328176e932a84"><div class="ttname"><a href="group___d_m_a___private___defines.html#ga3dfecc8af0e477ae3ab328176e932a84">CCR_CLEAR_MASK</a></div><div class="ttdeci">#define CCR_CLEAR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00046">BlueNRG1_dma.c:46</a></div></div>
<div class="ttc" id="group___d_m_a___memory___incremented___mode___definitions_html_gaa880f39d499d1e80449cf80381e4eb67"><div class="ttname"><a href="group___d_m_a___memory___incremented___mode___definitions.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00125">BlueNRG1_dma.h:125</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_ga8d39abbd079abc14de2a359ee763fa2b"><div class="ttname"><a href="group___d_m_a___public___functions.html#ga8d39abbd079abc14de2a359ee763fa2b">DMA_SelectAdcChannel</a></div><div class="ttdeci">void DMA_SelectAdcChannel(uint8_t DMA_AdcChannel, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMA ADC Channel. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00298">BlueNRG1_dma.c:298</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_ga922cccfdc8082a61dd4da8ac18c765a4"><div class="ttname"><a href="group___d_m_a___public___functions.html#ga922cccfdc8082a61dd4da8ac18c765a4">DMA_Init</a></div><div class="ttdeci">void DMA_Init(DMA_CH_Type *DMAy_Channelx, DMA_InitType *DMA_InitStruct)</div><div class="ttdoc">Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00182">BlueNRG1_dma.c:182</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_aa6a968c6e3201c9620c9e8c2523cf3e7"><div class="ttname"><a href="struct_d_m_a___init_type.html#aa6a968c6e3201c9620c9e8c2523cf3e7">DMA_InitType::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00074">BlueNRG1_dma.h:74</a></div></div>
<div class="ttc" id="group___d_m_a___peripheral___data___size___definitions_html_gad7916e0ae55cdf5efdfa68a09a028037"><div class="ttname"><a href="group___d_m_a___peripheral___data___size___definitions.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00138">BlueNRG1_dma.h:138</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_a955e4db28610f880bc2f78338aca8aee"><div class="ttname"><a href="struct_d_m_a___init_type.html#a955e4db28610f880bc2f78338aca8aee">DMA_InitType::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00079">BlueNRG1_dma.h:79</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_a74628f4dffc88815e7f13c887b251b38"><div class="ttname"><a href="struct_d_m_a___init_type.html#a74628f4dffc88815e7f13c887b251b38">DMA_InitType::DMA_M2M</a></div><div class="ttdeci">uint32_t DMA_M2M</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00082">BlueNRG1_dma.h:82</a></div></div>
<div class="ttc" id="group___d_m_a___private___macros_html_gada28f041a3d2d4b7be03017a165266dc"><div class="ttname"><a href="group___d_m_a___private___macros.html#gada28f041a3d2d4b7be03017a165266dc">DMA_CHANNEL5_FLAG_MASK</a></div><div class="ttdeci">#define DMA_CHANNEL5_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00062">BlueNRG1_dma.c:62</a></div></div>
<div class="ttc" id="group___d_m_a___peripheral___incremented___mode___definitions_html_ga0fe3ff9c67bec802dd239fd17c3dbd31"><div class="ttname"><a href="group___d_m_a___peripheral___incremented___mode___definitions.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a></div><div class="ttdeci">#define DMA_PeripheralInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00112">BlueNRG1_dma.h:112</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_ga9bd6bb3b029760961a36b7a3ca7e36b8"><div class="ttname"><a href="group___d_m_a___public___functions.html#ga9bd6bb3b029760961a36b7a3ca7e36b8">DMA_SetCurrDataCounter</a></div><div class="ttdeci">void DMA_SetCurrDataCounter(DMA_CH_Type *DMAy_Channelx, uint16_t DataNumber)</div><div class="ttdoc">Sets the number of data units in the current DMAy Channelx transfer. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00324">BlueNRG1_dma.c:324</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_aebbf45403bb561016c89970fee919db9"><div class="ttname"><a href="struct_d_m_a___init_type.html#aebbf45403bb561016c89970fee919db9">DMA_InitType::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00055">BlueNRG1_dma.h:55</a></div></div>
<div class="ttc" id="group___d_m_a___private___macros_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group___d_m_a___private___macros.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00067">BlueNRG1_dma.c:67</a></div></div>
<div class="ttc" id="group___d_m_a___flag___mask___definitions_html_gaec2e3553d5292d4929c71b9778498368"><div class="ttname"><a href="group___d_m_a___flag___mask___definitions.html#gaec2e3553d5292d4929c71b9778498368">IS_DMA_CONFIG_FLAG</a></div><div class="ttdeci">#define IS_DMA_CONFIG_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00205">BlueNRG1_dma.h:205</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_gad588448525e4d9f100bf57448dc86b7d"><div class="ttname"><a href="group___d_m_a___public___functions.html#gad588448525e4d9f100bf57448dc86b7d">DMA_Cmd</a></div><div class="ttdeci">void DMA_Cmd(DMA_CH_Type *DMAy_Channelx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Channelx. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00274">BlueNRG1_dma.c:274</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_a320a38493f11c6cd65365617a028b980"><div class="ttname"><a href="struct_d_m_a___init_type.html#a320a38493f11c6cd65365617a028b980">DMA_InitType::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00051">BlueNRG1_dma.h:51</a></div></div>
<div class="ttc" id="group___d_m_a___private___macros_html_gadaec195a6ca764820a2180ad4ad98ab0"><div class="ttname"><a href="group___d_m_a___private___macros.html#gadaec195a6ca764820a2180ad4ad98ab0">DMA_CHANNEL4_FLAG_MASK</a></div><div class="ttdeci">#define DMA_CHANNEL4_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00061">BlueNRG1_dma.c:61</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_gace3b316e61f4fac1591367948ed45292"><div class="ttname"><a href="group___d_m_a___public___functions.html#gace3b316e61f4fac1591367948ed45292">DMA_FlagConfig</a></div><div class="ttdeci">void DMA_FlagConfig(DMA_CH_Type *DMAy_Channelx, uint32_t DMA_Flag, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Channelx interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00364">BlueNRG1_dma.c:364</a></div></div>
<div class="ttc" id="group___d_m_a___memory___data___size___definitions_html_gad6093bccb60ff9adf81e21c73c58ba17"><div class="ttname"><a href="group___d_m_a___memory___data___size___definitions.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a></div><div class="ttdeci">#define DMA_MemoryDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00149">BlueNRG1_dma.h:149</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_gaf876f36b34edac2c3ecb34b039b46505"><div class="ttname"><a href="group___d_m_a___public___functions.html#gaf876f36b34edac2c3ecb34b039b46505">DMA_GetCurrDataCounter</a></div><div class="ttdeci">uint16_t DMA_GetCurrDataCounter(DMA_CH_Type *DMAy_Channelx)</div><div class="ttdoc">Returns the number of remaining data units in the current DMAy Channelx transfer. ...</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00342">BlueNRG1_dma.c:342</a></div></div>
<div class="ttc" id="group___d_m_a___private___macros_html_ga3aec5a1218d9c904072c776fe9d8de7b"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga3aec5a1218d9c904072c776fe9d8de7b">DMA_CHANNEL3_FLAG_MASK</a></div><div class="ttdeci">#define DMA_CHANNEL3_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00060">BlueNRG1_dma.c:60</a></div></div>
<div class="ttc" id="group___d_m_a___peripheral___incremented___mode___definitions_html_ga28762105b3f567c16ba79a47e68ff0fa"><div class="ttname"><a href="group___d_m_a___peripheral___incremented___mode___definitions.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00113">BlueNRG1_dma.h:113</a></div></div>
<div class="ttc" id="_blue_n_r_g1__dma_8h_html"><div class="ttname"><a href="_blue_n_r_g1__dma_8h.html">BlueNRG1_dma.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the DMA firmware library. </div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_af2960397c543a288c8a82e123b738a2d"><div class="ttname"><a href="struct_d_m_a___init_type.html#af2960397c543a288c8a82e123b738a2d">DMA_InitType::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00058">BlueNRG1_dma.h:58</a></div></div>
<div class="ttc" id="group___d_m_a___private___macros_html_ga3d1b0d21236d6d21c17d8343583077ab"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga3d1b0d21236d6d21c17d8343583077ab">DMA_CHANNEL1_FLAG_MASK</a></div><div class="ttdeci">#define DMA_CHANNEL1_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00058">BlueNRG1_dma.c:58</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html"><div class="ttname"><a href="struct_d_m_a___init_type.html">DMA_InitType</a></div><div class="ttdoc">DMA Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00049">BlueNRG1_dma.h:49</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_afc9260d25bf5aa15497a86e8f5d1084e"><div class="ttname"><a href="struct_d_m_a___init_type.html#afc9260d25bf5aa15497a86e8f5d1084e">DMA_InitType::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00071">BlueNRG1_dma.h:71</a></div></div>
<div class="ttc" id="group___d_m_a___data___transfer___direction___definitions_html_ga5ce120a044359410136695a2c05df68e"><div class="ttname"><a href="group___d_m_a___data___transfer___direction___definitions.html#ga5ce120a044359410136695a2c05df68e">DMA_DIR_PeripheralSRC</a></div><div class="ttdeci">#define DMA_DIR_PeripheralSRC</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00100">BlueNRG1_dma.h:100</a></div></div>
<div class="ttc" id="group___d_m_a___interrupts___channel___definitions_html_ga9c2df417214c37c236563733e0f254dc"><div class="ttname"><a href="group___d_m_a___interrupts___channel___definitions.html#ga9c2df417214c37c236563733e0f254dc">IS_DMA_CH_FLAG</a></div><div class="ttdeci">#define IS_DMA_CH_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00250">BlueNRG1_dma.h:250</a></div></div>
<div class="ttc" id="group___d_m_a___memory___to___memory___definitions_html_gae0241d6265efc45f87b113cf44e50c06"><div class="ttname"><a href="group___d_m_a___memory___to___memory___definitions.html#gae0241d6265efc45f87b113cf44e50c06">IS_DMA_M2M_STATE</a></div><div class="ttdeci">#define IS_DMA_M2M_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00192">BlueNRG1_dma.h:192</a></div></div>
<div class="ttc" id="group___d_m_a___interrupts___channel___definitions_html_ga038a4d10015e9887496e1cf2475caa0a"><div class="ttname"><a href="group___d_m_a___interrupts___channel___definitions.html#ga038a4d10015e9887496e1cf2475caa0a">IS_DMA_ADC_CH</a></div><div class="ttdeci">#define IS_DMA_ADC_CH(SEL)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00274">BlueNRG1_dma.h:274</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_a4ddc9bfc1be1a7506650e2ae2139754a"><div class="ttname"><a href="struct_d_m_a___init_type.html#a4ddc9bfc1be1a7506650e2ae2139754a">DMA_InitType::DMA_MemoryBaseAddr</a></div><div class="ttdeci">uint32_t DMA_MemoryBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00053">BlueNRG1_dma.h:53</a></div></div>
<div class="ttc" id="group___d_m_a___memory___to___memory___definitions_html_ga86e0a7076f0badd509fac6576f3b5355"><div class="ttname"><a href="group___d_m_a___memory___to___memory___definitions.html#ga86e0a7076f0badd509fac6576f3b5355">DMA_M2M_Disable</a></div><div class="ttdeci">#define DMA_M2M_Disable</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00191">BlueNRG1_dma.h:191</a></div></div>
<div class="ttc" id="group___d_m_a___data___transfer___direction___definitions_html_gaaad13d2b5808e32a35a2d21bcdbb2296"><div class="ttname"><a href="group___d_m_a___data___transfer___direction___definitions.html#gaaad13d2b5808e32a35a2d21bcdbb2296">IS_DMA_DIR</a></div><div class="ttdeci">#define IS_DMA_DIR(DIR)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00101">BlueNRG1_dma.h:101</a></div></div>
<div class="ttc" id="group___d_m_a___public___functions_html_gad3bb63bb5814a995abe357ff7d18ef36"><div class="ttname"><a href="group___d_m_a___public___functions.html#gad3bb63bb5814a995abe357ff7d18ef36">DMA_StructInit</a></div><div class="ttdeci">void DMA_StructInit(DMA_InitType *DMA_InitStruct)</div><div class="ttdoc">Fills each DMA_InitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8c_source.html#l00239">BlueNRG1_dma.c:239</a></div></div>
<div class="ttc" id="group___d_m_a___buffer___size___definitions_html_ga72ef4033bb3bc2cdfdbe579083b05e32"><div class="ttname"><a href="group___d_m_a___buffer___size___definitions.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a></div><div class="ttdeci">#define IS_DMA_BUFFER_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00295">BlueNRG1_dma.h:295</a></div></div>
<div class="ttc" id="struct_d_m_a___init_type_html_a9353ab8b0aa31339564853ec2d862230"><div class="ttname"><a href="struct_d_m_a___init_type.html#a9353ab8b0aa31339564853ec2d862230">DMA_InitType::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="_blue_n_r_g1__dma_8h_source.html#l00065">BlueNRG1_dma.h:65</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2020 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
