#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 12 21:27:06 2018
# Process ID: 8660
# Current directory: C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11988 C:\Users\Owen\OneDrive\Documents\College\CS2022\assignment_2\assignment_2.xpr
# Log file: C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/vivado.log
# Journal file: C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.xpr
INFO: [Project 1-313] Project file moved from 'U:/CS2022/assignment_2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.ip_user_files', nor could it be found using path 'U:/CS2022/assignment_2/assignment_2.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 717.543 ; gain = 105.234
update_compile_order -fileset sources_1
file mkdir C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd
close [ open C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/entirety_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/entirety_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'entirety' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj entirety_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B_input_Logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicUnit16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicUnitSlice
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RippleCarryAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZeroDetect
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2to4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_3to8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity function_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity entirety
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 754.141 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot entirety_behav xil_defaultlib.entirety -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] mux4 remains a black-box since it has no binding entity [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:63]
ERROR: [VRFC 10-494] choice "0" should have 16 elements [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit entirety in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 754.141 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: entirety
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 870.828 ; gain = 105.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:56]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:34' bound to instance 'rf' of component 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:107]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:117]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-637] synthesizing blackbox instance 'mx' of component 'mux4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (8#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (9#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (10#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (11#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (12#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (13#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd:41]
WARNING: [Synth 8-3848] Net h_out in module/entity Shifter does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (15#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:84]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:39]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 1 wide [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (16#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (17#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'busMX' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:119]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'MXD' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'entirety' (18#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:56]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[15]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[14]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[13]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[12]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[11]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[10]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[9]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[8]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[7]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[6]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[5]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[4]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[3]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[2]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[1]
WARNING: [Synth 8-3331] design Shifter has unconnected port h_out[0]
WARNING: [Synth 8-3331] design Shifter has unconnected port Hselect[1]
WARNING: [Synth 8-3331] design Shifter has unconnected port Hselect[0]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[15]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[14]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[13]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[12]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[11]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[10]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[9]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[8]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[7]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[6]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[5]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[4]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[3]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[2]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[1]
WARNING: [Synth 8-3331] design Shifter has unconnected port B[0]
WARNING: [Synth 8-3331] design LogicUnit16bit has unconnected port output[11]
WARNING: [Synth 8-3331] design ALU has unconnected port Gselect[0]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 923.855 ; gain = 158.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 923.855 ; gain = 158.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1241.758 ; gain = 476.723
110 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1241.758 ; gain = 476.723
set_property top reg_file [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.004 ; gain = 0.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1382.566 ; gain = 39.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1382.566 ; gain = 39.293
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 32 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1382.566 ; gain = 39.293
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1382.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:113]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:44]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:114]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:72]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:73]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:50]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:116]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:117]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:120]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:121]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectAout' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8_16bit.vhd:34' bound to instance 'selectBout' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/imports/new/reg_file.vhd:56]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1388.578 ; gain = 6.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1388.578 ; gain = 6.012
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 32 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1424.574 ; gain = 42.008
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'entirety' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj entirety_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot entirety_behav xil_defaultlib.entirety -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] mux4 remains a black-box since it has no binding entity [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:63]
ERROR: [VRFC 10-494] choice "0" should have 16 elements [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit entirety in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'entirety' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj entirety_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot entirety_behav xil_defaultlib.entirety -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] mux4 remains a black-box since it has no binding entity [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:63]
ERROR: [VRFC 10-494] choice "0" should have 16 elements [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit entirety in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'entirety' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj entirety_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZeroDetect
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot entirety_behav xil_defaultlib.entirety -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] mux4 remains a black-box since it has no binding entity [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture structural_1 of entity xil_defaultlib.decoder_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg16 [reg16_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicUnitSlice [logicunitslice_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicUnit16bit [logicunit16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.B_input_Logic [b_input_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryAdder [ripplecarryadder_default]
Compiling architecture behavioral of entity xil_defaultlib.ArithmeticUnit16bit [arithmeticunit16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroDetect [zerodetect_default]
Compiling architecture behavioral of entity xil_defaultlib.function_Unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.entirety
Built simulation snapshot entirety_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim/xsim.dir/entirety_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim/xsim.dir/entirety_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 12 22:11:44 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 52.035 ; gain = 0.082
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 12 22:11:44 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1424.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "entirety_behav -key {Behavioral:sim_1:Functional:entirety} -tclbatch {entirety.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source entirety.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.574 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'entirety_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1424.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.574 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'entirety' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj entirety_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot entirety_behav xil_defaultlib.entirety -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] mux4 remains a black-box since it has no binding entity [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd:63]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "entirety_behav -key {Behavioral:sim_1:Functional:entirety} -tclbatch {entirety.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source entirety.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'entirety_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project {Assignment 1} {C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1} -part xc7k70tfbg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files -norecurse {C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_8way.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near < [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:55]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:59]
ERROR: [Synth 8-2715] syntax error near > [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:74]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_3to8
ERROR: [VRFC 10-1412] syntax error near < [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:55]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:59]
ERROR: [VRFC 10-47] dc1 is already declared in this region [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:60]
ERROR: [VRFC 10-47] dc2 is already declared in this region [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:70]
ERROR: [VRFC 10-1412] syntax error near > [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:74]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [VRFC 10-240] VHDL file C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near < [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:44]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:46]
ERROR: [Synth 8-2715] syntax error near < [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:58]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:45]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near < [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:44]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:52]
ERROR: [Synth 8-2715] syntax error near > [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:62]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near < [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:35]
INFO: [Synth 8-2810] unit mux8_16bit ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near < [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:36]
INFO: [Synth 8-2810] unit reg16 ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near < [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:40]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:43]
INFO: [Synth 8-2810] unit reg_file ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' bound to instance 'uut' of component 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:85]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'selecta' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:85]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'selectb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:85]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'adata' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:85]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'bdata' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:85]
ERROR: [Synth 8-285] failed synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2778] type error near selecta ; expected type std_logic [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:86]
ERROR: [Synth 8-2778] type error near selectb ; expected type std_logic [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:86]
ERROR: [Synth 8-2778] type error near clock ; expected type std_logic_vector [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:86]
ERROR: [Synth 8-2778] type error near datasrc ; expected type std_logic_vector [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:86]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' bound to instance 'uut' of component 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:85]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'adata' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:85]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'bdata' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:85]
ERROR: [Synth 8-285] failed synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' bound to instance 'uut' of component 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:93]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'adata' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:93]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'bdata' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' bound to instance 'uut' of component 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:93]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'adata' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:93]
ERROR: [Synth 8-3493] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' does not have matching formal port for component port 'bdata' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:50]
ERROR: [Synth 8-979] reg_file has only 12 ports [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:93]
INFO: [Synth 8-994] reg_file is declared here [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:40]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: reg_file_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' bound to instance 'uut' of component 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:93]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:57]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:45]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:110]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:52]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:75]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:76]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:77]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:52]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:121]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:126]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:127]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:128]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'reg_file_tb' (8#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1424.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1452.137 ; gain = 27.563
40 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1452.137 ; gain = 27.563
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2to4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_3to8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6401a75a579c4ba0bdd6690a6985a8a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg16 [reg16_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment -notrace
couldn't read file "C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 12 22:57:00 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1452.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6401a75a579c4ba0bdd6690a6985a8a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1452.137 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6401a75a579c4ba0bdd6690a6985a8a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg16 [reg16_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1452.137 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1452.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' bound to instance 'uut' of component 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:93]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:57]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:45]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:110]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:52]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:75]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:76]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:77]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:52]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:121]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:126]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:127]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:128]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'reg_file_tb' (8#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.137 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1487.492 ; gain = 35.355
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.492 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near end [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:109]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.492 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1487.492 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6401a75a579c4ba0bdd6690a6985a8a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg16 [reg16_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1487.492 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1487.492 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6401a75a579c4ba0bdd6690a6985a8a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg16 [reg16_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
ERROR: [VRFC 10-1412] syntax error near Clock [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:97]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.492 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:91]
INFO: [Synth 8-638] synthesizing module 'reg_file_tb' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:34' bound to instance 'uut' of component 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:87]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:34' bound to instance 'dc' of component 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:109]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc1' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:57]
INFO: [Synth 8-638] synthesizing module 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'decoder_2to4' (1#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:45]
INFO: [Synth 8-3491] module 'decoder_2to4' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd:34' bound to instance 'dc2' of component 'decoder_2to4' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:40]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:34' bound to instance 'muxOut' of component 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:110]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:52]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4a' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:75]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2a' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (3#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2b' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:56]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2c' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (4#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:44]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd:34' bound to instance 'mx4b' of component 'mux4_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:76]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'mx2' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:77]
WARNING: [Synth 8-3848] Net Z in module/entity mux8_16bit does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (5#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd:52]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:121]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:45]
WARNING: [Synth 8-3848] Net directOut in module/entity reg16 does not have driver. [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'reg16' (6#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:45]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:123]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:124]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:126]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:127]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd:34' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:128]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd:34' bound to instance 'dataInMux' of component 'mux2_16bit' [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (7#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:51]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'reg_file_tb' (8#1) [C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd:38]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[15]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[14]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[13]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[12]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[11]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[10]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[9]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[8]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[7]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[6]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[5]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[4]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[3]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[2]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[1]
WARNING: [Synth 8-3331] design reg16 has unconnected port directOut[0]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[15]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[14]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[13]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[12]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[11]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[10]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[9]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[8]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[7]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[6]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[5]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[4]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[3]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[2]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[1]
WARNING: [Synth 8-3331] design mux8_16bit has unconnected port Z[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.492 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1521.797 ; gain = 34.305
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/OneDrive/Documents/College/CS2022/assignment_2/assignment_2.srcs/sim_1/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6401a75a579c4ba0bdd6690a6985a8a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder_2to4 [decoder_2to4_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg16 [reg16_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:39 . Memory (MB): peak = 1521.797 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:02:43 . Memory (MB): peak = 1521.797 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:02:47 . Memory (MB): peak = 1521.797 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6401a75a579c4ba0bdd6690a6985a8a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/OneDrive/Documents/College/CS2022/Assignment 1/Assignment 1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:36 . Memory (MB): peak = 1521.797 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:38 . Memory (MB): peak = 1521.797 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:41 . Memory (MB): peak = 1521.797 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 13 00:04:23 2018...
