

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_x0'
================================================================
* Date:           Tue Jun 28 23:04:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.931 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    22529|    22529|  75.089 us|  75.089 us|  22529|  22529|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L3_out_x0_loop_1   |    22528|    22528|        22|          -|          -|  1024|        no|
        | + C_drain_IO_L3_out_x0_loop_2  |       16|       16|         2|          -|          -|     8|        no|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x0135, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mem_data_split_V = alloca i64 1" [./dut.cpp:5320]   --->   Operation 10 'alloca' 'mem_data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_1 = getelementptr i64 %mem_data_split_V, i64 0, i64 7"   --->   Operation 11 'getelementptr' 'mem_data_split_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_2 = getelementptr i64 %mem_data_split_V, i64 0, i64 6"   --->   Operation 12 'getelementptr' 'mem_data_split_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_3 = getelementptr i64 %mem_data_split_V, i64 0, i64 5"   --->   Operation 13 'getelementptr' 'mem_data_split_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_4 = getelementptr i64 %mem_data_split_V, i64 0, i64 4"   --->   Operation 14 'getelementptr' 'mem_data_split_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_5 = getelementptr i64 %mem_data_split_V, i64 0, i64 3"   --->   Operation 15 'getelementptr' 'mem_data_split_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_6 = getelementptr i64 %mem_data_split_V, i64 0, i64 2"   --->   Operation 16 'getelementptr' 'mem_data_split_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_7 = getelementptr i64 %mem_data_split_V, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'mem_data_split_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_8 = getelementptr i64 %mem_data_split_V, i64 0, i64 0"   --->   Operation 18 'getelementptr' 'mem_data_split_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln5317 = br void" [./dut.cpp:5317]   --->   Operation 19 'br' 'br_ln5317' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_2, void"   --->   Operation 20 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.73ns)   --->   "%i_V_2 = add i11 %i_V, i11 1"   --->   Operation 21 'add' 'i_V_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 22 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln5317 = br i1 %icmp_ln878, void %.split15, void" [./dut.cpp:5317]   --->   Operation 24 'br' 'br_ln5317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln5320 = specloopname void @_ssdm_op_SpecLoopName, void @empty_602" [./dut.cpp:5320]   --->   Operation 25 'specloopname' 'specloopname_ln5320' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln5321 = br void" [./dut.cpp:5321]   --->   Operation 26 'br' 'br_ln5321' <Predicate = (!icmp_ln878)> <Delay = 0.38>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln5328 = ret" [./dut.cpp:5328]   --->   Operation 27 'ret' 'ret_ln5328' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_V = phi i4 %add_ln691, void %.split, i4 0, void %.split15"   --->   Operation 28 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %p_V, i4 1"   --->   Operation 29 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %p_V"   --->   Operation 30 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln878_54 = icmp_eq  i4 %p_V, i4 8"   --->   Operation 31 'icmp' 'icmp_ln878_54' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln5321 = br i1 %icmp_ln878_54, void %.split, void" [./dut.cpp:5321]   --->   Operation 33 'br' 'br_ln5321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.71ns)   --->   "%v2_V = load i3 %mem_data_split_V_addr_8"   --->   Operation 34 'load' 'v2_V' <Predicate = (icmp_ln878_54)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 35 [2/2] (0.71ns)   --->   "%v2_V_1319 = load i3 %mem_data_split_V_addr_7"   --->   Operation 35 'load' 'v2_V_1319' <Predicate = (icmp_ln878_54)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_619" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.21ns)   --->   "%tmp_56 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x0135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'tmp_56' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr = getelementptr i64 %mem_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:5323]   --->   Operation 38 'getelementptr' 'mem_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.71ns)   --->   "%store_ln5323 = store i64 %tmp_56, i3 %mem_data_split_V_addr" [./dut.cpp:5323]   --->   Operation 39 'store' 'store_ln5323' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.71>
ST_5 : Operation 41 [1/2] (0.71ns)   --->   "%v2_V = load i3 %mem_data_split_V_addr_8"   --->   Operation 41 'load' 'v2_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 42 [1/2] (0.71ns)   --->   "%v2_V_1319 = load i3 %mem_data_split_V_addr_7"   --->   Operation 42 'load' 'v2_V_1319' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 43 [2/2] (0.71ns)   --->   "%v2_V_1320 = load i3 %mem_data_split_V_addr_6"   --->   Operation 43 'load' 'v2_V_1320' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 44 [2/2] (0.71ns)   --->   "%v2_V_1321 = load i3 %mem_data_split_V_addr_5"   --->   Operation 44 'load' 'v2_V_1321' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 6 <SV = 4> <Delay = 0.71>
ST_6 : Operation 45 [1/2] (0.71ns)   --->   "%v2_V_1320 = load i3 %mem_data_split_V_addr_6"   --->   Operation 45 'load' 'v2_V_1320' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 46 [1/2] (0.71ns)   --->   "%v2_V_1321 = load i3 %mem_data_split_V_addr_5"   --->   Operation 46 'load' 'v2_V_1321' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 47 [2/2] (0.71ns)   --->   "%v2_V_1322 = load i3 %mem_data_split_V_addr_4"   --->   Operation 47 'load' 'v2_V_1322' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 48 [2/2] (0.71ns)   --->   "%v2_V_1323 = load i3 %mem_data_split_V_addr_3"   --->   Operation 48 'load' 'v2_V_1323' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 5> <Delay = 0.71>
ST_7 : Operation 49 [1/2] (0.71ns)   --->   "%v2_V_1322 = load i3 %mem_data_split_V_addr_4"   --->   Operation 49 'load' 'v2_V_1322' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 50 [1/2] (0.71ns)   --->   "%v2_V_1323 = load i3 %mem_data_split_V_addr_3"   --->   Operation 50 'load' 'v2_V_1323' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 51 [2/2] (0.71ns)   --->   "%v2_V_1324 = load i3 %mem_data_split_V_addr_2"   --->   Operation 51 'load' 'v2_V_1324' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 52 [2/2] (0.71ns)   --->   "%v1_V = load i3 %mem_data_split_V_addr_1"   --->   Operation 52 'load' 'v1_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 6> <Delay = 1.91>
ST_8 : Operation 53 [1/2] (0.71ns)   --->   "%v2_V_1324 = load i3 %mem_data_split_V_addr_2"   --->   Operation 53 'load' 'v2_V_1324' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 54 [1/2] (0.71ns)   --->   "%v1_V = load i3 %mem_data_split_V_addr_1"   --->   Operation 54 'load' 'v1_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %v1_V, i64 %v2_V_1324, i64 %v2_V_1323, i64 %v2_V_1322, i64 %v2_V_1321, i64 %v2_V_1320, i64 %v2_V_1319, i64 %v2_V"   --->   Operation 55 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 56 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i512 %C, i64 0, i64 %zext_ln534" [./dut.cpp:5326]   --->   Operation 57 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.20ns)   --->   "%store_ln5326 = store i512 %p_Result_s, i10 %C_addr" [./dut.cpp:5326]   --->   Operation 58 'store' 'store_ln5326' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V') [15]  (0.387 ns)

 <State 2>: 0.735ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [15]  (0 ns)
	'add' operation ('i.V') [16]  (0.735 ns)

 <State 3>: 0.714ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:5320 [37]  (0.714 ns)

 <State 4>: 1.93ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_C_drain_IO_L2_out_0_x0135' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [32]  (1.22 ns)
	'store' operation ('store_ln5323', ./dut.cpp:5323) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'mem_data_split.V', ./dut.cpp:5320 [34]  (0.714 ns)

 <State 5>: 0.714ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:5320 [37]  (0.714 ns)

 <State 6>: 0.714ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:5320 [39]  (0.714 ns)

 <State 7>: 0.714ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:5320 [41]  (0.714 ns)

 <State 8>: 1.91ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:5320 [43]  (0.714 ns)
	'store' operation ('store_ln5326', ./dut.cpp:5326) of variable '__Result__' on array 'C' [48]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
