in_source: |-
  let f1 = 1;
  let f2 = 2;
  let ans = f2;
  let max = 4000000;
  while( f1 + f2 < max ) {
    let f3 = f1 + f2;
    if (f3 % 2 == 0) {
      ans = ans + f3;
    }
    f1 = f2;
    f2 = f3;
  }
  print_int(ans);
in_stdin: |
static_mem: |
out_log: |
  DEBUG virtual_machine:simulation TICK:   0 PC:   0  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2047, 'r15': 0 	  ('0'@Opcode.LD_LITERAL:Register.r4 0)
  DEBUG virtual_machine:simulation TICK:   3 PC:   1  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 1, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2047, 'r15': 0 	  ('1'@Opcode.PUSH:Register.r4 0)
  DEBUG virtual_machine:simulation TICK:   8 PC:   2  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 2, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2046, 'r15': 0 	  ('2'@Opcode.LD_LITERAL:Register.r9 1)
  DEBUG virtual_machine:simulation TICK:  11 PC:   3  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 3, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 1, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2046, 'r15': 0 	  ('3'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  16 PC:   4  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 1, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 1, 'r14': 2046, 'r15': 0 	  ('4'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK:  19 PC:   5  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 1, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r5, 'r14': 2046, 'r15': 0 	  ('5'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK:  24 PC:   6  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 1, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2045, 'r15': 0 	  ('6'@Opcode.LD_LITERAL:Register.r9 2)
  DEBUG virtual_machine:simulation TICK:  27 PC:   7  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 2, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2045, 'r15': 0 	  ('7'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK:  32 PC:   8  MEM_OUT: r6 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 2, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 2045, 'r15': 0 	  ('8'@Opcode.LD_LITERAL:Register.r6 0)
  DEBUG virtual_machine:simulation TICK:  35 PC:   9  MEM_OUT: r6 0 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 2, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2045, 'r15': 0 	  ('9'@Opcode.PUSH:Register.r6 0)
  DEBUG virtual_machine:simulation TICK:  40 PC:  10  MEM_OUT: r7 1 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 2, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2044, 'r15': 0 	  ('10'@Opcode.LD_STACK:Register.r7 1)
  DEBUG virtual_machine:simulation TICK:  45 PC:  11  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 2, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 2044, 'r15': 0 	  ('11'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK:  49 PC:  12  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 2, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2044, 'r15': 0 	  ('12'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK:  54 PC:  13  MEM_OUT: r8 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 2, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 2044, 'r15': 0 	  ('13'@Opcode.LD_LITERAL:Register.r8 0)
  DEBUG virtual_machine:simulation TICK:  57 PC:  14  MEM_OUT: r8 0 reg: 'r0': 0, 'r1': 14, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 2, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2044, 'r15': 0 	  ('14'@Opcode.PUSH:Register.r8 0)
  DEBUG virtual_machine:simulation TICK:  62 PC:  15  MEM_OUT: r9 4000000 reg: 'r0': 0, 'r1': 15, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 2, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2043, 'r15': 0 	  ('15'@Opcode.LD_LITERAL:Register.r9 4000000)
  DEBUG virtual_machine:simulation TICK:  65 PC:  16  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 16, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 4000000, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2043, 'r15': 0 	  ('16'@Opcode.ST_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK:  70 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 4000000, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 4000000, 'r14': 2043, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK:  75 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 1, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 4000000, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 1, 'r14': 2043, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK:  79 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 1, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2043, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  84 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 1, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 1, 'r14': 2042, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK:  89 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 2042, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK:  93 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2042, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK:  98 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 2041, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 104 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 2042, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 110 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 1, 'r14': 2043, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 113 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2043, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 118 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 3, 'r14': 2042, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 124 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 3, 'r14': 2043, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 128 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': Register.r9, 'r14': 2043, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 133 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 4000000, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 4000000, 'r14': 2043, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 138 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 4000000, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': Register.r12, 'r14': 2043, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 140 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 4000000, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 77, 'r14': 2043, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 143 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 4000000, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': Register.r5, 'r14': 2043, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 148 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 4000000, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 0, 'r14': 2042, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 152 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 157 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 161 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 166 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 172 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 2, 'r14': 2041, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 178 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 1, 'r14': 2042, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 181 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 186 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 3, 'r14': 2041, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 192 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 3, 'r14': 2042, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 197 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 0, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 3, 'r14': 2042, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 202 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 3, 'r14': 2042, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 206 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': Register.r6, 'r14': 2042, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 211 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 3, 'r14': 2041, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 214 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': Register.r10, 'r14': 2041, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 219 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 225 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 2, 'r14': 2041, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 231 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 3, 'r14': 2042, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 234 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 239 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 245 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 3, 'r13': 1, 'r14': 2042, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 249 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 252 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 257 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 259 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 0, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 264 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 268 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 273 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 1, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 278 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 3, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 282 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 3, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 287 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 3, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 289 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 3, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 294 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 2, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 298 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 2, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 303 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 2, 'r4': 2, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 308 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 312 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 317 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 323 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 329 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 1, 'r13': 2, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 332 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 337 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 1, 'r13': 5, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 343 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 1, 'r13': 5, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 347 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 352 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 4000000, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 357 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 4000000, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 359 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 4000000, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 362 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 4000000, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 367 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 4000000, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 371 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 376 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 380 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 385 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 3, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 391 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 3, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 397 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 2, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 2, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 400 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 405 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 5, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 411 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 5, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 416 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 3, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 5, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 421 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 5, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 425 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 430 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 3, 'r11': 0, 'r12': 5, 'r13': 5, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 433 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 2, 'r11': 0, 'r12': 5, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 438 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 2, 'r11': 0, 'r12': 5, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 444 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 2, 'r11': 0, 'r12': 5, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 450 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 5, 'r10': 2, 'r11': 0, 'r12': 5, 'r13': 5, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 453 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 5, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 458 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 5, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 464 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 5, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 468 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 471 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 476 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 478 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 2, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 483 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 487 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 492 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 2, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 497 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 5, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 5, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 501 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 5, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 5, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 506 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 5, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 5, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 5, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 508 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 5, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 5, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 513 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 3, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 5, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 517 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 3, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 522 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 3, 'r4': 3, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 527 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 5, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 531 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 536 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 1, 'r13': 5, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 542 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 1, 'r13': 5, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 548 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 1, 'r13': 3, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 551 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 556 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 1, 'r13': 8, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 562 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 1, 'r13': 8, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 566 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 571 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 4000000, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 576 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 4000000, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 578 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 4000000, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 581 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 4000000, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 586 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 4000000, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 590 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 595 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 3, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 599 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 604 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 5, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 610 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 5, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 616 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 3, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 3, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 619 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 624 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 8, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 630 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 8, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 635 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 5, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 8, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 640 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 8, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 644 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 649 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 5, 'r11': 0, 'r12': 8, 'r13': 8, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 652 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 8, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 657 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 8, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 663 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 8, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 669 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 8, 'r13': 8, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 672 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 8, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 677 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 8, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 683 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 8, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 687 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 690 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 695 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 697 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 702 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 706 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 2, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2040, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 711 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 2, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 715 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 2, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 720 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 2, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 2038, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 726 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 2, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 2039, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 732 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 2, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 735 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 10, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 740 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 10, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 10, 'r14': 2039, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 746 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 10, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 10, 'r14': 2040, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 751 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 10, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 10, 'r14': 2040, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 754 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 3, 'r9': 10, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 759 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 10, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 763 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 768 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 3, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 773 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 8, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 777 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 8, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 8, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 782 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 8, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 8, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 784 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 8, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 8, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 789 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 5, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 8, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 793 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 5, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 798 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 5, 'r4': 5, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 803 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 807 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 812 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 818 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 8, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 824 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 5, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 827 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 832 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 13, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 838 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 0, 'r13': 13, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 842 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 847 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 4000000, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 852 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 4000000, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 854 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 4000000, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 857 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 4000000, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 862 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 4000000, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 866 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 871 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 5, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 875 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 880 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 8, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 886 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 8, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 892 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 5, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 5, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 895 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 900 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 13, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 906 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 13, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 911 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 8, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 13, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 916 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 13, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 920 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 925 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 8, 'r11': 0, 'r12': 13, 'r13': 13, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 928 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 13, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 933 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 13, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 939 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 13, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 945 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 13, 'r13': 13, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 948 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 13, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 953 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 13, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 959 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 13, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 963 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 966 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 971 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 973 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 5, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 978 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 8, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 982 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 987 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 5, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 8, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 992 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 13, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 996 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 13, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 1001 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 13, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 1003 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 13, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 1008 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 8, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 8, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1012 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 8, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1017 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 8, 'r4': 8, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 8, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 1022 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1026 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1031 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1037 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1043 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 1, 'r13': 8, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1046 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1051 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 1, 'r13': 21, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1057 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 1, 'r13': 21, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 1061 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 1066 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 4000000, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1071 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 4000000, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 1073 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 4000000, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 1076 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 4000000, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 1081 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 4000000, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1085 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1090 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 8, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1094 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1099 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 13, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1105 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 13, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1111 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 8, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 8, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1114 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1119 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 21, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1125 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 21, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 1130 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 13, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 21, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 1135 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 21, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1139 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1144 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 13, 'r11': 0, 'r12': 21, 'r13': 21, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 1147 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 2, 'r11': 0, 'r12': 21, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1152 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 2, 'r11': 0, 'r12': 21, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1158 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 2, 'r11': 0, 'r12': 21, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1164 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 21, 'r10': 2, 'r11': 0, 'r12': 21, 'r13': 21, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1167 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 21, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1172 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 21, 'r13': 1, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1178 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 21, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 1182 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1185 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1190 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 1192 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 8, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 1197 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2040, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1201 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1206 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 8, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2040, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 1211 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 21, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 21, 'r14': 2040, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1215 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 21, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 21, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 1220 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 21, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 21, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 21, 'r14': 2040, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 1222 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 21, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 21, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2040, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 1227 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 13, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 21, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2040, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1231 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 13, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1236 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 13, 'r4': 13, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2039, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 1241 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 21, 'r14': 2039, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1245 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1250 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 1, 'r13': 21, 'r14': 2038, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1256 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 1, 'r13': 21, 'r14': 2039, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1262 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 1, 'r13': 13, 'r14': 2040, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1265 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1270 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 1, 'r13': 34, 'r14': 2039, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1276 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 1, 'r13': 34, 'r14': 2040, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 1280 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 1285 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 4000000, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 4000000, 'r14': 2040, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1290 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 4000000, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 1292 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 4000000, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 77, 'r14': 2040, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 1295 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 4000000, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': Register.r5, 'r14': 2040, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 1300 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 4000000, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1304 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': Register.r3, 'r14': 2039, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1309 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 13, 'r14': 2038, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1313 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': Register.r4, 'r14': 2038, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1318 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 21, 'r14': 2037, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1324 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 21, 'r14': 2038, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1330 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 13, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 13, 'r14': 2039, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1333 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1338 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 34, 'r14': 2038, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1344 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 34, 'r14': 2039, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 1349 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 21, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 34, 'r14': 2039, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 1354 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 34, 'r14': 2039, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1358 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1363 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 21, 'r11': 0, 'r12': 34, 'r13': 34, 'r14': 2038, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 1366 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 34, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1371 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 34, 'r13': 2, 'r14': 2037, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1377 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 34, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1383 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 34, 'r13': 34, 'r14': 2039, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1386 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 34, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1391 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 34, 'r13': 0, 'r14': 2038, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1397 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 34, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 1401 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1404 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1409 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2039, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 1411 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 2, 'r8': 13, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2039, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 1416 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 10, 'r14': 2039, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1420 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 10, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2039, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1425 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 10, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 10, 'r14': 2038, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1429 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 10, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2038, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1434 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 10, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 34, 'r14': 2037, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1440 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 10, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 34, 'r14': 2038, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1446 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 10, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 10, 'r14': 2039, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1449 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 44, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1454 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 44, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 44, 'r14': 2038, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1460 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 44, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 44, 'r14': 2039, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 1465 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 44, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 44, 'r14': 2039, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 1468 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 13, 'r9': 44, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 1473 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 44, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 21, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1477 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1482 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 13, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 21, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 1487 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 34, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 34, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1491 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 34, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 34, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 1496 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 34, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 34, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 34, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 1498 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 34, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 34, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 1503 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 21, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 34, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 21, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1507 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 21, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1512 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 21, 'r4': 21, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 21, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 1517 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 34, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1521 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1526 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 34, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1532 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 34, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1538 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 21, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1541 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1546 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 55, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1552 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 0, 'r13': 55, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 1556 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 1561 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 4000000, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1566 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 4000000, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 1568 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 4000000, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 1571 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 4000000, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 1576 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 4000000, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1580 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1585 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 21, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1589 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1594 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 34, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1600 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 34, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1606 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 21, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 21, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1609 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1614 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 55, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1620 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 55, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 1625 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 34, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 55, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 1630 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 55, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1634 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1639 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 34, 'r11': 0, 'r12': 55, 'r13': 55, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 1642 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 55, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1647 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 55, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1653 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 55, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1659 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 55, 'r13': 55, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1662 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 55, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1667 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 55, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1673 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 55, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 1677 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1680 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1685 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 1687 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 21, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 1692 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 34, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1696 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1701 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 21, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 34, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 1706 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 55, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1710 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 55, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 1715 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 55, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 1717 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 55, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 1722 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 34, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 34, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1726 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 34, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1731 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 34, 'r4': 34, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 34, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 1736 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1740 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1745 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1751 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1757 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 1, 'r13': 34, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1760 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1765 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 1, 'r13': 89, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1771 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 1, 'r13': 89, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 1775 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 1780 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 4000000, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1785 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 4000000, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 1787 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 4000000, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 1790 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 4000000, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 1795 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 4000000, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1799 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1804 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 34, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1808 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1813 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 55, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1819 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 55, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1825 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 34, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 34, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1828 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1833 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 89, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1839 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 89, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 1844 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 55, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 89, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 1849 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 89, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1853 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1858 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 55, 'r11': 0, 'r12': 89, 'r13': 89, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 1861 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 2, 'r11': 0, 'r12': 89, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1866 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 2, 'r11': 0, 'r12': 89, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1872 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 2, 'r11': 0, 'r12': 89, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1878 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 89, 'r10': 2, 'r11': 0, 'r12': 89, 'r13': 89, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1881 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 89, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1886 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 89, 'r13': 1, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1892 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 89, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 1896 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1899 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1904 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 1906 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 34, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 1911 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2040, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1915 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1920 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 34, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2040, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 1925 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 89, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 89, 'r14': 2040, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1929 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 89, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 89, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 1934 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 89, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 89, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 89, 'r14': 2040, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 1936 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 89, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 89, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2040, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 1941 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 55, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 89, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2040, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 1945 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 55, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1950 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 55, 'r4': 55, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2039, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 1955 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 89, 'r14': 2039, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1959 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1964 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 1, 'r13': 89, 'r14': 2038, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 1970 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 1, 'r13': 89, 'r14': 2039, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1976 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 1, 'r13': 55, 'r14': 2040, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 1979 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1984 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 1, 'r13': 144, 'r14': 2039, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 1990 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 1, 'r13': 144, 'r14': 2040, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 1994 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 1999 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 4000000, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 4000000, 'r14': 2040, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2004 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 4000000, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 2006 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 4000000, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 77, 'r14': 2040, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 2009 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 4000000, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': Register.r5, 'r14': 2040, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 2014 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 4000000, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2018 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': Register.r3, 'r14': 2039, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2023 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 55, 'r14': 2038, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2027 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': Register.r4, 'r14': 2038, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2032 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 89, 'r14': 2037, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2038 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 89, 'r14': 2038, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2044 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 55, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 55, 'r14': 2039, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2047 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2052 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 144, 'r14': 2038, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2058 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 144, 'r14': 2039, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 2063 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 89, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 144, 'r14': 2039, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 2068 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 144, 'r14': 2039, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2072 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2077 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 89, 'r11': 0, 'r12': 144, 'r13': 144, 'r14': 2038, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 2080 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 144, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2085 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 144, 'r13': 2, 'r14': 2037, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2091 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 144, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2097 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 144, 'r13': 144, 'r14': 2039, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2100 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 144, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2105 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 144, 'r13': 0, 'r14': 2038, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2111 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 144, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 2115 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2118 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2123 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2039, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 2125 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 10, 'r8': 55, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2039, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 2130 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 44, 'r14': 2039, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2134 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 44, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2039, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2139 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 44, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 44, 'r14': 2038, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2143 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 44, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2038, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2148 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 44, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 144, 'r14': 2037, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2154 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 44, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 144, 'r14': 2038, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2160 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 44, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 44, 'r14': 2039, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2163 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 188, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2168 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 188, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 188, 'r14': 2038, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2174 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 188, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 188, 'r14': 2039, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 2179 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 188, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 188, 'r14': 2039, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 2182 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 55, 'r9': 188, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 2187 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 188, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 89, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2191 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2196 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 55, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 89, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 2201 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 144, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 144, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2205 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 144, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 144, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 2210 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 144, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 144, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 144, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 2212 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 144, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 144, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 2217 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 89, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 144, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 89, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2221 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 89, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2226 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 89, 'r4': 89, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 89, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 2231 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 144, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2235 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2240 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 144, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2246 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 144, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2252 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 89, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2255 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2260 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 233, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2266 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 0, 'r13': 233, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 2270 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 2275 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 4000000, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2280 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 4000000, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 2282 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 4000000, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 2285 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 4000000, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 2290 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 4000000, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2294 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2299 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 89, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2303 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2308 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 144, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2314 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 144, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2320 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 89, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 89, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2323 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2328 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 233, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2334 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 233, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 2339 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 144, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 233, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 2344 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 233, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2348 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2353 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 144, 'r11': 0, 'r12': 233, 'r13': 233, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 2356 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 233, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2361 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 233, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2367 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 233, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2373 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 233, 'r13': 233, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2376 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 233, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2381 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 233, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2387 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 233, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 2391 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2394 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2399 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 2401 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 89, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 2406 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 144, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2410 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2415 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 89, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 144, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 2420 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 233, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2424 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 233, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 2429 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 233, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 2431 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 233, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 2436 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 144, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 144, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2440 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 144, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2445 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 144, 'r4': 144, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 144, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 2450 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2454 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2459 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2465 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2471 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 1, 'r13': 144, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2474 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2479 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 1, 'r13': 377, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2485 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 1, 'r13': 377, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 2489 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 2494 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 4000000, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2499 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 4000000, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 2501 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 4000000, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 2504 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 4000000, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 2509 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 4000000, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2513 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2518 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 144, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2522 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2527 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 233, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2533 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 233, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2539 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 144, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 144, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2542 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2547 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 377, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2553 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 377, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 2558 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 233, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 377, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 2563 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 377, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2567 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2572 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 233, 'r11': 0, 'r12': 377, 'r13': 377, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 2575 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 2, 'r11': 0, 'r12': 377, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2580 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 2, 'r11': 0, 'r12': 377, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2586 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 2, 'r11': 0, 'r12': 377, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2592 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 377, 'r10': 2, 'r11': 0, 'r12': 377, 'r13': 377, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2595 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 377, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2600 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 377, 'r13': 1, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2606 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 377, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 2610 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2613 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2618 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 2620 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 144, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 2625 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2040, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2629 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2634 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 144, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2040, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 2639 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 377, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 377, 'r14': 2040, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2643 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 377, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 377, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 2648 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 377, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 377, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 377, 'r14': 2040, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 2650 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 377, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 377, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2040, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 2655 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 233, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 377, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2040, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2659 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 233, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2664 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 233, 'r4': 233, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2039, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 2669 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 377, 'r14': 2039, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2673 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2678 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 1, 'r13': 377, 'r14': 2038, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2684 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 1, 'r13': 377, 'r14': 2039, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2690 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 1, 'r13': 233, 'r14': 2040, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2693 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2698 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 1, 'r13': 610, 'r14': 2039, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2704 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 1, 'r13': 610, 'r14': 2040, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 2708 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 2713 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 4000000, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 4000000, 'r14': 2040, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2718 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 4000000, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 2720 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 4000000, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 77, 'r14': 2040, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 2723 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 4000000, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': Register.r5, 'r14': 2040, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 2728 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 4000000, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2732 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': Register.r3, 'r14': 2039, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2737 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 233, 'r14': 2038, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2741 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': Register.r4, 'r14': 2038, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2746 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 377, 'r14': 2037, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2752 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 377, 'r14': 2038, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2758 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 233, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 233, 'r14': 2039, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2761 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2766 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 610, 'r14': 2038, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2772 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 610, 'r14': 2039, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 2777 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 377, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 610, 'r14': 2039, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 2782 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 610, 'r14': 2039, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2786 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2791 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 377, 'r11': 0, 'r12': 610, 'r13': 610, 'r14': 2038, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 2794 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 610, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2799 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 610, 'r13': 2, 'r14': 2037, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2805 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 610, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2811 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 610, 'r13': 610, 'r14': 2039, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2814 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 610, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2819 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 610, 'r13': 0, 'r14': 2038, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2825 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 610, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 2829 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2832 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2837 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2039, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 2839 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 44, 'r8': 233, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2039, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 2844 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 188, 'r14': 2039, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2848 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 188, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2039, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2853 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 188, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 188, 'r14': 2038, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2857 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 188, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2038, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2862 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 188, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 610, 'r14': 2037, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2868 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 188, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 610, 'r14': 2038, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2874 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 188, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 188, 'r14': 2039, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2877 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 798, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2882 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 798, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 798, 'r14': 2038, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2888 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 798, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 798, 'r14': 2039, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 2893 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 798, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 798, 'r14': 2039, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 2896 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 233, 'r9': 798, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 2901 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 798, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 377, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2905 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2910 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 233, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 377, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 2915 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 610, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 610, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2919 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 610, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 610, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 2924 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 610, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 610, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 610, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 2926 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 610, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 610, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 2931 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 377, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 610, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 377, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2935 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 377, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2940 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 377, 'r4': 377, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 377, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 2945 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 610, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2949 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2954 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 610, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 2960 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 610, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2966 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 377, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 2969 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2974 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 987, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 2980 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 0, 'r13': 987, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 2984 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 2989 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 4000000, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 2994 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 4000000, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 2996 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 4000000, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 2999 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 4000000, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 3004 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 4000000, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3008 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3013 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 377, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3017 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3022 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 610, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3028 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 610, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3034 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 377, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 377, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3037 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3042 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 987, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3048 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 987, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 3053 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 610, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 987, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 3058 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 987, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3062 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3067 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 610, 'r11': 0, 'r12': 987, 'r13': 987, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 3070 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 987, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3075 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 987, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3081 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 987, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3087 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 987, 'r13': 987, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3090 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 987, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3095 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 987, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3101 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 987, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 3105 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3108 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3113 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 3115 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 377, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 3120 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 610, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3124 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3129 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 377, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 610, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 3134 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 987, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3138 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 987, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 3143 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 987, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 3145 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 987, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 3150 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 610, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 610, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3154 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 610, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3159 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 610, 'r4': 610, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 610, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 3164 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3168 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3173 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3179 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3185 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1, 'r13': 610, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3188 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3193 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1, 'r13': 1597, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3199 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1, 'r13': 1597, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 3203 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 3208 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 4000000, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3213 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 4000000, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 3215 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 4000000, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 3218 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 4000000, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 3223 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 4000000, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3227 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3232 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 610, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3236 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3241 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 987, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3247 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 987, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3253 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 610, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 610, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3256 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3261 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 1597, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3267 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 1597, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 3272 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 987, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 1597, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 3277 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 1597, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3281 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3286 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 987, 'r11': 0, 'r12': 1597, 'r13': 1597, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 3289 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 2, 'r11': 0, 'r12': 1597, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3294 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 2, 'r11': 0, 'r12': 1597, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3300 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 2, 'r11': 0, 'r12': 1597, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3306 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1597, 'r10': 2, 'r11': 0, 'r12': 1597, 'r13': 1597, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3309 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1597, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3314 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1597, 'r13': 1, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3320 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1597, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 3324 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3327 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3332 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 3334 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 610, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 3339 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2040, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3343 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3348 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 610, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2040, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 3353 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 1597, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1597, 'r14': 2040, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3357 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 1597, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 1597, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 3362 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 1597, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 1597, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1597, 'r14': 2040, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 3364 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 1597, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 1597, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2040, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 3369 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 987, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 1597, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2040, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3373 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 987, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3378 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 987, 'r4': 987, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2039, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 3383 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1597, 'r14': 2039, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3387 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3392 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 1, 'r13': 1597, 'r14': 2038, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3398 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 1, 'r13': 1597, 'r14': 2039, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3404 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 1, 'r13': 987, 'r14': 2040, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3407 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3412 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 1, 'r13': 2584, 'r14': 2039, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3418 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 1, 'r13': 2584, 'r14': 2040, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 3422 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 3427 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 4000000, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 4000000, 'r14': 2040, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3432 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 4000000, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 3434 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 4000000, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 77, 'r14': 2040, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 3437 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 4000000, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': Register.r5, 'r14': 2040, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 3442 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 4000000, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3446 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': Register.r3, 'r14': 2039, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3451 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 987, 'r14': 2038, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3455 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': Register.r4, 'r14': 2038, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3460 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 1597, 'r14': 2037, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3466 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 1597, 'r14': 2038, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3472 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 987, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 987, 'r14': 2039, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3475 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3480 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 2584, 'r14': 2038, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3486 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 2584, 'r14': 2039, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 3491 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 1597, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 2584, 'r14': 2039, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 3496 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 2584, 'r14': 2039, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3500 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3505 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 1597, 'r11': 0, 'r12': 2584, 'r13': 2584, 'r14': 2038, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 3508 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 2584, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3513 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 2584, 'r13': 2, 'r14': 2037, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3519 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 2584, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3525 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 2584, 'r13': 2584, 'r14': 2039, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3528 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 2584, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3533 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 2584, 'r13': 0, 'r14': 2038, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3539 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 2584, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 3543 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3546 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3551 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2039, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 3553 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 188, 'r8': 987, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2039, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 3558 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 798, 'r14': 2039, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3562 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 798, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2039, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3567 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 798, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 798, 'r14': 2038, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3571 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 798, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2038, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3576 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 798, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 2584, 'r14': 2037, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3582 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 798, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 2584, 'r14': 2038, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3588 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 798, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 798, 'r14': 2039, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3591 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 3382, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3596 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 3382, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 3382, 'r14': 2038, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3602 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 3382, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 3382, 'r14': 2039, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 3607 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 3382, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 3382, 'r14': 2039, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 3610 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 987, 'r9': 3382, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 3615 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 3382, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 1597, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3619 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3624 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 987, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 1597, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 3629 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 2584, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 2584, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3633 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 2584, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 2584, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 3638 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 2584, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 2584, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 2584, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 3640 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 2584, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 2584, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 3645 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 1597, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 2584, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 1597, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3649 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 1597, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3654 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 1597, 'r4': 1597, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 1597, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 3659 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 2584, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3663 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3668 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 2584, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3674 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 2584, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3680 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 1597, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3683 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3688 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 4181, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3694 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 0, 'r13': 4181, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 3698 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 3703 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4000000, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3708 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4000000, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 3710 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4000000, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 3713 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4000000, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 3718 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4000000, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3722 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3727 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 1597, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3731 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3736 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 2584, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3742 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 2584, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3748 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 1597, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 1597, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3751 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3756 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 4181, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3762 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 4181, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 3767 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 2584, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 4181, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 3772 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 4181, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3776 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3781 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2584, 'r11': 0, 'r12': 4181, 'r13': 4181, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 3784 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 4181, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3789 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 4181, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3795 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 4181, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3801 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 4181, 'r13': 4181, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3804 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 4181, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3809 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 4181, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3815 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 4181, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 3819 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3822 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3827 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 3829 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 1597, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 3834 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2584, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3838 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3843 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 1597, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2584, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 3848 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 4181, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3852 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 4181, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 3857 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 4181, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 3859 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 4181, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 3864 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 2584, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2584, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3868 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 2584, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3873 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 2584, 'r4': 2584, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2584, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 3878 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3882 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3887 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3893 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3899 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 1, 'r13': 2584, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3902 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3907 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 1, 'r13': 6765, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3913 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 1, 'r13': 6765, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 3917 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 3922 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 4000000, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3927 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 4000000, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 3929 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 4000000, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 3932 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 4000000, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 3937 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 4000000, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3941 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3946 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 2584, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3950 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3955 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 4181, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 3961 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 4181, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3967 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 2584, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 2584, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 3970 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3975 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 6765, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 3981 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 6765, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 3986 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 4181, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 6765, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 3991 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 6765, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 3995 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4000 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 4181, 'r11': 0, 'r12': 6765, 'r13': 6765, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 4003 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 2, 'r11': 0, 'r12': 6765, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4008 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 2, 'r11': 0, 'r12': 6765, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4014 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 2, 'r11': 0, 'r12': 6765, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4020 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 6765, 'r10': 2, 'r11': 0, 'r12': 6765, 'r13': 6765, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4023 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 6765, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4028 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 6765, 'r13': 1, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4034 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 6765, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 4038 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4041 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4046 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 4048 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 2584, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 4053 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2040, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4057 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4062 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 2584, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2040, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 4067 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 6765, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 6765, 'r14': 2040, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4071 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 6765, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 6765, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 4076 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 6765, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 6765, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 6765, 'r14': 2040, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 4078 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 6765, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 6765, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2040, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 4083 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 4181, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 6765, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2040, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4087 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 4181, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4092 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 4181, 'r4': 4181, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2039, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 4097 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 6765, 'r14': 2039, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4101 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4106 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 1, 'r13': 6765, 'r14': 2038, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4112 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 1, 'r13': 6765, 'r14': 2039, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4118 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 1, 'r13': 4181, 'r14': 2040, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4121 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4126 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 1, 'r13': 10946, 'r14': 2039, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4132 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 1, 'r13': 10946, 'r14': 2040, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 4136 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 4141 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4000000, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 4000000, 'r14': 2040, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4146 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4000000, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 4148 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4000000, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 77, 'r14': 2040, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 4151 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4000000, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': Register.r5, 'r14': 2040, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 4156 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4000000, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4160 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': Register.r3, 'r14': 2039, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4165 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 4181, 'r14': 2038, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4169 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': Register.r4, 'r14': 2038, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4174 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 6765, 'r14': 2037, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4180 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 6765, 'r14': 2038, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4186 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 4181, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 4181, 'r14': 2039, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4189 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4194 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 10946, 'r14': 2038, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4200 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 10946, 'r14': 2039, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 4205 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 6765, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 10946, 'r14': 2039, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 4210 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 10946, 'r14': 2039, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4214 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4219 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 6765, 'r11': 0, 'r12': 10946, 'r13': 10946, 'r14': 2038, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 4222 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 10946, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4227 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 10946, 'r13': 2, 'r14': 2037, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4233 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 10946, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4239 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 10946, 'r13': 10946, 'r14': 2039, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4242 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 10946, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4247 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 10946, 'r13': 0, 'r14': 2038, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4253 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 10946, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 4257 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4260 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4265 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2039, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 4267 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 798, 'r8': 4181, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2039, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 4272 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 3382, 'r14': 2039, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4276 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 3382, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2039, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4281 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 3382, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 3382, 'r14': 2038, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4285 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 3382, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2038, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4290 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 3382, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 10946, 'r14': 2037, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4296 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 3382, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 10946, 'r14': 2038, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4302 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 3382, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 3382, 'r14': 2039, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4305 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 14328, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4310 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 14328, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 14328, 'r14': 2038, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4316 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 14328, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 14328, 'r14': 2039, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 4321 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 14328, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 14328, 'r14': 2039, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 4324 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 4181, 'r9': 14328, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 4329 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 14328, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 6765, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4333 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4338 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 4181, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 6765, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 4343 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 10946, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 10946, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4347 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 10946, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 10946, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 4352 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 10946, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 10946, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 10946, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 4354 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 10946, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 10946, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 4359 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 6765, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 10946, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 6765, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4363 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 6765, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4368 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 6765, 'r4': 6765, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 6765, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 4373 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 10946, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4377 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4382 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 10946, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4388 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 10946, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4394 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 6765, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4397 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4402 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 17711, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4408 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 0, 'r13': 17711, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 4412 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 4417 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 4000000, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4422 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 4000000, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 4424 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 4000000, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 4427 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 4000000, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 4432 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 4000000, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4436 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4441 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 6765, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4445 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4450 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 10946, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4456 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 10946, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4462 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 6765, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 6765, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4465 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4470 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 17711, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4476 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 17711, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 4481 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 10946, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 17711, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 4486 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 17711, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4490 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4495 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 10946, 'r11': 0, 'r12': 17711, 'r13': 17711, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 4498 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 17711, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4503 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 17711, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4509 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 17711, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4515 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 17711, 'r13': 17711, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4518 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 17711, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4523 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 17711, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4529 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 17711, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 4533 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4536 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4541 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 4543 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 6765, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 4548 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 10946, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4552 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4557 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 6765, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 10946, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 4562 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 17711, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4566 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 17711, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 4571 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 17711, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 4573 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 17711, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 4578 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 10946, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 10946, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4582 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 10946, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4587 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 10946, 'r4': 10946, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 10946, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 4592 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4596 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4601 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4607 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4613 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 1, 'r13': 10946, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4616 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4621 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 1, 'r13': 28657, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4627 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 1, 'r13': 28657, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 4631 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 4636 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 4000000, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4641 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 4000000, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 4643 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 4000000, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 4646 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 4000000, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 4651 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 4000000, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4655 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4660 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 10946, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4664 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4669 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 17711, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4675 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 17711, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4681 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 10946, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 10946, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4684 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4689 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 28657, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4695 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 28657, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 4700 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 17711, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 28657, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 4705 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 28657, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4709 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4714 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 17711, 'r11': 0, 'r12': 28657, 'r13': 28657, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 4717 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 2, 'r11': 0, 'r12': 28657, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4722 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 2, 'r11': 0, 'r12': 28657, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4728 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 2, 'r11': 0, 'r12': 28657, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4734 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 28657, 'r10': 2, 'r11': 0, 'r12': 28657, 'r13': 28657, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4737 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 28657, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4742 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 28657, 'r13': 1, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4748 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 28657, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 4752 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4755 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4760 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 4762 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 10946, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 4767 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2040, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4771 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4776 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 10946, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2040, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 4781 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 28657, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 28657, 'r14': 2040, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4785 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 28657, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 28657, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 4790 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 28657, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 28657, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 28657, 'r14': 2040, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 4792 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 28657, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 28657, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2040, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 4797 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 17711, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 28657, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2040, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4801 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 17711, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4806 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 17711, 'r4': 17711, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2039, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 4811 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 28657, 'r14': 2039, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4815 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4820 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 1, 'r13': 28657, 'r14': 2038, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4826 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 1, 'r13': 28657, 'r14': 2039, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4832 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 1, 'r13': 17711, 'r14': 2040, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4835 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4840 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 1, 'r13': 46368, 'r14': 2039, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4846 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 1, 'r13': 46368, 'r14': 2040, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 4850 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 4855 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 4000000, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 4000000, 'r14': 2040, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4860 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 4000000, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 4862 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 4000000, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 77, 'r14': 2040, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 4865 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 4000000, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': Register.r5, 'r14': 2040, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 4870 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 4000000, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4874 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': Register.r3, 'r14': 2039, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4879 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 17711, 'r14': 2038, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4883 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': Register.r4, 'r14': 2038, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4888 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 28657, 'r14': 2037, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4894 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 28657, 'r14': 2038, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4900 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 17711, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 17711, 'r14': 2039, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4903 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4908 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 46368, 'r14': 2038, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4914 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 46368, 'r14': 2039, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 4919 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 28657, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 46368, 'r14': 2039, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 4924 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 46368, 'r14': 2039, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4928 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4933 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 28657, 'r11': 0, 'r12': 46368, 'r13': 46368, 'r14': 2038, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 4936 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 46368, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4941 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 46368, 'r13': 2, 'r14': 2037, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 4947 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 46368, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4953 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 46368, 'r13': 46368, 'r14': 2039, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4956 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 46368, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4961 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 46368, 'r13': 0, 'r14': 2038, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4967 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 46368, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 4971 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4974 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4979 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2039, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 4981 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 3382, 'r8': 17711, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2039, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 4986 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 14328, 'r14': 2039, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 4990 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 14328, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2039, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 4995 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 14328, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 14328, 'r14': 2038, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 4999 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 14328, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2038, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5004 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 14328, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 46368, 'r14': 2037, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5010 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 14328, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 46368, 'r14': 2038, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5016 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 14328, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 14328, 'r14': 2039, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5019 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 60696, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5024 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 60696, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 60696, 'r14': 2038, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5030 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 60696, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 60696, 'r14': 2039, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 5035 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 60696, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 60696, 'r14': 2039, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 5038 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 17711, 'r9': 60696, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 5043 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 60696, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 28657, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5047 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5052 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 17711, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 28657, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 5057 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 46368, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 46368, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5061 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 46368, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 46368, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 5066 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 46368, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 46368, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 46368, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 5068 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 46368, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 46368, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 5073 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 28657, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 46368, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 28657, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5077 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 28657, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5082 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 28657, 'r4': 28657, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 28657, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 5087 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 46368, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5091 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5096 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 46368, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5102 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 46368, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5108 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 28657, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5111 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5116 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 75025, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5122 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 0, 'r13': 75025, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 5126 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 5131 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 4000000, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5136 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 4000000, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 5138 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 4000000, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 5141 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 4000000, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 5146 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 4000000, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5150 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5155 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 28657, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5159 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5164 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 46368, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5170 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 46368, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5176 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 28657, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 28657, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5179 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5184 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 75025, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5190 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 75025, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 5195 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 46368, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 75025, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 5200 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 75025, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5204 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5209 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 46368, 'r11': 0, 'r12': 75025, 'r13': 75025, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 5212 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 75025, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5217 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 75025, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5223 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 75025, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5229 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 75025, 'r13': 75025, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5232 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 75025, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5237 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 75025, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5243 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 75025, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 5247 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5250 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5255 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 5257 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 28657, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 5262 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 46368, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5266 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5271 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 28657, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 46368, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 5276 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 75025, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5280 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 75025, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 5285 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 75025, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 5287 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 75025, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 5292 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 46368, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 46368, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5296 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 46368, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5301 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 46368, 'r4': 46368, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 46368, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 5306 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5310 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5315 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5321 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5327 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 1, 'r13': 46368, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5330 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5335 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 1, 'r13': 121393, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5341 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 1, 'r13': 121393, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 5345 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 5350 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 4000000, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5355 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 4000000, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 5357 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 4000000, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 5360 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 4000000, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 5365 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 4000000, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5369 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5374 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 46368, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5378 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5383 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 75025, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5389 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 75025, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5395 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 46368, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 46368, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5398 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5403 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 121393, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5409 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 121393, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 5414 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 75025, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 121393, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 5419 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 121393, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5423 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5428 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 75025, 'r11': 0, 'r12': 121393, 'r13': 121393, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 5431 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 2, 'r11': 0, 'r12': 121393, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5436 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 2, 'r11': 0, 'r12': 121393, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5442 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 2, 'r11': 0, 'r12': 121393, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5448 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 121393, 'r10': 2, 'r11': 0, 'r12': 121393, 'r13': 121393, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5451 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 121393, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5456 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 121393, 'r13': 1, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5462 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 121393, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 5466 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5469 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5474 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 5476 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 46368, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 5481 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2040, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5485 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5490 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 46368, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2040, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 5495 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 121393, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 121393, 'r14': 2040, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5499 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 121393, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 121393, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 5504 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 121393, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 121393, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 121393, 'r14': 2040, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 5506 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 121393, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 121393, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2040, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 5511 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 75025, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 121393, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2040, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5515 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 75025, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5520 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 75025, 'r4': 75025, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2039, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 5525 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 121393, 'r14': 2039, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5529 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5534 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 1, 'r13': 121393, 'r14': 2038, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5540 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 1, 'r13': 121393, 'r14': 2039, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5546 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 1, 'r13': 75025, 'r14': 2040, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5549 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5554 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 1, 'r13': 196418, 'r14': 2039, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5560 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 1, 'r13': 196418, 'r14': 2040, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 5564 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 5569 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 4000000, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 4000000, 'r14': 2040, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5574 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 4000000, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 5576 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 4000000, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 77, 'r14': 2040, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 5579 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 4000000, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': Register.r5, 'r14': 2040, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 5584 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 4000000, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5588 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': Register.r3, 'r14': 2039, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5593 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 75025, 'r14': 2038, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5597 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': Register.r4, 'r14': 2038, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5602 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 121393, 'r14': 2037, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5608 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 121393, 'r14': 2038, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5614 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 75025, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 75025, 'r14': 2039, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5617 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5622 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 196418, 'r14': 2038, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5628 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 196418, 'r14': 2039, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 5633 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 121393, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 196418, 'r14': 2039, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 5638 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 196418, 'r14': 2039, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5642 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5647 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 121393, 'r11': 0, 'r12': 196418, 'r13': 196418, 'r14': 2038, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 5650 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 196418, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5655 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 196418, 'r13': 2, 'r14': 2037, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5661 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 196418, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5667 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 196418, 'r13': 196418, 'r14': 2039, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5670 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 196418, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5675 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 196418, 'r13': 0, 'r14': 2038, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5681 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 196418, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 5685 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5688 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5693 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2039, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 5695 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 14328, 'r8': 75025, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2039, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 5700 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 60696, 'r14': 2039, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5704 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 60696, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2039, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5709 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 60696, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 60696, 'r14': 2038, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5713 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 60696, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2038, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5718 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 60696, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 196418, 'r14': 2037, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5724 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 60696, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 196418, 'r14': 2038, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5730 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 60696, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 60696, 'r14': 2039, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5733 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 257114, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5738 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 257114, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 257114, 'r14': 2038, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5744 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 257114, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 257114, 'r14': 2039, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 5749 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 257114, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 257114, 'r14': 2039, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 5752 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 75025, 'r9': 257114, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 5757 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 257114, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 121393, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5761 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5766 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 75025, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 121393, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 5771 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 196418, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 196418, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5775 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 196418, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 196418, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 5780 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 196418, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 196418, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 196418, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 5782 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 196418, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 196418, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 5787 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 121393, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 196418, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 121393, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5791 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 121393, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5796 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 121393, 'r4': 121393, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 121393, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 5801 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 196418, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5805 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5810 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 196418, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5816 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 196418, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5822 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 121393, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5825 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5830 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 317811, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5836 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 0, 'r13': 317811, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 5840 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 5845 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 4000000, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5850 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 4000000, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 5852 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 4000000, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 5855 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 4000000, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 5860 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 4000000, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5864 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5869 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 121393, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5873 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5878 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 196418, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5884 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 196418, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5890 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 121393, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 121393, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5893 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5898 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 317811, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5904 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 317811, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 5909 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 196418, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 317811, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 5914 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 317811, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5918 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5923 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 196418, 'r11': 0, 'r12': 317811, 'r13': 317811, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 5926 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 317811, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5931 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 317811, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 5937 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 317811, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5943 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 317811, 'r13': 317811, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 5946 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 317811, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5951 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 317811, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5957 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 317811, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 5961 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5964 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5969 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 5971 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 121393, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 5976 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 196418, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5980 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 5985 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 121393, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 196418, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 5990 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 317811, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 5994 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 317811, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 5999 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 317811, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 6001 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 317811, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 6006 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 196418, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 196418, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6010 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 196418, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6015 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 196418, 'r4': 196418, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 196418, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 6020 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6024 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6029 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6035 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6041 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 1, 'r13': 196418, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6044 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6049 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 1, 'r13': 514229, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6055 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 1, 'r13': 514229, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 6059 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 6064 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 4000000, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6069 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 4000000, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 6071 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 4000000, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 6074 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 4000000, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 6079 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 4000000, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6083 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6088 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 196418, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6092 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6097 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 317811, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6103 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 317811, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6109 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 196418, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 196418, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6112 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6117 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 514229, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6123 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 514229, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 6128 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 317811, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 514229, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 6133 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 514229, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6137 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6142 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 317811, 'r11': 0, 'r12': 514229, 'r13': 514229, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 6145 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 2, 'r11': 0, 'r12': 514229, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6150 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 2, 'r11': 0, 'r12': 514229, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6156 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 2, 'r11': 0, 'r12': 514229, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6162 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 514229, 'r10': 2, 'r11': 0, 'r12': 514229, 'r13': 514229, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6165 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 514229, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6170 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 514229, 'r13': 1, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6176 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 514229, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 6180 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6183 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6188 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 6190 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 196418, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 6195 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2040, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6199 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6204 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 196418, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2040, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 6209 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 514229, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 514229, 'r14': 2040, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6213 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 514229, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 514229, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 6218 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 514229, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 514229, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 514229, 'r14': 2040, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 6220 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 514229, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 514229, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2040, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 6225 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 317811, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 514229, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2040, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6229 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 317811, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6234 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 317811, 'r4': 317811, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2039, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 6239 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 514229, 'r14': 2039, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6243 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6248 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 1, 'r13': 514229, 'r14': 2038, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6254 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 1, 'r13': 514229, 'r14': 2039, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6260 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 1, 'r13': 317811, 'r14': 2040, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6263 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6268 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 1, 'r13': 832040, 'r14': 2039, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6274 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 1, 'r13': 832040, 'r14': 2040, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 6278 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 6283 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 4000000, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 4000000, 'r14': 2040, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6288 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 4000000, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 6290 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 4000000, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 77, 'r14': 2040, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 6293 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 4000000, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': Register.r5, 'r14': 2040, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 6298 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 4000000, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6302 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': Register.r3, 'r14': 2039, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6307 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 317811, 'r14': 2038, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6311 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': Register.r4, 'r14': 2038, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6316 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 514229, 'r14': 2037, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6322 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 514229, 'r14': 2038, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6328 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 317811, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 317811, 'r14': 2039, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6331 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6336 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 832040, 'r14': 2038, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6342 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 832040, 'r14': 2039, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 6347 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 514229, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 832040, 'r14': 2039, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 6352 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 832040, 'r14': 2039, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6356 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6361 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 514229, 'r11': 0, 'r12': 832040, 'r13': 832040, 'r14': 2038, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 6364 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 832040, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6369 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 832040, 'r13': 2, 'r14': 2037, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6375 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 832040, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6381 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 832040, 'r13': 832040, 'r14': 2039, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6384 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 832040, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6389 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 832040, 'r13': 0, 'r14': 2038, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6395 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 832040, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 6399 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6402 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6407 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2039, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 6409 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 60696, 'r8': 317811, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2039, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 6414 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 257114, 'r14': 2039, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6418 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 257114, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2039, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6423 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 257114, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 257114, 'r14': 2038, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6427 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 257114, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2038, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6432 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 257114, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 832040, 'r14': 2037, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6438 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 257114, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 832040, 'r14': 2038, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6444 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 257114, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 257114, 'r14': 2039, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6447 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 1089154, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6452 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 1089154, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 1089154, 'r14': 2038, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6458 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 1089154, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 1089154, 'r14': 2039, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 6463 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 1089154, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 1089154, 'r14': 2039, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 6466 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 317811, 'r9': 1089154, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 6471 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 1089154, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 514229, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6475 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6480 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 317811, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 514229, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 6485 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 832040, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 832040, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6489 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 832040, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 832040, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 6494 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 832040, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 832040, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 832040, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 6496 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 832040, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 832040, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 6501 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 514229, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 832040, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 514229, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6505 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 514229, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6510 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 514229, 'r4': 514229, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 514229, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 6515 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 832040, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6519 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6524 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 832040, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6530 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 832040, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6536 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 514229, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6539 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6544 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 1346269, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6550 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 0, 'r13': 1346269, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 6554 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 6559 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 4000000, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6564 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 4000000, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 6566 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 4000000, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 6569 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 4000000, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': Register.r5, 'r14': 2042, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 6574 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 4000000, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 0, 'r14': 2041, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6578 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6583 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 514229, 'r14': 2040, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6587 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6592 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 832040, 'r14': 2039, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6598 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 832040, 'r14': 2040, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6604 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 514229, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 514229, 'r14': 2041, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6607 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6612 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 1346269, 'r14': 2040, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6618 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 1346269, 'r14': 2041, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 6623 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 832040, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 1346269, 'r14': 2041, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 6628 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 1346269, 'r14': 2041, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6632 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': Register.r6, 'r14': 2041, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6637 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 832040, 'r11': 0, 'r12': 1346269, 'r13': 1346269, 'r14': 2040, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 6640 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1346269, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6645 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1346269, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6651 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1346269, 'r13': 2, 'r14': 2040, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6657 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1346269, 'r13': 1346269, 'r14': 2041, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6660 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1346269, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6665 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1346269, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6671 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1346269, 'r13': 1, 'r14': 2041, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 6675 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6678 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6683 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 6685 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 514229, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2041, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 6690 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 832040, 'r14': 2041, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6694 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6699 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 514229, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 832040, 'r14': 2041, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 6704 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 1346269, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2041, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6708 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 1346269, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 6713 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 1346269, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2041, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 6715 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 1346269, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2041, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 6720 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 832040, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 832040, 'r14': 2041, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6724 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 832040, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2041, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6729 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 832040, 'r4': 832040, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 832040, 'r14': 2040, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 6734 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2040, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6738 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2040, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6743 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2039, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6749 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2040, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6755 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 1, 'r13': 832040, 'r14': 2041, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6758 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6763 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 1, 'r13': 2178309, 'r14': 2040, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6769 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 1, 'r13': 2178309, 'r14': 2041, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 6773 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 6778 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 4000000, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 4000000, 'r14': 2041, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6783 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 4000000, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': Register.r12, 'r14': 2041, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 6785 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 4000000, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 77, 'r14': 2041, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 6788 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 4000000, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': Register.r5, 'r14': 2041, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 6793 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 4000000, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 0, 'r14': 2040, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6797 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6802 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 832040, 'r14': 2039, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6806 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6811 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 1346269, 'r14': 2038, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6817 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 1346269, 'r14': 2039, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6823 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 832040, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 832040, 'r14': 2040, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6826 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6831 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 2178309, 'r14': 2039, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6837 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 2178309, 'r14': 2040, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 6842 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 1346269, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 2178309, 'r14': 2040, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 6847 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 2178309, 'r14': 2040, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6851 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': Register.r6, 'r14': 2040, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6856 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 1346269, 'r11': 0, 'r12': 2178309, 'r13': 2178309, 'r14': 2039, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 6859 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 2, 'r11': 0, 'r12': 2178309, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6864 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 2, 'r11': 0, 'r12': 2178309, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6870 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 2, 'r11': 0, 'r12': 2178309, 'r13': 2, 'r14': 2039, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6876 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 2178309, 'r10': 2, 'r11': 0, 'r12': 2178309, 'r13': 2178309, 'r14': 2040, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6879 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 2178309, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6884 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 2178309, 'r13': 1, 'r14': 2039, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6890 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 2178309, 'r13': 1, 'r14': 2040, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 6894 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 1, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6897 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6902 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 6904 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 832040, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 70, 'r14': 2040, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 6909 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2040, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6913 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6918 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 832040, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2040, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 6923 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 2178309, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2178309, 'r14': 2040, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6927 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 2178309, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 2178309, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 6932 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 2178309, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 2178309, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2178309, 'r14': 2040, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 6934 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 2178309, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 2178309, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 17, 'r14': 2040, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 6939 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 1346269, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 2178309, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2040, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 6943 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 1346269, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': Register.r3, 'r14': 2040, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6948 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 1346269, 'r4': 1346269, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2039, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 6953 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2, 'r11': 0, 'r12': 1, 'r13': 2178309, 'r14': 2039, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6957 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 1, 'r13': Register.r4, 'r14': 2039, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6962 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 1, 'r13': 2178309, 'r14': 2038, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 6968 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 1, 'r13': 2178309, 'r14': 2039, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6974 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 1, 'r13': 1346269, 'r14': 2040, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 6977 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 1, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6982 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 1, 'r13': 3524578, 'r14': 2039, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 6988 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 1, 'r13': 3524578, 'r14': 2040, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 6992 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 6997 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 4000000, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 4000000, 'r14': 2040, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7002 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 4000000, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': Register.r12, 'r14': 2040, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 7004 PC:  32  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 4000000, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 77, 'r14': 2040, 'r15': 0 	  ('32'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 7007 PC:  33  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 4000000, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': Register.r5, 'r14': 2040, 'r15': 0 	  ('33'@Opcode.PUSH:Register.r5 0)
  DEBUG virtual_machine:simulation TICK: 7012 PC:  34  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 4000000, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('34'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7016 PC:  35  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': Register.r3, 'r14': 2039, 'r15': 0 	  ('35'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7021 PC:  36  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 1346269, 'r14': 2038, 'r15': 0 	  ('36'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7025 PC:  37  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': Register.r4, 'r14': 2038, 'r15': 0 	  ('37'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7030 PC:  38  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 2178309, 'r14': 2037, 'r15': 0 	  ('38'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7036 PC:  39  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 2178309, 'r14': 2038, 'r15': 0 	  ('39'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7042 PC:  40  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 1346269, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 1346269, 'r14': 2039, 'r15': 0 	  ('40'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7045 PC:  41  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('41'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7050 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 3524578, 'r14': 2038, 'r15': 0 	  ('42'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7056 PC:  43  MEM_OUT: r9 4 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 3524578, 'r14': 2039, 'r15': 0 	  ('43'@Opcode.ST_STACK:Register.r9 4)
  DEBUG virtual_machine:simulation TICK: 7061 PC:  44  MEM_OUT: r6 4 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 2178309, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 3524578, 'r14': 2039, 'r15': 0 	  ('44'@Opcode.LD_STACK:Register.r6 4)
  DEBUG virtual_machine:simulation TICK: 7066 PC:  45  MEM_OUT: r6 r9 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 3524578, 'r14': 2039, 'r15': 0 	  ('45'@Opcode.MV:Register.r6 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7070 PC:  46  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': Register.r6, 'r14': 2039, 'r15': 0 	  ('46'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7075 PC:  47  MEM_OUT: r10 2 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2178309, 'r11': 0, 'r12': 3524578, 'r13': 3524578, 'r14': 2038, 'r15': 0 	  ('47'@Opcode.LD_LITERAL:Register.r10 2)
  DEBUG virtual_machine:simulation TICK: 7078 PC:  48  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2, 'r11': 0, 'r12': 3524578, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('48'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7083 PC:  49  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2, 'r11': 0, 'r12': 3524578, 'r13': 2, 'r14': 2037, 'r15': 0 	  ('49'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7089 PC:  50  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2, 'r11': 0, 'r12': 3524578, 'r13': 2, 'r14': 2038, 'r15': 0 	  ('50'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7095 PC:  51  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 3524578, 'r10': 2, 'r11': 0, 'r12': 3524578, 'r13': 3524578, 'r14': 2039, 'r15': 0 	  ('51'@Opcode.MOD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7098 PC:  52  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 3524578, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('52'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7103 PC:  53  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 3524578, 'r13': 0, 'r14': 2038, 'r15': 0 	  ('53'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7109 PC:  54  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 3524578, 'r13': 0, 'r14': 2039, 'r15': 0 	  ('54'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 7113 PC:  55  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('55'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7116 PC:  56  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('56'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7121 PC:  57  MEM_OUT: 70 0 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r12, 'r14': 2039, 'r15': 0 	  ('57'@Opcode.JNE:70 0)
  DEBUG virtual_machine:simulation TICK: 7123 PC:  58  MEM_OUT: r7 2 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 257114, 'r8': 1346269, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 70, 'r14': 2039, 'r15': 0 	  ('58'@Opcode.LD_STACK:Register.r7 2)
  DEBUG virtual_machine:simulation TICK: 7128 PC:  59  MEM_OUT: r7 r9 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 0, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 1089154, 'r14': 2039, 'r15': 0 	  ('59'@Opcode.MV:Register.r7 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7132 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 1089154, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': Register.r7, 'r14': 2039, 'r15': 0 	  ('60'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7137 PC:  61  MEM_OUT: r6 r10 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 1089154, 'r10': 2, 'r11': 0, 'r12': 0, 'r13': 1089154, 'r14': 2038, 'r15': 0 	  ('61'@Opcode.MV:Register.r6 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7141 PC:  62  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 1089154, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2038, 'r15': 0 	  ('62'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7146 PC:  63  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 1089154, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 3524578, 'r14': 2037, 'r15': 0 	  ('63'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7152 PC:  64  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 1089154, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 3524578, 'r14': 2038, 'r15': 0 	  ('64'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7158 PC:  65  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 65, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 1089154, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 1089154, 'r14': 2039, 'r15': 0 	  ('65'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7161 PC:  66  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 66, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 4613732, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('66'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7166 PC:  67  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 67, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 4613732, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 4613732, 'r14': 2038, 'r15': 0 	  ('67'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7172 PC:  68  MEM_OUT: r9 2 reg: 'r0': 0, 'r1': 68, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 4613732, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 4613732, 'r14': 2039, 'r15': 0 	  ('68'@Opcode.ST_STACK:Register.r9 2)
  DEBUG virtual_machine:simulation TICK: 7177 PC:  69  MEM_OUT: r14 2042 reg: 'r0': 0, 'r1': 69, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 4613732, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 4613732, 'r14': 2039, 'r15': 0 	  ('69'@Opcode.LD_LITERAL:Register.r14 2042)
  DEBUG virtual_machine:simulation TICK: 7180 PC:  70  MEM_OUT: r8 1 reg: 'r0': 0, 'r1': 70, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1346269, 'r9': 4613732, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': Register.r14, 'r14': 2042, 'r15': 0 	  ('70'@Opcode.LD_STACK:Register.r8 1)
  DEBUG virtual_machine:simulation TICK: 7185 PC:  71  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 71, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4613732, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 2178309, 'r14': 2042, 'r15': 0 	  ('71'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7189 PC:  72  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 72, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('72'@Opcode.ST_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7194 PC:  73  MEM_OUT: r3 4 reg: 'r0': 0, 'r1': 73, 'r2': 0, 'r3': 1346269, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 2178309, 'r14': 2042, 'r15': 0 	  ('73'@Opcode.LD_STACK:Register.r3 4)
  DEBUG virtual_machine:simulation TICK: 7199 PC:  74  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 74, 'r2': 0, 'r3': 3524578, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 3524578, 'r14': 2042, 'r15': 0 	  ('74'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7203 PC:  75  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 75, 'r2': 0, 'r3': 3524578, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 3524578, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('75'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 7208 PC:  76  MEM_OUT: 17 0 reg: 'r0': 0, 'r1': 76, 'r2': 0, 'r3': 3524578, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 3524578, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 3524578, 'r14': 2042, 'r15': 0 	  ('76'@Opcode.JMP:17 0)
  DEBUG virtual_machine:simulation TICK: 7210 PC:  17  MEM_OUT: r3 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 3524578, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 3524578, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 17, 'r14': 2042, 'r15': 0 	  ('17'@Opcode.LD_STACK:Register.r3 0)
  DEBUG virtual_machine:simulation TICK: 7215 PC:  18  MEM_OUT: r3 r9 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 2178309, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 3524578, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 2178309, 'r14': 2042, 'r15': 0 	  ('18'@Opcode.MV:Register.r3 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7219 PC:  19  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 2178309, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': Register.r3, 'r14': 2042, 'r15': 0 	  ('19'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7224 PC:  20  MEM_OUT: r4 1 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 2178309, 'r4': 2178309, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 2178309, 'r14': 2041, 'r15': 0 	  ('20'@Opcode.LD_STACK:Register.r4 1)
  DEBUG virtual_machine:simulation TICK: 7229 PC:  21  MEM_OUT: r4 r10 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 3524578, 'r14': 2041, 'r15': 0 	  ('21'@Opcode.MV:Register.r4 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7233 PC:  22  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2041, 'r15': 0 	  ('22'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7238 PC:  23  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 3524578, 'r14': 2040, 'r15': 0 	  ('23'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7244 PC:  24  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 3524578, 'r14': 2041, 'r15': 0 	  ('24'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7250 PC:  25  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 2178309, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 2178309, 'r14': 2042, 'r15': 0 	  ('25'@Opcode.ADD:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7253 PC:  26  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 5702887, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('26'@Opcode.PUSH:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7258 PC:  27  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 5702887, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 5702887, 'r14': 2041, 'r15': 0 	  ('27'@Opcode.POP:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 7264 PC:  28  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 5702887, 'r10': 3524578, 'r11': 0, 'r12': 0, 'r13': 5702887, 'r14': 2042, 'r15': 0 	  ('28'@Opcode.MV:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 7268 PC:  29  MEM_OUT: r9 3 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 5702887, 'r10': 3524578, 'r11': 0, 'r12': 5702887, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('29'@Opcode.LD_STACK:Register.r9 3)
  DEBUG virtual_machine:simulation TICK: 7273 PC:  30  MEM_OUT: r12 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4000000, 'r10': 3524578, 'r11': 0, 'r12': 5702887, 'r13': 4000000, 'r14': 2042, 'r15': 0 	  ('30'@Opcode.CMP:Register.r12 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7278 PC:  31  MEM_OUT: 77 0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4000000, 'r10': 3524578, 'r11': 0, 'r12': 5702887, 'r13': Register.r12, 'r14': 2042, 'r15': 0 	  ('31'@Opcode.JGE:77 0)
  DEBUG virtual_machine:simulation TICK: 7280 PC:  77  MEM_OUT: r14 2043 reg: 'r0': 0, 'r1': 77, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4000000, 'r10': 3524578, 'r11': 0, 'r12': 5702887, 'r13': 77, 'r14': 2042, 'r15': 0 	  ('77'@Opcode.LD_LITERAL:Register.r14 2043)
  DEBUG virtual_machine:simulation TICK: 7283 PC:  78  MEM_OUT: r4 2 reg: 'r0': 0, 'r1': 78, 'r2': 0, 'r3': 2178309, 'r4': 3524578, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4000000, 'r10': 3524578, 'r11': 0, 'r12': 5702887, 'r13': Register.r14, 'r14': 2043, 'r15': 0 	  ('78'@Opcode.LD_STACK:Register.r4 2)
  DEBUG virtual_machine:simulation TICK: 7288 PC:  79  MEM_OUT: r4 r9 reg: 'r0': 0, 'r1': 79, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4000000, 'r10': 3524578, 'r11': 0, 'r12': 5702887, 'r13': 4613732, 'r14': 2043, 'r15': 0 	  ('79'@Opcode.MV:Register.r4 Register.r9)
  DEBUG virtual_machine:simulation TICK: 7292 PC:  80  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 80, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4613732, 'r10': 3524578, 'r11': 0, 'r12': 5702887, 'r13': Register.r4, 'r14': 2043, 'r15': 0 	  ('80'@Opcode.PUSH:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7297 PC:  81  MEM_OUT: r11 1 reg: 'r0': 0, 'r1': 81, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4613732, 'r10': 3524578, 'r11': 0, 'r12': 5702887, 'r13': 0, 'r14': 2042, 'r15': 0 	  ('81'@Opcode.LD_LITERAL:Register.r11 1)
  DEBUG virtual_machine:simulation TICK: 7300 PC:  82  MEM_OUT: r10 10 reg: 'r0': 0, 'r1': 82, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4613732, 'r10': 3524578, 'r11': 1, 'r12': 5702887, 'r13': Register.r11, 'r14': 2042, 'r15': 0 	  ('82'@Opcode.LD_LITERAL:Register.r10 10)
  DEBUG virtual_machine:simulation TICK: 7303 PC:  83  MEM_OUT: r9 r8 reg: 'r0': 0, 'r1': 83, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2178309, 'r9': 4613732, 'r10': 10, 'r11': 1, 'r12': 5702887, 'r13': Register.r10, 'r14': 2042, 'r15': 0 	  ('83'@Opcode.MV:Register.r9 Register.r8)
  DEBUG virtual_machine:simulation TICK: 7307 PC:  84  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 84, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4613732, 'r9': 4613732, 'r10': 10, 'r11': 1, 'r12': 5702887, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('84'@Opcode.MOD:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7310 PC:  85  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 85, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 4613732, 'r10': 10, 'r11': 1, 'r12': 5702887, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('85'@Opcode.DIV:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7313 PC:  86  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 86, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 461373, 'r10': 10, 'r11': 1, 'r12': 5702887, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('86'@Opcode.MV:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7317 PC:  87  MEM_OUT: r10 48 reg: 'r0': 0, 'r1': 87, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 461373, 'r10': 2, 'r11': 1, 'r12': 5702887, 'r13': Register.r8, 'r14': 2042, 'r15': 0 	  ('87'@Opcode.ADD_LITERAL:Register.r10 48)
  DEBUG virtual_machine:simulation TICK: 7320 PC:  88  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 88, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 461373, 'r10': 50, 'r11': 1, 'r12': 5702887, 'r13': Register.r10, 'r14': 2042, 'r15': 0 	  ('88'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7325 PC:  89  MEM_OUT: 93 0 reg: 'r0': 0, 'r1': 89, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 461373, 'r10': 50, 'r11': 1, 'r12': 5702887, 'r13': Register.r9, 'r14': 2042, 'r15': 0 	  ('89'@Opcode.JE:93 0)
  DEBUG virtual_machine:simulation TICK: 7327 PC:  90  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 90, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 461373, 'r10': 50, 'r11': 1, 'r12': 5702887, 'r13': 93, 'r14': 2042, 'r15': 0 	  ('90'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7330 PC:  91  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 91, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 461373, 'r10': 50, 'r11': 2, 'r12': 5702887, 'r13': Register.r11, 'r14': 2042, 'r15': 0 	  ('91'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7335 PC:  92  MEM_OUT: 82 0 reg: 'r0': 0, 'r1': 92, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 461373, 'r10': 50, 'r11': 2, 'r12': 5702887, 'r13': 50, 'r14': 2041, 'r15': 0 	  ('92'@Opcode.JMP:82 0)
  DEBUG virtual_machine:simulation TICK: 7337 PC:  82  MEM_OUT: r10 10 reg: 'r0': 0, 'r1': 82, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 461373, 'r10': 50, 'r11': 2, 'r12': 5702887, 'r13': 82, 'r14': 2041, 'r15': 0 	  ('82'@Opcode.LD_LITERAL:Register.r10 10)
  DEBUG virtual_machine:simulation TICK: 7340 PC:  83  MEM_OUT: r9 r8 reg: 'r0': 0, 'r1': 83, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 2, 'r9': 461373, 'r10': 10, 'r11': 2, 'r12': 5702887, 'r13': Register.r10, 'r14': 2041, 'r15': 0 	  ('83'@Opcode.MV:Register.r9 Register.r8)
  DEBUG virtual_machine:simulation TICK: 7344 PC:  84  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 84, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 461373, 'r9': 461373, 'r10': 10, 'r11': 2, 'r12': 5702887, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('84'@Opcode.MOD:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7347 PC:  85  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 85, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461373, 'r10': 10, 'r11': 2, 'r12': 5702887, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('85'@Opcode.DIV:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7350 PC:  86  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 86, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 46137, 'r10': 10, 'r11': 2, 'r12': 5702887, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('86'@Opcode.MV:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7354 PC:  87  MEM_OUT: r10 48 reg: 'r0': 0, 'r1': 87, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 46137, 'r10': 3, 'r11': 2, 'r12': 5702887, 'r13': Register.r8, 'r14': 2041, 'r15': 0 	  ('87'@Opcode.ADD_LITERAL:Register.r10 48)
  DEBUG virtual_machine:simulation TICK: 7357 PC:  88  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 88, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 46137, 'r10': 51, 'r11': 2, 'r12': 5702887, 'r13': Register.r10, 'r14': 2041, 'r15': 0 	  ('88'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7362 PC:  89  MEM_OUT: 93 0 reg: 'r0': 0, 'r1': 89, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 46137, 'r10': 51, 'r11': 2, 'r12': 5702887, 'r13': Register.r9, 'r14': 2041, 'r15': 0 	  ('89'@Opcode.JE:93 0)
  DEBUG virtual_machine:simulation TICK: 7364 PC:  90  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 90, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 46137, 'r10': 51, 'r11': 2, 'r12': 5702887, 'r13': 93, 'r14': 2041, 'r15': 0 	  ('90'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7367 PC:  91  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 91, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 46137, 'r10': 51, 'r11': 3, 'r12': 5702887, 'r13': Register.r11, 'r14': 2041, 'r15': 0 	  ('91'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7372 PC:  92  MEM_OUT: 82 0 reg: 'r0': 0, 'r1': 92, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 46137, 'r10': 51, 'r11': 3, 'r12': 5702887, 'r13': 51, 'r14': 2040, 'r15': 0 	  ('92'@Opcode.JMP:82 0)
  DEBUG virtual_machine:simulation TICK: 7374 PC:  82  MEM_OUT: r10 10 reg: 'r0': 0, 'r1': 82, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 46137, 'r10': 51, 'r11': 3, 'r12': 5702887, 'r13': 82, 'r14': 2040, 'r15': 0 	  ('82'@Opcode.LD_LITERAL:Register.r10 10)
  DEBUG virtual_machine:simulation TICK: 7377 PC:  83  MEM_OUT: r9 r8 reg: 'r0': 0, 'r1': 83, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 46137, 'r10': 10, 'r11': 3, 'r12': 5702887, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('83'@Opcode.MV:Register.r9 Register.r8)
  DEBUG virtual_machine:simulation TICK: 7381 PC:  84  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 84, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 46137, 'r9': 46137, 'r10': 10, 'r11': 3, 'r12': 5702887, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('84'@Opcode.MOD:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7384 PC:  85  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 85, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 46137, 'r10': 10, 'r11': 3, 'r12': 5702887, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('85'@Opcode.DIV:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7387 PC:  86  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 86, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 4613, 'r10': 10, 'r11': 3, 'r12': 5702887, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('86'@Opcode.MV:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7391 PC:  87  MEM_OUT: r10 48 reg: 'r0': 0, 'r1': 87, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 4613, 'r10': 7, 'r11': 3, 'r12': 5702887, 'r13': Register.r8, 'r14': 2040, 'r15': 0 	  ('87'@Opcode.ADD_LITERAL:Register.r10 48)
  DEBUG virtual_machine:simulation TICK: 7394 PC:  88  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 88, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 4613, 'r10': 55, 'r11': 3, 'r12': 5702887, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('88'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7399 PC:  89  MEM_OUT: 93 0 reg: 'r0': 0, 'r1': 89, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 4613, 'r10': 55, 'r11': 3, 'r12': 5702887, 'r13': Register.r9, 'r14': 2040, 'r15': 0 	  ('89'@Opcode.JE:93 0)
  DEBUG virtual_machine:simulation TICK: 7401 PC:  90  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 90, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 4613, 'r10': 55, 'r11': 3, 'r12': 5702887, 'r13': 93, 'r14': 2040, 'r15': 0 	  ('90'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7404 PC:  91  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 91, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 4613, 'r10': 55, 'r11': 4, 'r12': 5702887, 'r13': Register.r11, 'r14': 2040, 'r15': 0 	  ('91'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7409 PC:  92  MEM_OUT: 82 0 reg: 'r0': 0, 'r1': 92, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 4613, 'r10': 55, 'r11': 4, 'r12': 5702887, 'r13': 55, 'r14': 2039, 'r15': 0 	  ('92'@Opcode.JMP:82 0)
  DEBUG virtual_machine:simulation TICK: 7411 PC:  82  MEM_OUT: r10 10 reg: 'r0': 0, 'r1': 82, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 4613, 'r10': 55, 'r11': 4, 'r12': 5702887, 'r13': 82, 'r14': 2039, 'r15': 0 	  ('82'@Opcode.LD_LITERAL:Register.r10 10)
  DEBUG virtual_machine:simulation TICK: 7414 PC:  83  MEM_OUT: r9 r8 reg: 'r0': 0, 'r1': 83, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 7, 'r9': 4613, 'r10': 10, 'r11': 4, 'r12': 5702887, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('83'@Opcode.MV:Register.r9 Register.r8)
  DEBUG virtual_machine:simulation TICK: 7418 PC:  84  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 84, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4613, 'r9': 4613, 'r10': 10, 'r11': 4, 'r12': 5702887, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('84'@Opcode.MOD:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7421 PC:  85  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 85, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 4613, 'r10': 10, 'r11': 4, 'r12': 5702887, 'r13': Register.r8, 'r14': 2039, 'r15': 0 	  ('85'@Opcode.DIV:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7424 PC:  86  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 86, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461, 'r10': 10, 'r11': 4, 'r12': 5702887, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('86'@Opcode.MV:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7428 PC:  87  MEM_OUT: r10 48 reg: 'r0': 0, 'r1': 87, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461, 'r10': 3, 'r11': 4, 'r12': 5702887, 'r13': Register.r8, 'r14': 2039, 'r15': 0 	  ('87'@Opcode.ADD_LITERAL:Register.r10 48)
  DEBUG virtual_machine:simulation TICK: 7431 PC:  88  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 88, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461, 'r10': 51, 'r11': 4, 'r12': 5702887, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('88'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7436 PC:  89  MEM_OUT: 93 0 reg: 'r0': 0, 'r1': 89, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461, 'r10': 51, 'r11': 4, 'r12': 5702887, 'r13': Register.r9, 'r14': 2039, 'r15': 0 	  ('89'@Opcode.JE:93 0)
  DEBUG virtual_machine:simulation TICK: 7438 PC:  90  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 90, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461, 'r10': 51, 'r11': 4, 'r12': 5702887, 'r13': 93, 'r14': 2039, 'r15': 0 	  ('90'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7441 PC:  91  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 91, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461, 'r10': 51, 'r11': 5, 'r12': 5702887, 'r13': Register.r11, 'r14': 2039, 'r15': 0 	  ('91'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7446 PC:  92  MEM_OUT: 82 0 reg: 'r0': 0, 'r1': 92, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461, 'r10': 51, 'r11': 5, 'r12': 5702887, 'r13': 51, 'r14': 2038, 'r15': 0 	  ('92'@Opcode.JMP:82 0)
  DEBUG virtual_machine:simulation TICK: 7448 PC:  82  MEM_OUT: r10 10 reg: 'r0': 0, 'r1': 82, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461, 'r10': 51, 'r11': 5, 'r12': 5702887, 'r13': 82, 'r14': 2038, 'r15': 0 	  ('82'@Opcode.LD_LITERAL:Register.r10 10)
  DEBUG virtual_machine:simulation TICK: 7451 PC:  83  MEM_OUT: r9 r8 reg: 'r0': 0, 'r1': 83, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 3, 'r9': 461, 'r10': 10, 'r11': 5, 'r12': 5702887, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('83'@Opcode.MV:Register.r9 Register.r8)
  DEBUG virtual_machine:simulation TICK: 7455 PC:  84  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 84, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 461, 'r9': 461, 'r10': 10, 'r11': 5, 'r12': 5702887, 'r13': Register.r9, 'r14': 2038, 'r15': 0 	  ('84'@Opcode.MOD:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7458 PC:  85  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 85, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 461, 'r10': 10, 'r11': 5, 'r12': 5702887, 'r13': Register.r8, 'r14': 2038, 'r15': 0 	  ('85'@Opcode.DIV:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7461 PC:  86  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 86, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 46, 'r10': 10, 'r11': 5, 'r12': 5702887, 'r13': Register.r9, 'r14': 2038, 'r15': 0 	  ('86'@Opcode.MV:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7465 PC:  87  MEM_OUT: r10 48 reg: 'r0': 0, 'r1': 87, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 46, 'r10': 1, 'r11': 5, 'r12': 5702887, 'r13': Register.r8, 'r14': 2038, 'r15': 0 	  ('87'@Opcode.ADD_LITERAL:Register.r10 48)
  DEBUG virtual_machine:simulation TICK: 7468 PC:  88  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 88, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 46, 'r10': 49, 'r11': 5, 'r12': 5702887, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('88'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7473 PC:  89  MEM_OUT: 93 0 reg: 'r0': 0, 'r1': 89, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 46, 'r10': 49, 'r11': 5, 'r12': 5702887, 'r13': Register.r9, 'r14': 2038, 'r15': 0 	  ('89'@Opcode.JE:93 0)
  DEBUG virtual_machine:simulation TICK: 7475 PC:  90  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 90, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 46, 'r10': 49, 'r11': 5, 'r12': 5702887, 'r13': 93, 'r14': 2038, 'r15': 0 	  ('90'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7478 PC:  91  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 91, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 46, 'r10': 49, 'r11': 6, 'r12': 5702887, 'r13': Register.r11, 'r14': 2038, 'r15': 0 	  ('91'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7483 PC:  92  MEM_OUT: 82 0 reg: 'r0': 0, 'r1': 92, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 46, 'r10': 49, 'r11': 6, 'r12': 5702887, 'r13': 49, 'r14': 2037, 'r15': 0 	  ('92'@Opcode.JMP:82 0)
  DEBUG virtual_machine:simulation TICK: 7485 PC:  82  MEM_OUT: r10 10 reg: 'r0': 0, 'r1': 82, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 46, 'r10': 49, 'r11': 6, 'r12': 5702887, 'r13': 82, 'r14': 2037, 'r15': 0 	  ('82'@Opcode.LD_LITERAL:Register.r10 10)
  DEBUG virtual_machine:simulation TICK: 7488 PC:  83  MEM_OUT: r9 r8 reg: 'r0': 0, 'r1': 83, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 1, 'r9': 46, 'r10': 10, 'r11': 6, 'r12': 5702887, 'r13': Register.r10, 'r14': 2037, 'r15': 0 	  ('83'@Opcode.MV:Register.r9 Register.r8)
  DEBUG virtual_machine:simulation TICK: 7492 PC:  84  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 84, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 46, 'r9': 46, 'r10': 10, 'r11': 6, 'r12': 5702887, 'r13': Register.r9, 'r14': 2037, 'r15': 0 	  ('84'@Opcode.MOD:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7495 PC:  85  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 85, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 46, 'r10': 10, 'r11': 6, 'r12': 5702887, 'r13': Register.r8, 'r14': 2037, 'r15': 0 	  ('85'@Opcode.DIV:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7498 PC:  86  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 86, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 4, 'r10': 10, 'r11': 6, 'r12': 5702887, 'r13': Register.r9, 'r14': 2037, 'r15': 0 	  ('86'@Opcode.MV:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7502 PC:  87  MEM_OUT: r10 48 reg: 'r0': 0, 'r1': 87, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 4, 'r10': 6, 'r11': 6, 'r12': 5702887, 'r13': Register.r8, 'r14': 2037, 'r15': 0 	  ('87'@Opcode.ADD_LITERAL:Register.r10 48)
  DEBUG virtual_machine:simulation TICK: 7505 PC:  88  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 88, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 4, 'r10': 54, 'r11': 6, 'r12': 5702887, 'r13': Register.r10, 'r14': 2037, 'r15': 0 	  ('88'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7510 PC:  89  MEM_OUT: 93 0 reg: 'r0': 0, 'r1': 89, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 4, 'r10': 54, 'r11': 6, 'r12': 5702887, 'r13': Register.r9, 'r14': 2037, 'r15': 0 	  ('89'@Opcode.JE:93 0)
  DEBUG virtual_machine:simulation TICK: 7512 PC:  90  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 90, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 4, 'r10': 54, 'r11': 6, 'r12': 5702887, 'r13': 93, 'r14': 2037, 'r15': 0 	  ('90'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7515 PC:  91  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 91, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 4, 'r10': 54, 'r11': 7, 'r12': 5702887, 'r13': Register.r11, 'r14': 2037, 'r15': 0 	  ('91'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7520 PC:  92  MEM_OUT: 82 0 reg: 'r0': 0, 'r1': 92, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 4, 'r10': 54, 'r11': 7, 'r12': 5702887, 'r13': 54, 'r14': 2036, 'r15': 0 	  ('92'@Opcode.JMP:82 0)
  DEBUG virtual_machine:simulation TICK: 7522 PC:  82  MEM_OUT: r10 10 reg: 'r0': 0, 'r1': 82, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 4, 'r10': 54, 'r11': 7, 'r12': 5702887, 'r13': 82, 'r14': 2036, 'r15': 0 	  ('82'@Opcode.LD_LITERAL:Register.r10 10)
  DEBUG virtual_machine:simulation TICK: 7525 PC:  83  MEM_OUT: r9 r8 reg: 'r0': 0, 'r1': 83, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 6, 'r9': 4, 'r10': 10, 'r11': 7, 'r12': 5702887, 'r13': Register.r10, 'r14': 2036, 'r15': 0 	  ('83'@Opcode.MV:Register.r9 Register.r8)
  DEBUG virtual_machine:simulation TICK: 7529 PC:  84  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 84, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 4, 'r10': 10, 'r11': 7, 'r12': 5702887, 'r13': Register.r9, 'r14': 2036, 'r15': 0 	  ('84'@Opcode.MOD:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7532 PC:  85  MEM_OUT: r9 r10 reg: 'r0': 0, 'r1': 85, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 4, 'r10': 10, 'r11': 7, 'r12': 5702887, 'r13': Register.r8, 'r14': 2036, 'r15': 0 	  ('85'@Opcode.DIV:Register.r9 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7535 PC:  86  MEM_OUT: r8 r10 reg: 'r0': 0, 'r1': 86, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 10, 'r11': 7, 'r12': 5702887, 'r13': Register.r9, 'r14': 2036, 'r15': 0 	  ('86'@Opcode.MV:Register.r8 Register.r10)
  DEBUG virtual_machine:simulation TICK: 7539 PC:  87  MEM_OUT: r10 48 reg: 'r0': 0, 'r1': 87, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 4, 'r11': 7, 'r12': 5702887, 'r13': Register.r8, 'r14': 2036, 'r15': 0 	  ('87'@Opcode.ADD_LITERAL:Register.r10 48)
  DEBUG virtual_machine:simulation TICK: 7542 PC:  88  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 88, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 7, 'r12': 5702887, 'r13': Register.r10, 'r14': 2036, 'r15': 0 	  ('88'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7547 PC:  89  MEM_OUT: 93 0 reg: 'r0': 0, 'r1': 89, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 7, 'r12': 5702887, 'r13': Register.r9, 'r14': 2036, 'r15': 0 	  ('89'@Opcode.JE:93 0)
  DEBUG virtual_machine:simulation TICK: 7549 PC:  93  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 93, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 7, 'r12': 5702887, 'r13': 93, 'r14': 2036, 'r15': 0 	  ('93'@Opcode.PUSH:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7554 PC:  94  MEM_OUT: r11 r0 reg: 'r0': 0, 'r1': 94, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 7, 'r12': 5702887, 'r13': 52, 'r14': 2035, 'r15': 0 	  ('94'@Opcode.CMP:Register.r11 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7559 PC:  95  MEM_OUT: 100 0 reg: 'r0': 0, 'r1': 95, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 7, 'r12': 5702887, 'r13': Register.r11, 'r14': 2035, 'r15': 0 	  ('95'@Opcode.JE:100 0)
  DEBUG virtual_machine:simulation TICK: 7561 PC:  96  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 96, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 7, 'r12': 5702887, 'r13': 100, 'r14': 2035, 'r15': 0 	  ('96'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7567 PC:  97  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 97, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 7, 'r12': 5702887, 'r13': 52, 'r14': 2036, 'r15': 0 	  ('97'@Opcode.PRINT:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7571 PC:  98  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 98, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 7, 'r12': 5702887, 'r13': Register.r10, 'r14': 2036, 'r15': 0 	  ('98'@Opcode.DEC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7574 PC:  99  MEM_OUT: 94 0 reg: 'r0': 0, 'r1': 99, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 6, 'r12': 5702887, 'r13': Register.r11, 'r14': 2036, 'r15': 0 	  ('99'@Opcode.JMP:94 0)
  DEBUG virtual_machine:simulation TICK: 7576 PC:  94  MEM_OUT: r11 r0 reg: 'r0': 0, 'r1': 94, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 6, 'r12': 5702887, 'r13': 94, 'r14': 2036, 'r15': 0 	  ('94'@Opcode.CMP:Register.r11 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7581 PC:  95  MEM_OUT: 100 0 reg: 'r0': 0, 'r1': 95, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 6, 'r12': 5702887, 'r13': Register.r11, 'r14': 2036, 'r15': 0 	  ('95'@Opcode.JE:100 0)
  DEBUG virtual_machine:simulation TICK: 7583 PC:  96  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 96, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 52, 'r11': 6, 'r12': 5702887, 'r13': 100, 'r14': 2036, 'r15': 0 	  ('96'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7589 PC:  97  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 97, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 54, 'r11': 6, 'r12': 5702887, 'r13': 54, 'r14': 2037, 'r15': 0 	  ('97'@Opcode.PRINT:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7593 PC:  98  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 98, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 54, 'r11': 6, 'r12': 5702887, 'r13': Register.r10, 'r14': 2037, 'r15': 0 	  ('98'@Opcode.DEC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7596 PC:  99  MEM_OUT: 94 0 reg: 'r0': 0, 'r1': 99, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 54, 'r11': 5, 'r12': 5702887, 'r13': Register.r11, 'r14': 2037, 'r15': 0 	  ('99'@Opcode.JMP:94 0)
  DEBUG virtual_machine:simulation TICK: 7598 PC:  94  MEM_OUT: r11 r0 reg: 'r0': 0, 'r1': 94, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 54, 'r11': 5, 'r12': 5702887, 'r13': 94, 'r14': 2037, 'r15': 0 	  ('94'@Opcode.CMP:Register.r11 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7603 PC:  95  MEM_OUT: 100 0 reg: 'r0': 0, 'r1': 95, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 54, 'r11': 5, 'r12': 5702887, 'r13': Register.r11, 'r14': 2037, 'r15': 0 	  ('95'@Opcode.JE:100 0)
  DEBUG virtual_machine:simulation TICK: 7605 PC:  96  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 96, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 54, 'r11': 5, 'r12': 5702887, 'r13': 100, 'r14': 2037, 'r15': 0 	  ('96'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7611 PC:  97  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 97, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 49, 'r11': 5, 'r12': 5702887, 'r13': 49, 'r14': 2038, 'r15': 0 	  ('97'@Opcode.PRINT:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7615 PC:  98  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 98, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 49, 'r11': 5, 'r12': 5702887, 'r13': Register.r10, 'r14': 2038, 'r15': 0 	  ('98'@Opcode.DEC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7618 PC:  99  MEM_OUT: 94 0 reg: 'r0': 0, 'r1': 99, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 49, 'r11': 4, 'r12': 5702887, 'r13': Register.r11, 'r14': 2038, 'r15': 0 	  ('99'@Opcode.JMP:94 0)
  DEBUG virtual_machine:simulation TICK: 7620 PC:  94  MEM_OUT: r11 r0 reg: 'r0': 0, 'r1': 94, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 49, 'r11': 4, 'r12': 5702887, 'r13': 94, 'r14': 2038, 'r15': 0 	  ('94'@Opcode.CMP:Register.r11 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7625 PC:  95  MEM_OUT: 100 0 reg: 'r0': 0, 'r1': 95, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 49, 'r11': 4, 'r12': 5702887, 'r13': Register.r11, 'r14': 2038, 'r15': 0 	  ('95'@Opcode.JE:100 0)
  DEBUG virtual_machine:simulation TICK: 7627 PC:  96  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 96, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 49, 'r11': 4, 'r12': 5702887, 'r13': 100, 'r14': 2038, 'r15': 0 	  ('96'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7633 PC:  97  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 97, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 4, 'r12': 5702887, 'r13': 51, 'r14': 2039, 'r15': 0 	  ('97'@Opcode.PRINT:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7637 PC:  98  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 98, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 4, 'r12': 5702887, 'r13': Register.r10, 'r14': 2039, 'r15': 0 	  ('98'@Opcode.DEC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7640 PC:  99  MEM_OUT: 94 0 reg: 'r0': 0, 'r1': 99, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 3, 'r12': 5702887, 'r13': Register.r11, 'r14': 2039, 'r15': 0 	  ('99'@Opcode.JMP:94 0)
  DEBUG virtual_machine:simulation TICK: 7642 PC:  94  MEM_OUT: r11 r0 reg: 'r0': 0, 'r1': 94, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 3, 'r12': 5702887, 'r13': 94, 'r14': 2039, 'r15': 0 	  ('94'@Opcode.CMP:Register.r11 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7647 PC:  95  MEM_OUT: 100 0 reg: 'r0': 0, 'r1': 95, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 3, 'r12': 5702887, 'r13': Register.r11, 'r14': 2039, 'r15': 0 	  ('95'@Opcode.JE:100 0)
  DEBUG virtual_machine:simulation TICK: 7649 PC:  96  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 96, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 3, 'r12': 5702887, 'r13': 100, 'r14': 2039, 'r15': 0 	  ('96'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7655 PC:  97  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 97, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 55, 'r11': 3, 'r12': 5702887, 'r13': 55, 'r14': 2040, 'r15': 0 	  ('97'@Opcode.PRINT:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7659 PC:  98  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 98, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 55, 'r11': 3, 'r12': 5702887, 'r13': Register.r10, 'r14': 2040, 'r15': 0 	  ('98'@Opcode.DEC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7662 PC:  99  MEM_OUT: 94 0 reg: 'r0': 0, 'r1': 99, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 55, 'r11': 2, 'r12': 5702887, 'r13': Register.r11, 'r14': 2040, 'r15': 0 	  ('99'@Opcode.JMP:94 0)
  DEBUG virtual_machine:simulation TICK: 7664 PC:  94  MEM_OUT: r11 r0 reg: 'r0': 0, 'r1': 94, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 55, 'r11': 2, 'r12': 5702887, 'r13': 94, 'r14': 2040, 'r15': 0 	  ('94'@Opcode.CMP:Register.r11 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7669 PC:  95  MEM_OUT: 100 0 reg: 'r0': 0, 'r1': 95, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 55, 'r11': 2, 'r12': 5702887, 'r13': Register.r11, 'r14': 2040, 'r15': 0 	  ('95'@Opcode.JE:100 0)
  DEBUG virtual_machine:simulation TICK: 7671 PC:  96  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 96, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 55, 'r11': 2, 'r12': 5702887, 'r13': 100, 'r14': 2040, 'r15': 0 	  ('96'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7677 PC:  97  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 97, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 2, 'r12': 5702887, 'r13': 51, 'r14': 2041, 'r15': 0 	  ('97'@Opcode.PRINT:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7681 PC:  98  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 98, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 2, 'r12': 5702887, 'r13': Register.r10, 'r14': 2041, 'r15': 0 	  ('98'@Opcode.DEC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7684 PC:  99  MEM_OUT: 94 0 reg: 'r0': 0, 'r1': 99, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 1, 'r12': 5702887, 'r13': Register.r11, 'r14': 2041, 'r15': 0 	  ('99'@Opcode.JMP:94 0)
  DEBUG virtual_machine:simulation TICK: 7686 PC:  94  MEM_OUT: r11 r0 reg: 'r0': 0, 'r1': 94, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 1, 'r12': 5702887, 'r13': 94, 'r14': 2041, 'r15': 0 	  ('94'@Opcode.CMP:Register.r11 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7691 PC:  95  MEM_OUT: 100 0 reg: 'r0': 0, 'r1': 95, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 1, 'r12': 5702887, 'r13': Register.r11, 'r14': 2041, 'r15': 0 	  ('95'@Opcode.JE:100 0)
  DEBUG virtual_machine:simulation TICK: 7693 PC:  96  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 96, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 51, 'r11': 1, 'r12': 5702887, 'r13': 100, 'r14': 2041, 'r15': 0 	  ('96'@Opcode.POP:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7699 PC:  97  MEM_OUT: r10 0 reg: 'r0': 0, 'r1': 97, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 50, 'r11': 1, 'r12': 5702887, 'r13': 50, 'r14': 2042, 'r15': 0 	  ('97'@Opcode.PRINT:Register.r10 0)
  DEBUG virtual_machine:simulation TICK: 7703 PC:  98  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 98, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 50, 'r11': 1, 'r12': 5702887, 'r13': Register.r10, 'r14': 2042, 'r15': 0 	  ('98'@Opcode.DEC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7706 PC:  99  MEM_OUT: 94 0 reg: 'r0': 0, 'r1': 99, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 50, 'r11': 0, 'r12': 5702887, 'r13': Register.r11, 'r14': 2042, 'r15': 0 	  ('99'@Opcode.JMP:94 0)
  DEBUG virtual_machine:simulation TICK: 7708 PC:  94  MEM_OUT: r11 r0 reg: 'r0': 0, 'r1': 94, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 50, 'r11': 0, 'r12': 5702887, 'r13': 94, 'r14': 2042, 'r15': 0 	  ('94'@Opcode.CMP:Register.r11 Register.r0)
  DEBUG virtual_machine:simulation TICK: 7713 PC:  95  MEM_OUT: 100 0 reg: 'r0': 0, 'r1': 95, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 50, 'r11': 0, 'r12': 5702887, 'r13': Register.r11, 'r14': 2042, 'r15': 0 	  ('95'@Opcode.JE:100 0)
  DEBUG virtual_machine:simulation TICK: 7715 PC: 100  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 100, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 50, 'r11': 0, 'r12': 5702887, 'r13': 100, 'r14': 2042, 'r15': 0 	  ('100'@Opcode.POP:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 7721 PC: 101  MEM_OUT: 0 0 reg: 'r0': 0, 'r1': 101, 'r2': 0, 'r3': 2178309, 'r4': 4613732, 'r5': 0, 'r6': 3524578, 'r7': 1089154, 'r8': 4, 'r9': 0, 'r10': 50, 'r11': 0, 'r12': 5702887, 'r13': 0, 'r14': 2043, 'r15': 0 	  ('101'@Opcode.HALT:0 0)
  INFO virtual_machine:simulation output_buffer: '4613732'
out_stdout: |
  ============================================================
  4613732
  instr_counter:  1717 ticks: 7722
out_code: |-
  [{"index": 0, "opcode": "LD_LITERAL", "arg1": "r4", "arg2": 0, "static_data": 0},
   {"index": 1, "opcode": "PUSH", "arg1": "r4", "arg2": 0, "static_data": 0},
   {"index": 2, "opcode": "LD_LITERAL", "arg1": "r9", "arg2": 1, "static_data": 0},
   {"index": 3, "opcode": "ST_STACK", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 4, "opcode": "LD_LITERAL", "arg1": "r5", "arg2": 0, "static_data": 0},
   {"index": 5, "opcode": "PUSH", "arg1": "r5", "arg2": 0, "static_data": 0},
   {"index": 6, "opcode": "LD_LITERAL", "arg1": "r9", "arg2": 2, "static_data": 0},
   {"index": 7, "opcode": "ST_STACK", "arg1": "r9", "arg2": 1, "static_data": 0},
   {"index": 8, "opcode": "LD_LITERAL", "arg1": "r6", "arg2": 0, "static_data": 0},
   {"index": 9, "opcode": "PUSH", "arg1": "r6", "arg2": 0, "static_data": 0},
   {"index": 10, "opcode": "LD_STACK", "arg1": "r7", "arg2": 1, "static_data": 0},
   {"index": 11, "opcode": "MV", "arg1": "r7", "arg2": "r9", "static_data": 0},
   {"index": 12, "opcode": "ST_STACK", "arg1": "r9", "arg2": 2, "static_data": 0},
   {"index": 13, "opcode": "LD_LITERAL", "arg1": "r8", "arg2": 0, "static_data": 0},
   {"index": 14, "opcode": "PUSH", "arg1": "r8", "arg2": 0, "static_data": 0},
   {"index": 15, "opcode": "LD_LITERAL", "arg1": "r9", "arg2": 4000000, "static_data": 0},
   {"index": 16, "opcode": "ST_STACK", "arg1": "r9", "arg2": 3, "static_data": 0},
   {"index": 17, "opcode": "LD_STACK", "arg1": "r3", "arg2": 0, "static_data": 0},
   {"index": 18, "opcode": "MV", "arg1": "r3", "arg2": "r9", "static_data": 0},
   {"index": 19, "opcode": "PUSH", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 20, "opcode": "LD_STACK", "arg1": "r4", "arg2": 1, "static_data": 0},
   {"index": 21, "opcode": "MV", "arg1": "r4", "arg2": "r10", "static_data": 0},
   {"index": 22, "opcode": "PUSH", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 23, "opcode": "POP", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 24, "opcode": "POP", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 25, "opcode": "ADD", "arg1": "r9", "arg2": "r10", "static_data": 0},
   {"index": 26, "opcode": "PUSH", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 27, "opcode": "POP", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 28, "opcode": "MV", "arg1": "r9", "arg2": "r12", "static_data": 0},
   {"index": 29, "opcode": "LD_STACK", "arg1": "r9", "arg2": 3, "static_data": 0},
   {"index": 30, "opcode": "CMP", "arg1": "r12", "arg2": "r9", "static_data": 0},
   {"index": 31, "opcode": "JGE", "arg1": 77, "arg2": 0, "static_data": 0},
   {"index": 32, "opcode": "LD_LITERAL", "arg1": "r5", "arg2": 0, "static_data": 0},
   {"index": 33, "opcode": "PUSH", "arg1": "r5", "arg2": 0, "static_data": 0},
   {"index": 34, "opcode": "MV", "arg1": "r3", "arg2": "r9", "static_data": 0},
   {"index": 35, "opcode": "PUSH", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 36, "opcode": "MV", "arg1": "r4", "arg2": "r10", "static_data": 0},
   {"index": 37, "opcode": "PUSH", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 38, "opcode": "POP", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 39, "opcode": "POP", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 40, "opcode": "ADD", "arg1": "r9", "arg2": "r10", "static_data": 0},
   {"index": 41, "opcode": "PUSH", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 42, "opcode": "POP", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 43, "opcode": "ST_STACK", "arg1": "r9", "arg2": 4, "static_data": 0},
   {"index": 44, "opcode": "LD_STACK", "arg1": "r6", "arg2": 4, "static_data": 0},
   {"index": 45, "opcode": "MV", "arg1": "r6", "arg2": "r9", "static_data": 0},
   {"index": 46, "opcode": "PUSH", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 47, "opcode": "LD_LITERAL", "arg1": "r10", "arg2": 2, "static_data": 0},
   {"index": 48, "opcode": "PUSH", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 49, "opcode": "POP", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 50, "opcode": "POP", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 51, "opcode": "MOD", "arg1": "r9", "arg2": "r10", "static_data": 0},
   {"index": 52, "opcode": "PUSH", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 53, "opcode": "POP", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 54, "opcode": "MV", "arg1": "r9", "arg2": "r12", "static_data": 0},
   {"index": 55, "opcode": "LD_LITERAL", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 56, "opcode": "CMP", "arg1": "r12", "arg2": "r9", "static_data": 0},
   {"index": 57, "opcode": "JNE", "arg1": 70, "arg2": 0, "static_data": 0},
   {"index": 58, "opcode": "LD_STACK", "arg1": "r7", "arg2": 2, "static_data": 0},
   {"index": 59, "opcode": "MV", "arg1": "r7", "arg2": "r9", "static_data": 0},
   {"index": 60, "opcode": "PUSH", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 61, "opcode": "MV", "arg1": "r6", "arg2": "r10", "static_data": 0},
   {"index": 62, "opcode": "PUSH", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 63, "opcode": "POP", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 64, "opcode": "POP", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 65, "opcode": "ADD", "arg1": "r9", "arg2": "r10", "static_data": 0},
   {"index": 66, "opcode": "PUSH", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 67, "opcode": "POP", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 68, "opcode": "ST_STACK", "arg1": "r9", "arg2": 2, "static_data": 0},
   {"index": 69, "opcode": "LD_LITERAL", "arg1": "r14", "arg2": 2042, "static_data": 0},
   {"index": 70, "opcode": "LD_STACK", "arg1": "r8", "arg2": 1, "static_data": 0},
   {"index": 71, "opcode": "MV", "arg1": "r8", "arg2": "r9", "static_data": 0},
   {"index": 72, "opcode": "ST_STACK", "arg1": "r9", "arg2": 0, "static_data": 0},
   {"index": 73, "opcode": "LD_STACK", "arg1": "r3", "arg2": 4, "static_data": 0},
   {"index": 74, "opcode": "MV", "arg1": "r3", "arg2": "r9", "static_data": 0},
   {"index": 75, "opcode": "ST_STACK", "arg1": "r9", "arg2": 1, "static_data": 0},
   {"index": 76, "opcode": "JMP", "arg1": 17, "arg2": 0, "static_data": 0},
   {"index": 77, "opcode": "LD_LITERAL", "arg1": "r14", "arg2": 2043, "static_data": 0},
   {"index": 78, "opcode": "LD_STACK", "arg1": "r4", "arg2": 2, "static_data": 0},
   {"index": 79, "opcode": "MV", "arg1": "r4", "arg2": "r9", "static_data": 0},
   {"index": 80, "opcode": "PUSH", "arg1": "r11", "arg2": 0, "static_data": 0},
   {"index": 81, "opcode": "LD_LITERAL", "arg1": "r11", "arg2": 1, "static_data": 0},
   {"index": 82, "opcode": "LD_LITERAL", "arg1": "r10", "arg2": 10, "static_data": 0},
   {"index": 83, "opcode": "MV", "arg1": "r9", "arg2": "r8", "static_data": 0},
   {"index": 84, "opcode": "MOD", "arg1": "r8", "arg2": "r10", "static_data": 0},
   {"index": 85, "opcode": "DIV", "arg1": "r9", "arg2": "r10", "static_data": 0},
   {"index": 86, "opcode": "MV", "arg1": "r8", "arg2": "r10", "static_data": 0},
   {"index": 87, "opcode": "ADD_LITERAL", "arg1": "r10", "arg2": 48, "static_data": 0},
   {"index": 88, "opcode": "CMP", "arg1": "r9", "arg2": "r0", "static_data": 0},
   {"index": 89, "opcode": "JE", "arg1": 93, "arg2": 0, "static_data": 0},
   {"index": 90, "opcode": "INC", "arg1": "r11", "arg2": 0, "static_data": 0},
   {"index": 91, "opcode": "PUSH", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 92, "opcode": "JMP", "arg1": 82, "arg2": 0, "static_data": 0},
   {"index": 93, "opcode": "PUSH", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 94, "opcode": "CMP", "arg1": "r11", "arg2": "r0", "static_data": 0},
   {"index": 95, "opcode": "JE", "arg1": 100, "arg2": 0, "static_data": 0},
   {"index": 96, "opcode": "POP", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 97, "opcode": "PRINT", "arg1": "r10", "arg2": 0, "static_data": 0},
   {"index": 98, "opcode": "DEC", "arg1": "r11", "arg2": 0, "static_data": 0},
   {"index": 99, "opcode": "JMP", "arg1": 94, "arg2": 0, "static_data": 0},
   {"index": 100, "opcode": "POP", "arg1": "r11", "arg2": 0, "static_data": 0},
   {"index": 101, "opcode": "HALT", "arg1": 0, "arg2": 0, "static_data": 0}]
