# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 0.000128 4096 4.58295e-41 3850 183872 35.0334 2611.3 1047.88 3694.27 3694.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 0.000128 4096 4.56473e-41 3850 183816 34.9737 3009.89 1048.21 4093.13 4093.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 0.000128 4096 4.58519e-41 3850 183840 34.986 3126.17 1047.62 4208.83 4208.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 0.000128 4096 4.59079e-41 3850 183840 35.018 2919.13 1047.73 4001.93 4001.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 0.000128 4096 4.55856e-41 3850 183800 35.0782 2945.92 1047.68 4028.74 4028.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 0.000128 4096 4.55772e-41 3850 183792 35.0167 3014.85 1048.22 4098.14 4098.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 0.000128 4096 4.56683e-41 3850 183720 35.0324 3037.01 1047.11 4119.21 4119.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 0.000128 4096 4.57636e-41 3850 183808 35.0413 2940.47 1047.86 4023.43 4023.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 0.000128 4096 4.56935e-41 3850 183744 35.0188 2968.71 1048.59 4052.37 4052.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 0.000128 4096 4.56543e-41 3850 183600 35.0433 3178.21 1047.95 4261.26 4261.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 0.000128 4096 4.57342e-41 3850 183552 35.0126 3690.43 1046.84 4772.35 4772.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1630 0.000128 4096 4.59037e-41 3855 183872 35.1191 2584.35 1048.41 3667.93 3667.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1630 0.000128 4096 4.59009e-41 3855 183880 35.0993 2599.92 1047.86 3682.93 3682.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 0.000128 4096 4.57188e-41 3855 183840 35.1092 2592.94 1047.27 3675.38 3675.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 0.000128 4096 4.58659e-41 3855 183848 35.1123 2638.31 1047.55 3721.03 3721.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 0.000128 4096 4.58281e-41 3855 183808 35.1171 2682.12 1047.45 3764.74 3764.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 0.000128 4096 4.55786e-41 3855 183816 35.109 3047.72 1048.41 4131.28 4131.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 0.000128 4096 4.57132e-41 3855 183840 35.1153 2973.41 1048.59 4057.17 4057.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 0.000128 4096 4.56851e-41 3855 183744 35.1108 3162.78 1047.06 4245.01 4245.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 0.000128 4096 4.58505e-41 3855 183800 35.1189 3137.46 1047.88 4220.51 4220.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 0.000128 4096 4.56809e-41 3855 183792 35.115 3168.97 1047.63 4251.77 4251.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 0.000128 4096 4.56193e-41 3855 183720 35.0994 3123.38 1047.27 4205.81 4205.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 0.000128 4096 4.55814e-41 3855 183680 35.0981 2992.7 1057.34 4085.19 4085.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 0.000128 4096 4.57734e-41 3855 183552 35.0957 3466.56 1047.76 4549.47 4549.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 0.000128 4096 4.55842e-41 3855 183600 35.0969 3512.37 1047.06 4594.59 4594.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 0.000128 4096 4.56529e-41 3855 183552 35.0986 3190.72 1047.99 4273.87 4273.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1630 0.000128 4096 4.56249e-41 3860 183872 35.1026 2434.66 1047.64 3517.46 3517.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1630 0.000128 4096 4.5772e-41 3860 183840 35.0904 2728.36 1047.42 3810.92 3810.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 0.000128 4096 4.56865e-41 3860 183840 35.1111 2540.15 1048.6 3623.92 3623.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 0.000128 4096 4.55716e-41 3860 183848 35.1027 2577.51 1048.48 3661.14 3661.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 0.000128 4096 4.58042e-41 3860 183808 35.1123 2598.81 1047.38 3681.36 3681.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 0.000128 4096 4.57076e-41 3860 183816 35.1007 3190.13 1047.78 4273.06 4273.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 0.000128 4096 4.57342e-41 3860 183744 35.0986 2216.73 1048.61 3300.49 3300.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 0.000128 4096 4.58715e-41 3860 183760 35.1029 3086.08 1048.13 4169.37 4169.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 0.000128 4096 4.55562e-41 3860 183680 35.0989 2147.5 1048.38 3231.03 3231.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 0.000128 4096 4.56711e-41 3860 183744 35.0884 2896.25 1048.1 3979.49 3979.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 0.000128 4096 4.58e-41 3860 183552 35.0818 2061.54 1046.87 3143.54 3143.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 0.000128 4096 4.57005e-41 3860 183800 35.0998 3016.12 1048.46 4099.74 4099.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 0.000128 4096 4.58337e-41 3860 183600 35.0945 2113.39 1048.02 3196.56 3196.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 0.000128 4096 4.57552e-41 3860 183792 35.0998 3838.3 1047.7 4921.17 4921.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 0.000128 4096 4.55604e-41 3860 183680 35.1109 2513.39 1047.83 3596.39 3596.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 0.000128 4096 4.58911e-41 3860 183720 35.0986 3683.79 1048.24 4767.18 4767.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 0.000128 4096 4.55772e-41 3860 183600 35.0975 2494.34 1048.14 3577.64 3577.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 0.000128 4096 4.56851e-41 3860 183680 35.0904 3579.94 1047.34 4662.43 4662.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 0.000128 4096 4.57342e-41 3860 183552 35.0875 2409.22 1047.36 3491.72 3491.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 0.000128 4096 4.56221e-41 3860 183552 35.0782 3141.42 1046.84 4223.4 4223.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 0.000128 4096 4.57398e-41 3860 183168 35.0478 2182.49 1045.99 3263.58 3263.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 0.000128 4096 4.57748e-41 3860 183600 35.0845 3235.12 1047.33 4317.59 4317.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 0.000128 4096 4.56501e-41 3860 183200 35.0638 2328.89 1046.08 3410.1 3410.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1630 0.000128 4096 4.58911e-41 3864 183840 35.1007 2407.9 1048.33 3491.38 3491.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1630 0.000128 4096 4.56809e-41 3864 183840 35.0996 2535.54 1047.8 3618.5 3618.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 0.000128 4096 4.58379e-41 3864 183840 35.0894 2500.32 1048.41 3583.88 3583.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1630 0.000128 4096 4.57076e-41 3864 183744 35.1051 1610.87 1048.5 2694.53 2694.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 0.000128 4096 4.56025e-41 3864 183792 35.0931 2898.66 1048.33 3982.14 3982.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 0.000128 4096 4.5573e-41 3864 183680 35.089 1820.13 1047.36 2902.63 2902.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 0.000128 4096 4.56963e-41 3864 183808 35.1023 2770.51 1048.75 3854.42 3854.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 0.000128 4096 4.56053e-41 3864 183680 35.1084 1821.31 1048.11 2904.58 2904.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 0.000128 4096 4.55954e-41 3864 183816 35.0973 3065.34 1048.56 4149.06 4149.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 0.000128 4096 4.5566e-41 3864 183744 35.1069 2146.04 1047.43 3228.63 3228.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 0.000128 4096 4.58225e-41 3864 183760 35.0874 2915.97 1047.59 3998.7 3998.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 0.000128 4096 4.57664e-41 3864 183680 35.0966 2080.44 1048.21 3163.8 3163.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 0.000128 4096 4.57594e-41 3864 183744 35.0966 3715.22 1048.16 4798.53 4798.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 0.000128 4096 4.57202e-41 3864 183552 35.0918 2396.11 1046.86 3478.11 3478.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 0.000128 4096 4.56991e-41 3864 183700 35.0843 3661.51 1048.09 4744.73 4744.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 0.000128 4096 4.58309e-41 3864 183600 35.07 2484.6 1047.96 3567.69 3567.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 0.000128 4096 4.55954e-41 3864 183680 35.0873 3595.29 1048.16 4678.58 4678.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 0.000128 4096 4.55884e-41 3864 183456 35.0945 2370.55 1046.61 3452.31 3452.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 0.000128 4096 4.56445e-41 3864 183720 35.0945 3474.34 1047.56 4557.05 4557.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 0.000128 4096 4.57398e-41 3864 183600 35.0906 2245.11 1048.18 3328.43 3328.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 0.000128 4096 4.57888e-41 3864 183680 35.0996 3325.8 1047.42 4408.38 4408.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 0.000128 4096 4.57048e-41 3864 183552 35.0903 2246.04 1047.25 3328.43 3328.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1630 0.000128 4096 4.56543e-41 3850 183904 35.0269 2700.78 1047.88 3783.74 3783.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1630 0.000128 4096 4.55688e-41 3850 183880 34.9764 2431.63 1048.61 3515.28 3515.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1630 0.000128 4096 4.56193e-41 3850 183840 34.9676 1567.45 1048.61 2651.08 2651.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 0.000128 4096 4.57734e-41 3850 183888 35.0204 2587.93 1047.49 3670.5 3670.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1630 0.000128 4096 4.56529e-41 3850 183840 35.0279 1671.56 1048.7 2755.35 2755.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 0.000128 4096 4.5716e-41 3850 183848 35.035 2778.96 1048.33 3862.38 3862.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 0.000128 4096 4.58295e-41 3850 183792 35.0091 1746.28 1048.54 2829.89 2829.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 0.000128 4096 4.56431e-41 3850 183872 35.031 2867.76 1047.8 3950.65 3950.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 0.000128 4096 4.56417e-41 3850 183808 35.0246 1883.09 1047.72 2965.89 2965.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 0.000128 4096 4.5716e-41 3850 183816 34.9839 3061.12 1047.18 4143.33 4143.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 0.000128 4096 4.58253e-41 3850 183744 34.9783 2190.93 1048.2 3274.16 3274.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 0.000128 4096 4.58014e-41 3850 183840 34.9754 2967.83 1048.62 4051.48 4051.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 0.000128 4096 4.55898e-41 3850 183680 35.0136 2078.82 1047.19 3161.09 3161.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 0.000128 4096 4.56109e-41 3850 183840 35.0268 3609.65 1048.58 4693.32 4693.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 0.000128 4096 4.58897e-41 3850 183744 35.0249 2422.55 1047.67 3505.3 3505.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 0.000128 4096 4.58897e-41 3850 183800 35.0802 3621.98 1048.53 4705.65 4705.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 0.000128 4096 4.56977e-41 3850 183600 35.0515 2437.91 1047.86 3520.88 3520.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 0.000128 4096 4.56319e-41 3850 183792 35.0247 3496.3 1047.54 4578.91 4578.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 0.000128 4096 4.55814e-41 3850 183680 35.0221 2295.83 1048.31 3379.21 3379.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 0.000128 4096 4.56375e-41 3850 183720 35.0167 3385.67 1047.36 4468.11 4468.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 0.000128 4096 4.56207e-41 3850 183600 35.0147 2242.26 1048.07 3325.41 3325.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 0.000128 4096 4.558e-41 3850 183808 35.0331 3252.69 1048.78 4336.56 4336.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 0.000128 4096 4.57832e-41 3850 183552 35.0105 2309.59 1047.04 3391.7 3391.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1630 0.000128 4096 4.57216e-41 3872 183808 35.1123 2379.97 1048.55 3463.68 3463.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1630 0.000128 4096 4.58393e-41 3872 183744 35.1055 1531.78 1047.35 2614.28 2614.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 0.000128 4096 4.56137e-41 3872 183800 35.1251 2434.53 1047.51 3517.22 3517.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1630 0.000128 4096 4.58645e-41 3872 183760 35.1153 1566.16 1047.31 2648.65 2648.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 0.000128 4096 4.56977e-41 3872 183792 35.1089 2634.52 1048.55 3718.23 3718.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 0.000128 4096 4.56585e-41 3872 183744 35.1179 1682.24 1047.52 2764.94 2764.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 0.000128 4096 4.55954e-41 3872 183792 35.1323 2588.51 1047.58 3671.28 3671.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 0.000128 4096 4.56263e-41 3872 183680 35.1109 1654.65 1048.05 2737.87 2737.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 0.000128 4096 4.55716e-41 3872 183624 35.1105 1360.64 1048.44 2444.24 2444.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 0.000128 4096 4.56081e-41 3872 183744 35.1091 2602.53 1047.37 3685.06 3685.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 0.000128 4096 4.57482e-41 3872 183680 35.1048 1750.53 1047.11 2832.8 2832.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 0.000128 4096 4.58967e-41 3872 183552 35.1036 1441.9 1047.2 2524.26 2524.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 0.000128 4096 4.558e-41 3872 183744 35.1027 3730.35 1047.56 4813.07 4813.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 0.000128 4096 4.58631e-41 3872 183600 35.098 2385.38 1047.04 3467.57 3467.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 0.000128 4096 4.56655e-41 3872 183600 35.0967 1956.07 1048.09 3039.32 3039.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 0.000128 4096 4.56599e-41 3872 183760 35.1068 3494.58 1047.45 4577.19 4577.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 0.000128 4096 4.5716e-41 3872 183680 35.1089 2361 1048.3 3444.47 3444.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 0.000128 4096 4.56529e-41 3872 183600 35.1191 1984.55 1047.72 3067.45 3067.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 0.000128 4096 4.58855e-41 3872 183744 35.1052 3298.39 1048.5 4382.06 4382.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 0.000128 4096 4.56711e-41 3872 183552 35.101 2140.16 1047.92 3223.24 3223.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 0.000128 4096 4.55898e-41 3872 183456 35.0962 1862.46 1047.67 2945.28 2945.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 0.000128 4096 4.56067e-41 3872 183700 35.1063 3261.38 1048.22 4344.76 4344.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 0.000128 4096 4.55997e-41 3872 183600 35.0945 2285.03 1047.5 3367.68 3367.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 0.000128 4096 4.58267e-41 3872 183300 35.0802 1882.25 1046.92 2964.31 2964.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 0.000128 4096 4.58687e-41 3872 183680 35.0966 3168.27 1047.26 4250.69 4250.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 0.000128 4096 4.58477e-41 3872 183456 35.0945 2210.12 1046.68 3291.95 3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 0.000128 4096 4.56921e-41 3872 183456 35.1068 1817.86 1048.33 2901.35 2901.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 0.000128 4096 4.57342e-41 3872 183720 35.1076 3136.35 1047.7 4219.22 4219.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 0.000128 4096 4.57706e-41 3872 183600 35.113 2218.29 1047.53 3300.98 3301.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 0.000128 4096 4.57398e-41 3872 183240 35.0806 1844.01 1046.43 2925.57 2925.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 0.000128 4096 4.57692e-41 3872 183680 35.1119 3119.39 1048.24 4202.8 4202.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 0.000128 4096 4.58897e-41 3872 183552 35.1027 2109.46 1047.38 3192 3192.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 0.000128 4096 4.57846e-41 3872 183168 35.0711 1929.82 1046.17 3011.12 3011.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1630 0.000128 4096 4.56711e-41 3880 183808 35.1027 2425.07 1048.66 3508.89 3508.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1630 0.000128 4096 4.58477e-41 3880 183744 35.1156 1556.26 1047.52 2638.94 2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 0.000128 4096 4.56599e-41 3880 183800 35.1015 2761.29 1047.42 3843.87 3843.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1630 0.000128 4096 4.56277e-41 3880 183760 35.1048 1746.99 1048.55 2830.7 2830.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1630 0.000128 4096 4.55983e-41 3880 183720 35.1109 1426.74 1047.68 2509.59 2509.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 0.000128 4096 4.56501e-41 3880 183792 35.1045 2537.52 1048.39 3621.07 3621.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 0.000128 4096 4.56067e-41 3880 183744 35.1111 1657.51 1047.68 2740.36 2740.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1630 0.000128 4096 4.58155e-41 3880 183600 35.1025 1357.82 1048.1 2441.08 2441.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 0.000128 4096 4.57356e-41 3880 183736 35.0991 3601.24 1047.57 4683.96 4684.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 0.000128 4096 4.57398e-41 3880 183680 35.1034 2274.26 1048.39 3357.81 3357.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 0.000128 4096 4.56473e-41 3880 183624 35.1089 1849.55 1047.41 2932.12 2932.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 0.000128 4096 4.56795e-41 3880 183744 35.1192 3358.05 1048.48 4441.71 4441.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 0.000128 4096 4.56529e-41 3880 183680 35.1008 2129.58 1048.61 3213.33 3213.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 0.000128 4096 4.56123e-41 3880 183552 35.1164 1737.68 1047.18 2820.03 2820.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 0.000128 4096 4.56123e-41 3880 183744 35.1108 3448.11 1048.43 4531.71 4531.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 0.000128 4096 4.56949e-41 3880 183600 35.102 2246.32 1047.32 3328.8 3328.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 0.000128 4096 4.57258e-41 3880 183600 35.1273 1984.43 1048.53 3068.15 3068.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 0.000128 4096 4.57188e-41 3880 183456 35.1019 1770.22 1046.91 2852.29 2852.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 0.000128 4096 4.57286e-41 3880 183760 35.1069 3249.14 1048.44 4332.74 4332.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 0.000128 4096 4.58463e-41 3880 183680 35.1084 2213.6 1048.66 3297.43 3297.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 0.000128 4096 4.58757e-41 3880 183600 35.1048 1851.56 1047.83 2934.55 2934.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 0.000128 4096 4.58449e-41 3880 183360 35.0959 1858.31 1047.7 2941.16 2941.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 0.000128 4096 4.58211e-41 3880 183744 35.1083 3082.31 1048.41 4165.89 4165.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 0.000128 4096 4.57678e-41 3880 183552 35.1089 2180.41 1047.3 3262.87 3262.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 0.000128 4096 4.57258e-41 3880 183456 35.1033 1796.39 1047.91 2879.46 2879.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 0.000128 4096 4.55758e-41 3880 183168 35.0822 1680.91 1047.14 2763.19 2763.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 0.000128 4096 4.56543e-41 3880 183700 35.1126 3168.2 1048.45 4251.82 4251.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 0.000128 4096 4.55646e-41 3880 183600 35.1157 2156.24 1048.51 3239.92 3239.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 0.000128 4096 4.58659e-41 3880 183300 35.0787 1923.63 1046.5 3005.26 3005.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 0.000128 4096 4.56305e-41 3880 183200 35.0846 1711.58 1046.31 2793.03 2793.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1630 0.000128 4096 4.58225e-41 3888 183776 35.1109 2621.98 1047.77 3704.91 3704.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1630 0.000128 4096 4.5807e-41 3888 183744 35.115 1677.81 1047.77 2760.75 2760.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1630 0.000128 4096 4.56291e-41 3888 183648 35.1007 1389.09 1048.17 2472.41 2472.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 0.000128 4096 4.57944e-41 3888 183760 35.1007 2536.54 1048.6 3620.3 3620.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1630 0.000128 4096 4.58435e-41 3888 183680 35.0975 1658.52 1047.27 2740.94 2740.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1630 0.000128 4096 4.58323e-41 3888 183600 35.0994 1347.82 1048.36 2431.34 2431.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 0.000128 4096 4.58323e-41 3888 183744 35.1418 3504.06 1047.75 4587.01 4587.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 0.000128 4096 4.56347e-41 3888 183648 35.1007 2212.11 1047.38 3294.64 3294.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 0.000128 4096 4.57678e-41 3888 183600 35.105 1785.52 1048.03 2868.71 2868.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1630 0.000128 4096 4.57944e-41 3888 183552 35.1085 1508.66 1047.44 2591.27 2591.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 0.000128 4096 4.58519e-41 3888 183736 35.1092 3241.08 1047.5 4323.75 4323.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 0.000128 4096 4.55814e-41 3888 183680 35.1021 2051.89 1048.42 3135.48 3135.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 0.000128 4096 4.58547e-41 3888 183624 35.0993 1689.24 1047.46 2771.85 2771.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 0.000128 4096 4.58589e-41 3888 183456 35.0942 1524.15 1047.07 2606.36 2606.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 0.000128 4096 4.56529e-41 3888 183744 35.1048 3128.27 1047.39 4210.81 4210.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 0.000128 4096 4.57608e-41 3888 183680 35.126 2019.49 1048.4 3103.08 3103.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 0.000128 4096 4.58911e-41 3888 183552 35.1191 1690.37 1048.07 2773.61 2773.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 0.000128 4096 4.57468e-41 3888 183552 35.1127 1494.62 1048.63 2578.42 2578.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 0.000128 4096 4.5765e-41 3888 183744 35.1098 3119.99 1048.67 4203.83 4203.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 0.000128 4096 4.57538e-41 3888 183600 35.1083 2161.07 1048.29 3244.51 3244.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 0.000128 4096 4.58841e-41 3888 183600 35.111 1827.61 1047.67 2910.45 2910.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 0.000128 4096 4.56949e-41 3888 183456 35.1048 1833.9 1048.15 2917.21 2917.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 0.000128 4096 4.59051e-41 3888 183680 35.1036 3093.24 1047.38 4175.77 4175.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 0.000128 4096 4.57118e-41 3888 183520 35.1042 2199.89 1046.93 3281.98 3282.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 0.000128 4096 4.56151e-41 3888 183360 35.0802 1811.91 1047.51 2894.55 2894.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 0.000128 4096 4.55997e-41 3888 183360 35.0988 1687.56 1046.95 2769.67 2769.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1630 0.000128 4096 4.57524e-41 3850 183904 35.0296 2706.45 1047.87 3789.4 3789.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1630 0.000128 4096 4.58701e-41 3850 183872 35.0249 1723.01 1047.87 2805.96 2806.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1630 0.000128 4096 4.57216e-41 3850 183840 35.0164 1410.24 1048.7 2494.01 2494.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 0.000128 4096 4.57356e-41 3850 183880 34.9744 2523.93 1047.64 3606.59 3606.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1630 0.000128 4096 4.56795e-41 3850 183840 34.9692 1621.67 1048.51 2705.2 2705.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1630 0.000128 4096 4.58519e-41 3850 183720 35.0132 1344.7 1047.97 2427.74 2427.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1630 0.000128 4096 4.57804e-41 3850 183680 35.0064 1161.79 1047.1 2243.96 2244.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 0.000128 4096 4.57678e-41 3850 183888 35.0307 3424.67 1048.5 4508.26 4508.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 0.000128 4096 4.57832e-41 3850 183840 35.0311 2138.75 1047.77 3221.61 3221.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 0.000128 4096 4.56655e-41 3850 183744 34.9726 1742.43 1048.38 2825.84 2825.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1630 0.000128 4096 4.57286e-41 3850 183744 35.0243 1481.88 1047.87 2564.83 2564.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 0.000128 4096 4.57986e-41 3850 183848 35.0126 3136.04 1048.54 4219.64 4219.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 0.000128 4096 4.5737e-41 3850 183792 35.0161 1996.55 1047.53 3079.15 3079.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 0.000128 4096 4.573e-41 3850 183624 34.9575 1638.68 1047.72 2721.41 2721.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 0.000128 4096 4.56067e-41 3850 183680 35.0228 1478.83 1047.7 2561.61 2561.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 0.000128 4096 4.58337e-41 3850 183872 35.0298 3099.13 1048.73 4182.95 4183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 0.000128 4096 4.59037e-41 3850 183808 35.0228 2021.38 1048.7 3105.16 3105.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 0.000128 4096 4.58813e-41 3850 183744 35.0265 1699.36 1048.71 2783.16 2783.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 0.000128 4096 4.5587e-41 3850 183552 35.0003 1509.96 1048.02 2593.04 2593.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 0.000128 4096 4.55632e-41 3850 183816 34.9787 3216.79 1047.42 4299.24 4299.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 0.000128 4096 4.58939e-41 3850 183744 34.9765 2291.48 1048.34 3374.86 3374.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 0.000128 4096 4.56767e-41 3850 183600 35.0335 1886.49 1047.22 2968.79 2968.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 0.000128 4096 4.5709e-41 3850 183456 35.0044 1780.79 1047.68 2863.52 2863.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 0.000128 4096 4.55674e-41 3850 183240 34.9332 1625.78 1046.78 2707.55 2707.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 0.000128 4096 4.56907e-41 3850 183840 34.9685 3105.65 1047.61 4188.28 4188.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 0.000128 4096 4.58281e-41 3850 183680 35.013 2138.4 1047.22 3220.69 3220.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 0.000128 4096 4.58533e-41 3850 183600 35.0095 1837.11 1048.08 2920.26 2920.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 0.000128 4096 4.58967e-41 3850 183360 34.998 1670.52 1046.33 2751.91 2751.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 0.000128 4096 4.58757e-41 3850 183200 34.9307 1612.22 1046.65 2693.85 2693.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1630 0.000128 4096 4.56599e-41 3900 183744 35.0843 2533.49 1048.41 3617.04 3617.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1630 0.000128 4096 4.57062e-41 3900 183680 35.0894 1653.89 1048.47 2737.51 2737.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1630 0.000128 4096 4.55912e-41 3900 183648 35.0901 1330.94 1048.48 2414.57 2414.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1630 0.000128 4096 4.57804e-41 3900 183552 35.0761 1159.3 1047.29 2241.72 2241.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 0.000128 4096 4.55534e-41 3900 183720 35.085 3464 1048.44 4547.58 4547.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1630 0.000128 4096 4.58897e-41 3900 183680 35.0875 2164.45 1048.45 3248.04 3248.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1630 0.000128 4096 4.56837e-41 3900 183600 35.0707 1762.12 1048.09 2845.33 2845.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1630 0.000128 4096 4.56977e-41 3900 183520 35.0726 1492.39 1048 2575.52 2575.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 0.000128 4096 4.55674e-41 3900 183696 35.0945 3178.75 1047.63 4261.53 4261.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 0.000128 4096 4.55983e-41 3900 183648 35.0845 1999.86 1047.63 3082.62 3082.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 0.000128 4096 4.56389e-41 3900 183600 35.1007 1645.03 1048.46 2728.65 2728.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1630 0.000128 4096 4.57902e-41 3900 183552 35.0899 1484.93 1047.24 2567.32 2567.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1630 0.000128 4096 4.56865e-41 3900 183360 35.0658 1284.81 1046.47 2366.4 2366.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 0.000128 4096 4.58477e-41 3900 183680 35.0882 3042.78 1047.4 4125.33 4125.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 0.000128 4096 4.56529e-41 3900 183568 35.0679 1936.25 1046.9 3018.28 3018.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 0.000128 4096 4.57468e-41 3900 183456 35.065 1622.47 1046.81 2704.41 2704.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 0.000128 4096 4.58785e-41 3900 183456 35.0884 1426.15 1047.87 2509.16 2509.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 0.000128 4096 4.58813e-41 3900 183400 35.0747 1258.37 1047.91 2341.42 2341.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 0.000128 4096 4.57664e-41 3900 183680 35.0938 2857.15 1048.46 3940.76 3940.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 0.000128 4096 4.57216e-41 3900 183552 35.0822 1949.58 1046.86 3031.58 3031.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 0.000128 4096 4.58645e-41 3900 183552 35.09 1619.99 1048.22 2703.35 2703.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 0.000128 4096 4.58463e-41 3900 183296 35.0673 1486.35 1046.17 2567.64 2567.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 0.000128 4096 4.58743e-41 3900 183360 35.078 1358.56 1048 2441.69 2441.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1630 0.000128 4096 4.58183e-41 3904 183744 35.0294 2494.82 1048.45 3578.36 3578.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1630 0.000128 4096 4.58267e-41 3904 183680 35.0239 1598.79 1048.53 2682.4 2682.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1630 0.000128 4096 4.56025e-41 3904 183648 35.023 1311.16 1048.3 2394.54 2394.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1630 0.000128 4096 4.56809e-41 3904 183552 35.0205 1138.49 1047.34 2220.9 2220.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 0.000128 4096 4.57608e-41 3904 183720 35.0024 3346.54 1048.59 4430.19 4430.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1630 0.000128 4096 4.58239e-41 3904 183680 34.9772 2041.66 1047.35 3124.05 3124.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1630 0.000128 4096 4.58673e-41 3904 183600 35.0515 1690.4 1047.52 2773.02 2773.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1630 0.000128 4096 4.57244e-41 3904 183520 35.0075 1449.41 1047.35 2531.82 2531.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1630 0.000128 4096 4.58967e-41 3904 183400 34.9584 1321.17 1046.76 2402.94 2403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 0.000128 4096 4.56851e-41 3904 183696 35.0255 3080.56 1048.42 4164.07 4164.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 0.000128 4096 4.58351e-41 3904 183648 35.0166 1921.73 1048.22 3005.02 3005.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 0.000128 4096 4.58112e-41 3904 183600 35.0208 1587.23 1047.43 2669.74 2669.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 0.000128 4096 4.58253e-41 3904 183552 35.0142 1411.64 1048.41 2495.11 2495.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1630 0.000128 4096 4.58449e-41 3904 183360 34.9574 1238.4 1046.76 2320.16 2320.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 0.000128 4096 4.57538e-41 3904 183680 35.0517 2906.52 1047.43 3989.05 3989.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 0.000128 4096 4.58309e-41 3904 183568 35.0365 1840.84 1048.08 2924 2924.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 0.000128 4096 4.56165e-41 3904 183456 35.0485 1555.99 1047.78 2638.87 2638.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 0.000128 4096 4.58197e-41 3904 183456 35.0065 1366.89 1048.08 2450.03 2450.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 0.000128 4096 4.58365e-41 3904 183400 35.0188 1208.98 1047.2 2291.26 2291.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 0.000128 4096 4.58785e-41 3904 183680 35.0228 2844.05 1047.45 3926.57 3926.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 0.000128 4096 4.56683e-41 3904 183552 35.01 1906.12 1047.99 2989.17 2989.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 0.000128 4096 4.5594e-41 3904 183552 35.0192 1581.27 1048.67 2665.01 2665.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 0.000128 4096 4.58645e-41 3904 183296 34.9965 1446.16 1047.62 2528.84 2528.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 0.000128 4096 4.56949e-41 3904 183360 35.0157 1333.7 1048.19 2416.96 2417.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 0.000128 4096 4.56207e-41 3904 183168 34.9967 1256.07 1046.68 2337.8 2337.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1630 0.000128 4096 4.55954e-41 3968 183568 35.1031 2520.75 1047.72 3603.63 3603.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1630 0.000128 4096 4.56207e-41 3968 183552 35.115 2808.46 1047.83 3891.47 3891.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1630 0.000128 4096 4.5587e-41 3968 183488 35.1172 1819.94 1047.52 2902.64 2902.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1630 0.000128 4096 4.57216e-41 3968 183456 35.1143 1484.37 1047.54 2567.08 2567.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1630 0.000128 4096 4.58127e-41 3968 183424 35.1048 1327.03 1048.41 2410.6 2410.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1630 0.000128 4096 4.56949e-41 3968 183360 35.1004 1216.36 1047.16 2298.67 2298.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1630 0.000128 4096 4.58869e-41 3968 183360 35.1437 1123.86 1047.53 2206.59 2206.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1630 0.000128 4096 4.58659e-41 3968 183232 35.0961 1055.9 1047.88 2138.93 2138.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1630 0.000128 4096 4.58799e-41 3968 183296 35.1014 1004.35 1047.37 2086.87 2086.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1630 0.000128 4096 4.55674e-41 3900 183456 35.0745 963.578 1048.01 2046.72 2046.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1630 0.000128 4096 4.59107e-41 3904 183456 35.0174 941.849 1048.05 2024.97 2025.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1630 0.000128 4096 4.56095e-41 3850 183400 35.0044 954.295 1046.98 2036.34 2036.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1630 0.000128 4096 4.57748e-41 3888 183400 35.0986 960.083 1047.72 2042.96 2043.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1630 0.000128 4096 4.58869e-41 3872 183680 35.0988 1104.53 1048.37 2188.05 2188.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1630 0.000128 4096 4.58715e-41 3872 183360 35.118 1669.28 1048.54 2752.99 2753.04
