$date
	Fri Aug 07 00:24:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Gates_Level_02 $end
$var wire 1 ! A1 $end
$var wire 1 " N1 $end
$var reg 1 # inA $end
$var reg 1 $ inB $end
$var reg 1 % inC $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
1!
$end
#1
1%
#2
0!
0"
0%
1$
#3
1%
#4
1!
1"
0%
0$
1#
#5
1%
#6
0!
0"
0%
1$
#7
1%
#8
