<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p552" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_552{left:615px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_552{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_552{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_552{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_552{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_552{left:69px;bottom:728px;letter-spacing:0.13px;}
#t7_552{left:69px;bottom:705px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_552{left:69px;bottom:688px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_552{left:69px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_552{left:69px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_552{left:69px;bottom:630px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tc_552{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#td_552{left:69px;bottom:597px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#te_552{left:286px;bottom:603px;}
#tf_552{left:301px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_552{left:69px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#th_552{left:69px;bottom:563px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_552{left:69px;bottom:546px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tj_552{left:69px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tk_552{left:69px;bottom:505px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_552{left:69px;bottom:488px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_552{left:69px;bottom:471px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_552{left:69px;bottom:447px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_552{left:69px;bottom:410px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tp_552{left:69px;bottom:387px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_552{left:69px;bottom:371px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#tr_552{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#ts_552{left:838px;bottom:361px;}
#tt_552{left:69px;bottom:337px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_552{left:69px;bottom:320px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tv_552{left:784px;bottom:327px;letter-spacing:-0.09px;}
#tw_552{left:804px;bottom:320px;letter-spacing:-0.15px;}
#tx_552{left:69px;bottom:303px;letter-spacing:-0.35px;}
#ty_552{left:69px;bottom:267px;letter-spacing:0.13px;}
#tz_552{left:69px;bottom:244px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_552{left:69px;bottom:207px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t11_552{left:69px;bottom:184px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_552{left:69px;bottom:147px;letter-spacing:0.12px;word-spacing:0.02px;}
#t13_552{left:69px;bottom:125px;letter-spacing:-0.16px;}
#t14_552{left:74px;bottom:1059px;letter-spacing:-0.15px;}
#t15_552{left:198px;bottom:1059px;letter-spacing:-0.12px;}
#t16_552{left:386px;bottom:1059px;letter-spacing:-0.1px;}
#t17_552{left:386px;bottom:1043px;letter-spacing:-0.15px;}
#t18_552{left:464px;bottom:1059px;letter-spacing:-0.15px;}
#t19_552{left:464px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1a_552{left:561px;bottom:1059px;letter-spacing:-0.12px;}
#t1b_552{left:74px;bottom:1020px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1c_552{left:198px;bottom:1020px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_552{left:386px;bottom:1020px;letter-spacing:-0.1px;}
#t1e_552{left:464px;bottom:1020px;letter-spacing:-0.12px;}
#t1f_552{left:561px;bottom:1020px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_552{left:561px;bottom:1004px;letter-spacing:-0.12px;}
#t1h_552{left:74px;bottom:981px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1i_552{left:198px;bottom:981px;letter-spacing:-0.15px;}
#t1j_552{left:386px;bottom:981px;letter-spacing:-0.1px;}
#t1k_552{left:464px;bottom:981px;letter-spacing:-0.12px;}
#t1l_552{left:561px;bottom:981px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1m_552{left:561px;bottom:964px;letter-spacing:-0.12px;}
#t1n_552{left:561px;bottom:947px;letter-spacing:-0.12px;}
#t1o_552{left:74px;bottom:924px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1p_552{left:198px;bottom:924px;letter-spacing:-0.17px;}
#t1q_552{left:248px;bottom:931px;}
#t1r_552{left:258px;bottom:924px;letter-spacing:-0.15px;}
#t1s_552{left:70px;bottom:805px;letter-spacing:-0.14px;}
#t1t_552{left:69px;bottom:786px;letter-spacing:-0.11px;}
#t1u_552{left:386px;bottom:924px;letter-spacing:-0.1px;}
#t1v_552{left:464px;bottom:924px;letter-spacing:-0.12px;}
#t1w_552{left:561px;bottom:924px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1x_552{left:561px;bottom:907px;letter-spacing:-0.12px;}
#t1y_552{left:561px;bottom:891px;letter-spacing:-0.12px;}
#t1z_552{left:74px;bottom:868px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t20_552{left:198px;bottom:868px;letter-spacing:-0.18px;}
#t21_552{left:248px;bottom:874px;}
#t22_552{left:258px;bottom:868px;letter-spacing:-0.2px;}
#t23_552{left:386px;bottom:868px;letter-spacing:-0.1px;}
#t24_552{left:464px;bottom:868px;letter-spacing:-0.12px;}
#t25_552{left:561px;bottom:868px;letter-spacing:-0.12px;}
#t26_552{left:561px;bottom:851px;letter-spacing:-0.12px;}
#t27_552{left:561px;bottom:834px;letter-spacing:-0.12px;}

.s1_552{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_552{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_552{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_552{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_552{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_552{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_552{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_552{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_552{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.sa_552{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts552" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg552Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg552" style="-webkit-user-select: none;"><object width="935" height="1210" data="552/552.svg" type="image/svg+xml" id="pdf552" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_552" class="t s1_552">FSTSW/FNSTSW—Store x87 FPU Status Word </span>
<span id="t2_552" class="t s2_552">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_552" class="t s1_552">3-442 </span><span id="t4_552" class="t s1_552">Vol. 2A </span>
<span id="t5_552" class="t s3_552">FSTSW/FNSTSW—Store x87 FPU Status Word </span>
<span id="t6_552" class="t s4_552">Description </span>
<span id="t7_552" class="t s5_552">Stores the current value of the x87 FPU status word in the destination location. The destination operand can be </span>
<span id="t8_552" class="t s5_552">either a two-byte memory location or the AX register. The FSTSW instruction checks for and handles pending </span>
<span id="t9_552" class="t s5_552">unmasked floating-point exceptions before storing the status word; the FNSTSW instruction does not. </span>
<span id="ta_552" class="t s5_552">The FNSTSW AX form of the instruction is used primarily in conditional branching (for instance, after an FPU </span>
<span id="tb_552" class="t s5_552">comparison instruction or an FPREM, FPREM1, or FXAM instruction), where the direction of the branch depends on </span>
<span id="tc_552" class="t s5_552">the state of the FPU condition code flags. (See the section titled “Branching and Conditional Moves on FPU Condition </span>
<span id="td_552" class="t s5_552">Codes” in Chapter 8 of the Intel </span>
<span id="te_552" class="t s6_552">® </span>
<span id="tf_552" class="t s5_552">64 and IA-32 Architectures Software Developer’s Manual, Volume 1.) This </span>
<span id="tg_552" class="t s5_552">instruction can also be used to invoke exception handlers (by examining the exception flags) in environments that </span>
<span id="th_552" class="t s5_552">do not use interrupts. When the FNSTSW AX instruction is executed, the AX register is updated before the </span>
<span id="ti_552" class="t s5_552">processor executes any further instructions. The status stored in the AX register is thus guaranteed to be from the </span>
<span id="tj_552" class="t s5_552">completion of the prior FPU instruction. </span>
<span id="tk_552" class="t s5_552">The assembler issues two instructions for the FSTSW instruction (an FWAIT instruction followed by an FNSTSW </span>
<span id="tl_552" class="t s5_552">instruction), and the processor executes each of these instructions separately. If an exception is generated for </span>
<span id="tm_552" class="t s5_552">either of these instructions, the save EIP points to the instruction that caused the exception. </span>
<span id="tn_552" class="t s5_552">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="to_552" class="t s4_552">IA-32 Architecture Compatibility </span>
<span id="tp_552" class="t s5_552">When operating a Pentium or Intel486 processor in MS-DOS compatibility mode, it is possible (under unusual </span>
<span id="tq_552" class="t s5_552">circumstances) for an FNSTSW instruction to be interrupted prior to being executed to handle a pending FPU excep- </span>
<span id="tr_552" class="t s5_552">tion. See the section titled “No-Wait FPU Instructions Can Get FPU Interrupt in Window” in Appendix D of the Intel </span>
<span id="ts_552" class="t s6_552">® </span>
<span id="tt_552" class="t s5_552">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for a description of these circumstances. An </span>
<span id="tu_552" class="t s5_552">FNSTSW instruction cannot be interrupted in this way on later Intel processors, except for the Intel Quark </span>
<span id="tv_552" class="t s6_552">TM </span>
<span id="tw_552" class="t s5_552">X1000 </span>
<span id="tx_552" class="t s5_552">processor. </span>
<span id="ty_552" class="t s4_552">Operation </span>
<span id="tz_552" class="t s7_552">DEST := FPUStatusWord; </span>
<span id="t10_552" class="t s4_552">FPU Flags Affected </span>
<span id="t11_552" class="t s5_552">The C0, C1, C2, and C3 are undefined. </span>
<span id="t12_552" class="t s4_552">Floating-Point Exceptions </span>
<span id="t13_552" class="t s5_552">None. </span>
<span id="t14_552" class="t s8_552">Opcode </span><span id="t15_552" class="t s8_552">Instruction </span><span id="t16_552" class="t s8_552">64-Bit </span>
<span id="t17_552" class="t s8_552">Mode </span>
<span id="t18_552" class="t s8_552">Compat/ </span>
<span id="t19_552" class="t s8_552">Leg Mode </span>
<span id="t1a_552" class="t s8_552">Description </span>
<span id="t1b_552" class="t s7_552">9B DD /7 </span><span id="t1c_552" class="t s7_552">FSTSW m2byte </span><span id="t1d_552" class="t s7_552">Valid </span><span id="t1e_552" class="t s7_552">Valid </span><span id="t1f_552" class="t s7_552">Store FPU status word at m2byte after checking </span>
<span id="t1g_552" class="t s7_552">for pending unmasked floating-point exceptions. </span>
<span id="t1h_552" class="t s7_552">9B DF E0 </span><span id="t1i_552" class="t s7_552">FSTSW AX </span><span id="t1j_552" class="t s7_552">Valid </span><span id="t1k_552" class="t s7_552">Valid </span><span id="t1l_552" class="t s7_552">Store FPU status word in AX register after </span>
<span id="t1m_552" class="t s7_552">checking for pending unmasked floating-point </span>
<span id="t1n_552" class="t s7_552">exceptions. </span>
<span id="t1o_552" class="t s7_552">DD /7 </span><span id="t1p_552" class="t s7_552">FNSTSW </span>
<span id="t1q_552" class="t s9_552">1 </span>
<span id="t1r_552" class="t s7_552">m2byte </span>
<span id="t1s_552" class="t sa_552">NOTES: </span>
<span id="t1t_552" class="t s7_552">1. See IA-32 Architecture Compatibility section below. </span>
<span id="t1u_552" class="t s7_552">Valid </span><span id="t1v_552" class="t s7_552">Valid </span><span id="t1w_552" class="t s7_552">Store FPU status word at m2byte without </span>
<span id="t1x_552" class="t s7_552">checking for pending unmasked floating-point </span>
<span id="t1y_552" class="t s7_552">exceptions. </span>
<span id="t1z_552" class="t s7_552">DF E0 </span><span id="t20_552" class="t s7_552">FNSTSW </span>
<span id="t21_552" class="t s9_552">1 </span>
<span id="t22_552" class="t s7_552">AX </span><span id="t23_552" class="t s7_552">Valid </span><span id="t24_552" class="t s7_552">Valid </span><span id="t25_552" class="t s7_552">Store FPU status word in AX register without </span>
<span id="t26_552" class="t s7_552">checking for pending unmasked floating-point </span>
<span id="t27_552" class="t s7_552">exceptions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
