#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:59:21 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Sun Dec  8 18:08:00 2024
# Process ID: 17736
# Current directory: D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.runs/synth_1
# Command line: vivado.exe -log circuit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit.tcl
# Log file: D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.runs/synth_1/circuit.vds
# Journal file: D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.runs/synth_1\vivado.jou
# Running On        :JMM-Laptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16870 MB
# Swap memory       :12884 MB
# Total Virtual     :29755 MB
# Available Virtual :10174 MB
#-----------------------------------------------------------
source circuit.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 531.211 ; gain = 201.387
Command: read_checkpoint -auto_incremental -incremental D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/utils_1/imports/synth_1/circuit.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/utils_1/imports/synth_1/circuit.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top circuit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.965 ; gain = 448.070
---------------------------------------------------------------------------------
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/bin_to_ascii.v:33]
INFO: [Synth 8-6157] synthesizing module 'circuit' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/circuit.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/debouncer.v:23]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'keyboard_controller' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keyboard_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ps2_receiver' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/ps2_receiver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/ps2_receiver.v:59]
INFO: [Synth 8-6155] done synthesizing module 'ps2_receiver' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/ps2_receiver.v:23]
WARNING: [Synth 8-567] referenced signal 'keycode_prev' should be on the sensitivity list [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keyboard_controller.v:70]
INFO: [Synth 8-6157] synthesizing module 'bin_to_ascii' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/bin_to_ascii.v:23]
	Parameter NBYTES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_ascii' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/bin_to_ascii.v:23]
INFO: [Synth 8-6157] synthesizing module 'tx_rs232_controller' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/tx_rs232_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tx_rs232_controller' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/tx_rs232_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_controller' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keyboard_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer__parameterized0' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/debouncer.v:23]
	Parameter COUNT_MAX bound to: 127 - type: integer 
	Parameter COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer__parameterized0' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ascii_to_keycode' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/asccii_to_keycode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ascii_to_keycode' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/asccii_to_keycode.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_controller' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_tx_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_controller' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_tx_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_controller' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_rx_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_to_baudrate' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/clk_to_baudrate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_to_baudrate' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/clk_to_baudrate.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_rx.v:59]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_controller' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_rx_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/vga_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/vga_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'screen_data_controller' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'keycode_to_ascii' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keycode_to_ascii.v:23]
INFO: [Synth 8-6157] synthesizing module 'keycode_to_ascii_th' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keycode_to_ascii_th.v:24]
INFO: [Synth 8-6155] done synthesizing module 'keycode_to_ascii_th' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keycode_to_ascii_th.v:24]
INFO: [Synth 8-6157] synthesizing module 'keycode_to_ascii_en' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keycode_to_ascii_en.v:24]
INFO: [Synth 8-6155] done synthesizing module 'keycode_to_ascii_en' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keycode_to_ascii_en.v:24]
INFO: [Synth 8-6155] done synthesizing module 'keycode_to_ascii' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keycode_to_ascii.v:23]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/font_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'font_rom_th' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/font_rom_th.v:23]
INFO: [Synth 8-6155] done synthesizing module 'font_rom_th' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/font_rom_th.v:23]
INFO: [Synth 8-6157] synthesizing module 'font_rom_en' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/font_rom_en.v:29]
INFO: [Synth 8-226] default block is never used [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/font_rom_en.v:43]
INFO: [Synth 8-6155] done synthesizing module 'font_rom_en' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/font_rom_en.v:29]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/font_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/dual_port_ram.v:23]
	Parameter DATA_SIZE bound to: 10 - type: integer 
	Parameter ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/dual_port_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'pathorn_img_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/pathorn_img_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/pathorn_img_rom.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pathorn_img_rom' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/pathorn_img_rom.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (10) of module 'pathorn_img_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:270]
INFO: [Synth 8-6157] synthesizing module 'pacharaphon_img_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/pacharaphon_img_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/pacharaphon_img_rom.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pacharaphon_img_rom' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/pacharaphon_img_rom.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (10) of module 'pacharaphon_img_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:276]
INFO: [Synth 8-6157] synthesizing module 'data_to_rgb' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/data_to_rgb.v:23]
	Parameter MAX_X bound to: 80 - type: integer 
	Parameter MAX_Y bound to: 30 - type: integer 
	Parameter START_X bound to: 20 - type: integer 
	Parameter START_Y bound to: 5 - type: integer 
	Parameter END_X bound to: 60 - type: integer 
	Parameter END_Y bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'title_img_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/title_img_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/title_img_rom.v:30]
INFO: [Synth 8-6155] done synthesizing module 'title_img_rom' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/title_img_rom.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (10) of module 'title_img_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/data_to_rgb.v:97]
INFO: [Synth 8-6157] synthesizing module 'nyancat_img_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/nyancat_img_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/nyancat_img_rom.v:66]
INFO: [Synth 8-6155] done synthesizing module 'nyancat_img_rom' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/nyancat_img_rom.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'img_y' does not match port width (5) of module 'nyancat_img_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/data_to_rgb.v:150]
WARNING: [Synth 8-689] width (8) of port connection 'img_x' does not match port width (6) of module 'nyancat_img_rom' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/data_to_rgb.v:151]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_n' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/clock_divider_n.v:23]
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_n' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/clock_divider_n.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/data_to_rgb.v:223]
INFO: [Synth 8-6155] done synthesizing module 'data_to_rgb' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/data_to_rgb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'screen_data_controller' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'quad_7seg_controller' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/quad_7seg_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/hex_to_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/hex_to_7seg.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/quad_7seg_controller.v:65]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/quad_7seg_controller.v:65]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/quad_7seg_controller.v:65]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/quad_7seg_controller.v:65]
INFO: [Synth 8-6155] done synthesizing module 'quad_7seg_controller' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/quad_7seg_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'circuit' (0#1) [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/circuit.v:23]
WARNING: [Synth 8-7137] Register data_prev_reg in module ps2_receiver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/ps2_receiver.v:91]
WARNING: [Synth 8-7137] Register flag_prev_reg in module ps2_receiver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/ps2_receiver.v:89]
WARNING: [Synth 8-7137] Register cd_count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_tx.v:50]
WARNING: [Synth 8-7137] Register count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_tx.v:51]
WARNING: [Synth 8-7137] Register last_signal_in_reg in module uart_rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_rx.v:44]
WARNING: [Synth 8-7137] Register data_out_tick_reg in module uart_rx_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/uart_rx_controller.v:73]
WARNING: [Synth 8-7137] Register nyancat_y_reg in module data_to_rgb has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/data_to_rgb.v:137]
WARNING: [Synth 8-7137] Register nyancat_x_reg in module data_to_rgb has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/data_to_rgb.v:138]
WARNING: [Synth 8-7137] Register nyancat_area_reg in module data_to_rgb has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/data_to_rgb.v:142]
WARNING: [Synth 8-7137] Register first_8char_reg[7] in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:148]
WARNING: [Synth 8-7137] Register first_8char_reg[6] in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:148]
WARNING: [Synth 8-7137] Register first_8char_reg[5] in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:148]
WARNING: [Synth 8-7137] Register first_8char_reg[4] in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:148]
WARNING: [Synth 8-7137] Register first_8char_reg[3] in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:148]
WARNING: [Synth 8-7137] Register first_8char_reg[2] in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:148]
WARNING: [Synth 8-7137] Register first_8char_reg[1] in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:148]
WARNING: [Synth 8-7137] Register first_8char_reg[0] in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:148]
WARNING: [Synth 8-7137] Register is_flushing_line_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:157]
WARNING: [Synth 8-7137] Register cmd_code_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:235]
WARNING: [Synth 8-7137] Register pathorn_area_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:292]
WARNING: [Synth 8-7137] Register pacharaphon_area_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:293]
WARNING: [Synth 8-7137] Register pathorn_img_line_reg_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:294]
WARNING: [Synth 8-7137] Register pacharaphon_img_line_reg_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:295]
WARNING: [Synth 8-7137] Register pathorn_bit_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:296]
WARNING: [Synth 8-7137] Register pacharaphon_bit_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:297]
WARNING: [Synth 8-7137] Register pathorn_bit_delayed_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:298]
WARNING: [Synth 8-7137] Register pacharaphon_bit_delayed_reg in module screen_data_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/screen_data_controller.v:299]
WARNING: [Synth 8-7129] Port current_y[9] in module data_to_rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_y[3] in module data_to_rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_y[2] in module data_to_rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_y[1] in module data_to_rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_y[0] in module data_to_rgb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1525.504 ; gain = 586.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1525.504 ; gain = 586.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1525.504 ; gain = 586.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1525.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/constrs_1/new/Basys3_Constraints.xdc]
Finished Parsing XDC File [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/constrs_1/new/Basys3_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/constrs_1/new/Basys3_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/circuit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/circuit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1632.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1632.414 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'is_release_reg' [D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.srcs/sources_1/new/keyboard_controller.v:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 13    
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 91    
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   91 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 16    
	   8 Input   12 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 23    
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 11    
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 71    
	   3 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port current_y[9] in module data_to_rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_y[3] in module data_to_rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_y[2] in module data_to_rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_y[1] in module data_to_rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_y[0] in module data_to_rgb is either unconnected or has no load
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "sdc/dp_ram/ram_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "sdc/dp_ram/ram_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "sdc/dp_ram/ram_reg",trying to implement using LUTRAM
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+--------------------------------------+---------------+----------------+
|Module Name            | RTL Object                           | Depth x Width | Implemented As | 
+-----------------------+--------------------------------------+---------------+----------------+
|ascii_to_keycode       | keycode                              | 128x7         | LUT            | 
|ascii_to_keycode       | shift                                | 128x1         | LUT            | 
|keycode_to_ascii_th    | ascii                                | 256x7         | LUT            | 
|keycode_to_ascii_en    | ascii                                | 256x7         | LUT            | 
|title_img_rom          | line_out                             | 32x91         | LUT            | 
|screen_data_controller | nolabel_line96/kta_th/ascii          | 256x7         | LUT            | 
|screen_data_controller | nolabel_line96/kta_en/ascii          | 256x7         | LUT            | 
|screen_data_controller | ascii_to_font/fr_th/addr_reg_reg_rep | 2048x8        | Block RAM      | 
|screen_data_controller | ascii_to_font/fr_th/addr_reg_reg     | 2048x8        | Block RAM      | 
|circuit                | sw_atc_converter/keycode             | 128x7         | LUT            | 
|circuit                | sw_atc_converter/shift               | 128x1         | LUT            | 
+-----------------------+--------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------+-----------+----------------------+---------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------+-----------+----------------------+---------------+
|sdc         | dp_ram/ram_reg | Implied   | 4 K x 10             | RAM64M x 512  | 
+------------+----------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------+-----------+----------------------+---------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------+-----------+----------------------+---------------+
|sdc         | dp_ram/ram_reg | Implied   | 4 K x 10             | RAM64M x 512  | 
+------------+----------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sdc/ascii_to_font/fr_th/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sdc/ascii_to_font/fr_th/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    60|
|3     |LUT1     |    63|
|4     |LUT2     |   184|
|5     |LUT3     |   191|
|6     |LUT4     |   200|
|7     |LUT5     |   324|
|8     |LUT6     |  1742|
|9     |MUXF7    |   252|
|10    |MUXF8    |    44|
|11    |RAM64M   |   384|
|12    |RAM64X1D |   128|
|13    |RAMB18E1 |     2|
|15    |FDCE     |   613|
|16    |FDPE     |    30|
|17    |FDRE     |   343|
|18    |LD       |     1|
|19    |IBUF     |    15|
|20    |OBUF     |    39|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1632.414 ; gain = 693.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1632.414 ; gain = 586.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1632.414 ; gain = 693.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1632.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 871 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1632.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 513 instances were transformed.
  LD => LDCE: 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 384 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 128 instances

Synth Design complete | Checksum: 1c5477b2
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.414 ; gain = 1087.129
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1632.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/_SYNC-Folder/Vivado/final_project_teletype/final_project_teletype.runs/synth_1/circuit.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file circuit_utilization_synth.rpt -pb circuit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 18:08:51 2024...
