#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Nov  4 20:08:17 2023
# Process ID: 26192
# Current directory: C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1\vivado.jou
# Running On: 400p1t176rg0516, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 16943 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 430.441 ; gain = 162.906
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rpais/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23884
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.969 ; gain = 339.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:407]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1050]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1050]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 54 given [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1050]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:707]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:407]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:203]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:203]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:203]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:203]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:203]
INFO: [Synth 8-6157] synthesizing module 'design_1_srcnn_0_0' [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_srcnn_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_srcnn_0_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_srcnn_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWADDR' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWLEN' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWSIZE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWBURST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWLOCK' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWCACHE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWPROT' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWQOS' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_AWVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_WID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_WDATA' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_WSTRB' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_WLAST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_WVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_BREADY' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARADDR' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARLEN' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARSIZE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARBURST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARLOCK' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARCACHE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARPROT' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARQOS' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_ARVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i1_RREADY' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWADDR' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWLEN' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWSIZE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWBURST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWLOCK' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWCACHE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWPROT' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWQOS' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_AWVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_WID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_WDATA' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_WSTRB' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_WLAST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_WVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_BREADY' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARADDR' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARLEN' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARSIZE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARBURST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARLOCK' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARCACHE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARPROT' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARQOS' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_ARVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_w1_RREADY' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWADDR' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWLEN' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWSIZE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWBURST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWLOCK' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWCACHE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWPROT' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWQOS' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WDATA' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WSTRB' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WLAST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_BREADY' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWADDR' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWLEN' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWSIZE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWBURST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWLOCK' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWREGION' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWCACHE' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWPROT' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWQOS' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_AWVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_WID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_WDATA' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_WSTRB' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_WLAST' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_WVALID' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'm_axi_i2_BREADY' of module 'design_1_srcnn_0_0' is unconnected for instance 'srcnn_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'srcnn_0' of module 'design_1_srcnn_0_0' has 340 connections declared, but only 118 given [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:210]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/.Xil/Vivado-26192-400p1t176rg0516/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 84 connections declared, but only 75 given [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:329]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1948.777 ; gain = 439.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1948.777 ; gain = 439.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1948.777 ; gain = 439.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1948.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/design_1_srcnn_0_0/design_1_srcnn_0_0_in_context.xdc] for cell 'design_1_i/srcnn_0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/design_1_srcnn_0_0/design_1_srcnn_0_0_in_context.xdc] for cell 'design_1_i/srcnn_0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1952.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1952.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1952.703 ; gain = 442.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1952.703 ; gain = 442.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/srcnn_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1952.703 ; gain = 442.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1952.703 ; gain = 442.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1952.703 ; gain = 442.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2512.082 ; gain = 1002.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2512.156 ; gain = 1002.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2523.098 ; gain = 1013.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2536.914 ; gain = 1027.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2536.914 ; gain = 1027.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2536.914 ; gain = 1027.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2536.914 ; gain = 1027.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2536.914 ; gain = 1027.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2536.914 ; gain = 1027.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_ds_0           |         1|
|2     |design_1_auto_pc_0           |         1|
|3     |design_1_axi_smc_0           |         1|
|4     |design_1_rst_ps8_0_99M_0     |         1|
|5     |design_1_srcnn_0_0           |         1|
|6     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     1|
|2     |design_1_auto_pc           |     1|
|3     |design_1_axi_smc           |     1|
|4     |design_1_rst_ps8_0_99M     |     1|
|5     |design_1_srcnn_0           |     1|
|6     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2536.914 ; gain = 1027.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2536.914 ; gain = 1023.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2536.914 ; gain = 1027.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2536.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 41db983d
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 2588.871 ; gain = 2082.723
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  4 20:09:30 2023...
