Analysis & Synthesis report for main
Sun Nov 25 22:44:31 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main|main_datapath:D0|bulletFSM:B1|bullet_control:c1|current_state
 11. State Machine - |main|main_datapath:D0|enemyFSM:E0|enemy_control:c0_e|current_state
 12. State Machine - |main|main_datapath:D0|user_fsm:U0|user_control:c0_u|current_state
 13. State Machine - |main|main_control:C0|current_state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated
 21. Source assignments for main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component|altsyncram_gph1:auto_generated
 22. Source assignments for main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component|altsyncram_doo1:auto_generated
 23. Source assignments for main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component|altsyncram_p5j1:auto_generated
 24. Source assignments for main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 31. Parameter Settings for User Entity Instance: main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component
 35. altsyncram Parameter Settings by Entity Instance
 36. altpll Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite"
 38. Port Connectivity Checks: "main_datapath:D0"
 39. Port Connectivity Checks: "main_control:C0|frames_p_pulse_counter:u_counter_0"
 40. Port Connectivity Checks: "main_control:C0"
 41. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 42. Port Connectivity Checks: "vga_adapter:VGA"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 25 22:44:31 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; main                                        ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 260                                         ;
; Total pins                      ; 45                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 692,880                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+---------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                  ; Library ;
+---------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; frame_counter.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/frame_counter.v                       ;         ;
; enemyFSM.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v                            ;         ;
; vga_adapter/vga_pll.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_pll.v                 ;         ;
; vga_adapter/vga_controller.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_controller.v          ;         ;
; vga_adapter/vga_address_translator.v  ; yes             ; User Verilog HDL File                  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_address_translator.v  ;         ;
; vga_adapter/vga_adapter.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_adapter.v             ;         ;
; main.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v                                ;         ;
; output_files/user_fsm.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v               ;         ;
; on_chip_ram/ram560x3_enemy1.v         ; yes             ; User Wizard-Generated File             ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/ram560x3_enemy1.v         ;         ;
; on_chip_ram/rom560x3_user.v           ; yes             ; User Wizard-Generated File             ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom560x3_user.v           ;         ;
; bullet.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/bullet.v                              ;         ;
; on_chip_ram/rom76800x3_title.v        ; yes             ; User Wizard-Generated File             ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_title.v        ;         ;
; title_end_screen.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/title_end_screen.v                    ;         ;
; on_chip_ram/rom76800x3_end.v          ; yes             ; User Wizard-Generated File             ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_end.v          ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;         ;
; aglobal180.inc                        ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/aglobal180.inc                                                   ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;         ;
; altrom.inc                            ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altrom.inc                                                       ;         ;
; altram.inc                            ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altram.inc                                                       ;         ;
; altdpram.inc                          ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altdpram.inc                                                     ;         ;
; db/altsyncram_c3n1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_c3n1.tdf                ;         ;
; graphics/black.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/graphics/black.mif                    ;         ;
; db/decode_nma.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/decode_nma.tdf                     ;         ;
; db/decode_g2a.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/decode_g2a.tdf                     ;         ;
; db/mux_2hb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/mux_2hb.tdf                        ;         ;
; altpll.tdf                            ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altpll.tdf                                                       ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/stratix_pll.inc                                                  ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/stratixii_pll.inc                                                ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/cycloneii_pll.inc                                                ;         ;
; db/altpll_80u.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altpll_80u.tdf                     ;         ;
; db/altsyncram_gph1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_gph1.tdf                ;         ;
; graphics/spaceinvader_player.mif      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/graphics/spaceinvader_player.mif      ;         ;
; db/altsyncram_doo1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_doo1.tdf                ;         ;
; graphics/enemy_1.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/graphics/enemy_1.mif                  ;         ;
; db/altsyncram_p5j1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_p5j1.tdf                ;         ;
; graphics/spaceinvader_titlescreen.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/graphics/spaceinvader_titlescreen.mif ;         ;
; db/altsyncram_0ti1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_0ti1.tdf                ;         ;
; graphics/spaceinvader_endscreen.mif   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/graphics/spaceinvader_endscreen.mif   ;         ;
+---------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 379            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 645            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 109            ;
;     -- 5 input functions                    ; 140            ;
;     -- 4 input functions                    ; 102            ;
;     -- <=3 input functions                  ; 293            ;
;                                             ;                ;
; Dedicated logic registers                   ; 260            ;
;                                             ;                ;
; I/O pins                                    ; 45             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 692880         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 320            ;
; Total fan-out                               ; 5258           ;
; Average fan-out                             ; 4.83           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                      ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |main                                                   ; 645 (1)             ; 260 (0)                   ; 692880            ; 0          ; 45   ; 0            ; |main                                                                                                                                                    ; main                   ; work         ;
;    |main_control:C0|                                    ; 83 (28)             ; 48 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |main|main_control:C0                                                                                                                                    ; main_control           ; work         ;
;       |frames_p_pulse_counter:u_counter_0|              ; 55 (9)              ; 33 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |main|main_control:C0|frames_p_pulse_counter:u_counter_0                                                                                                 ; frames_p_pulse_counter ; work         ;
;          |frame_counter:f0|                             ; 46 (46)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|main_control:C0|frames_p_pulse_counter:u_counter_0|frame_counter:f0                                                                                ; frame_counter          ; work         ;
;    |main_datapath:D0|                                   ; 473 (256)           ; 178 (83)                  ; 462480            ; 0          ; 0    ; 0            ; |main|main_datapath:D0                                                                                                                                   ; main_datapath          ; work         ;
;       |bulletFSM:B1|                                    ; 41 (0)              ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|main_datapath:D0|bulletFSM:B1                                                                                                                      ; bulletFSM              ; work         ;
;          |bullet_control:c1|                            ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|main_datapath:D0|bulletFSM:B1|bullet_control:c1                                                                                                    ; bullet_control         ; work         ;
;          |bullet_datapath:d1|                           ; 38 (38)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|main_datapath:D0|bulletFSM:B1|bullet_datapath:d1                                                                                                   ; bullet_datapath        ; work         ;
;       |enemyFSM:E0|                                     ; 46 (1)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|main_datapath:D0|enemyFSM:E0                                                                                                                       ; enemyFSM               ; work         ;
;          |enemy_control:c0_e|                           ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|main_datapath:D0|enemyFSM:E0|enemy_control:c0_e                                                                                                    ; enemy_control          ; work         ;
;          |enemy_datapath:d0_e|                          ; 38 (38)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |main|main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e                                                                                                   ; enemy_datapath         ; work         ;
;       |screen_display:T1|                               ; 97 (87)             ; 41 (37)                   ; 460800            ; 0          ; 0    ; 0            ; |main|main_datapath:D0|screen_display:T1                                                                                                                 ; screen_display         ; work         ;
;          |rom76800x3_end:end_screen|                    ; 10 (0)              ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |main|main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen                                                                                       ; rom76800x3_end         ; work         ;
;             |altsyncram:altsyncram_component|           ; 10 (0)              ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |main|main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;                |altsyncram_0ti1:auto_generated|         ; 10 (0)              ; 4 (4)                     ; 230400            ; 0          ; 0    ; 0            ; |main|main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated                        ; altsyncram_0ti1        ; work         ;
;                   |decode_g2a:rden_decode|              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated|decode_g2a:rden_decode ; decode_g2a             ; work         ;
;          |rom76800x3_title:title_screen|                ; 0 (0)               ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |main|main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen                                                                                   ; rom76800x3_title       ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |main|main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component                                                   ; altsyncram             ; work         ;
;                |altsyncram_p5j1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |main|main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component|altsyncram_p5j1:auto_generated                    ; altsyncram_p5j1        ; work         ;
;       |user_fsm:U0|                                     ; 33 (0)              ; 26 (0)                    ; 1680              ; 0          ; 0    ; 0            ; |main|main_datapath:D0|user_fsm:U0                                                                                                                       ; user_fsm               ; work         ;
;          |user_control:c0_u|                            ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|main_datapath:D0|user_fsm:U0|user_control:c0_u                                                                                                     ; user_control           ; work         ;
;          |user_datapath:d0_u|                           ; 27 (27)             ; 23 (23)                   ; 1680              ; 0          ; 0    ; 0            ; |main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u                                                                                                    ; user_datapath          ; work         ;
;             |rom560x3_user:user_sprite|                 ; 0 (0)               ; 0 (0)                     ; 1680              ; 0          ; 0    ; 0            ; |main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite                                                                          ; rom560x3_user          ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 1680              ; 0          ; 0    ; 0            ; |main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component                                          ; altsyncram             ; work         ;
;                   |altsyncram_gph1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 1680              ; 0          ; 0    ; 0            ; |main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component|altsyncram_gph1:auto_generated           ; altsyncram_gph1        ; work         ;
;    |vga_adapter:VGA|                                    ; 88 (1)              ; 34 (0)                    ; 230400            ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA                                                                                                                                    ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 33 (0)              ; 8 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                             ; altsyncram             ; work         ;
;          |altsyncram_c3n1:auto_generated|               ; 33 (0)              ; 8 (8)                     ; 230400            ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated                                                                              ; altsyncram_c3n1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated|decode_g2a:rden_decode_b                                                     ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated|decode_nma:decode2                                                           ; decode_nma             ; work         ;
;             |mux_2hb:mux3|                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated|mux_2hb:mux3                                                                 ; mux_2hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                       ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_controller:controller                                                                                                          ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                             ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_pll:mypll                                                                                                                      ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                              ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                    ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 76800        ; 3            ; --           ; --           ; 230400 ; ./graphics/spaceinvader_endscreen.mif    ;
; main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component|altsyncram_p5j1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 76800        ; 3            ; --           ; --           ; 230400 ; ../graphics/spaceInvader_titlescreen.mif ;
; main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component|altsyncram_gph1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 560          ; 3            ; --           ; --           ; 1680   ; ./graphics/spaceInvader_player.mif       ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; graphics/black.mif                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                      ; IP Include File                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+--------------------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite ; on_chip_ram/ram560x3_enemy1.v  ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen                   ; on_chip_ram/rom76800x3_end.v   ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen               ; on_chip_ram/rom76800x3_title.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite      ; on_chip_ram/rom560x3_user.v    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |main|main_datapath:D0|bulletFSM:B1|bullet_control:c1|current_state                          ;
+-----------------------------+---------------------------+-----------------------------+----------------------+
; Name                        ; current_state.S_WAIT_PLOT ; current_state.S_FINISH_PLOT ; current_state.S_PLOT ;
+-----------------------------+---------------------------+-----------------------------+----------------------+
; current_state.S_WAIT_PLOT   ; 0                         ; 0                           ; 0                    ;
; current_state.S_PLOT        ; 1                         ; 0                           ; 1                    ;
; current_state.S_FINISH_PLOT ; 1                         ; 1                           ; 0                    ;
+-----------------------------+---------------------------+-----------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |main|main_datapath:D0|enemyFSM:E0|enemy_control:c0_e|current_state                          ;
+-----------------------------+---------------------------+-----------------------------+----------------------+
; Name                        ; current_state.S_WAIT_PLOT ; current_state.S_FINISH_PLOT ; current_state.S_PLOT ;
+-----------------------------+---------------------------+-----------------------------+----------------------+
; current_state.S_WAIT_PLOT   ; 0                         ; 0                           ; 0                    ;
; current_state.S_PLOT        ; 1                         ; 0                           ; 1                    ;
; current_state.S_FINISH_PLOT ; 1                         ; 1                           ; 0                    ;
+-----------------------------+---------------------------+-----------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |main|main_datapath:D0|user_fsm:U0|user_control:c0_u|current_state                           ;
+-----------------------------+---------------------------+-----------------------------+----------------------+
; Name                        ; current_state.S_WAIT_PLOT ; current_state.S_FINISH_PLOT ; current_state.S_PLOT ;
+-----------------------------+---------------------------+-----------------------------+----------------------+
; current_state.S_WAIT_PLOT   ; 0                         ; 0                           ; 0                    ;
; current_state.S_PLOT        ; 1                         ; 0                           ; 1                    ;
; current_state.S_FINISH_PLOT ; 1                         ; 1                           ; 0                    ;
+-----------------------------+---------------------------+-----------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|main_control:C0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------+----------------------------+------------------------------+------------------------------+----------------------------------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+-------------------------------+--------------------------------+------------------------------+----------------------------+
; Name                             ; current_state.S_DONE_PLOTS ; current_state.S_PLOT_ENEMIES ; current_state.S_MOVE_ENEMIES ; current_state.S_BLACKOUT_ENEMIES ; current_state.S_BLACKOUT_E_PREP ; current_state.S_CHECK_COLLISION ; current_state.S_PLOT_BULLET ; current_state.S_MOVE_BULLET ; current_state.S_BLACKOUT_BULLET ; current_state.S_PREP_SHOOTING ; current_state.S_PLOT_USER ; current_state.S_MOVE_USER ; current_state.S_BLACKOUT_USER ; current_state.S_BLACKOUT_TITLE ; current_state.S_TITLE_SCREEN ; current_state.S_END_SCREEN ;
+----------------------------------+----------------------------+------------------------------+------------------------------+----------------------------------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+-------------------------------+--------------------------------+------------------------------+----------------------------+
; current_state.S_TITLE_SCREEN     ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 0                            ; 0                          ;
; current_state.S_BLACKOUT_TITLE   ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 1                              ; 1                            ; 0                          ;
; current_state.S_BLACKOUT_USER    ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 1                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_MOVE_USER        ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 1                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_PLOT_USER        ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 1                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_PREP_SHOOTING    ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 1                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_BLACKOUT_BULLET  ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 1                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_MOVE_BULLET      ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 1                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_PLOT_BULLET      ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 1                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_CHECK_COLLISION  ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 1                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_BLACKOUT_E_PREP  ; 0                          ; 0                            ; 0                            ; 0                                ; 1                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_BLACKOUT_ENEMIES ; 0                          ; 0                            ; 0                            ; 1                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_MOVE_ENEMIES     ; 0                          ; 0                            ; 1                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_PLOT_ENEMIES     ; 0                          ; 1                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_DONE_PLOTS       ; 1                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 0                          ;
; current_state.S_END_SCREEN       ; 0                          ; 0                            ; 0                            ; 0                                ; 0                               ; 0                               ; 0                           ; 0                           ; 0                               ; 0                             ; 0                         ; 0                         ; 0                             ; 0                              ; 1                            ; 1                          ;
+----------------------------------+----------------------------+------------------------------+------------------------------+----------------------------------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+-------------------------------+--------------------------------+------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                        ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------------+------------------------+
; main_control:C0|speed_divider[2]                   ; main_control:C0|current_state.S_DONE_PLOTS ; yes                    ;
; main_control:C0|speed_divider[1]                   ; main_control:C0|current_state.S_DONE_PLOTS ; yes                    ;
; main_control:C0|speed_divider[0]                   ; main_control:C0|current_state.S_DONE_PLOTS ; yes                    ;
; main_control:C0|speed_divider[3]                   ; main_control:C0|current_state.S_DONE_PLOTS ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                            ;                        ;
+----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; main_datapath:D0|score[1..4]                                                                                                                     ; Lost fanout                                                                                                                                              ;
; main_datapath:D0|score[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[0][0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[0][1]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[1][0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[1][1]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[2][0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[2][1]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[3][0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[3][1]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[4][0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[4][1]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[5][0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[5][1]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[6][0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[6][1]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[7][0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[7][1]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[8][0]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemies_alive[8][1]                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; main_control:C0|frames_p_pulse_counter:u_counter_0|frame_counter:f0|start                                                                        ; Merged with main_control:C0|frames_p_pulse_counter:u_counter_0|start                                                                                     ;
; main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component|altsyncram_p5j1:auto_generated|address_reg_a[3] ; Merged with main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated|address_reg_a[3] ;
; main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component|altsyncram_p5j1:auto_generated|address_reg_a[2] ; Merged with main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated|address_reg_a[2] ;
; main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component|altsyncram_p5j1:auto_generated|address_reg_a[1] ; Merged with main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated|address_reg_a[1] ;
; main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component|altsyncram_p5j1:auto_generated|address_reg_a[0] ; Merged with main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated|address_reg_a[0] ;
; main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|colour[1]                                                                                       ; Lost fanout                                                                                                                                              ;
; main_datapath:D0|bulletFSM:B1|bullet_control:c1|current_state~4                                                                                  ; Lost fanout                                                                                                                                              ;
; main_datapath:D0|bulletFSM:B1|bullet_control:c1|current_state~5                                                                                  ; Lost fanout                                                                                                                                              ;
; main_datapath:D0|enemyFSM:E0|enemy_control:c0_e|current_state~4                                                                                  ; Lost fanout                                                                                                                                              ;
; main_datapath:D0|enemyFSM:E0|enemy_control:c0_e|current_state~5                                                                                  ; Lost fanout                                                                                                                                              ;
; main_datapath:D0|enemyFSM:E0|enemy_control:c0_e|current_state~6                                                                                  ; Lost fanout                                                                                                                                              ;
; main_datapath:D0|user_fsm:U0|user_control:c0_u|current_state~4                                                                                   ; Lost fanout                                                                                                                                              ;
; main_datapath:D0|user_fsm:U0|user_control:c0_u|current_state~5                                                                                   ; Lost fanout                                                                                                                                              ;
; main_datapath:D0|user_fsm:U0|user_control:c0_u|current_state~6                                                                                   ; Lost fanout                                                                                                                                              ;
; main_control:C0|current_state~2                                                                                                                  ; Lost fanout                                                                                                                                              ;
; main_control:C0|current_state~3                                                                                                                  ; Lost fanout                                                                                                                                              ;
; main_control:C0|current_state~4                                                                                                                  ; Lost fanout                                                                                                                                              ;
; main_control:C0|current_state~5                                                                                                                  ; Lost fanout                                                                                                                                              ;
; main_control:C0|current_state~7                                                                                                                  ; Lost fanout                                                                                                                                              ;
; main_control:C0|current_state.S_END_SCREEN                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|colour[0,2]                                                                                     ; Lost fanout                                                                                                                                              ;
; Total Number of Removed Registers = 45                                                                                                           ;                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+--------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register                      ;
+--------------------------------------+---------------------------+-------------------------------------------------------------+
; main_datapath:D0|enemies_alive[0][0] ; Stuck at VCC              ; main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|colour[1], ;
;                                      ; due to stuck port data_in ; main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|colour[2], ;
;                                      ;                           ; main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|colour[0]  ;
+--------------------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 260   ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 143   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; main_datapath:D0|anchor_x[3]           ; 21      ;
; main_datapath:D0|user_x_coord[7]       ; 4       ;
; main_datapath:D0|anchor_y[3]           ; 10      ;
; main_datapath:D0|user_x_coord[1]       ; 4       ;
; main_datapath:D0|user_x_coord[4]       ; 5       ;
; main_datapath:D0|direction_e           ; 9       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |main|main_datapath:D0|screen_display:T1|counter[14]                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |main|main_control:C0|frames_p_pulse_counter:u_counter_0|frame_counter:f0|Q[24]                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |main|main_control:C0|frames_p_pulse_counter:u_counter_0|frame_counter:f0|Q[8]                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |main|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u|y_sprite[0]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|y_sprite[0]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |main|main_datapath:D0|screen_display:T1|Y_pos[0]                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |main|main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|colour[0]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u|counter[0]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|main_datapath:D0|bulletFSM:B1|bullet_datapath:d1|y_offset[0]                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main|main_control:C0|frames_p_pulse_counter:u_counter_0|current_frame[3]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|main_datapath:D0|user_fsm:U0|user_datapath:d0_u|x_sprite[0]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|x_sprite[0]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|main_datapath:D0|screen_display:T1|X_pos[7]                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |main|main_datapath:D0|Y[7]                                                                                   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |main|main_datapath:D0|X[8]                                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |main|main_datapath:D0|user_x_coord[3]                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |main|main_datapath:D0|colour[2]                                                                              ;
; 21:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |main|main_datapath:D0|screen_display:T1|colour[1]                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |main|main_datapath:D0|user_x_coord[4]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |main|main_datapath:D0|bulletFSM:B1|bullet_datapath:d1|Add0                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|main_datapath:D0|X_pos_init[1]                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated|mux_2hb:mux3|l4_w0_n0_mux_dataout ;
; 19:1               ; 3 bits    ; 36 LEs        ; 21 LEs               ; 15 LEs                 ; No         ; |main|main_datapath:D0|X_pos_init[8]                                                                          ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |main|main_datapath:D0|bulletFSM:B1|bullet_datapath:d1|Add0                                                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |main|main_datapath:D0|bulletFSM:B1|bullet_datapath:d1|Add0                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component|altsyncram_gph1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component|altsyncram_doo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component|altsyncram_p5j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA  ;
+-------------------------+--------------------+----------------+
; Parameter Name          ; Value              ; Type           ;
+-------------------------+--------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 1                  ; Signed Integer ;
; MONOCHROME              ; FALSE              ; String         ;
; RESOLUTION              ; 320x240            ; String         ;
; BACKGROUND_IMAGE        ; graphics/black.mif ; String         ;
+-------------------------+--------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; graphics/black.mif   ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_c3n1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                                         ;
+------------------------------------+------------------------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                                                      ;
; WIDTH_A                            ; 3                                  ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 10                                 ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 560                                ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                                      ;
; WIDTH_B                            ; 1                                  ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                                      ;
; INIT_FILE                          ; ./graphics/spaceInvader_player.mif ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_gph1                    ; Untyped                                                                      ;
+------------------------------------+------------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                          ;
+------------------------------------+------------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 3                      ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 560                    ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                      ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                                       ;
; INIT_FILE                          ; ./graphics/Enemy_1.mif ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_doo1        ; Untyped                                                                                       ;
+------------------------------------+------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                          ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                       ;
; WIDTH_A                            ; 3                                        ; Signed Integer                                                ;
; WIDTHAD_A                          ; 17                                       ; Signed Integer                                                ;
; NUMWORDS_A                         ; 76800                                    ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                       ;
; WIDTH_B                            ; 1                                        ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                       ;
; INIT_FILE                          ; ../graphics/spaceInvader_titlescreen.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_p5j1                          ; Untyped                                                       ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                         ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                      ;
; WIDTH_A                            ; 3                                     ; Signed Integer                                               ;
; WIDTHAD_A                          ; 17                                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 76800                                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                      ;
; WIDTH_B                            ; 1                                     ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                      ;
; INIT_FILE                          ; ./graphics/spaceinvader_endscreen.mif ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0ti1                       ; Untyped                                                      ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                              ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                                              ;
;     -- NUMWORDS_A                         ; 76800                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 3                                                                                                              ;
;     -- NUMWORDS_B                         ; 76800                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 3                                                                                                              ;
;     -- NUMWORDS_A                         ; 560                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 3                                                                                                              ;
;     -- NUMWORDS_A                         ; 560                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 3                                                                                                              ;
;     -- NUMWORDS_A                         ; 76800                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 3                                                                                                              ;
;     -- NUMWORDS_A                         ; 76800                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite"                                                                                                        ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (3 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_datapath:D0"                                                                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; score ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "score[4..1]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_control:C0|frames_p_pulse_counter:u_counter_0" ;
+--------------------+-------+----------+----------------------------------------+
; Port               ; Type  ; Severity ; Details                                ;
+--------------------+-------+----------+----------------------------------------+
; frames_pulse[5..1] ; Input ; Info     ; Stuck at GND                           ;
; frames_pulse[0]    ; Input ; Info     ; Stuck at VCC                           ;
+--------------------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_control:C0"                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; check_collision ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; plot ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 260                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 60                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 65                          ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 31                          ;
;     SCLR SLD          ; 18                          ;
;     plain             ; 58                          ;
; arriav_lcell_comb     ; 646                         ;
;     arith             ; 172                         ;
;         1 data inputs ; 138                         ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 13                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 451                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 71                          ;
;         4 data inputs ; 97                          ;
;         5 data inputs ; 127                         ;
;         6 data inputs ; 109                         ;
;     shared            ; 22                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 45                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 93                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 25 22:44:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (125092): Tcl Script File rom76800x3_end.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rom76800x3_end.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file frame_counter.v
    Info (12023): Found entity 1: frames_p_pulse_counter File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/frame_counter.v Line: 1
    Info (12023): Found entity 2: frame_counter File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/frame_counter.v Line: 29
Info (12021): Found 3 design units, including 3 entities, in source file enemyfsm.v
    Info (12023): Found entity 1: enemyFSM File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 2
    Info (12023): Found entity 2: enemy_control File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 47
    Info (12023): Found entity 3: enemy_datapath File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 107
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_adapter.v Line: 78
Warning (10463): Verilog HDL Declaration warning at main.v(153): "continue" is SystemVerilog-2005 keyword File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 153
Info (12021): Found 3 design units, including 3 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 3
    Info (12023): Found entity 2: main_control File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 145
    Info (12023): Found entity 3: main_datapath File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 325
Info (12021): Found 3 design units, including 3 entities, in source file output_files/user_fsm.v
    Info (12023): Found entity 1: user_fsm File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v Line: 2
    Info (12023): Found entity 2: user_control File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v Line: 42
    Info (12023): Found entity 3: user_datapath File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file on_chip_ram/ram400x3_user.v
    Info (12023): Found entity 1: ram400x3_user File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/ram400x3_user.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file on_chip_ram/ram560x3_enemy1.v
    Info (12023): Found entity 1: ram560x3_enemy1 File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/ram560x3_enemy1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file on_chip_ram/rom560x3_user.v
    Info (12023): Found entity 1: rom560x3_user File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom560x3_user.v Line: 39
Info (12021): Found 3 design units, including 3 entities, in source file bullet.v
    Info (12023): Found entity 1: bulletFSM File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/bullet.v Line: 1
    Info (12023): Found entity 2: bullet_control File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/bullet.v Line: 38
    Info (12023): Found entity 3: bullet_datapath File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/bullet.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file on_chip_ram/rom76800x3_title.v
    Info (12023): Found entity 1: rom76800x3_title File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_title.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file title_end_screen.v
    Info (12023): Found entity 1: screen_display File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/title_end_screen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file on_chip_ram/rom76800x3_end.v
    Info (12023): Found entity 1: rom76800x3_end File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_end.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at main.v(38): created implicit net for "shoot" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at main.v(104): created implicit net for "check_collison" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 104
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.v(38): object "shoot" assigned a value but never read File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 38
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 64
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "graphics/black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3n1.tdf
    Info (12023): Found entity 1: altsyncram_c3n1 File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_c3n1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_c3n1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated|decode_nma:decode2" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_c3n1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_c3n1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3n1:auto_generated|mux_2hb:mux3" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_c3n1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "main_control" for hierarchy "main_control:C0" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 108
Warning (10230): Verilog HDL assignment warning at main.v(298): truncated value with size 32 to match size of target (4) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 298
Warning (10270): Verilog HDL Case Statement warning at main.v(249): incomplete case statement has no default case item File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 249
Info (10264): Verilog HDL Case Statement information at main.v(249): all case item expressions in this case statement are onehot File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 249
Warning (10240): Verilog HDL Always Construct warning at main.v(227): inferring latch(es) for variable "speed_divider", which holds its previous value in one or more paths through the always construct File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 227
Info (10041): Inferred latch for "speed_divider[0]" at main.v(227) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 227
Info (10041): Inferred latch for "speed_divider[1]" at main.v(227) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 227
Info (10041): Inferred latch for "speed_divider[2]" at main.v(227) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 227
Info (10041): Inferred latch for "speed_divider[3]" at main.v(227) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 227
Info (12128): Elaborating entity "frames_p_pulse_counter" for hierarchy "main_control:C0|frames_p_pulse_counter:u_counter_0" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 163
Warning (10230): Verilog HDL assignment warning at frame_counter.v(21): truncated value with size 32 to match size of target (6) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/frame_counter.v Line: 21
Info (12128): Elaborating entity "frame_counter" for hierarchy "main_control:C0|frames_p_pulse_counter:u_counter_0|frame_counter:f0" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/frame_counter.v Line: 10
Warning (10230): Verilog HDL assignment warning at frame_counter.v(48): truncated value with size 32 to match size of target (26) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/frame_counter.v Line: 48
Warning (10230): Verilog HDL assignment warning at frame_counter.v(51): truncated value with size 32 to match size of target (1) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/frame_counter.v Line: 51
Info (12128): Elaborating entity "main_datapath" for hierarchy "main_datapath:D0" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 139
Warning (10230): Verilog HDL assignment warning at main.v(403): truncated value with size 32 to match size of target (9) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 403
Warning (10230): Verilog HDL assignment warning at main.v(404): truncated value with size 32 to match size of target (8) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 404
Warning (10230): Verilog HDL assignment warning at main.v(405): truncated value with size 32 to match size of target (6) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 405
Warning (10230): Verilog HDL assignment warning at main.v(406): truncated value with size 32 to match size of target (6) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 406
Warning (10230): Verilog HDL assignment warning at main.v(408): truncated value with size 32 to match size of target (1) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 408
Warning (10240): Verilog HDL Always Construct warning at main.v(386): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 386
Warning (10240): Verilog HDL Always Construct warning at main.v(386): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 386
Warning (10230): Verilog HDL assignment warning at main.v(482): truncated value with size 32 to match size of target (9) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 482
Warning (10230): Verilog HDL assignment warning at main.v(483): truncated value with size 32 to match size of target (9) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 483
Info (10264): Verilog HDL Case Statement information at main.v(481): all case item expressions in this case statement are onehot File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 481
Warning (10230): Verilog HDL assignment warning at main.v(489): truncated value with size 32 to match size of target (8) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 489
Warning (10230): Verilog HDL assignment warning at main.v(501): truncated value with size 32 to match size of target (9) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 501
Warning (10230): Verilog HDL assignment warning at main.v(502): truncated value with size 32 to match size of target (8) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 502
Warning (10230): Verilog HDL assignment warning at main.v(529): truncated value with size 32 to match size of target (1) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 529
Warning (10230): Verilog HDL assignment warning at main.v(543): truncated value with size 32 to match size of target (5) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 543
Warning (10230): Verilog HDL assignment warning at main.v(560): truncated value with size 32 to match size of target (1) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 560
Warning (10230): Verilog HDL assignment warning at main.v(561): truncated value with size 32 to match size of target (1) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 561
Info (12128): Elaborating entity "user_fsm" for hierarchy "main_datapath:D0|user_fsm:U0" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 426
Info (12128): Elaborating entity "user_control" for hierarchy "main_datapath:D0|user_fsm:U0|user_control:c0_u" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v Line: 25
Info (12128): Elaborating entity "user_datapath" for hierarchy "main_datapath:D0|user_fsm:U0|user_datapath:d0_u" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v Line: 37
Warning (10230): Verilog HDL assignment warning at user_fsm.v(141): truncated value with size 32 to match size of target (10) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v Line: 141
Warning (10230): Verilog HDL assignment warning at user_fsm.v(142): truncated value with size 32 to match size of target (5) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v Line: 142
Warning (10230): Verilog HDL assignment warning at user_fsm.v(143): truncated value with size 32 to match size of target (5) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v Line: 143
Info (12128): Elaborating entity "rom560x3_user" for hierarchy "main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/output_files/user_fsm.v Line: 126
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom560x3_user.v Line: 81
Info (12130): Elaborated megafunction instantiation "main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom560x3_user.v Line: 81
Info (12133): Instantiated megafunction "main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom560x3_user.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./graphics/spaceInvader_player.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "560"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gph1.tdf
    Info (12023): Found entity 1: altsyncram_gph1 File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_gph1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gph1" for hierarchy "main_datapath:D0|user_fsm:U0|user_datapath:d0_u|rom560x3_user:user_sprite|altsyncram:altsyncram_component|altsyncram_gph1:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "enemyFSM" for hierarchy "main_datapath:D0|enemyFSM:E0" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 438
Warning (10230): Verilog HDL assignment warning at enemyFSM.v(20): truncated value with size 32 to match size of target (1) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 20
Info (12128): Elaborating entity "enemy_control" for hierarchy "main_datapath:D0|enemyFSM:E0|enemy_control:c0_e" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 29
Info (12128): Elaborating entity "enemy_datapath" for hierarchy "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 43
Warning (10230): Verilog HDL assignment warning at enemyFSM.v(149): truncated value with size 32 to match size of target (10) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 149
Warning (10230): Verilog HDL assignment warning at enemyFSM.v(150): truncated value with size 32 to match size of target (5) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 150
Warning (10230): Verilog HDL assignment warning at enemyFSM.v(151): truncated value with size 32 to match size of target (5) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 151
Info (12128): Elaborating entity "ram560x3_enemy1" for hierarchy "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/enemyFSM.v Line: 132
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/ram560x3_enemy1.v Line: 85
Info (12130): Elaborated megafunction instantiation "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/ram560x3_enemy1.v Line: 85
Info (12133): Instantiated megafunction "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/ram560x3_enemy1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./graphics/Enemy_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "560"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_doo1.tdf
    Info (12023): Found entity 1: altsyncram_doo1 File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_doo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_doo1" for hierarchy "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component|altsyncram_doo1:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bulletFSM" for hierarchy "main_datapath:D0|bulletFSM:B1" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 448
Warning (10230): Verilog HDL assignment warning at bullet.v(14): truncated value with size 32 to match size of target (1) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/bullet.v Line: 14
Info (12128): Elaborating entity "bullet_control" for hierarchy "main_datapath:D0|bulletFSM:B1|bullet_control:c1" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/bullet.v Line: 23
Info (12128): Elaborating entity "bullet_datapath" for hierarchy "main_datapath:D0|bulletFSM:B1|bullet_datapath:d1" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/bullet.v Line: 34
Warning (10230): Verilog HDL assignment warning at bullet.v(120): truncated value with size 32 to match size of target (2) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/bullet.v Line: 120
Info (12128): Elaborating entity "screen_display" for hierarchy "main_datapath:D0|screen_display:T1" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 458
Warning (10230): Verilog HDL assignment warning at title_end_screen.v(37): truncated value with size 32 to match size of target (17) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/title_end_screen.v Line: 37
Warning (10230): Verilog HDL assignment warning at title_end_screen.v(38): truncated value with size 32 to match size of target (9) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/title_end_screen.v Line: 38
Warning (10230): Verilog HDL assignment warning at title_end_screen.v(39): truncated value with size 32 to match size of target (8) File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/title_end_screen.v Line: 39
Info (12128): Elaborating entity "rom76800x3_title" for hierarchy "main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/title_end_screen.v Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_title.v Line: 81
Info (12130): Elaborated megafunction instantiation "main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_title.v Line: 81
Info (12133): Instantiated megafunction "main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_title.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../graphics/spaceInvader_titlescreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p5j1.tdf
    Info (12023): Found entity 1: altsyncram_p5j1 File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_p5j1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_p5j1" for hierarchy "main_datapath:D0|screen_display:T1|rom76800x3_title:title_screen|altsyncram:altsyncram_component|altsyncram_p5j1:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom76800x3_end" for hierarchy "main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/title_end_screen.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_end.v Line: 81
Info (12130): Elaborated megafunction instantiation "main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_end.v Line: 81
Info (12133): Instantiated megafunction "main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/on_chip_ram/rom76800x3_end.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./graphics/spaceinvader_endscreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ti1.tdf
    Info (12023): Found entity 1: altsyncram_0ti1 File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_0ti1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_0ti1" for hierarchy "main_datapath:D0|screen_display:T1|rom76800x3_end:end_screen|altsyncram:altsyncram_component|altsyncram_0ti1:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component|altsyncram_doo1:auto_generated|q_a[1]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_doo1.tdf Line: 61
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component|altsyncram_doo1:auto_generated|q_a[2]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_doo1.tdf Line: 86
        Warning (14320): Synthesized away node "main_datapath:D0|enemyFSM:E0|enemy_datapath:d0_e|ram560x3_enemy1:enemy1_sprite|altsyncram:altsyncram_component|altsyncram_doo1:auto_generated|q_a[0]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altsyncram_doo1.tdf Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 30
    Warning (13410): Pin "Score" is stuck at GND File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 34
Info (286030): Timing-Driven Synthesis is running
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v Line: 23
Info (21057): Implemented 809 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 670 logic cells
    Info (21064): Implemented 93 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 449 warnings
    Info: Peak virtual memory: 4949 megabytes
    Info: Processing ended: Sun Nov 25 22:44:31 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:38


