\hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status}{}\doxysection{A\+H\+B1 Peripheral Clock Enable Disable Status}
\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the A\+H\+B1 peripheral clock.  


A\+H\+B1 Peripheral Clock Enable Disable Status 的协作图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga8e182ed43301e2586bc198a729b50436}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+H\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+H\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gaab05e603c9cadd72e4b6397837b46cef}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad0ccdaf669ea327e80c455db4dc36177}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A2\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga2d73b007700fe1576c7965ce677148bd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9b9353035473ac5f144f6e5385c4bebb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga5e939d98ecca025c028bd1d837b84c81}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9c405e3a8e5219c98d0262e18bd0eed9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+H\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+H\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gae89d94d6252c79e450623f69eb939ed6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga725d2a38d8519867922438d48a5885cf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A2\+EN)) == R\+E\+S\+ET)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Get the enable or disable status of the A\+H\+B1 peripheral clock. 

\begin{DoxyNote}{注解}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gae89d94d6252c79e450623f69eb939ed6}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gae89d94d6252c79e450623f69eb939ed6}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 458 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gaab05e603c9cadd72e4b6397837b46cef}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gaab05e603c9cadd72e4b6397837b46cef}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 451 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga725d2a38d8519867922438d48a5885cf}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga725d2a38d8519867922438d48a5885cf}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A2\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 459 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad0ccdaf669ea327e80c455db4dc36177}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad0ccdaf669ea327e80c455db4dc36177}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A2\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 452 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga2d73b007700fe1576c7965ce677148bd}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga2d73b007700fe1576c7965ce677148bd}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 454 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 447 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9b9353035473ac5f144f6e5385c4bebb}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9b9353035473ac5f144f6e5385c4bebb}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 455 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 448 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga5e939d98ecca025c028bd1d837b84c81}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga5e939d98ecca025c028bd1d837b84c81}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 456 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 449 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9c405e3a8e5219c98d0262e18bd0eed9}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga9c405e3a8e5219c98d0262e18bd0eed9}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+H\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+H\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 457 行定义.

\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga8e182ed43301e2586bc198a729b50436}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status_ga8e182ed43301e2586bc198a729b50436}} 
\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+H\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+E\+NR \&(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+H\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 450 行定义.

