// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "12/01/2017 20:20:07"

// 
// Device: Altera 5CGXFC5C6F27C7 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module bjt (
	globalclock,
	rst,
	tx_spi_sclk,
	tx_spi_sync,
	tx_spi_din,
	ADC_CONVST,
	ADC_SCK,
	ADC_SDI,
	ADC_SDO,
	uart_tx);
input 	globalclock;
input 	rst;
output 	tx_spi_sclk;
output 	tx_spi_sync;
output 	tx_spi_din;
output 	ADC_CONVST;
output 	ADC_SCK;
output 	ADC_SDI;
input 	ADC_SDO;
output 	uart_tx;

// Design Ports Information
// tx_spi_sclk	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_spi_sync	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_spi_din	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CONVST	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SCK	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SDI	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_tx	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// globalclock	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SDO	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \globalclock~input_o ;
wire \globalclock~inputCLKENA0_outclk ;
wire \pll|Add0~41_sumout ;
wire \rst~input_o ;
wire \pll|Equal0~2_combout ;
wire \pll|Add0~2 ;
wire \pll|Add0~21_sumout ;
wire \pll|Equal0~0_combout ;
wire \pll|Add0~22 ;
wire \pll|Add0~25_sumout ;
wire \pll|Add0~26 ;
wire \pll|Add0~29_sumout ;
wire \pll|Add0~30 ;
wire \pll|Add0~33_sumout ;
wire \pll|Add0~34 ;
wire \pll|Add0~37_sumout ;
wire \pll|Equal0~1_combout ;
wire \pll|count[12]~0_combout ;
wire \pll|Add0~42 ;
wire \pll|Add0~45_sumout ;
wire \pll|Add0~46 ;
wire \pll|Add0~49_sumout ;
wire \pll|Add0~50 ;
wire \pll|Add0~53_sumout ;
wire \pll|Add0~54 ;
wire \pll|Add0~57_sumout ;
wire \pll|Add0~58 ;
wire \pll|Add0~61_sumout ;
wire \pll|Add0~62 ;
wire \pll|Add0~5_sumout ;
wire \pll|Add0~6 ;
wire \pll|Add0~9_sumout ;
wire \pll|Add0~10 ;
wire \pll|Add0~13_sumout ;
wire \pll|Add0~14 ;
wire \pll|Add0~17_sumout ;
wire \pll|Add0~18 ;
wire \pll|Add0~1_sumout ;
wire \pll|dac_clk~0_combout ;
wire \pll|dac_clk~q ;
wire \pll|dac_clk~CLKENA0_outclk ;
wire \DAC_control_inst|Add0~26 ;
wire \DAC_control_inst|Add0~29_sumout ;
wire \DAC_control_inst|counter~3_combout ;
wire \DAC_control_inst|Add0~13_sumout ;
wire \DAC_control_inst|Add0~14 ;
wire \DAC_control_inst|Add0~9_sumout ;
wire \DAC_control_inst|Add0~10 ;
wire \DAC_control_inst|Add0~17_sumout ;
wire \DAC_control_inst|counter~1_combout ;
wire \DAC_control_inst|Add0~18 ;
wire \DAC_control_inst|Add0~22 ;
wire \DAC_control_inst|Add0~5_sumout ;
wire \DAC_control_inst|Add0~30 ;
wire \DAC_control_inst|Add0~33_sumout ;
wire \DAC_control_inst|Equal0~1_combout ;
wire \DAC_control_inst|Add0~21_sumout ;
wire \DAC_control_inst|counter~2_combout ;
wire \DAC_control_inst|Add0~6 ;
wire \DAC_control_inst|Add0~1_sumout ;
wire \DAC_control_inst|counter~0_combout ;
wire \DAC_control_inst|Add0~2 ;
wire \DAC_control_inst|Add0~25_sumout ;
wire \DAC_control_inst|Selector4~0_combout ;
wire \DAC_control_inst|Selector4~1_combout ;
wire \DAC_control_inst|Equal0~0_combout ;
wire \DAC_control_inst|Selector4~4_combout ;
wire \DAC_control_inst|Selector4~2_combout ;
wire \DAC_control_inst|Selector4~3_combout ;
wire \DAC_control_inst|Selector4~7_combout ;
wire \DAC_control_inst|Selector4~6_combout ;
wire \DAC_control_inst|Selector4~8_combout ;
wire \DAC_control_inst|Selector4~5_combout ;
wire \DAC_control_inst|tx_spi_sync~q ;
wire \DAC_control_inst|Equal2~0_combout ;
wire \DAC_control_inst|pin3_C_yminu[0]~0_combout ;
wire \DAC_control_inst|Selector5~10_combout ;
wire \DAC_control_inst|Selector5~9_combout ;
wire \DAC_control_inst|Selector5~11_combout ;
wire \DAC_control_inst|Mux0~27_combout ;
wire \DAC_control_inst|Selector5~20_combout ;
wire \DAC_control_inst|Selector5~24_combout ;
wire \DAC_control_inst|Selector5~28_combout ;
wire \DAC_control_inst|Selector5~0_combout ;
wire \DAC_control_inst|Mux0~13_combout ;
wire \DAC_control_inst|Mux0~14_combout ;
wire \DAC_control_inst|Selector5~6_combout ;
wire \DAC_control_inst|Selector5~7_combout ;
wire \DAC_control_inst|Add11~21_sumout ;
wire \DAC_control_inst|Add11~30 ;
wire \DAC_control_inst|Add11~25_sumout ;
wire \DAC_control_inst|Add10~1_sumout ;
wire \DAC_control_inst|verti_counter[0]~feeder_combout ;
wire \DAC_control_inst|sawtooth[11]~4_combout ;
wire \DAC_control_inst|Add10~2 ;
wire \DAC_control_inst|Add10~97_sumout ;
wire \DAC_control_inst|Add10~98 ;
wire \DAC_control_inst|Add10~101_sumout ;
wire \DAC_control_inst|Add10~102 ;
wire \DAC_control_inst|Add10~105_sumout ;
wire \DAC_control_inst|verti_counter[3]~feeder_combout ;
wire \DAC_control_inst|Add10~106 ;
wire \DAC_control_inst|Add10~93_sumout ;
wire \DAC_control_inst|verti_counter[4]~feeder_combout ;
wire \DAC_control_inst|Add10~94 ;
wire \DAC_control_inst|Add10~25_sumout ;
wire \DAC_control_inst|verti_counter[5]~feeder_combout ;
wire \DAC_control_inst|Add10~26 ;
wire \DAC_control_inst|Add10~109_sumout ;
wire \DAC_control_inst|verti_counter[6]~feeder_combout ;
wire \DAC_control_inst|Add10~110 ;
wire \DAC_control_inst|Add10~113_sumout ;
wire \DAC_control_inst|verti_counter[7]~feeder_combout ;
wire \DAC_control_inst|Add10~114 ;
wire \DAC_control_inst|Add10~117_sumout ;
wire \DAC_control_inst|verti_counter[8]~feeder_combout ;
wire \DAC_control_inst|Add10~118 ;
wire \DAC_control_inst|Add10~121_sumout ;
wire \DAC_control_inst|verti_counter[9]~feeder_combout ;
wire \uart_control_inst|Equal0~5_combout ;
wire \DAC_control_inst|Add10~122 ;
wire \DAC_control_inst|Add10~125_sumout ;
wire \uart_control_inst|Equal0~6_combout ;
wire \DAC_control_inst|Equal4~1_combout ;
wire \DAC_control_inst|Equal4~0_combout ;
wire \DAC_control_inst|Add10~126 ;
wire \DAC_control_inst|Add10~29_sumout ;
wire \DAC_control_inst|verti_counter[11]~feeder_combout ;
wire \DAC_control_inst|Add10~30 ;
wire \DAC_control_inst|Add10~33_sumout ;
wire \DAC_control_inst|Add10~34 ;
wire \DAC_control_inst|Add10~37_sumout ;
wire \DAC_control_inst|Add10~38 ;
wire \DAC_control_inst|Add10~41_sumout ;
wire \DAC_control_inst|Add10~42 ;
wire \DAC_control_inst|Add10~45_sumout ;
wire \DAC_control_inst|Add10~46 ;
wire \DAC_control_inst|Add10~89_sumout ;
wire \DAC_control_inst|verti_counter[16]~feeder_combout ;
wire \DAC_control_inst|Add10~90 ;
wire \DAC_control_inst|Add10~5_sumout ;
wire \DAC_control_inst|Add10~6 ;
wire \DAC_control_inst|Add10~9_sumout ;
wire \DAC_control_inst|Add10~10 ;
wire \DAC_control_inst|Add10~13_sumout ;
wire \DAC_control_inst|Add10~14 ;
wire \DAC_control_inst|Add10~17_sumout ;
wire \DAC_control_inst|Add10~18 ;
wire \DAC_control_inst|Add10~21_sumout ;
wire \DAC_control_inst|Add10~22 ;
wire \DAC_control_inst|Add10~49_sumout ;
wire \DAC_control_inst|Add10~50 ;
wire \DAC_control_inst|Add10~53_sumout ;
wire \DAC_control_inst|Add10~54 ;
wire \DAC_control_inst|Add10~57_sumout ;
wire \DAC_control_inst|Add10~58 ;
wire \DAC_control_inst|Add10~61_sumout ;
wire \DAC_control_inst|Add10~62 ;
wire \DAC_control_inst|Add10~65_sumout ;
wire \DAC_control_inst|Add10~66 ;
wire \DAC_control_inst|Add10~69_sumout ;
wire \DAC_control_inst|verti_counter[27]~feeder_combout ;
wire \DAC_control_inst|Add10~70 ;
wire \DAC_control_inst|Add10~73_sumout ;
wire \DAC_control_inst|Add10~74 ;
wire \DAC_control_inst|Add10~77_sumout ;
wire \DAC_control_inst|verti_counter[29]~feeder_combout ;
wire \DAC_control_inst|Add10~78 ;
wire \DAC_control_inst|Add10~81_sumout ;
wire \DAC_control_inst|verti_counter[30]~feeder_combout ;
wire \DAC_control_inst|Add10~82 ;
wire \DAC_control_inst|Add10~85_sumout ;
wire \uart_control_inst|Equal0~3_combout ;
wire \uart_control_inst|Equal0~1_combout ;
wire \uart_control_inst|Equal0~0_combout ;
wire \uart_control_inst|Equal0~2_combout ;
wire \DAC_control_inst|Equal4~2_combout ;
wire \uart_control_inst|Equal0~4_combout ;
wire \DAC_control_inst|loop~0_combout ;
wire \DAC_control_inst|loop~q ;
wire \DAC_control_inst|serial_counter~4_combout ;
wire \DAC_control_inst|Decoder4~0_combout ;
wire \DAC_control_inst|init~q ;
wire \DAC_control_inst|init~0_combout ;
wire \DAC_control_inst|init~DUPLICATE_q ;
wire \DAC_control_inst|serial_counter[0]~0_combout ;
wire \DAC_control_inst|serial_counter~3_combout ;
wire \DAC_control_inst|Add9~0_combout ;
wire \DAC_control_inst|serial_counter~1_combout ;
wire \DAC_control_inst|Add9~1_combout ;
wire \DAC_control_inst|serial_counter~2_combout ;
wire \DAC_control_inst|Equal5~0_combout ;
wire \DAC_control_inst|hori_counter[7]~0_combout ;
wire \DAC_control_inst|Add11~26 ;
wire \DAC_control_inst|Add11~9_sumout ;
wire \DAC_control_inst|hori_counter[5]~feeder_combout ;
wire \DAC_control_inst|Add11~10 ;
wire \DAC_control_inst|Add11~5_sumout ;
wire \DAC_control_inst|Add11~6 ;
wire \DAC_control_inst|Add11~1_sumout ;
wire \DAC_control_inst|sawtooth[11]~0_combout ;
wire \DAC_control_inst|sawtooth[11]~1_combout ;
wire \DAC_control_inst|Add11~22 ;
wire \DAC_control_inst|Add11~17_sumout ;
wire \DAC_control_inst|Add11~18 ;
wire \DAC_control_inst|Add11~13_sumout ;
wire \DAC_control_inst|hori_counter[2]~feeder_combout ;
wire \DAC_control_inst|Add11~14 ;
wire \DAC_control_inst|Add11~29_sumout ;
wire \DAC_control_inst|Equal6~0_combout ;
wire \DAC_control_inst|stepwave~2_combout ;
wire \DAC_control_inst|stepwave~0_combout ;
wire \DAC_control_inst|Equal2~1_combout ;
wire \DAC_control_inst|Add12~25_sumout ;
wire \DAC_control_inst|stepwave[1]~feeder_combout ;
wire \DAC_control_inst|stepwave[7]~1_combout ;
wire \DAC_control_inst|Add12~26 ;
wire \DAC_control_inst|Add12~21_sumout ;
wire \DAC_control_inst|Add12~22 ;
wire \DAC_control_inst|Add12~17_sumout ;
wire \DAC_control_inst|Add12~18 ;
wire \DAC_control_inst|Add12~13_sumout ;
wire \DAC_control_inst|Add12~14 ;
wire \DAC_control_inst|Add12~9_sumout ;
wire \DAC_control_inst|stepwave[5]~feeder_combout ;
wire \DAC_control_inst|Add12~10 ;
wire \DAC_control_inst|Add12~5_sumout ;
wire \DAC_control_inst|Add12~6 ;
wire \DAC_control_inst|Add12~53_sumout ;
wire \DAC_control_inst|Add12~54 ;
wire \DAC_control_inst|Add12~61_sumout ;
wire \DAC_control_inst|Add12~62 ;
wire \DAC_control_inst|Add12~49_sumout ;
wire \DAC_control_inst|Add12~50 ;
wire \DAC_control_inst|Add12~57_sumout ;
wire \DAC_control_inst|Add12~58 ;
wire \DAC_control_inst|Add12~85_sumout ;
wire \DAC_control_inst|Add12~86 ;
wire \DAC_control_inst|Add12~89_sumout ;
wire \DAC_control_inst|Add12~90 ;
wire \DAC_control_inst|Add12~81_sumout ;
wire \DAC_control_inst|Add12~82 ;
wire \DAC_control_inst|Add12~69_sumout ;
wire \DAC_control_inst|Add12~70 ;
wire \DAC_control_inst|Add12~37_sumout ;
wire \DAC_control_inst|Add12~38 ;
wire \DAC_control_inst|Add12~45_sumout ;
wire \DAC_control_inst|stepwave~3_combout ;
wire \DAC_control_inst|Add12~46 ;
wire \DAC_control_inst|Add12~33_sumout ;
wire \DAC_control_inst|Add12~34 ;
wire \DAC_control_inst|Add12~41_sumout ;
wire \DAC_control_inst|stepwave[18]~feeder_combout ;
wire \DAC_control_inst|Add12~42 ;
wire \DAC_control_inst|Add12~73_sumout ;
wire \DAC_control_inst|Add12~74 ;
wire \DAC_control_inst|Add12~77_sumout ;
wire \DAC_control_inst|Add12~78 ;
wire \DAC_control_inst|Add12~65_sumout ;
wire \DAC_control_inst|stepwave[21]~feeder_combout ;
wire \DAC_control_inst|Add12~66 ;
wire \DAC_control_inst|Add12~29_sumout ;
wire \DAC_control_inst|stepwave[22]~feeder_combout ;
wire \DAC_control_inst|Add12~30 ;
wire \DAC_control_inst|Add12~1_sumout ;
wire \DAC_control_inst|stepwave[23]~feeder_combout ;
wire \DAC_control_inst|Mux1~10_combout ;
wire \DAC_control_inst|Mux1~12_combout ;
wire \DAC_control_inst|Mux1~0_combout ;
wire \DAC_control_inst|Mux1~8_combout ;
wire \DAC_control_inst|Mux1~9_combout ;
wire \DAC_control_inst|Mux1~16_combout ;
wire \DAC_control_inst|Mux1~4_combout ;
wire \DAC_control_inst|Mux1~11_combout ;
wire \DAC_control_inst|Mux0~12_combout ;
wire \DAC_control_inst|Selector5~18_combout ;
wire \DAC_control_inst|Selector5~5_combout ;
wire \DAC_control_inst|Selector5~8_combout ;
wire \DAC_control_inst|Selector5~1_combout ;
wire \DAC_control_inst|Selector5~3_combout ;
wire \DAC_control_inst|Add5~0_combout ;
wire \DAC_control_inst|Add5~2_combout ;
wire \DAC_control_inst|LessThan1~0_combout ;
wire \DAC_control_inst|LessThan0~0_combout ;
wire \DAC_control_inst|Add13~21_sumout ;
wire \DAC_control_inst|sawtooth[1]~feeder_combout ;
wire \DAC_control_inst|sawtooth[11]~5_combout ;
wire \DAC_control_inst|sawtooth[11]~2_combout ;
wire \DAC_control_inst|sawtooth[11]~3_combout ;
wire \DAC_control_inst|Add13~22 ;
wire \DAC_control_inst|Add13~17_sumout ;
wire \DAC_control_inst|Add13~18 ;
wire \DAC_control_inst|Add13~25_sumout ;
wire \DAC_control_inst|Add13~26 ;
wire \DAC_control_inst|Add13~5_sumout ;
wire \DAC_control_inst|Add13~6 ;
wire \DAC_control_inst|Add13~1_sumout ;
wire \DAC_control_inst|sawtooth[5]~feeder_combout ;
wire \DAC_control_inst|Add13~2 ;
wire \DAC_control_inst|Add13~13_sumout ;
wire \DAC_control_inst|Add13~14 ;
wire \DAC_control_inst|Add13~9_sumout ;
wire \DAC_control_inst|sawtooth[7]~feeder_combout ;
wire \DAC_control_inst|Add13~10 ;
wire \DAC_control_inst|Add13~65_sumout ;
wire \DAC_control_inst|Add13~66 ;
wire \DAC_control_inst|Add13~73_sumout ;
wire \DAC_control_inst|Add13~74 ;
wire \DAC_control_inst|Add13~69_sumout ;
wire \DAC_control_inst|Add13~70 ;
wire \DAC_control_inst|Add13~61_sumout ;
wire \DAC_control_inst|Add13~62 ;
wire \DAC_control_inst|Add13~33_sumout ;
wire \DAC_control_inst|Add13~34 ;
wire \DAC_control_inst|Add13~41_sumout ;
wire \DAC_control_inst|Add13~42 ;
wire \DAC_control_inst|Add13~37_sumout ;
wire \DAC_control_inst|Add13~38 ;
wire \DAC_control_inst|Add13~45_sumout ;
wire \DAC_control_inst|Add5~1_combout ;
wire \DAC_control_inst|Mux0~15_combout ;
wire \DAC_control_inst|Mux0~3_combout ;
wire \DAC_control_inst|Mux0~2_combout ;
wire \DAC_control_inst|Mux0~23_combout ;
wire \DAC_control_inst|Add13~46 ;
wire \DAC_control_inst|Add13~81_sumout ;
wire \DAC_control_inst|Add13~82 ;
wire \DAC_control_inst|Add13~89_sumout ;
wire \DAC_control_inst|Add13~90 ;
wire \DAC_control_inst|Add13~85_sumout ;
wire \DAC_control_inst|Add13~86 ;
wire \DAC_control_inst|Add13~77_sumout ;
wire \DAC_control_inst|Add13~78 ;
wire \DAC_control_inst|Add13~49_sumout ;
wire \DAC_control_inst|Add13~50 ;
wire \DAC_control_inst|Add13~57_sumout ;
wire \DAC_control_inst|Add13~58 ;
wire \DAC_control_inst|Add13~53_sumout ;
wire \DAC_control_inst|Add13~54 ;
wire \DAC_control_inst|Add13~29_sumout ;
wire \DAC_control_inst|Mux0~19_combout ;
wire \DAC_control_inst|Mux0~7_combout ;
wire \DAC_control_inst|Mux0~11_combout ;
wire \DAC_control_inst|Mux0~1_combout ;
wire \DAC_control_inst|Selector5~16_combout ;
wire \DAC_control_inst|Selector5~15_combout ;
wire \DAC_control_inst|Selector5~14_combout ;
wire \DAC_control_inst|Selector5~13_combout ;
wire \DAC_control_inst|Mux0~0_combout ;
wire \DAC_control_inst|Selector5~2_combout ;
wire \DAC_control_inst|Selector5~17_combout ;
wire \DAC_control_inst|Selector5~19_combout ;
wire \DAC_control_inst|Selector5~4_combout ;
wire \DAC_control_inst|Selector5~12_combout ;
wire \DAC_control_inst|tx_spi_din~q ;
wire \DAC_control_inst|adc_start~0_combout ;
wire \DAC_control_inst|adc_start~q ;
wire \pll|adc_clk~0_combout ;
wire \pll|adc_clk~feeder_combout ;
wire \pll|adc_clk~q ;
wire \ADC_control_inst|comb~0_combout ;
wire \pll|delay_count~q ;
wire \pll|adc_clk_delay~0_combout ;
wire \pll|adc_clk_delay~q ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~10 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~5_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~6 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~1_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|tick_delay[0]~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~25_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~26 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~21_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~22 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~17_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~18 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~13_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~14 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add1~9_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|tick_delay[7]~DUPLICATE_q ;
wire \ADC_control_inst|adc_ltc2308_inst|measure_done~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|measure_done~q ;
wire \ADC_control_inst|config_first~feeder_combout ;
wire \ADC_control_inst|measure_ch[0]~1_combout ;
wire \ADC_control_inst|config_first~q ;
wire \ADC_control_inst|wait_measure_done~0_combout ;
wire \ADC_control_inst|wait_measure_done~q ;
wire \ADC_control_inst|measure_start~0_combout ;
wire \ADC_control_inst|measure_start~q ;
wire \ADC_control_inst|adc_ltc2308_inst|pre_measure_start~q ;
wire \ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|tick[5]~DUPLICATE_q ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~18 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~13_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|LessThan0~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~2 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~25_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~26 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~21_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~22 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~9_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~10 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~5_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~6 ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~17_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|tick[0]~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ;
wire \ADC_control_inst|adc_ltc2308_inst|Add0~1_sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|LessThan3~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|always4~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ;
wire \ADC_control_inst|adc_ltc2308_inst|ADC_SCK~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|LessThan8~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|LessThan6~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|Equal1~2_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|sdi_index~2_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~4_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|sdi_index~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE_q ;
wire \ADC_control_inst|adc_ltc2308_inst|config_enable~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|sdi_index~3_combout ;
wire \ADC_control_inst|measure_ch~0_combout ;
wire \ADC_control_inst|measure_ch[0]~feeder_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|config_cmd[4]~feeder_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~2_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~q ;
wire \pll|Add1~49_sumout ;
wire \pll|Add1~14 ;
wire \pll|Add1~33_sumout ;
wire \pll|Add1~34 ;
wire \pll|Add1~37_sumout ;
wire \pll|Add1~38 ;
wire \pll|Add1~9_sumout ;
wire \pll|Add1~10 ;
wire \pll|Add1~41_sumout ;
wire \pll|Add1~42 ;
wire \pll|Add1~45_sumout ;
wire \pll|Add1~46 ;
wire \pll|Add1~1_sumout ;
wire \pll|cnt[1]~DUPLICATE_q ;
wire \pll|cnt[4]~DUPLICATE_q ;
wire \pll|cnt[0]~DUPLICATE_q ;
wire \pll|cnt[2]~DUPLICATE_q ;
wire \pll|Equal2~0_combout ;
wire \pll|Equal1~1_combout ;
wire \pll|Equal2~1_combout ;
wire \pll|Add1~50 ;
wire \pll|Add1~53_sumout ;
wire \pll|Add1~54 ;
wire \pll|Add1~57_sumout ;
wire \pll|Add1~58 ;
wire \pll|Add1~17_sumout ;
wire \pll|Add1~18 ;
wire \pll|Add1~61_sumout ;
wire \pll|Add1~62 ;
wire \pll|Add1~21_sumout ;
wire \pll|Add1~22 ;
wire \pll|Add1~25_sumout ;
wire \pll|Add1~26 ;
wire \pll|Add1~29_sumout ;
wire \pll|Add1~30 ;
wire \pll|Add1~13_sumout ;
wire \pll|Add1~2 ;
wire \pll|Add1~5_sumout ;
wire \pll|Equal1~0_combout ;
wire \pll|Equal1~2_combout ;
wire \pll|uart_clk~0_combout ;
wire \pll|uart_clk~feeder_combout ;
wire \pll|uart_clk~q ;
wire \uart_control_inst|Add1~5_sumout ;
wire \uart_control_inst|Add1~58 ;
wire \uart_control_inst|Add1~29_sumout ;
wire \uart_control_inst|uart_tx_counter[6]~feeder_combout ;
wire \uart_control_inst|uart_reset~0_combout ;
wire \uart_control_inst|uart_reset~q ;
wire \uart_control_inst|Add1~30 ;
wire \uart_control_inst|Add1~61_sumout ;
wire \uart_control_inst|Equal5~0_combout ;
wire \uart_control_inst|Add1~62 ;
wire \uart_control_inst|Add1~33_sumout ;
wire \uart_control_inst|Add1~34 ;
wire \uart_control_inst|Add1~49_sumout ;
wire \uart_control_inst|uart_tx_counter[9]~feeder_combout ;
wire \uart_control_inst|Add1~50 ;
wire \uart_control_inst|Add1~17_sumout ;
wire \uart_control_inst|Add1~18 ;
wire \uart_control_inst|Add1~9_sumout ;
wire \uart_control_inst|Add1~10 ;
wire \uart_control_inst|Add1~13_sumout ;
wire \uart_control_inst|Equal2~0_combout ;
wire \uart_control_inst|Add1~14 ;
wire \uart_control_inst|Add1~37_sumout ;
wire \uart_control_inst|Add1~38 ;
wire \uart_control_inst|Add1~41_sumout ;
wire \uart_control_inst|uart_tx_counter[14]~feeder_combout ;
wire \uart_control_inst|Add1~42 ;
wire \uart_control_inst|Add1~45_sumout ;
wire \uart_control_inst|uart_tx_counter[15]~feeder_combout ;
wire \uart_control_inst|uart_tx_counter[14]~DUPLICATE_q ;
wire \uart_control_inst|uart_tx_counter[13]~DUPLICATE_q ;
wire \uart_control_inst|Equal2~1_combout ;
wire \uart_control_inst|WideNor0~combout ;
wire \uart_control_inst|Selector1~0_combout ;
wire \uart_control_inst|Add1~6 ;
wire \uart_control_inst|Add1~1_sumout ;
wire \uart_control_inst|Selector0~0_combout ;
wire \uart_control_inst|Add1~2 ;
wire \uart_control_inst|Add1~21_sumout ;
wire \uart_control_inst|Add1~22 ;
wire \uart_control_inst|Add1~53_sumout ;
wire \uart_control_inst|Add1~54 ;
wire \uart_control_inst|Add1~25_sumout ;
wire \uart_control_inst|Add1~26 ;
wire \uart_control_inst|Add1~57_sumout ;
wire \uart_control_inst|Equal2~2_combout ;
wire \uart_control_inst|Equal2~3_combout ;
wire \uart_control_inst|Equal5~1_combout ;
wire \uart_control_inst|Selector2~0_combout ;
wire \uart_control_inst|wrsig~q ;
wire \uart_control_inst|uarttx_inst|wrsigbuf~q ;
wire \uart_control_inst|uarttx_inst|wrsigrise~0_combout ;
wire \uart_control_inst|uarttx_inst|wrsigrise~q ;
wire \uart_control_inst|uarttx_inst|Add0~1_sumout ;
wire \uart_control_inst|uarttx_inst|cnt~10_combout ;
wire \uart_control_inst|uarttx_inst|Add0~10 ;
wire \uart_control_inst|uarttx_inst|Add0~26 ;
wire \uart_control_inst|uarttx_inst|Add0~14 ;
wire \uart_control_inst|uarttx_inst|Add0~17_sumout ;
wire \uart_control_inst|uarttx_inst|cnt~5_combout ;
wire \uart_control_inst|uarttx_inst|cnt~6_combout ;
wire \uart_control_inst|uarttx_inst|Add0~18 ;
wire \uart_control_inst|uarttx_inst|Add0~29_sumout ;
wire \uart_control_inst|uarttx_inst|cnt~11_combout ;
wire \uart_control_inst|uarttx_inst|WideOr10~0_combout ;
wire \uart_control_inst|uarttx_inst|cnt~0_combout ;
wire \uart_control_inst|uarttx_inst|Add0~2 ;
wire \uart_control_inst|uarttx_inst|Add0~5_sumout ;
wire \uart_control_inst|uarttx_inst|cnt~1_combout ;
wire \uart_control_inst|uarttx_inst|Add0~6 ;
wire \uart_control_inst|uarttx_inst|Add0~9_sumout ;
wire \uart_control_inst|uarttx_inst|cnt~2_combout ;
wire \uart_control_inst|uarttx_inst|Equal0~0_combout ;
wire \uart_control_inst|uarttx_inst|Add0~25_sumout ;
wire \uart_control_inst|uarttx_inst|cnt~9_combout ;
wire \uart_control_inst|uarttx_inst|cnt~3_combout ;
wire \uart_control_inst|uarttx_inst|Add0~13_sumout ;
wire \uart_control_inst|uarttx_inst|cnt~4_combout ;
wire \uart_control_inst|uarttx_inst|Equal0~1_combout ;
wire \uart_control_inst|uarttx_inst|cnt[6]~12_combout ;
wire \uart_control_inst|uarttx_inst|idle~0_combout ;
wire \uart_control_inst|uarttx_inst|idle~feeder_combout ;
wire \uart_control_inst|uarttx_inst|idle~q ;
wire \uart_control_inst|uarttx_inst|send~0_combout ;
wire \uart_control_inst|uarttx_inst|send~q ;
wire \uart_control_inst|uarttx_inst|Add0~30 ;
wire \uart_control_inst|uarttx_inst|Add0~21_sumout ;
wire \uart_control_inst|uarttx_inst|cnt~7_combout ;
wire \uart_control_inst|uarttx_inst|cnt~8_combout ;
wire \uart_control_inst|uarttx_inst|tx~4_combout ;
wire \uart_control_inst|uart_counter[0]~0_combout ;
wire \uart_control_inst|uart_counter[0]~DUPLICATE_q ;
wire \uart_control_inst|datatosend[7]~8_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \ADC_control_inst|Add0~45_sumout ;
wire \ADC_control_inst|measure_count[0]~feeder_combout ;
wire \ADC_control_inst|Equal2~0_combout ;
wire \ADC_control_inst|measure_count[1]~0_combout ;
wire \ADC_control_inst|Add0~46 ;
wire \ADC_control_inst|Add0~21_sumout ;
wire \ADC_control_inst|measure_count[1]~feeder_combout ;
wire \ADC_control_inst|Add0~22 ;
wire \ADC_control_inst|Add0~25_sumout ;
wire \ADC_control_inst|Add0~26 ;
wire \ADC_control_inst|Add0~37_sumout ;
wire \ADC_control_inst|measure_count[3]~feeder_combout ;
wire \ADC_control_inst|Add0~38 ;
wire \ADC_control_inst|Add0~29_sumout ;
wire \ADC_control_inst|Add0~30 ;
wire \ADC_control_inst|Add0~1_sumout ;
wire \ADC_control_inst|Add0~2 ;
wire \ADC_control_inst|Add0~5_sumout ;
wire \ADC_control_inst|measure_count[6]~feeder_combout ;
wire \ADC_control_inst|Add0~6 ;
wire \ADC_control_inst|Add0~9_sumout ;
wire \ADC_control_inst|Add0~10 ;
wire \ADC_control_inst|Add0~41_sumout ;
wire \ADC_control_inst|measure_count[8]~feeder_combout ;
wire \ADC_control_inst|Add0~42 ;
wire \ADC_control_inst|Add0~13_sumout ;
wire \ADC_control_inst|Add0~14 ;
wire \ADC_control_inst|Add0~17_sumout ;
wire \FIFO_control_inst|LessThan0~0_combout ;
wire \ADC_control_inst|Add0~18 ;
wire \ADC_control_inst|Add0~33_sumout ;
wire \FIFO_control_inst|LessThan0~1_combout ;
wire \FIFO_control_inst|comb~0_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~sumout ;
wire \FIFO_control_inst|pulsed~0_combout ;
wire \FIFO_control_inst|pulsed~q ;
wire \FIFO_control_inst|fifo_rdreq~0_combout ;
wire \FIFO_control_inst|fifo_rdreq~q ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \ADC_control_inst|adc_ltc2308_inst|write_pos[0]~3_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|write_pos[1]~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add2~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|Add2~1_combout ;
wire \ADC_SDO~input_o ;
wire \ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[10]~1_combout ;
wire \ADC_control_inst|temp[22]~feeder_combout ;
wire \ADC_control_inst|temp[16]~1_combout ;
wire \ADC_control_inst|fifo_data[22]~feeder_combout ;
wire \ADC_control_inst|fifo_data[16]~0_combout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~sumout ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ;
wire \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~sumout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[6]~0_combout ;
wire \ADC_control_inst|temp[8]~0_combout ;
wire \ADC_control_inst|fifo_data[6]~feeder_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[2]~2_combout ;
wire \ADC_control_inst|fifo_data[14]~feeder_combout ;
wire \uart_control_inst|datatosend~0_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[5]~3_combout ;
wire \ADC_control_inst|temp[5]~feeder_combout ;
wire \ADC_control_inst|fifo_data[5]~feeder_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[9]~5_combout ;
wire \ADC_control_inst|temp[21]~feeder_combout ;
wire \ADC_control_inst|fifo_data[21]~feeder_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[1]~4_combout ;
wire \ADC_control_inst|fifo_data[13]~feeder_combout ;
wire \uart_control_inst|datatosend~1_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[7]~11_combout ;
wire \ADC_control_inst|temp[19]~feeder_combout ;
wire \ADC_control_inst|fifo_data[19]~feeder_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[3]~9_combout ;
wire \ADC_control_inst|temp[3]~feeder_combout ;
wire \ADC_control_inst|fifo_data[3]~feeder_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[11]~10_combout ;
wire \ADC_control_inst|temp[11]~feeder_combout ;
wire \ADC_control_inst|fifo_data[11]~feeder_combout ;
wire \uart_control_inst|datatosend~3_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[8]~7_combout ;
wire \ADC_control_inst|temp[20]~feeder_combout ;
wire \ADC_control_inst|fifo_data[20]~feeder_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[0]~8_combout ;
wire \ADC_control_inst|temp[12]~feeder_combout ;
wire \ADC_control_inst|fifo_data[12]~feeder_combout ;
wire \ADC_control_inst|adc_ltc2308_inst|read_data[4]~6_combout ;
wire \ADC_control_inst|fifo_data[4]~feeder_combout ;
wire \uart_control_inst|datatosend~2_combout ;
wire \uart_control_inst|uarttx_inst|Selector5~0_combout ;
wire \uart_control_inst|uarttx_inst|Selector7~0_combout ;
wire \ADC_control_inst|temp[7]~feeder_combout ;
wire \ADC_control_inst|fifo_data[7]~feeder_combout ;
wire \ADC_control_inst|temp[15]~feeder_combout ;
wire \ADC_control_inst|fifo_data[15]~feeder_combout ;
wire \ADC_control_inst|temp[23]~feeder_combout ;
wire \uart_control_inst|datatosend~7_combout ;
wire \ADC_control_inst|temp[16]~feeder_combout ;
wire \ADC_control_inst|fifo_data[16]~feeder_combout ;
wire \ADC_control_inst|temp[8]~feeder_combout ;
wire \ADC_control_inst|fifo_data[8]~feeder_combout ;
wire \ADC_control_inst|temp[0]~feeder_combout ;
wire \ADC_control_inst|fifo_data[0]~feeder_combout ;
wire \uart_control_inst|datatosend~4_combout ;
wire \uart_control_inst|uarttx_inst|Selector7~2_combout ;
wire \uart_control_inst|uarttx_inst|Selector5~4_combout ;
wire \uart_control_inst|uarttx_inst|Selector5~2_combout ;
wire \uart_control_inst|uarttx_inst|Selector5~1_combout ;
wire \ADC_control_inst|temp[18]~feeder_combout ;
wire \ADC_control_inst|fifo_data[18]~feeder_combout ;
wire \ADC_control_inst|temp[10]~feeder_combout ;
wire \ADC_control_inst|fifo_data[10]~feeder_combout ;
wire \ADC_control_inst|fifo_data[2]~feeder_combout ;
wire \uart_control_inst|datatosend~5_combout ;
wire \ADC_control_inst|temp[17]~feeder_combout ;
wire \ADC_control_inst|fifo_data[1]~feeder_combout ;
wire \ADC_control_inst|temp[9]~feeder_combout ;
wire \ADC_control_inst|fifo_data[9]~feeder_combout ;
wire \uart_control_inst|datatosend~6_combout ;
wire \uart_control_inst|uarttx_inst|Selector5~3_combout ;
wire \uart_control_inst|uarttx_inst|Selector7~1_combout ;
wire \uart_control_inst|uarttx_inst|Selector7~3_combout ;
wire \uart_control_inst|uarttx_inst|presult~q ;
wire \uart_control_inst|uarttx_inst|tx~2_combout ;
wire \uart_control_inst|uarttx_inst|tx~1_combout ;
wire \uart_control_inst|uarttx_inst|tx~3_combout ;
wire \uart_control_inst|uarttx_inst|tx~0_combout ;
wire \uart_control_inst|uarttx_inst|tx~q ;
wire [12:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [15:0] \pll|count ;
wire [15:0] \pll|cnt ;
wire [31:0] \DAC_control_inst|verti_counter ;
wire [23:0] \DAC_control_inst|stepwave ;
wire [3:0] \DAC_control_inst|serial_counter ;
wire [23:0] \DAC_control_inst|sawtooth ;
wire [23:0] \DAC_control_inst|pin3_C_yminu ;
wire [7:0] \DAC_control_inst|hori_counter ;
wire [8:0] \DAC_control_inst|counter ;
wire [23:0] \ADC_control_inst|temp ;
wire [11:0] \ADC_control_inst|measure_count ;
wire [2:0] \ADC_control_inst|measure_ch ;
wire [23:0] \ADC_control_inst|fifo_data ;
wire [3:0] \ADC_control_inst|adc_ltc2308_inst|write_pos ;
wire [7:0] \ADC_control_inst|adc_ltc2308_inst|tick_delay ;
wire [7:0] \ADC_control_inst|adc_ltc2308_inst|tick ;
wire [2:0] \ADC_control_inst|adc_ltc2308_inst|sdi_index ;
wire [11:0] \ADC_control_inst|adc_ltc2308_inst|read_data ;
wire [5:0] \ADC_control_inst|adc_ltc2308_inst|config_cmd ;
wire [12:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [12:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \uart_control_inst|datatosend ;
wire [7:0] \uart_control_inst|uarttx_inst|cnt ;
wire [1:0] \uart_control_inst|uart_counter ;
wire [23:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [15:0] \uart_control_inst|uart_tx_counter ;

wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTBDATAOUT_bus ;
wire [0:0] \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTBDATAOUT_bus ;

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [22] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [14] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [13] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [21] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [20] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [12] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [11] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [19] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [16] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [18] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [10] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [17] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [15] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTBDATAOUT_bus [0];

assign \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [23] = \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \tx_spi_sclk~output (
	.i(\pll|dac_clk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_spi_sclk),
	.obar());
// synopsys translate_off
defparam \tx_spi_sclk~output .bus_hold = "false";
defparam \tx_spi_sclk~output .open_drain_output = "false";
defparam \tx_spi_sclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \tx_spi_sync~output (
	.i(\DAC_control_inst|tx_spi_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_spi_sync),
	.obar());
// synopsys translate_off
defparam \tx_spi_sync~output .bus_hold = "false";
defparam \tx_spi_sync~output .open_drain_output = "false";
defparam \tx_spi_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \tx_spi_din~output (
	.i(\DAC_control_inst|tx_spi_din~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_spi_din),
	.obar());
// synopsys translate_off
defparam \tx_spi_din~output .bus_hold = "false";
defparam \tx_spi_din~output .open_drain_output = "false";
defparam \tx_spi_din~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N36
cyclonev_io_obuf \ADC_CONVST~output (
	.i(\ADC_control_inst|adc_ltc2308_inst|LessThan3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N53
cyclonev_io_obuf \ADC_SCK~output (
	.i(\ADC_control_inst|adc_ltc2308_inst|ADC_SCK~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCK),
	.obar());
// synopsys translate_off
defparam \ADC_SCK~output .bus_hold = "false";
defparam \ADC_SCK~output .open_drain_output = "false";
defparam \ADC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N53
cyclonev_io_obuf \ADC_SDI~output (
	.i(\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDI),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
defparam \ADC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N19
cyclonev_io_obuf \uart_tx~output (
	.i(\uart_control_inst|uarttx_inst|tx~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_tx),
	.obar());
// synopsys translate_off
defparam \uart_tx~output .bus_hold = "false";
defparam \uart_tx~output .open_drain_output = "false";
defparam \uart_tx~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X68_Y32_N44
cyclonev_io_ibuf \globalclock~input (
	.i(globalclock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\globalclock~input_o ));
// synopsys translate_off
defparam \globalclock~input .bus_hold = "false";
defparam \globalclock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \globalclock~inputCLKENA0 (
	.inclk(\globalclock~input_o ),
	.ena(vcc),
	.outclk(\globalclock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \globalclock~inputCLKENA0 .clock_type = "global clock";
defparam \globalclock~inputCLKENA0 .disable_mode = "low";
defparam \globalclock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \globalclock~inputCLKENA0 .ena_register_power_up = "high";
defparam \globalclock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N0
cyclonev_lcell_comb \pll|Add0~41 (
// Equation(s):
// \pll|Add0~41_sumout  = SUM(( \pll|count [0] ) + ( VCC ) + ( !VCC ))
// \pll|Add0~42  = CARRY(( \pll|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~41_sumout ),
	.cout(\pll|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~41 .extended_lut = "off";
defparam \pll|Add0~41 .lut_mask = 64'h00000000000000FF;
defparam \pll|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y12_N55
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N54
cyclonev_lcell_comb \pll|Equal0~2 (
// Equation(s):
// \pll|Equal0~2_combout  = ( !\pll|count [1] & ( !\pll|count [2] & ( (!\pll|count [5] & (!\pll|count [3] & !\pll|count [4])) ) ) )

	.dataa(gnd),
	.datab(!\pll|count [5]),
	.datac(!\pll|count [3]),
	.datad(!\pll|count [4]),
	.datae(!\pll|count [1]),
	.dataf(!\pll|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Equal0~2 .extended_lut = "off";
defparam \pll|Equal0~2 .lut_mask = 64'hC000000000000000;
defparam \pll|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N30
cyclonev_lcell_comb \pll|Add0~1 (
// Equation(s):
// \pll|Add0~1_sumout  = SUM(( \pll|count [10] ) + ( GND ) + ( \pll|Add0~18  ))
// \pll|Add0~2  = CARRY(( \pll|count [10] ) + ( GND ) + ( \pll|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~1_sumout ),
	.cout(\pll|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~1 .extended_lut = "off";
defparam \pll|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N33
cyclonev_lcell_comb \pll|Add0~21 (
// Equation(s):
// \pll|Add0~21_sumout  = SUM(( \pll|count [11] ) + ( GND ) + ( \pll|Add0~2  ))
// \pll|Add0~22  = CARRY(( \pll|count [11] ) + ( GND ) + ( \pll|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~21_sumout ),
	.cout(\pll|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~21 .extended_lut = "off";
defparam \pll|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N35
dffeas \pll|count[11] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[11] .is_wysiwyg = "true";
defparam \pll|count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N57
cyclonev_lcell_comb \pll|Equal0~0 (
// Equation(s):
// \pll|Equal0~0_combout  = ( !\pll|count [9] & ( !\pll|count [7] & ( (!\pll|count [8] & !\pll|count [11]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pll|count [8]),
	.datad(!\pll|count [11]),
	.datae(!\pll|count [9]),
	.dataf(!\pll|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Equal0~0 .extended_lut = "off";
defparam \pll|Equal0~0 .lut_mask = 64'hF000000000000000;
defparam \pll|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N36
cyclonev_lcell_comb \pll|Add0~25 (
// Equation(s):
// \pll|Add0~25_sumout  = SUM(( \pll|count [12] ) + ( GND ) + ( \pll|Add0~22  ))
// \pll|Add0~26  = CARRY(( \pll|count [12] ) + ( GND ) + ( \pll|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~25_sumout ),
	.cout(\pll|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~25 .extended_lut = "off";
defparam \pll|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N38
dffeas \pll|count[12] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[12] .is_wysiwyg = "true";
defparam \pll|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N39
cyclonev_lcell_comb \pll|Add0~29 (
// Equation(s):
// \pll|Add0~29_sumout  = SUM(( \pll|count [13] ) + ( GND ) + ( \pll|Add0~26  ))
// \pll|Add0~30  = CARRY(( \pll|count [13] ) + ( GND ) + ( \pll|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~29_sumout ),
	.cout(\pll|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~29 .extended_lut = "off";
defparam \pll|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N41
dffeas \pll|count[13] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[13] .is_wysiwyg = "true";
defparam \pll|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N42
cyclonev_lcell_comb \pll|Add0~33 (
// Equation(s):
// \pll|Add0~33_sumout  = SUM(( \pll|count [14] ) + ( GND ) + ( \pll|Add0~30  ))
// \pll|Add0~34  = CARRY(( \pll|count [14] ) + ( GND ) + ( \pll|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~33_sumout ),
	.cout(\pll|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~33 .extended_lut = "off";
defparam \pll|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N44
dffeas \pll|count[14] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[14] .is_wysiwyg = "true";
defparam \pll|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N45
cyclonev_lcell_comb \pll|Add0~37 (
// Equation(s):
// \pll|Add0~37_sumout  = SUM(( \pll|count [15] ) + ( GND ) + ( \pll|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~37 .extended_lut = "off";
defparam \pll|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N47
dffeas \pll|count[15] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[15] .is_wysiwyg = "true";
defparam \pll|count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N45
cyclonev_lcell_comb \pll|Equal0~1 (
// Equation(s):
// \pll|Equal0~1_combout  = ( !\pll|count [12] & ( !\pll|count [13] & ( (!\pll|count [15] & (!\pll|count [14] & \pll|count [0])) ) ) )

	.dataa(!\pll|count [15]),
	.datab(gnd),
	.datac(!\pll|count [14]),
	.datad(!\pll|count [0]),
	.datae(!\pll|count [12]),
	.dataf(!\pll|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Equal0~1 .extended_lut = "off";
defparam \pll|Equal0~1 .lut_mask = 64'h00A0000000000000;
defparam \pll|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N48
cyclonev_lcell_comb \pll|count[12]~0 (
// Equation(s):
// \pll|count[12]~0_combout  = ( \pll|Equal0~0_combout  & ( \pll|Equal0~1_combout  & ( (!\rst~input_o ) # ((!\pll|count [6] & (\pll|Equal0~2_combout  & !\pll|count [10]))) ) ) ) # ( !\pll|Equal0~0_combout  & ( \pll|Equal0~1_combout  & ( !\rst~input_o  ) ) ) 
// # ( \pll|Equal0~0_combout  & ( !\pll|Equal0~1_combout  & ( !\rst~input_o  ) ) ) # ( !\pll|Equal0~0_combout  & ( !\pll|Equal0~1_combout  & ( !\rst~input_o  ) ) )

	.dataa(!\pll|count [6]),
	.datab(!\rst~input_o ),
	.datac(!\pll|Equal0~2_combout ),
	.datad(!\pll|count [10]),
	.datae(!\pll|Equal0~0_combout ),
	.dataf(!\pll|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|count[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|count[12]~0 .extended_lut = "off";
defparam \pll|count[12]~0 .lut_mask = 64'hCCCCCCCCCCCCCECC;
defparam \pll|count[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N2
dffeas \pll|count[0] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[0] .is_wysiwyg = "true";
defparam \pll|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N3
cyclonev_lcell_comb \pll|Add0~45 (
// Equation(s):
// \pll|Add0~45_sumout  = SUM(( \pll|count [1] ) + ( GND ) + ( \pll|Add0~42  ))
// \pll|Add0~46  = CARRY(( \pll|count [1] ) + ( GND ) + ( \pll|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~45_sumout ),
	.cout(\pll|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~45 .extended_lut = "off";
defparam \pll|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N5
dffeas \pll|count[1] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[1] .is_wysiwyg = "true";
defparam \pll|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N6
cyclonev_lcell_comb \pll|Add0~49 (
// Equation(s):
// \pll|Add0~49_sumout  = SUM(( \pll|count [2] ) + ( GND ) + ( \pll|Add0~46  ))
// \pll|Add0~50  = CARRY(( \pll|count [2] ) + ( GND ) + ( \pll|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~49_sumout ),
	.cout(\pll|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~49 .extended_lut = "off";
defparam \pll|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N8
dffeas \pll|count[2] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[2] .is_wysiwyg = "true";
defparam \pll|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N9
cyclonev_lcell_comb \pll|Add0~53 (
// Equation(s):
// \pll|Add0~53_sumout  = SUM(( \pll|count [3] ) + ( GND ) + ( \pll|Add0~50  ))
// \pll|Add0~54  = CARRY(( \pll|count [3] ) + ( GND ) + ( \pll|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~53_sumout ),
	.cout(\pll|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~53 .extended_lut = "off";
defparam \pll|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N10
dffeas \pll|count[3] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[3] .is_wysiwyg = "true";
defparam \pll|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N12
cyclonev_lcell_comb \pll|Add0~57 (
// Equation(s):
// \pll|Add0~57_sumout  = SUM(( \pll|count [4] ) + ( GND ) + ( \pll|Add0~54  ))
// \pll|Add0~58  = CARRY(( \pll|count [4] ) + ( GND ) + ( \pll|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~57_sumout ),
	.cout(\pll|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~57 .extended_lut = "off";
defparam \pll|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N14
dffeas \pll|count[4] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[4] .is_wysiwyg = "true";
defparam \pll|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N15
cyclonev_lcell_comb \pll|Add0~61 (
// Equation(s):
// \pll|Add0~61_sumout  = SUM(( \pll|count [5] ) + ( GND ) + ( \pll|Add0~58  ))
// \pll|Add0~62  = CARRY(( \pll|count [5] ) + ( GND ) + ( \pll|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~61_sumout ),
	.cout(\pll|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~61 .extended_lut = "off";
defparam \pll|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N17
dffeas \pll|count[5] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[5] .is_wysiwyg = "true";
defparam \pll|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N18
cyclonev_lcell_comb \pll|Add0~5 (
// Equation(s):
// \pll|Add0~5_sumout  = SUM(( \pll|count [6] ) + ( GND ) + ( \pll|Add0~62  ))
// \pll|Add0~6  = CARRY(( \pll|count [6] ) + ( GND ) + ( \pll|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~5_sumout ),
	.cout(\pll|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~5 .extended_lut = "off";
defparam \pll|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N20
dffeas \pll|count[6] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[6] .is_wysiwyg = "true";
defparam \pll|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N21
cyclonev_lcell_comb \pll|Add0~9 (
// Equation(s):
// \pll|Add0~9_sumout  = SUM(( \pll|count [7] ) + ( GND ) + ( \pll|Add0~6  ))
// \pll|Add0~10  = CARRY(( \pll|count [7] ) + ( GND ) + ( \pll|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~9_sumout ),
	.cout(\pll|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~9 .extended_lut = "off";
defparam \pll|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N23
dffeas \pll|count[7] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[7] .is_wysiwyg = "true";
defparam \pll|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N24
cyclonev_lcell_comb \pll|Add0~13 (
// Equation(s):
// \pll|Add0~13_sumout  = SUM(( \pll|count [8] ) + ( GND ) + ( \pll|Add0~10  ))
// \pll|Add0~14  = CARRY(( \pll|count [8] ) + ( GND ) + ( \pll|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~13_sumout ),
	.cout(\pll|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~13 .extended_lut = "off";
defparam \pll|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N26
dffeas \pll|count[8] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[8] .is_wysiwyg = "true";
defparam \pll|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N27
cyclonev_lcell_comb \pll|Add0~17 (
// Equation(s):
// \pll|Add0~17_sumout  = SUM(( \pll|count [9] ) + ( GND ) + ( \pll|Add0~14  ))
// \pll|Add0~18  = CARRY(( \pll|count [9] ) + ( GND ) + ( \pll|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add0~17_sumout ),
	.cout(\pll|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add0~17 .extended_lut = "off";
defparam \pll|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N29
dffeas \pll|count[9] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[9] .is_wysiwyg = "true";
defparam \pll|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N32
dffeas \pll|count[10] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pll|count[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|count[10] .is_wysiwyg = "true";
defparam \pll|count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N36
cyclonev_lcell_comb \pll|dac_clk~0 (
// Equation(s):
// \pll|dac_clk~0_combout  = ( \pll|Equal0~1_combout  & ( \pll|Equal0~2_combout  & ( !\pll|dac_clk~q  $ ((((!\pll|Equal0~0_combout ) # (\pll|count [6])) # (\pll|count [10]))) ) ) ) # ( !\pll|Equal0~1_combout  & ( \pll|Equal0~2_combout  & ( \pll|dac_clk~q  ) 
// ) ) # ( \pll|Equal0~1_combout  & ( !\pll|Equal0~2_combout  & ( \pll|dac_clk~q  ) ) ) # ( !\pll|Equal0~1_combout  & ( !\pll|Equal0~2_combout  & ( \pll|dac_clk~q  ) ) )

	.dataa(!\pll|count [10]),
	.datab(!\pll|count [6]),
	.datac(!\pll|dac_clk~q ),
	.datad(!\pll|Equal0~0_combout ),
	.datae(!\pll|Equal0~1_combout ),
	.dataf(!\pll|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|dac_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|dac_clk~0 .extended_lut = "off";
defparam \pll|dac_clk~0 .lut_mask = 64'h0F0F0F0F0F0F0F87;
defparam \pll|dac_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N29
dffeas \pll|dac_clk (
	.clk(\globalclock~input_o ),
	.d(gnd),
	.asdata(\pll|dac_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|dac_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll|dac_clk .is_wysiwyg = "true";
defparam \pll|dac_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \pll|dac_clk~CLKENA0 (
	.inclk(\pll|dac_clk~q ),
	.ena(vcc),
	.outclk(\pll|dac_clk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|dac_clk~CLKENA0 .clock_type = "global clock";
defparam \pll|dac_clk~CLKENA0 .disable_mode = "low";
defparam \pll|dac_clk~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|dac_clk~CLKENA0 .ena_register_power_up = "high";
defparam \pll|dac_clk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N18
cyclonev_lcell_comb \DAC_control_inst|Add0~25 (
// Equation(s):
// \DAC_control_inst|Add0~25_sumout  = SUM(( \DAC_control_inst|counter [6] ) + ( GND ) + ( \DAC_control_inst|Add0~2  ))
// \DAC_control_inst|Add0~26  = CARRY(( \DAC_control_inst|counter [6] ) + ( GND ) + ( \DAC_control_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add0~25_sumout ),
	.cout(\DAC_control_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add0~25 .extended_lut = "off";
defparam \DAC_control_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N21
cyclonev_lcell_comb \DAC_control_inst|Add0~29 (
// Equation(s):
// \DAC_control_inst|Add0~29_sumout  = SUM(( \DAC_control_inst|counter [7] ) + ( GND ) + ( \DAC_control_inst|Add0~26  ))
// \DAC_control_inst|Add0~30  = CARRY(( \DAC_control_inst|counter [7] ) + ( GND ) + ( \DAC_control_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add0~29_sumout ),
	.cout(\DAC_control_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add0~29 .extended_lut = "off";
defparam \DAC_control_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N48
cyclonev_lcell_comb \DAC_control_inst|counter~3 (
// Equation(s):
// \DAC_control_inst|counter~3_combout  = ( \DAC_control_inst|Add0~29_sumout  & ( (!\DAC_control_inst|counter [6]) # ((!\DAC_control_inst|Equal0~1_combout ) # ((!\DAC_control_inst|counter [3]) # (!\DAC_control_inst|counter [7]))) ) )

	.dataa(!\DAC_control_inst|counter [6]),
	.datab(!\DAC_control_inst|Equal0~1_combout ),
	.datac(!\DAC_control_inst|counter [3]),
	.datad(!\DAC_control_inst|counter [7]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|counter~3 .extended_lut = "off";
defparam \DAC_control_inst|counter~3 .lut_mask = 64'h00000000FFFEFFFE;
defparam \DAC_control_inst|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N50
dffeas \DAC_control_inst|counter[7] (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(\DAC_control_inst|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|counter[7] .is_wysiwyg = "true";
defparam \DAC_control_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N0
cyclonev_lcell_comb \DAC_control_inst|Add0~13 (
// Equation(s):
// \DAC_control_inst|Add0~13_sumout  = SUM(( \DAC_control_inst|counter [0] ) + ( VCC ) + ( !VCC ))
// \DAC_control_inst|Add0~14  = CARRY(( \DAC_control_inst|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\DAC_control_inst|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add0~13_sumout ),
	.cout(\DAC_control_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add0~13 .extended_lut = "off";
defparam \DAC_control_inst|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \DAC_control_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N32
dffeas \DAC_control_inst|counter[0] (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|counter[0] .is_wysiwyg = "true";
defparam \DAC_control_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N3
cyclonev_lcell_comb \DAC_control_inst|Add0~9 (
// Equation(s):
// \DAC_control_inst|Add0~9_sumout  = SUM(( \DAC_control_inst|counter [1] ) + ( GND ) + ( \DAC_control_inst|Add0~14  ))
// \DAC_control_inst|Add0~10  = CARRY(( \DAC_control_inst|counter [1] ) + ( GND ) + ( \DAC_control_inst|Add0~14  ))

	.dataa(!\DAC_control_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add0~9_sumout ),
	.cout(\DAC_control_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add0~9 .extended_lut = "off";
defparam \DAC_control_inst|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \DAC_control_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N35
dffeas \DAC_control_inst|counter[1] (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|counter[1] .is_wysiwyg = "true";
defparam \DAC_control_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N6
cyclonev_lcell_comb \DAC_control_inst|Add0~17 (
// Equation(s):
// \DAC_control_inst|Add0~17_sumout  = SUM(( \DAC_control_inst|counter [2] ) + ( GND ) + ( \DAC_control_inst|Add0~10  ))
// \DAC_control_inst|Add0~18  = CARRY(( \DAC_control_inst|counter [2] ) + ( GND ) + ( \DAC_control_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add0~17_sumout ),
	.cout(\DAC_control_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add0~17 .extended_lut = "off";
defparam \DAC_control_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N54
cyclonev_lcell_comb \DAC_control_inst|counter~1 (
// Equation(s):
// \DAC_control_inst|counter~1_combout  = ( \DAC_control_inst|Add0~17_sumout  ) # ( !\DAC_control_inst|Add0~17_sumout  & ( (\DAC_control_inst|counter [6] & (\DAC_control_inst|counter [7] & (\DAC_control_inst|counter [3] & \DAC_control_inst|Equal0~1_combout 
// ))) ) )

	.dataa(!\DAC_control_inst|counter [6]),
	.datab(!\DAC_control_inst|counter [7]),
	.datac(!\DAC_control_inst|counter [3]),
	.datad(!\DAC_control_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|counter~1 .extended_lut = "off";
defparam \DAC_control_inst|counter~1 .lut_mask = 64'h00010001FFFFFFFF;
defparam \DAC_control_inst|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N56
dffeas \DAC_control_inst|counter[2] (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(\DAC_control_inst|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|counter[2] .is_wysiwyg = "true";
defparam \DAC_control_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N9
cyclonev_lcell_comb \DAC_control_inst|Add0~21 (
// Equation(s):
// \DAC_control_inst|Add0~21_sumout  = SUM(( \DAC_control_inst|counter [3] ) + ( GND ) + ( \DAC_control_inst|Add0~18  ))
// \DAC_control_inst|Add0~22  = CARRY(( \DAC_control_inst|counter [3] ) + ( GND ) + ( \DAC_control_inst|Add0~18  ))

	.dataa(!\DAC_control_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add0~21_sumout ),
	.cout(\DAC_control_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add0~21 .extended_lut = "off";
defparam \DAC_control_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \DAC_control_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N12
cyclonev_lcell_comb \DAC_control_inst|Add0~5 (
// Equation(s):
// \DAC_control_inst|Add0~5_sumout  = SUM(( \DAC_control_inst|counter [4] ) + ( GND ) + ( \DAC_control_inst|Add0~22  ))
// \DAC_control_inst|Add0~6  = CARRY(( \DAC_control_inst|counter [4] ) + ( GND ) + ( \DAC_control_inst|Add0~22  ))

	.dataa(gnd),
	.datab(!\DAC_control_inst|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add0~5_sumout ),
	.cout(\DAC_control_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add0~5 .extended_lut = "off";
defparam \DAC_control_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \DAC_control_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N47
dffeas \DAC_control_inst|counter[4] (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|counter[4] .is_wysiwyg = "true";
defparam \DAC_control_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N24
cyclonev_lcell_comb \DAC_control_inst|Add0~33 (
// Equation(s):
// \DAC_control_inst|Add0~33_sumout  = SUM(( \DAC_control_inst|counter [8] ) + ( GND ) + ( \DAC_control_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\DAC_control_inst|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add0~33 .extended_lut = "off";
defparam \DAC_control_inst|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \DAC_control_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N14
dffeas \DAC_control_inst|counter[8] (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|counter[8] .is_wysiwyg = "true";
defparam \DAC_control_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N33
cyclonev_lcell_comb \DAC_control_inst|Equal0~1 (
// Equation(s):
// \DAC_control_inst|Equal0~1_combout  = ( !\DAC_control_inst|counter [1] & ( !\DAC_control_inst|counter [8] & ( (!\DAC_control_inst|counter [2] & (\DAC_control_inst|counter [0] & (!\DAC_control_inst|counter [4] & !\DAC_control_inst|counter [5]))) ) ) )

	.dataa(!\DAC_control_inst|counter [2]),
	.datab(!\DAC_control_inst|counter [0]),
	.datac(!\DAC_control_inst|counter [4]),
	.datad(!\DAC_control_inst|counter [5]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Equal0~1 .extended_lut = "off";
defparam \DAC_control_inst|Equal0~1 .lut_mask = 64'h2000000000000000;
defparam \DAC_control_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N51
cyclonev_lcell_comb \DAC_control_inst|counter~2 (
// Equation(s):
// \DAC_control_inst|counter~2_combout  = ( \DAC_control_inst|counter [7] & ( (\DAC_control_inst|Add0~21_sumout  & ((!\DAC_control_inst|counter [6]) # ((!\DAC_control_inst|Equal0~1_combout ) # (!\DAC_control_inst|counter [3])))) ) ) # ( 
// !\DAC_control_inst|counter [7] & ( \DAC_control_inst|Add0~21_sumout  ) )

	.dataa(!\DAC_control_inst|counter [6]),
	.datab(!\DAC_control_inst|Equal0~1_combout ),
	.datac(!\DAC_control_inst|Add0~21_sumout ),
	.datad(!\DAC_control_inst|counter [3]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|counter~2 .extended_lut = "off";
defparam \DAC_control_inst|counter~2 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \DAC_control_inst|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N53
dffeas \DAC_control_inst|counter[3] (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(\DAC_control_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|counter[3] .is_wysiwyg = "true";
defparam \DAC_control_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N15
cyclonev_lcell_comb \DAC_control_inst|Add0~1 (
// Equation(s):
// \DAC_control_inst|Add0~1_sumout  = SUM(( \DAC_control_inst|counter [5] ) + ( GND ) + ( \DAC_control_inst|Add0~6  ))
// \DAC_control_inst|Add0~2  = CARRY(( \DAC_control_inst|counter [5] ) + ( GND ) + ( \DAC_control_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add0~1_sumout ),
	.cout(\DAC_control_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add0~1 .extended_lut = "off";
defparam \DAC_control_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N54
cyclonev_lcell_comb \DAC_control_inst|counter~0 (
// Equation(s):
// \DAC_control_inst|counter~0_combout  = ( \DAC_control_inst|Equal0~1_combout  & ( ((\DAC_control_inst|counter [3] & (\DAC_control_inst|counter [7] & \DAC_control_inst|counter [6]))) # (\DAC_control_inst|Add0~1_sumout ) ) ) # ( 
// !\DAC_control_inst|Equal0~1_combout  & ( \DAC_control_inst|Add0~1_sumout  ) )

	.dataa(!\DAC_control_inst|counter [3]),
	.datab(!\DAC_control_inst|counter [7]),
	.datac(!\DAC_control_inst|Add0~1_sumout ),
	.datad(!\DAC_control_inst|counter [6]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|counter~0 .extended_lut = "off";
defparam \DAC_control_inst|counter~0 .lut_mask = 64'h0F0F0F0F0F1F0F1F;
defparam \DAC_control_inst|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N56
dffeas \DAC_control_inst|counter[5] (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(\DAC_control_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|counter[5] .is_wysiwyg = "true";
defparam \DAC_control_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N44
dffeas \DAC_control_inst|counter[6] (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|counter[6] .is_wysiwyg = "true";
defparam \DAC_control_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N6
cyclonev_lcell_comb \DAC_control_inst|Selector4~0 (
// Equation(s):
// \DAC_control_inst|Selector4~0_combout  = ( \DAC_control_inst|counter [5] & ( \DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [1] & (((!\DAC_control_inst|counter [3] & !\DAC_control_inst|counter [4])) # (\DAC_control_inst|tx_spi_sync~q ))) # 
// (\DAC_control_inst|counter [1] & (\DAC_control_inst|tx_spi_sync~q  & ((!\DAC_control_inst|counter [3]) # (!\DAC_control_inst|counter [4])))) ) ) ) # ( !\DAC_control_inst|counter [5] & ( \DAC_control_inst|counter [0] & ( (\DAC_control_inst|tx_spi_sync~q  & 
// (((!\DAC_control_inst|counter [3]) # (\DAC_control_inst|counter [4])) # (\DAC_control_inst|counter [1]))) ) ) ) # ( \DAC_control_inst|counter [5] & ( !\DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [1] & (((\DAC_control_inst|tx_spi_sync~q 
// )))) # (\DAC_control_inst|counter [1] & ((!\DAC_control_inst|counter [3] & (\DAC_control_inst|counter [4] & \DAC_control_inst|tx_spi_sync~q )) # (\DAC_control_inst|counter [3] & ((\DAC_control_inst|tx_spi_sync~q ) # (\DAC_control_inst|counter [4]))))) ) ) 
// ) # ( !\DAC_control_inst|counter [5] & ( !\DAC_control_inst|counter [0] & ( ((!\DAC_control_inst|counter [1] & (\DAC_control_inst|counter [3] & !\DAC_control_inst|counter [4]))) # (\DAC_control_inst|tx_spi_sync~q ) ) ) )

	.dataa(!\DAC_control_inst|counter [1]),
	.datab(!\DAC_control_inst|counter [3]),
	.datac(!\DAC_control_inst|counter [4]),
	.datad(!\DAC_control_inst|tx_spi_sync~q ),
	.datae(!\DAC_control_inst|counter [5]),
	.dataf(!\DAC_control_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector4~0 .extended_lut = "off";
defparam \DAC_control_inst|Selector4~0 .lut_mask = 64'h20FF01BF00DF80FE;
defparam \DAC_control_inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N48
cyclonev_lcell_comb \DAC_control_inst|Selector4~1 (
// Equation(s):
// \DAC_control_inst|Selector4~1_combout  = ( \DAC_control_inst|Selector4~0_combout  & ( (\DAC_control_inst|counter [2]) # (\DAC_control_inst|tx_spi_sync~q ) ) ) # ( !\DAC_control_inst|Selector4~0_combout  & ( (\DAC_control_inst|tx_spi_sync~q  & 
// !\DAC_control_inst|counter [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|tx_spi_sync~q ),
	.datad(!\DAC_control_inst|counter [2]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector4~1 .extended_lut = "off";
defparam \DAC_control_inst|Selector4~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \DAC_control_inst|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N24
cyclonev_lcell_comb \DAC_control_inst|Equal0~0 (
// Equation(s):
// \DAC_control_inst|Equal0~0_combout  = ( !\DAC_control_inst|counter [2] & ( !\DAC_control_inst|counter [4] & ( (\DAC_control_inst|counter [0] & (!\DAC_control_inst|counter [5] & !\DAC_control_inst|counter [1])) ) ) )

	.dataa(!\DAC_control_inst|counter [0]),
	.datab(gnd),
	.datac(!\DAC_control_inst|counter [5]),
	.datad(!\DAC_control_inst|counter [1]),
	.datae(!\DAC_control_inst|counter [2]),
	.dataf(!\DAC_control_inst|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Equal0~0 .extended_lut = "off";
defparam \DAC_control_inst|Equal0~0 .lut_mask = 64'h5000000000000000;
defparam \DAC_control_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N57
cyclonev_lcell_comb \DAC_control_inst|Selector4~4 (
// Equation(s):
// \DAC_control_inst|Selector4~4_combout  = ( \DAC_control_inst|Equal0~0_combout  & ( (!\DAC_control_inst|tx_spi_sync~q  & !\DAC_control_inst|counter [3]) ) ) # ( !\DAC_control_inst|Equal0~0_combout  & ( !\DAC_control_inst|tx_spi_sync~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|tx_spi_sync~q ),
	.datad(!\DAC_control_inst|counter [3]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector4~4 .extended_lut = "off";
defparam \DAC_control_inst|Selector4~4 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \DAC_control_inst|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N36
cyclonev_lcell_comb \DAC_control_inst|Selector4~2 (
// Equation(s):
// \DAC_control_inst|Selector4~2_combout  = ( \DAC_control_inst|counter [2] & ( \DAC_control_inst|counter [0] & ( ((!\DAC_control_inst|counter [5] & (!\DAC_control_inst|counter [3] & \DAC_control_inst|counter [1]))) # (\DAC_control_inst|tx_spi_sync~q ) ) ) ) 
// # ( !\DAC_control_inst|counter [2] & ( \DAC_control_inst|counter [0] & ( (\DAC_control_inst|tx_spi_sync~q  & ((!\DAC_control_inst|counter [5]) # ((\DAC_control_inst|counter [1]) # (\DAC_control_inst|counter [3])))) ) ) ) # ( \DAC_control_inst|counter [2] 
// & ( !\DAC_control_inst|counter [0] & ( \DAC_control_inst|tx_spi_sync~q  ) ) ) # ( !\DAC_control_inst|counter [2] & ( !\DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [5] & (\DAC_control_inst|tx_spi_sync~q  & ((!\DAC_control_inst|counter [3]) 
// # (\DAC_control_inst|counter [1])))) # (\DAC_control_inst|counter [5] & (((!\DAC_control_inst|counter [3] & !\DAC_control_inst|counter [1])) # (\DAC_control_inst|tx_spi_sync~q ))) ) ) )

	.dataa(!\DAC_control_inst|counter [5]),
	.datab(!\DAC_control_inst|counter [3]),
	.datac(!\DAC_control_inst|counter [1]),
	.datad(!\DAC_control_inst|tx_spi_sync~q ),
	.datae(!\DAC_control_inst|counter [2]),
	.dataf(!\DAC_control_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector4~2 .extended_lut = "off";
defparam \DAC_control_inst|Selector4~2 .lut_mask = 64'h40DF00FF00BF08FF;
defparam \DAC_control_inst|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N45
cyclonev_lcell_comb \DAC_control_inst|Selector4~3 (
// Equation(s):
// \DAC_control_inst|Selector4~3_combout  = ( \DAC_control_inst|Selector4~2_combout  & ( \DAC_control_inst|counter [4] ) ) # ( \DAC_control_inst|Selector4~2_combout  & ( !\DAC_control_inst|counter [4] & ( \DAC_control_inst|tx_spi_sync~q  ) ) ) # ( 
// !\DAC_control_inst|Selector4~2_combout  & ( !\DAC_control_inst|counter [4] & ( \DAC_control_inst|tx_spi_sync~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|tx_spi_sync~q ),
	.datae(!\DAC_control_inst|Selector4~2_combout ),
	.dataf(!\DAC_control_inst|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector4~3 .extended_lut = "off";
defparam \DAC_control_inst|Selector4~3 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \DAC_control_inst|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N0
cyclonev_lcell_comb \DAC_control_inst|Selector4~7 (
// Equation(s):
// \DAC_control_inst|Selector4~7_combout  = ( \DAC_control_inst|counter [4] & ( \DAC_control_inst|counter [3] & ( \DAC_control_inst|tx_spi_sync~q  ) ) ) # ( !\DAC_control_inst|counter [4] & ( \DAC_control_inst|counter [3] & ( \DAC_control_inst|tx_spi_sync~q  
// ) ) ) # ( \DAC_control_inst|counter [4] & ( !\DAC_control_inst|counter [3] & ( (\DAC_control_inst|tx_spi_sync~q  & ((!\DAC_control_inst|counter [5]) # ((\DAC_control_inst|counter [1]) # (\DAC_control_inst|counter [0])))) ) ) ) # ( 
// !\DAC_control_inst|counter [4] & ( !\DAC_control_inst|counter [3] & ( \DAC_control_inst|tx_spi_sync~q  ) ) )

	.dataa(!\DAC_control_inst|counter [5]),
	.datab(!\DAC_control_inst|tx_spi_sync~q ),
	.datac(!\DAC_control_inst|counter [0]),
	.datad(!\DAC_control_inst|counter [1]),
	.datae(!\DAC_control_inst|counter [4]),
	.dataf(!\DAC_control_inst|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector4~7 .extended_lut = "off";
defparam \DAC_control_inst|Selector4~7 .lut_mask = 64'h3333233333333333;
defparam \DAC_control_inst|Selector4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N12
cyclonev_lcell_comb \DAC_control_inst|Selector4~6 (
// Equation(s):
// \DAC_control_inst|Selector4~6_combout  = ( \DAC_control_inst|counter [5] & ( \DAC_control_inst|counter [3] & ( \DAC_control_inst|tx_spi_sync~q  ) ) ) # ( !\DAC_control_inst|counter [5] & ( \DAC_control_inst|counter [3] & ( (!\DAC_control_inst|counter [1] 
// & (((\DAC_control_inst|tx_spi_sync~q )))) # (\DAC_control_inst|counter [1] & ((!\DAC_control_inst|counter [4] & ((\DAC_control_inst|tx_spi_sync~q ))) # (\DAC_control_inst|counter [4] & (!\DAC_control_inst|counter [0])))) ) ) ) # ( 
// \DAC_control_inst|counter [5] & ( !\DAC_control_inst|counter [3] & ( ((\DAC_control_inst|counter [0] & (\DAC_control_inst|counter [1] & \DAC_control_inst|counter [4]))) # (\DAC_control_inst|tx_spi_sync~q ) ) ) ) # ( !\DAC_control_inst|counter [5] & ( 
// !\DAC_control_inst|counter [3] & ( (!\DAC_control_inst|counter [4] & (\DAC_control_inst|counter [0] & ((!\DAC_control_inst|counter [1]) # (\DAC_control_inst|tx_spi_sync~q )))) # (\DAC_control_inst|counter [4] & (((\DAC_control_inst|tx_spi_sync~q )))) ) ) 
// )

	.dataa(!\DAC_control_inst|counter [0]),
	.datab(!\DAC_control_inst|tx_spi_sync~q ),
	.datac(!\DAC_control_inst|counter [1]),
	.datad(!\DAC_control_inst|counter [4]),
	.datae(!\DAC_control_inst|counter [5]),
	.dataf(!\DAC_control_inst|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector4~6 .extended_lut = "off";
defparam \DAC_control_inst|Selector4~6 .lut_mask = 64'h51333337333A3333;
defparam \DAC_control_inst|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N18
cyclonev_lcell_comb \DAC_control_inst|Selector4~8 (
// Equation(s):
// \DAC_control_inst|Selector4~8_combout  = ( \DAC_control_inst|Selector4~7_combout  & ( \DAC_control_inst|Selector4~6_combout  ) ) # ( !\DAC_control_inst|Selector4~7_combout  & ( \DAC_control_inst|Selector4~6_combout  & ( !\DAC_control_inst|counter [2] ) ) 
// ) # ( \DAC_control_inst|Selector4~7_combout  & ( !\DAC_control_inst|Selector4~6_combout  & ( \DAC_control_inst|counter [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|counter [2]),
	.datae(!\DAC_control_inst|Selector4~7_combout ),
	.dataf(!\DAC_control_inst|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector4~8 .extended_lut = "off";
defparam \DAC_control_inst|Selector4~8 .lut_mask = 64'h000000FFFF00FFFF;
defparam \DAC_control_inst|Selector4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N30
cyclonev_lcell_comb \DAC_control_inst|Selector4~5 (
// Equation(s):
// \DAC_control_inst|Selector4~5_combout  = ( \DAC_control_inst|Selector4~3_combout  & ( \DAC_control_inst|Selector4~8_combout  & ( (!\DAC_control_inst|counter [6]) # ((!\DAC_control_inst|counter [7] & (\DAC_control_inst|Selector4~1_combout )) # 
// (\DAC_control_inst|counter [7] & ((!\DAC_control_inst|Selector4~4_combout )))) ) ) ) # ( !\DAC_control_inst|Selector4~3_combout  & ( \DAC_control_inst|Selector4~8_combout  & ( (!\DAC_control_inst|counter [6] & (!\DAC_control_inst|counter [7])) # 
// (\DAC_control_inst|counter [6] & ((!\DAC_control_inst|counter [7] & (\DAC_control_inst|Selector4~1_combout )) # (\DAC_control_inst|counter [7] & ((!\DAC_control_inst|Selector4~4_combout ))))) ) ) ) # ( \DAC_control_inst|Selector4~3_combout  & ( 
// !\DAC_control_inst|Selector4~8_combout  & ( (!\DAC_control_inst|counter [6] & (\DAC_control_inst|counter [7])) # (\DAC_control_inst|counter [6] & ((!\DAC_control_inst|counter [7] & (\DAC_control_inst|Selector4~1_combout )) # (\DAC_control_inst|counter [7] 
// & ((!\DAC_control_inst|Selector4~4_combout ))))) ) ) ) # ( !\DAC_control_inst|Selector4~3_combout  & ( !\DAC_control_inst|Selector4~8_combout  & ( (\DAC_control_inst|counter [6] & ((!\DAC_control_inst|counter [7] & (\DAC_control_inst|Selector4~1_combout 
// )) # (\DAC_control_inst|counter [7] & ((!\DAC_control_inst|Selector4~4_combout ))))) ) ) )

	.dataa(!\DAC_control_inst|counter [6]),
	.datab(!\DAC_control_inst|counter [7]),
	.datac(!\DAC_control_inst|Selector4~1_combout ),
	.datad(!\DAC_control_inst|Selector4~4_combout ),
	.datae(!\DAC_control_inst|Selector4~3_combout ),
	.dataf(!\DAC_control_inst|Selector4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector4~5 .extended_lut = "off";
defparam \DAC_control_inst|Selector4~5 .lut_mask = 64'h150437269D8CBFAE;
defparam \DAC_control_inst|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N32
dffeas \DAC_control_inst|tx_spi_sync (
	.clk(\pll|dac_clk~q ),
	.d(\DAC_control_inst|Selector4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DAC_control_inst|counter [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|tx_spi_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|tx_spi_sync .is_wysiwyg = "true";
defparam \DAC_control_inst|tx_spi_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N57
cyclonev_lcell_comb \DAC_control_inst|Equal2~0 (
// Equation(s):
// \DAC_control_inst|Equal2~0_combout  = ( !\DAC_control_inst|counter [3] & ( (!\DAC_control_inst|counter [6] & !\DAC_control_inst|counter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|counter [6]),
	.datad(!\DAC_control_inst|counter [7]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Equal2~0 .extended_lut = "off";
defparam \DAC_control_inst|Equal2~0 .lut_mask = 64'hF000F00000000000;
defparam \DAC_control_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N36
cyclonev_lcell_comb \DAC_control_inst|pin3_C_yminu[0]~0 (
// Equation(s):
// \DAC_control_inst|pin3_C_yminu[0]~0_combout  = ( \DAC_control_inst|pin3_C_yminu [0] ) # ( !\DAC_control_inst|pin3_C_yminu [0] & ( (\DAC_control_inst|Equal2~0_combout  & \DAC_control_inst|Equal0~1_combout ) ) )

	.dataa(!\DAC_control_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\DAC_control_inst|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|pin3_C_yminu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|pin3_C_yminu[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|pin3_C_yminu[0]~0 .extended_lut = "off";
defparam \DAC_control_inst|pin3_C_yminu[0]~0 .lut_mask = 64'h05050505FFFFFFFF;
defparam \DAC_control_inst|pin3_C_yminu[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N53
dffeas \DAC_control_inst|pin3_C_yminu[0] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|pin3_C_yminu[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|pin3_C_yminu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|pin3_C_yminu[0] .is_wysiwyg = "true";
defparam \DAC_control_inst|pin3_C_yminu[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N42
cyclonev_lcell_comb \DAC_control_inst|Selector5~10 (
// Equation(s):
// \DAC_control_inst|Selector5~10_combout  = ( \DAC_control_inst|counter [1] & ( \DAC_control_inst|counter [2] & ( (!\DAC_control_inst|counter [0] & (!\DAC_control_inst|pin3_C_yminu [0] & !\DAC_control_inst|counter [3])) ) ) ) # ( !\DAC_control_inst|counter 
// [1] & ( \DAC_control_inst|counter [2] & ( (!\DAC_control_inst|pin3_C_yminu [0] & !\DAC_control_inst|counter [3]) ) ) ) # ( \DAC_control_inst|counter [1] & ( !\DAC_control_inst|counter [2] & ( (\DAC_control_inst|counter [0] & 
// (!\DAC_control_inst|pin3_C_yminu [0] & !\DAC_control_inst|counter [3])) ) ) )

	.dataa(!\DAC_control_inst|counter [0]),
	.datab(gnd),
	.datac(!\DAC_control_inst|pin3_C_yminu [0]),
	.datad(!\DAC_control_inst|counter [3]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~10 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~10 .lut_mask = 64'h00005000F000A000;
defparam \DAC_control_inst|Selector5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N18
cyclonev_lcell_comb \DAC_control_inst|Selector5~9 (
// Equation(s):
// \DAC_control_inst|Selector5~9_combout  = ( \DAC_control_inst|counter [3] & ( (\DAC_control_inst|counter [2]) # (\DAC_control_inst|counter [1]) ) )

	.dataa(gnd),
	.datab(!\DAC_control_inst|counter [1]),
	.datac(!\DAC_control_inst|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~9 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~9 .lut_mask = 64'h000000003F3F3F3F;
defparam \DAC_control_inst|Selector5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N6
cyclonev_lcell_comb \DAC_control_inst|Selector5~11 (
// Equation(s):
// \DAC_control_inst|Selector5~11_combout  = ( \DAC_control_inst|Selector5~9_combout  & ( \DAC_control_inst|counter [5] & ( !\DAC_control_inst|tx_spi_din~q  ) ) ) # ( !\DAC_control_inst|Selector5~9_combout  & ( \DAC_control_inst|counter [5] & ( 
// !\DAC_control_inst|tx_spi_din~q  ) ) ) # ( \DAC_control_inst|Selector5~9_combout  & ( !\DAC_control_inst|counter [5] & ( (!\DAC_control_inst|tx_spi_din~q  & (((!\DAC_control_inst|Selector5~10_combout ) # (\DAC_control_inst|counter [4])) # 
// (\DAC_control_inst|counter [8]))) ) ) ) # ( !\DAC_control_inst|Selector5~9_combout  & ( !\DAC_control_inst|counter [5] & ( (!\DAC_control_inst|counter [8] & ((!\DAC_control_inst|counter [4] & ((!\DAC_control_inst|Selector5~10_combout ))) # 
// (\DAC_control_inst|counter [4] & (!\DAC_control_inst|tx_spi_din~q )))) # (\DAC_control_inst|counter [8] & (((!\DAC_control_inst|tx_spi_din~q )))) ) ) )

	.dataa(!\DAC_control_inst|counter [8]),
	.datab(!\DAC_control_inst|counter [4]),
	.datac(!\DAC_control_inst|tx_spi_din~q ),
	.datad(!\DAC_control_inst|Selector5~10_combout ),
	.datae(!\DAC_control_inst|Selector5~9_combout ),
	.dataf(!\DAC_control_inst|counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~11 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~11 .lut_mask = 64'hF870F070F0F0F0F0;
defparam \DAC_control_inst|Selector5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N0
cyclonev_lcell_comb \DAC_control_inst|Mux0~27 (
// Equation(s):
// \DAC_control_inst|Mux0~27_combout  = ( !\DAC_control_inst|counter [8] & ( (!\DAC_control_inst|counter [3] & (\DAC_control_inst|counter [1] & (!\DAC_control_inst|counter [0] & ((!\DAC_control_inst|counter [2]))))) # (\DAC_control_inst|counter [3] & 
// (\DAC_control_inst|counter [4] & (\DAC_control_inst|counter [2] & ((\DAC_control_inst|counter [0]) # (\DAC_control_inst|counter [1]))))) ) ) # ( \DAC_control_inst|counter [8] & ( (((\DAC_control_inst|tx_spi_din~q ))) ) )

	.dataa(!\DAC_control_inst|counter [1]),
	.datab(!\DAC_control_inst|counter [0]),
	.datac(!\DAC_control_inst|tx_spi_din~q ),
	.datad(!\DAC_control_inst|counter [4]),
	.datae(!\DAC_control_inst|counter [8]),
	.dataf(!\DAC_control_inst|counter [2]),
	.datag(!\DAC_control_inst|counter [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~27 .extended_lut = "on";
defparam \DAC_control_inst|Mux0~27 .lut_mask = 64'h40400F0F00070F0F;
defparam \DAC_control_inst|Mux0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N48
cyclonev_lcell_comb \DAC_control_inst|Selector5~20 (
// Equation(s):
// \DAC_control_inst|Selector5~20_combout  = ( !\DAC_control_inst|counter [8] & ( (!\DAC_control_inst|counter [3] & (\DAC_control_inst|counter [1] & (!\DAC_control_inst|counter [0] & ((!\DAC_control_inst|counter [2]) # (\DAC_control_inst|counter [4]))))) # 
// (\DAC_control_inst|counter [3] & ((((!\DAC_control_inst|counter [4] & !\DAC_control_inst|counter [2]))))) ) ) # ( \DAC_control_inst|counter [8] & ( (((\DAC_control_inst|tx_spi_din~q ))) ) )

	.dataa(!\DAC_control_inst|counter [1]),
	.datab(!\DAC_control_inst|counter [0]),
	.datac(!\DAC_control_inst|tx_spi_din~q ),
	.datad(!\DAC_control_inst|counter [4]),
	.datae(!\DAC_control_inst|counter [8]),
	.dataf(!\DAC_control_inst|counter [2]),
	.datag(!\DAC_control_inst|counter [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~20 .extended_lut = "on";
defparam \DAC_control_inst|Selector5~20 .lut_mask = 64'h4F400F0F00400F0F;
defparam \DAC_control_inst|Selector5~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N54
cyclonev_lcell_comb \DAC_control_inst|Selector5~24 (
// Equation(s):
// \DAC_control_inst|Selector5~24_combout  = ( !\DAC_control_inst|counter [8] & ( (!\DAC_control_inst|counter [0] & (\DAC_control_inst|counter [2] & ((!\DAC_control_inst|counter [3] & ((!\DAC_control_inst|counter [4]))) # (\DAC_control_inst|counter [3] & 
// (\DAC_control_inst|counter [1] & \DAC_control_inst|counter [4]))))) # (\DAC_control_inst|counter [0] & (\DAC_control_inst|counter [3] & ((!\DAC_control_inst|counter [2] & (!\DAC_control_inst|counter [1])) # (\DAC_control_inst|counter [2] & 
// ((\DAC_control_inst|counter [4])))))) ) ) # ( \DAC_control_inst|counter [8] & ( (((\DAC_control_inst|tx_spi_din~q ))) ) )

	.dataa(!\DAC_control_inst|counter [1]),
	.datab(!\DAC_control_inst|counter [0]),
	.datac(!\DAC_control_inst|tx_spi_din~q ),
	.datad(!\DAC_control_inst|counter [4]),
	.datae(!\DAC_control_inst|counter [8]),
	.dataf(!\DAC_control_inst|counter [2]),
	.datag(!\DAC_control_inst|counter [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~24 .extended_lut = "on";
defparam \DAC_control_inst|Selector5~24 .lut_mask = 64'h02020F0FC0070F0F;
defparam \DAC_control_inst|Selector5~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N18
cyclonev_lcell_comb \DAC_control_inst|Selector5~28 (
// Equation(s):
// \DAC_control_inst|Selector5~28_combout  = ( !\DAC_control_inst|counter [2] & ( (!\DAC_control_inst|counter [8] & (!\DAC_control_inst|counter [1] & ((!\DAC_control_inst|counter [0] & (\DAC_control_inst|tx_spi_din~q  & !\DAC_control_inst|counter [3])) # 
// (\DAC_control_inst|counter [0] & ((\DAC_control_inst|counter [3])))))) # (\DAC_control_inst|counter [8] & (((\DAC_control_inst|tx_spi_din~q )))) ) ) # ( \DAC_control_inst|counter [2] & ( (!\DAC_control_inst|counter [8] & (!\DAC_control_inst|counter [0] & 
// (((!\DAC_control_inst|counter [4] & !\DAC_control_inst|counter [3]))))) # (\DAC_control_inst|counter [8] & (((\DAC_control_inst|tx_spi_din~q )))) ) )

	.dataa(!\DAC_control_inst|counter [0]),
	.datab(!\DAC_control_inst|tx_spi_din~q ),
	.datac(!\DAC_control_inst|counter [4]),
	.datad(!\DAC_control_inst|counter [8]),
	.datae(!\DAC_control_inst|counter [2]),
	.dataf(!\DAC_control_inst|counter [3]),
	.datag(!\DAC_control_inst|counter [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~28 .extended_lut = "on";
defparam \DAC_control_inst|Selector5~28 .lut_mask = 64'h2033A03350330033;
defparam \DAC_control_inst|Selector5~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N36
cyclonev_lcell_comb \DAC_control_inst|Selector5~0 (
// Equation(s):
// \DAC_control_inst|Selector5~0_combout  = ( \DAC_control_inst|Selector5~24_combout  & ( \DAC_control_inst|Selector5~28_combout  & ( (!\DAC_control_inst|counter [5]) # ((!\DAC_control_inst|counter [4] & (\DAC_control_inst|Mux0~27_combout )) # 
// (\DAC_control_inst|counter [4] & ((\DAC_control_inst|Selector5~20_combout )))) ) ) ) # ( !\DAC_control_inst|Selector5~24_combout  & ( \DAC_control_inst|Selector5~28_combout  & ( (!\DAC_control_inst|counter [4] & (((!\DAC_control_inst|counter [5])) # 
// (\DAC_control_inst|Mux0~27_combout ))) # (\DAC_control_inst|counter [4] & (((\DAC_control_inst|Selector5~20_combout  & \DAC_control_inst|counter [5])))) ) ) ) # ( \DAC_control_inst|Selector5~24_combout  & ( !\DAC_control_inst|Selector5~28_combout  & ( 
// (!\DAC_control_inst|counter [4] & (\DAC_control_inst|Mux0~27_combout  & ((\DAC_control_inst|counter [5])))) # (\DAC_control_inst|counter [4] & (((!\DAC_control_inst|counter [5]) # (\DAC_control_inst|Selector5~20_combout )))) ) ) ) # ( 
// !\DAC_control_inst|Selector5~24_combout  & ( !\DAC_control_inst|Selector5~28_combout  & ( (\DAC_control_inst|counter [5] & ((!\DAC_control_inst|counter [4] & (\DAC_control_inst|Mux0~27_combout )) # (\DAC_control_inst|counter [4] & 
// ((\DAC_control_inst|Selector5~20_combout ))))) ) ) )

	.dataa(!\DAC_control_inst|Mux0~27_combout ),
	.datab(!\DAC_control_inst|counter [4]),
	.datac(!\DAC_control_inst|Selector5~20_combout ),
	.datad(!\DAC_control_inst|counter [5]),
	.datae(!\DAC_control_inst|Selector5~24_combout ),
	.dataf(!\DAC_control_inst|Selector5~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~0 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~0 .lut_mask = 64'h00473347CC47FF47;
defparam \DAC_control_inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N3
cyclonev_lcell_comb \DAC_control_inst|Mux0~13 (
// Equation(s):
// \DAC_control_inst|Mux0~13_combout  = ( \DAC_control_inst|counter [1] & ( \DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [4] & (!\DAC_control_inst|pin3_C_yminu [0] & ((\DAC_control_inst|counter [2]) # (\DAC_control_inst|counter [3])))) ) ) ) 
// # ( !\DAC_control_inst|counter [1] & ( \DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [4] & (!\DAC_control_inst|pin3_C_yminu [0] & (!\DAC_control_inst|counter [3] & \DAC_control_inst|counter [2]))) ) ) ) # ( \DAC_control_inst|counter [1] & 
// ( !\DAC_control_inst|counter [0] & ( (\DAC_control_inst|counter [3] & ((!\DAC_control_inst|counter [4] & (!\DAC_control_inst|pin3_C_yminu [0] & !\DAC_control_inst|counter [2])) # (\DAC_control_inst|counter [4] & ((\DAC_control_inst|counter [2]))))) ) ) ) 
// # ( !\DAC_control_inst|counter [1] & ( !\DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [4] & (!\DAC_control_inst|pin3_C_yminu [0] & ((\DAC_control_inst|counter [2]) # (\DAC_control_inst|counter [3])))) ) ) )

	.dataa(!\DAC_control_inst|counter [4]),
	.datab(!\DAC_control_inst|pin3_C_yminu [0]),
	.datac(!\DAC_control_inst|counter [3]),
	.datad(!\DAC_control_inst|counter [2]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~13 .extended_lut = "off";
defparam \DAC_control_inst|Mux0~13 .lut_mask = 64'h0888080500800888;
defparam \DAC_control_inst|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N24
cyclonev_lcell_comb \DAC_control_inst|Mux0~14 (
// Equation(s):
// \DAC_control_inst|Mux0~14_combout  = (!\DAC_control_inst|counter [8] & (\DAC_control_inst|Mux0~13_combout )) # (\DAC_control_inst|counter [8] & ((\DAC_control_inst|tx_spi_din~q )))

	.dataa(gnd),
	.datab(!\DAC_control_inst|Mux0~13_combout ),
	.datac(!\DAC_control_inst|counter [8]),
	.datad(!\DAC_control_inst|tx_spi_din~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~14 .extended_lut = "off";
defparam \DAC_control_inst|Mux0~14 .lut_mask = 64'h303F303F303F303F;
defparam \DAC_control_inst|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N18
cyclonev_lcell_comb \DAC_control_inst|Selector5~6 (
// Equation(s):
// \DAC_control_inst|Selector5~6_combout  = ( \DAC_control_inst|pin3_C_yminu [0] & ( \DAC_control_inst|counter [2] & ( (!\DAC_control_inst|counter [3] & (\DAC_control_inst|counter [4] & (!\DAC_control_inst|counter [0] $ (\DAC_control_inst|counter [1])))) ) ) 
// ) # ( !\DAC_control_inst|pin3_C_yminu [0] & ( \DAC_control_inst|counter [2] & ( (!\DAC_control_inst|counter [0] & (!\DAC_control_inst|counter [3] $ (((\DAC_control_inst|counter [1] & \DAC_control_inst|counter [4]))))) # (\DAC_control_inst|counter [0] & 
// (!\DAC_control_inst|counter [4] $ (((\DAC_control_inst|counter [1]) # (\DAC_control_inst|counter [3]))))) ) ) ) # ( \DAC_control_inst|pin3_C_yminu [0] & ( !\DAC_control_inst|counter [2] & ( (\DAC_control_inst|counter [3] & (!\DAC_control_inst|counter [0] 
// & (!\DAC_control_inst|counter [1] & \DAC_control_inst|counter [4]))) ) ) ) # ( !\DAC_control_inst|pin3_C_yminu [0] & ( !\DAC_control_inst|counter [2] & ( (!\DAC_control_inst|counter [3] & (\DAC_control_inst|counter [0] & (\DAC_control_inst|counter [1] & 
// !\DAC_control_inst|counter [4]))) # (\DAC_control_inst|counter [3] & (\DAC_control_inst|counter [4] & ((!\DAC_control_inst|counter [0]) # (!\DAC_control_inst|counter [1])))) ) ) )

	.dataa(!\DAC_control_inst|counter [3]),
	.datab(!\DAC_control_inst|counter [0]),
	.datac(!\DAC_control_inst|counter [1]),
	.datad(!\DAC_control_inst|counter [4]),
	.datae(!\DAC_control_inst|pin3_C_yminu [0]),
	.dataf(!\DAC_control_inst|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~6 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~6 .lut_mask = 64'h02540040A8970082;
defparam \DAC_control_inst|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N57
cyclonev_lcell_comb \DAC_control_inst|Selector5~7 (
// Equation(s):
// \DAC_control_inst|Selector5~7_combout  = (!\DAC_control_inst|counter [8] & ((\DAC_control_inst|Selector5~6_combout ))) # (\DAC_control_inst|counter [8] & (\DAC_control_inst|tx_spi_din~q ))

	.dataa(!\DAC_control_inst|tx_spi_din~q ),
	.datab(gnd),
	.datac(!\DAC_control_inst|Selector5~6_combout ),
	.datad(!\DAC_control_inst|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~7 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~7 .lut_mask = 64'h0F550F550F550F55;
defparam \DAC_control_inst|Selector5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y30_N30
cyclonev_lcell_comb \DAC_control_inst|Add11~21 (
// Equation(s):
// \DAC_control_inst|Add11~21_sumout  = SUM(( \DAC_control_inst|hori_counter [0] ) + ( VCC ) + ( !VCC ))
// \DAC_control_inst|Add11~22  = CARRY(( \DAC_control_inst|hori_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|hori_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add11~21_sumout ),
	.cout(\DAC_control_inst|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add11~21 .extended_lut = "off";
defparam \DAC_control_inst|Add11~21 .lut_mask = 64'h0000000000000F0F;
defparam \DAC_control_inst|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y30_N39
cyclonev_lcell_comb \DAC_control_inst|Add11~29 (
// Equation(s):
// \DAC_control_inst|Add11~29_sumout  = SUM(( \DAC_control_inst|hori_counter [3] ) + ( GND ) + ( \DAC_control_inst|Add11~14  ))
// \DAC_control_inst|Add11~30  = CARRY(( \DAC_control_inst|hori_counter [3] ) + ( GND ) + ( \DAC_control_inst|Add11~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|hori_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add11~29_sumout ),
	.cout(\DAC_control_inst|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add11~29 .extended_lut = "off";
defparam \DAC_control_inst|Add11~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y30_N42
cyclonev_lcell_comb \DAC_control_inst|Add11~25 (
// Equation(s):
// \DAC_control_inst|Add11~25_sumout  = SUM(( \DAC_control_inst|hori_counter [4] ) + ( GND ) + ( \DAC_control_inst|Add11~30  ))
// \DAC_control_inst|Add11~26  = CARRY(( \DAC_control_inst|hori_counter [4] ) + ( GND ) + ( \DAC_control_inst|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|hori_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add11~25_sumout ),
	.cout(\DAC_control_inst|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add11~25 .extended_lut = "off";
defparam \DAC_control_inst|Add11~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N0
cyclonev_lcell_comb \DAC_control_inst|Add10~1 (
// Equation(s):
// \DAC_control_inst|Add10~1_sumout  = SUM(( \DAC_control_inst|verti_counter [0] ) + ( VCC ) + ( !VCC ))
// \DAC_control_inst|Add10~2  = CARRY(( \DAC_control_inst|verti_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~1_sumout ),
	.cout(\DAC_control_inst|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~1 .extended_lut = "off";
defparam \DAC_control_inst|Add10~1 .lut_mask = 64'h00000000000000FF;
defparam \DAC_control_inst|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N54
cyclonev_lcell_comb \DAC_control_inst|verti_counter[0]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[0]~feeder_combout  = ( \DAC_control_inst|Add10~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[0]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N42
cyclonev_lcell_comb \DAC_control_inst|sawtooth[11]~4 (
// Equation(s):
// \DAC_control_inst|sawtooth[11]~4_combout  = ( !\DAC_control_inst|loop~q  & ( (!\DAC_control_inst|Equal2~0_combout ) # (!\DAC_control_inst|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\DAC_control_inst|Equal2~0_combout ),
	.datac(!\DAC_control_inst|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|loop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|sawtooth[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[11]~4 .extended_lut = "off";
defparam \DAC_control_inst|sawtooth[11]~4 .lut_mask = 64'hFCFCFCFC00000000;
defparam \DAC_control_inst|sawtooth[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N56
dffeas \DAC_control_inst|verti_counter[0] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[0] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N3
cyclonev_lcell_comb \DAC_control_inst|Add10~97 (
// Equation(s):
// \DAC_control_inst|Add10~97_sumout  = SUM(( \DAC_control_inst|verti_counter [1] ) + ( GND ) + ( \DAC_control_inst|Add10~2  ))
// \DAC_control_inst|Add10~98  = CARRY(( \DAC_control_inst|verti_counter [1] ) + ( GND ) + ( \DAC_control_inst|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~97_sumout ),
	.cout(\DAC_control_inst|Add10~98 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~97 .extended_lut = "off";
defparam \DAC_control_inst|Add10~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N8
dffeas \DAC_control_inst|verti_counter[1] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[1] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N6
cyclonev_lcell_comb \DAC_control_inst|Add10~101 (
// Equation(s):
// \DAC_control_inst|Add10~101_sumout  = SUM(( \DAC_control_inst|verti_counter [2] ) + ( GND ) + ( \DAC_control_inst|Add10~98  ))
// \DAC_control_inst|Add10~102  = CARRY(( \DAC_control_inst|verti_counter [2] ) + ( GND ) + ( \DAC_control_inst|Add10~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~101_sumout ),
	.cout(\DAC_control_inst|Add10~102 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~101 .extended_lut = "off";
defparam \DAC_control_inst|Add10~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N14
dffeas \DAC_control_inst|verti_counter[2] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[2] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N9
cyclonev_lcell_comb \DAC_control_inst|Add10~105 (
// Equation(s):
// \DAC_control_inst|Add10~105_sumout  = SUM(( \DAC_control_inst|verti_counter [3] ) + ( GND ) + ( \DAC_control_inst|Add10~102  ))
// \DAC_control_inst|Add10~106  = CARRY(( \DAC_control_inst|verti_counter [3] ) + ( GND ) + ( \DAC_control_inst|Add10~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~105_sumout ),
	.cout(\DAC_control_inst|Add10~106 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~105 .extended_lut = "off";
defparam \DAC_control_inst|Add10~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N45
cyclonev_lcell_comb \DAC_control_inst|verti_counter[3]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[3]~feeder_combout  = ( \DAC_control_inst|Add10~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[3]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N47
dffeas \DAC_control_inst|verti_counter[3] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[3] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N12
cyclonev_lcell_comb \DAC_control_inst|Add10~93 (
// Equation(s):
// \DAC_control_inst|Add10~93_sumout  = SUM(( \DAC_control_inst|verti_counter [4] ) + ( GND ) + ( \DAC_control_inst|Add10~106  ))
// \DAC_control_inst|Add10~94  = CARRY(( \DAC_control_inst|verti_counter [4] ) + ( GND ) + ( \DAC_control_inst|Add10~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~93_sumout ),
	.cout(\DAC_control_inst|Add10~94 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~93 .extended_lut = "off";
defparam \DAC_control_inst|Add10~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N54
cyclonev_lcell_comb \DAC_control_inst|verti_counter[4]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[4]~feeder_combout  = ( \DAC_control_inst|Add10~93_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[4]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N56
dffeas \DAC_control_inst|verti_counter[4] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[4] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N15
cyclonev_lcell_comb \DAC_control_inst|Add10~25 (
// Equation(s):
// \DAC_control_inst|Add10~25_sumout  = SUM(( \DAC_control_inst|verti_counter [5] ) + ( GND ) + ( \DAC_control_inst|Add10~94  ))
// \DAC_control_inst|Add10~26  = CARRY(( \DAC_control_inst|verti_counter [5] ) + ( GND ) + ( \DAC_control_inst|Add10~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~25_sumout ),
	.cout(\DAC_control_inst|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~25 .extended_lut = "off";
defparam \DAC_control_inst|Add10~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N36
cyclonev_lcell_comb \DAC_control_inst|verti_counter[5]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[5]~feeder_combout  = ( \DAC_control_inst|Add10~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[5]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N38
dffeas \DAC_control_inst|verti_counter[5] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[5] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N18
cyclonev_lcell_comb \DAC_control_inst|Add10~109 (
// Equation(s):
// \DAC_control_inst|Add10~109_sumout  = SUM(( \DAC_control_inst|verti_counter [6] ) + ( GND ) + ( \DAC_control_inst|Add10~26  ))
// \DAC_control_inst|Add10~110  = CARRY(( \DAC_control_inst|verti_counter [6] ) + ( GND ) + ( \DAC_control_inst|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~109_sumout ),
	.cout(\DAC_control_inst|Add10~110 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~109 .extended_lut = "off";
defparam \DAC_control_inst|Add10~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N39
cyclonev_lcell_comb \DAC_control_inst|verti_counter[6]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[6]~feeder_combout  = ( \DAC_control_inst|Add10~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[6]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N41
dffeas \DAC_control_inst|verti_counter[6] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[6] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N21
cyclonev_lcell_comb \DAC_control_inst|Add10~113 (
// Equation(s):
// \DAC_control_inst|Add10~113_sumout  = SUM(( \DAC_control_inst|verti_counter [7] ) + ( GND ) + ( \DAC_control_inst|Add10~110  ))
// \DAC_control_inst|Add10~114  = CARRY(( \DAC_control_inst|verti_counter [7] ) + ( GND ) + ( \DAC_control_inst|Add10~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~113_sumout ),
	.cout(\DAC_control_inst|Add10~114 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~113 .extended_lut = "off";
defparam \DAC_control_inst|Add10~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N18
cyclonev_lcell_comb \DAC_control_inst|verti_counter[7]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[7]~feeder_combout  = ( \DAC_control_inst|Add10~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[7]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N20
dffeas \DAC_control_inst|verti_counter[7] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[7] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N24
cyclonev_lcell_comb \DAC_control_inst|Add10~117 (
// Equation(s):
// \DAC_control_inst|Add10~117_sumout  = SUM(( \DAC_control_inst|verti_counter [8] ) + ( GND ) + ( \DAC_control_inst|Add10~114  ))
// \DAC_control_inst|Add10~118  = CARRY(( \DAC_control_inst|verti_counter [8] ) + ( GND ) + ( \DAC_control_inst|Add10~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~117_sumout ),
	.cout(\DAC_control_inst|Add10~118 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~117 .extended_lut = "off";
defparam \DAC_control_inst|Add10~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N42
cyclonev_lcell_comb \DAC_control_inst|verti_counter[8]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[8]~feeder_combout  = ( \DAC_control_inst|Add10~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[8]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N44
dffeas \DAC_control_inst|verti_counter[8] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[8] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N27
cyclonev_lcell_comb \DAC_control_inst|Add10~121 (
// Equation(s):
// \DAC_control_inst|Add10~121_sumout  = SUM(( \DAC_control_inst|verti_counter [9] ) + ( GND ) + ( \DAC_control_inst|Add10~118  ))
// \DAC_control_inst|Add10~122  = CARRY(( \DAC_control_inst|verti_counter [9] ) + ( GND ) + ( \DAC_control_inst|Add10~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~121_sumout ),
	.cout(\DAC_control_inst|Add10~122 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~121 .extended_lut = "off";
defparam \DAC_control_inst|Add10~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N39
cyclonev_lcell_comb \DAC_control_inst|verti_counter[9]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[9]~feeder_combout  = ( \DAC_control_inst|Add10~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[9]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N41
dffeas \DAC_control_inst|verti_counter[9] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[9] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N51
cyclonev_lcell_comb \uart_control_inst|Equal0~5 (
// Equation(s):
// \uart_control_inst|Equal0~5_combout  = ( !\DAC_control_inst|verti_counter [1] & ( !\DAC_control_inst|verti_counter [6] & ( (!\DAC_control_inst|verti_counter [2] & !\DAC_control_inst|verti_counter [3]) ) ) )

	.dataa(gnd),
	.datab(!\DAC_control_inst|verti_counter [2]),
	.datac(!\DAC_control_inst|verti_counter [3]),
	.datad(gnd),
	.datae(!\DAC_control_inst|verti_counter [1]),
	.dataf(!\DAC_control_inst|verti_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal0~5 .extended_lut = "off";
defparam \uart_control_inst|Equal0~5 .lut_mask = 64'hC0C0000000000000;
defparam \uart_control_inst|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N30
cyclonev_lcell_comb \DAC_control_inst|Add10~125 (
// Equation(s):
// \DAC_control_inst|Add10~125_sumout  = SUM(( \DAC_control_inst|verti_counter [10] ) + ( GND ) + ( \DAC_control_inst|Add10~122  ))
// \DAC_control_inst|Add10~126  = CARRY(( \DAC_control_inst|verti_counter [10] ) + ( GND ) + ( \DAC_control_inst|Add10~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~125_sumout ),
	.cout(\DAC_control_inst|Add10~126 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~125 .extended_lut = "off";
defparam \DAC_control_inst|Add10~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N20
dffeas \DAC_control_inst|verti_counter[10] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~125_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[10] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N21
cyclonev_lcell_comb \uart_control_inst|Equal0~6 (
// Equation(s):
// \uart_control_inst|Equal0~6_combout  = ( !\DAC_control_inst|verti_counter [7] & ( !\DAC_control_inst|verti_counter [10] & ( (!\DAC_control_inst|verti_counter [8] & (!\DAC_control_inst|verti_counter [9] & \uart_control_inst|Equal0~5_combout )) ) ) )

	.dataa(!\DAC_control_inst|verti_counter [8]),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [9]),
	.datad(!\uart_control_inst|Equal0~5_combout ),
	.datae(!\DAC_control_inst|verti_counter [7]),
	.dataf(!\DAC_control_inst|verti_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal0~6 .extended_lut = "off";
defparam \uart_control_inst|Equal0~6 .lut_mask = 64'h00A0000000000000;
defparam \uart_control_inst|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N27
cyclonev_lcell_comb \DAC_control_inst|Equal4~1 (
// Equation(s):
// \DAC_control_inst|Equal4~1_combout  = (\DAC_control_inst|verti_counter [10] & (\DAC_control_inst|verti_counter [9] & \DAC_control_inst|verti_counter [8]))

	.dataa(!\DAC_control_inst|verti_counter [10]),
	.datab(!\DAC_control_inst|verti_counter [9]),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Equal4~1 .extended_lut = "off";
defparam \DAC_control_inst|Equal4~1 .lut_mask = 64'h0011001100110011;
defparam \DAC_control_inst|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N30
cyclonev_lcell_comb \DAC_control_inst|Equal4~0 (
// Equation(s):
// \DAC_control_inst|Equal4~0_combout  = ( \DAC_control_inst|verti_counter [0] & ( \DAC_control_inst|verti_counter [1] & ( (\DAC_control_inst|verti_counter [6] & (\DAC_control_inst|verti_counter [7] & (\DAC_control_inst|verti_counter [2] & 
// \DAC_control_inst|verti_counter [3]))) ) ) )

	.dataa(!\DAC_control_inst|verti_counter [6]),
	.datab(!\DAC_control_inst|verti_counter [7]),
	.datac(!\DAC_control_inst|verti_counter [2]),
	.datad(!\DAC_control_inst|verti_counter [3]),
	.datae(!\DAC_control_inst|verti_counter [0]),
	.dataf(!\DAC_control_inst|verti_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Equal4~0 .extended_lut = "off";
defparam \DAC_control_inst|Equal4~0 .lut_mask = 64'h0000000000000001;
defparam \DAC_control_inst|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N33
cyclonev_lcell_comb \DAC_control_inst|Add10~29 (
// Equation(s):
// \DAC_control_inst|Add10~29_sumout  = SUM(( \DAC_control_inst|verti_counter [11] ) + ( GND ) + ( \DAC_control_inst|Add10~126  ))
// \DAC_control_inst|Add10~30  = CARRY(( \DAC_control_inst|verti_counter [11] ) + ( GND ) + ( \DAC_control_inst|Add10~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~29_sumout ),
	.cout(\DAC_control_inst|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~29 .extended_lut = "off";
defparam \DAC_control_inst|Add10~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N45
cyclonev_lcell_comb \DAC_control_inst|verti_counter[11]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[11]~feeder_combout  = ( \DAC_control_inst|Add10~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[11]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N47
dffeas \DAC_control_inst|verti_counter[11] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[11] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N36
cyclonev_lcell_comb \DAC_control_inst|Add10~33 (
// Equation(s):
// \DAC_control_inst|Add10~33_sumout  = SUM(( \DAC_control_inst|verti_counter [12] ) + ( GND ) + ( \DAC_control_inst|Add10~30  ))
// \DAC_control_inst|Add10~34  = CARRY(( \DAC_control_inst|verti_counter [12] ) + ( GND ) + ( \DAC_control_inst|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~33_sumout ),
	.cout(\DAC_control_inst|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~33 .extended_lut = "off";
defparam \DAC_control_inst|Add10~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \DAC_control_inst|verti_counter[12] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[12] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N39
cyclonev_lcell_comb \DAC_control_inst|Add10~37 (
// Equation(s):
// \DAC_control_inst|Add10~37_sumout  = SUM(( \DAC_control_inst|verti_counter [13] ) + ( GND ) + ( \DAC_control_inst|Add10~34  ))
// \DAC_control_inst|Add10~38  = CARRY(( \DAC_control_inst|verti_counter [13] ) + ( GND ) + ( \DAC_control_inst|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~37_sumout ),
	.cout(\DAC_control_inst|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~37 .extended_lut = "off";
defparam \DAC_control_inst|Add10~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N14
dffeas \DAC_control_inst|verti_counter[13] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[13] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N42
cyclonev_lcell_comb \DAC_control_inst|Add10~41 (
// Equation(s):
// \DAC_control_inst|Add10~41_sumout  = SUM(( \DAC_control_inst|verti_counter [14] ) + ( GND ) + ( \DAC_control_inst|Add10~38  ))
// \DAC_control_inst|Add10~42  = CARRY(( \DAC_control_inst|verti_counter [14] ) + ( GND ) + ( \DAC_control_inst|Add10~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~41_sumout ),
	.cout(\DAC_control_inst|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~41 .extended_lut = "off";
defparam \DAC_control_inst|Add10~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N11
dffeas \DAC_control_inst|verti_counter[14] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[14] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N45
cyclonev_lcell_comb \DAC_control_inst|Add10~45 (
// Equation(s):
// \DAC_control_inst|Add10~45_sumout  = SUM(( \DAC_control_inst|verti_counter [15] ) + ( GND ) + ( \DAC_control_inst|Add10~42  ))
// \DAC_control_inst|Add10~46  = CARRY(( \DAC_control_inst|verti_counter [15] ) + ( GND ) + ( \DAC_control_inst|Add10~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~45_sumout ),
	.cout(\DAC_control_inst|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~45 .extended_lut = "off";
defparam \DAC_control_inst|Add10~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N59
dffeas \DAC_control_inst|verti_counter[15] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[15] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N48
cyclonev_lcell_comb \DAC_control_inst|Add10~89 (
// Equation(s):
// \DAC_control_inst|Add10~89_sumout  = SUM(( \DAC_control_inst|verti_counter [16] ) + ( GND ) + ( \DAC_control_inst|Add10~46  ))
// \DAC_control_inst|Add10~90  = CARRY(( \DAC_control_inst|verti_counter [16] ) + ( GND ) + ( \DAC_control_inst|Add10~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~89_sumout ),
	.cout(\DAC_control_inst|Add10~90 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~89 .extended_lut = "off";
defparam \DAC_control_inst|Add10~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N51
cyclonev_lcell_comb \DAC_control_inst|verti_counter[16]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[16]~feeder_combout  = ( \DAC_control_inst|Add10~89_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[16]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N53
dffeas \DAC_control_inst|verti_counter[16] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[16] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N51
cyclonev_lcell_comb \DAC_control_inst|Add10~5 (
// Equation(s):
// \DAC_control_inst|Add10~5_sumout  = SUM(( \DAC_control_inst|verti_counter [17] ) + ( GND ) + ( \DAC_control_inst|Add10~90  ))
// \DAC_control_inst|Add10~6  = CARRY(( \DAC_control_inst|verti_counter [17] ) + ( GND ) + ( \DAC_control_inst|Add10~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~5_sumout ),
	.cout(\DAC_control_inst|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~5 .extended_lut = "off";
defparam \DAC_control_inst|Add10~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N2
dffeas \DAC_control_inst|verti_counter[17] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[17] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N54
cyclonev_lcell_comb \DAC_control_inst|Add10~9 (
// Equation(s):
// \DAC_control_inst|Add10~9_sumout  = SUM(( \DAC_control_inst|verti_counter [18] ) + ( GND ) + ( \DAC_control_inst|Add10~6  ))
// \DAC_control_inst|Add10~10  = CARRY(( \DAC_control_inst|verti_counter [18] ) + ( GND ) + ( \DAC_control_inst|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~9_sumout ),
	.cout(\DAC_control_inst|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~9 .extended_lut = "off";
defparam \DAC_control_inst|Add10~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N32
dffeas \DAC_control_inst|verti_counter[18] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[18] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y30_N57
cyclonev_lcell_comb \DAC_control_inst|Add10~13 (
// Equation(s):
// \DAC_control_inst|Add10~13_sumout  = SUM(( \DAC_control_inst|verti_counter [19] ) + ( GND ) + ( \DAC_control_inst|Add10~10  ))
// \DAC_control_inst|Add10~14  = CARRY(( \DAC_control_inst|verti_counter [19] ) + ( GND ) + ( \DAC_control_inst|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~13_sumout ),
	.cout(\DAC_control_inst|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~13 .extended_lut = "off";
defparam \DAC_control_inst|Add10~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N35
dffeas \DAC_control_inst|verti_counter[19] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[19] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N0
cyclonev_lcell_comb \DAC_control_inst|Add10~17 (
// Equation(s):
// \DAC_control_inst|Add10~17_sumout  = SUM(( \DAC_control_inst|verti_counter [20] ) + ( GND ) + ( \DAC_control_inst|Add10~14  ))
// \DAC_control_inst|Add10~18  = CARRY(( \DAC_control_inst|verti_counter [20] ) + ( GND ) + ( \DAC_control_inst|Add10~14  ))

	.dataa(gnd),
	.datab(!\DAC_control_inst|verti_counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~17_sumout ),
	.cout(\DAC_control_inst|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~17 .extended_lut = "off";
defparam \DAC_control_inst|Add10~17 .lut_mask = 64'h0000FFFF00003333;
defparam \DAC_control_inst|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N41
dffeas \DAC_control_inst|verti_counter[20] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[20] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N3
cyclonev_lcell_comb \DAC_control_inst|Add10~21 (
// Equation(s):
// \DAC_control_inst|Add10~21_sumout  = SUM(( \DAC_control_inst|verti_counter [21] ) + ( GND ) + ( \DAC_control_inst|Add10~18  ))
// \DAC_control_inst|Add10~22  = CARRY(( \DAC_control_inst|verti_counter [21] ) + ( GND ) + ( \DAC_control_inst|Add10~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~21_sumout ),
	.cout(\DAC_control_inst|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~21 .extended_lut = "off";
defparam \DAC_control_inst|Add10~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N29
dffeas \DAC_control_inst|verti_counter[21] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[21] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N6
cyclonev_lcell_comb \DAC_control_inst|Add10~49 (
// Equation(s):
// \DAC_control_inst|Add10~49_sumout  = SUM(( \DAC_control_inst|verti_counter [22] ) + ( GND ) + ( \DAC_control_inst|Add10~22  ))
// \DAC_control_inst|Add10~50  = CARRY(( \DAC_control_inst|verti_counter [22] ) + ( GND ) + ( \DAC_control_inst|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~49_sumout ),
	.cout(\DAC_control_inst|Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~49 .extended_lut = "off";
defparam \DAC_control_inst|Add10~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N56
dffeas \DAC_control_inst|verti_counter[22] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[22] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N9
cyclonev_lcell_comb \DAC_control_inst|Add10~53 (
// Equation(s):
// \DAC_control_inst|Add10~53_sumout  = SUM(( \DAC_control_inst|verti_counter [23] ) + ( GND ) + ( \DAC_control_inst|Add10~50  ))
// \DAC_control_inst|Add10~54  = CARRY(( \DAC_control_inst|verti_counter [23] ) + ( GND ) + ( \DAC_control_inst|Add10~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~53_sumout ),
	.cout(\DAC_control_inst|Add10~54 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~53 .extended_lut = "off";
defparam \DAC_control_inst|Add10~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N50
dffeas \DAC_control_inst|verti_counter[23] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[23] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N12
cyclonev_lcell_comb \DAC_control_inst|Add10~57 (
// Equation(s):
// \DAC_control_inst|Add10~57_sumout  = SUM(( \DAC_control_inst|verti_counter [24] ) + ( GND ) + ( \DAC_control_inst|Add10~54  ))
// \DAC_control_inst|Add10~58  = CARRY(( \DAC_control_inst|verti_counter [24] ) + ( GND ) + ( \DAC_control_inst|Add10~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~57_sumout ),
	.cout(\DAC_control_inst|Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~57 .extended_lut = "off";
defparam \DAC_control_inst|Add10~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N47
dffeas \DAC_control_inst|verti_counter[24] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[24] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N15
cyclonev_lcell_comb \DAC_control_inst|Add10~61 (
// Equation(s):
// \DAC_control_inst|Add10~61_sumout  = SUM(( \DAC_control_inst|verti_counter [25] ) + ( GND ) + ( \DAC_control_inst|Add10~58  ))
// \DAC_control_inst|Add10~62  = CARRY(( \DAC_control_inst|verti_counter [25] ) + ( GND ) + ( \DAC_control_inst|Add10~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|verti_counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~61_sumout ),
	.cout(\DAC_control_inst|Add10~62 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~61 .extended_lut = "off";
defparam \DAC_control_inst|Add10~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add10~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N26
dffeas \DAC_control_inst|verti_counter[25] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[25] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N18
cyclonev_lcell_comb \DAC_control_inst|Add10~65 (
// Equation(s):
// \DAC_control_inst|Add10~65_sumout  = SUM(( \DAC_control_inst|verti_counter [26] ) + ( GND ) + ( \DAC_control_inst|Add10~62  ))
// \DAC_control_inst|Add10~66  = CARRY(( \DAC_control_inst|verti_counter [26] ) + ( GND ) + ( \DAC_control_inst|Add10~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~65_sumout ),
	.cout(\DAC_control_inst|Add10~66 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~65 .extended_lut = "off";
defparam \DAC_control_inst|Add10~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N2
dffeas \DAC_control_inst|verti_counter[26] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[26] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N21
cyclonev_lcell_comb \DAC_control_inst|Add10~69 (
// Equation(s):
// \DAC_control_inst|Add10~69_sumout  = SUM(( \DAC_control_inst|verti_counter [27] ) + ( GND ) + ( \DAC_control_inst|Add10~66  ))
// \DAC_control_inst|Add10~70  = CARRY(( \DAC_control_inst|verti_counter [27] ) + ( GND ) + ( \DAC_control_inst|Add10~66  ))

	.dataa(!\DAC_control_inst|verti_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~69_sumout ),
	.cout(\DAC_control_inst|Add10~70 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~69 .extended_lut = "off";
defparam \DAC_control_inst|Add10~69 .lut_mask = 64'h0000FFFF00005555;
defparam \DAC_control_inst|Add10~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N48
cyclonev_lcell_comb \DAC_control_inst|verti_counter[27]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[27]~feeder_combout  = ( \DAC_control_inst|Add10~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[27]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N50
dffeas \DAC_control_inst|verti_counter[27] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[27] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N24
cyclonev_lcell_comb \DAC_control_inst|Add10~73 (
// Equation(s):
// \DAC_control_inst|Add10~73_sumout  = SUM(( \DAC_control_inst|verti_counter [28] ) + ( GND ) + ( \DAC_control_inst|Add10~70  ))
// \DAC_control_inst|Add10~74  = CARRY(( \DAC_control_inst|verti_counter [28] ) + ( GND ) + ( \DAC_control_inst|Add10~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~73_sumout ),
	.cout(\DAC_control_inst|Add10~74 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~73 .extended_lut = "off";
defparam \DAC_control_inst|Add10~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N23
dffeas \DAC_control_inst|verti_counter[28] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[28] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N27
cyclonev_lcell_comb \DAC_control_inst|Add10~77 (
// Equation(s):
// \DAC_control_inst|Add10~77_sumout  = SUM(( \DAC_control_inst|verti_counter [29] ) + ( GND ) + ( \DAC_control_inst|Add10~74  ))
// \DAC_control_inst|Add10~78  = CARRY(( \DAC_control_inst|verti_counter [29] ) + ( GND ) + ( \DAC_control_inst|Add10~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~77_sumout ),
	.cout(\DAC_control_inst|Add10~78 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~77 .extended_lut = "off";
defparam \DAC_control_inst|Add10~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N57
cyclonev_lcell_comb \DAC_control_inst|verti_counter[29]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[29]~feeder_combout  = ( \DAC_control_inst|Add10~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[29]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N59
dffeas \DAC_control_inst|verti_counter[29] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[29] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N30
cyclonev_lcell_comb \DAC_control_inst|Add10~81 (
// Equation(s):
// \DAC_control_inst|Add10~81_sumout  = SUM(( \DAC_control_inst|verti_counter [30] ) + ( GND ) + ( \DAC_control_inst|Add10~78  ))
// \DAC_control_inst|Add10~82  = CARRY(( \DAC_control_inst|verti_counter [30] ) + ( GND ) + ( \DAC_control_inst|Add10~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~81_sumout ),
	.cout(\DAC_control_inst|Add10~82 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~81 .extended_lut = "off";
defparam \DAC_control_inst|Add10~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N36
cyclonev_lcell_comb \DAC_control_inst|verti_counter[30]~feeder (
// Equation(s):
// \DAC_control_inst|verti_counter[30]~feeder_combout  = ( \DAC_control_inst|Add10~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add10~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|verti_counter[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[30]~feeder .extended_lut = "off";
defparam \DAC_control_inst|verti_counter[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|verti_counter[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N38
dffeas \DAC_control_inst|verti_counter[30] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|verti_counter[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[30] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N33
cyclonev_lcell_comb \DAC_control_inst|Add10~85 (
// Equation(s):
// \DAC_control_inst|Add10~85_sumout  = SUM(( \DAC_control_inst|verti_counter [31] ) + ( GND ) + ( \DAC_control_inst|Add10~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|verti_counter [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add10~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add10~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add10~85 .extended_lut = "off";
defparam \DAC_control_inst|Add10~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add10~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N44
dffeas \DAC_control_inst|verti_counter[31] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add10~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|verti_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|verti_counter[31] .is_wysiwyg = "true";
defparam \DAC_control_inst|verti_counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y29_N42
cyclonev_lcell_comb \uart_control_inst|Equal0~3 (
// Equation(s):
// \uart_control_inst|Equal0~3_combout  = ( !\DAC_control_inst|verti_counter [31] & ( !\DAC_control_inst|verti_counter [16] & ( (!\DAC_control_inst|verti_counter [4] & (!\DAC_control_inst|verti_counter [29] & (!\DAC_control_inst|verti_counter [28] & 
// !\DAC_control_inst|verti_counter [30]))) ) ) )

	.dataa(!\DAC_control_inst|verti_counter [4]),
	.datab(!\DAC_control_inst|verti_counter [29]),
	.datac(!\DAC_control_inst|verti_counter [28]),
	.datad(!\DAC_control_inst|verti_counter [30]),
	.datae(!\DAC_control_inst|verti_counter [31]),
	.dataf(!\DAC_control_inst|verti_counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal0~3 .extended_lut = "off";
defparam \uart_control_inst|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \uart_control_inst|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N6
cyclonev_lcell_comb \uart_control_inst|Equal0~1 (
// Equation(s):
// \uart_control_inst|Equal0~1_combout  = ( !\DAC_control_inst|verti_counter [15] & ( !\DAC_control_inst|verti_counter [13] & ( (!\DAC_control_inst|verti_counter [12] & (!\DAC_control_inst|verti_counter [14] & (!\DAC_control_inst|verti_counter [5] & 
// !\DAC_control_inst|verti_counter [11]))) ) ) )

	.dataa(!\DAC_control_inst|verti_counter [12]),
	.datab(!\DAC_control_inst|verti_counter [14]),
	.datac(!\DAC_control_inst|verti_counter [5]),
	.datad(!\DAC_control_inst|verti_counter [11]),
	.datae(!\DAC_control_inst|verti_counter [15]),
	.dataf(!\DAC_control_inst|verti_counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal0~1 .extended_lut = "off";
defparam \uart_control_inst|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \uart_control_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N57
cyclonev_lcell_comb \uart_control_inst|Equal0~0 (
// Equation(s):
// \uart_control_inst|Equal0~0_combout  = ( !\DAC_control_inst|verti_counter [20] & ( (!\DAC_control_inst|verti_counter [19] & (!\DAC_control_inst|verti_counter [18] & (!\DAC_control_inst|verti_counter [21] & !\DAC_control_inst|verti_counter [17]))) ) )

	.dataa(!\DAC_control_inst|verti_counter [19]),
	.datab(!\DAC_control_inst|verti_counter [18]),
	.datac(!\DAC_control_inst|verti_counter [21]),
	.datad(!\DAC_control_inst|verti_counter [17]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|verti_counter [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal0~0 .extended_lut = "off";
defparam \uart_control_inst|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \uart_control_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N51
cyclonev_lcell_comb \uart_control_inst|Equal0~2 (
// Equation(s):
// \uart_control_inst|Equal0~2_combout  = ( !\DAC_control_inst|verti_counter [22] & ( !\DAC_control_inst|verti_counter [27] & ( (!\DAC_control_inst|verti_counter [26] & (!\DAC_control_inst|verti_counter [24] & (!\DAC_control_inst|verti_counter [23] & 
// !\DAC_control_inst|verti_counter [25]))) ) ) )

	.dataa(!\DAC_control_inst|verti_counter [26]),
	.datab(!\DAC_control_inst|verti_counter [24]),
	.datac(!\DAC_control_inst|verti_counter [23]),
	.datad(!\DAC_control_inst|verti_counter [25]),
	.datae(!\DAC_control_inst|verti_counter [22]),
	.dataf(!\DAC_control_inst|verti_counter [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal0~2 .extended_lut = "off";
defparam \uart_control_inst|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \uart_control_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N15
cyclonev_lcell_comb \DAC_control_inst|Equal4~2 (
// Equation(s):
// \DAC_control_inst|Equal4~2_combout  = ( \uart_control_inst|Equal0~0_combout  & ( \uart_control_inst|Equal0~2_combout  & ( (\DAC_control_inst|Equal4~1_combout  & (\DAC_control_inst|Equal4~0_combout  & (\uart_control_inst|Equal0~3_combout  & 
// \uart_control_inst|Equal0~1_combout ))) ) ) )

	.dataa(!\DAC_control_inst|Equal4~1_combout ),
	.datab(!\DAC_control_inst|Equal4~0_combout ),
	.datac(!\uart_control_inst|Equal0~3_combout ),
	.datad(!\uart_control_inst|Equal0~1_combout ),
	.datae(!\uart_control_inst|Equal0~0_combout ),
	.dataf(!\uart_control_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Equal4~2 .extended_lut = "off";
defparam \DAC_control_inst|Equal4~2 .lut_mask = 64'h0000000000000001;
defparam \DAC_control_inst|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N30
cyclonev_lcell_comb \uart_control_inst|Equal0~4 (
// Equation(s):
// \uart_control_inst|Equal0~4_combout  = ( \uart_control_inst|Equal0~3_combout  & ( (\uart_control_inst|Equal0~0_combout  & (\uart_control_inst|Equal0~1_combout  & \uart_control_inst|Equal0~2_combout )) ) )

	.dataa(gnd),
	.datab(!\uart_control_inst|Equal0~0_combout ),
	.datac(!\uart_control_inst|Equal0~1_combout ),
	.datad(!\uart_control_inst|Equal0~2_combout ),
	.datae(!\uart_control_inst|Equal0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal0~4 .extended_lut = "off";
defparam \uart_control_inst|Equal0~4 .lut_mask = 64'h0000000300000003;
defparam \uart_control_inst|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N0
cyclonev_lcell_comb \DAC_control_inst|loop~0 (
// Equation(s):
// \DAC_control_inst|loop~0_combout  = ( \uart_control_inst|Equal0~4_combout  & ( \DAC_control_inst|Equal5~0_combout  & ( (!\uart_control_inst|Equal0~6_combout  & ((!\DAC_control_inst|sawtooth[11]~4_combout ) # ((\DAC_control_inst|Equal4~2_combout )))) # 
// (\uart_control_inst|Equal0~6_combout  & (\DAC_control_inst|verti_counter [0] & ((!\DAC_control_inst|sawtooth[11]~4_combout ) # (\DAC_control_inst|Equal4~2_combout )))) ) ) ) # ( !\uart_control_inst|Equal0~4_combout  & ( \DAC_control_inst|Equal5~0_combout  
// & ( (!\DAC_control_inst|sawtooth[11]~4_combout ) # (\DAC_control_inst|Equal4~2_combout ) ) ) ) # ( \uart_control_inst|Equal0~4_combout  & ( !\DAC_control_inst|Equal5~0_combout  & ( (!\DAC_control_inst|sawtooth[11]~4_combout  & 
// ((!\uart_control_inst|Equal0~6_combout ) # (\DAC_control_inst|verti_counter [0]))) ) ) ) # ( !\uart_control_inst|Equal0~4_combout  & ( !\DAC_control_inst|Equal5~0_combout  & ( !\DAC_control_inst|sawtooth[11]~4_combout  ) ) )

	.dataa(!\uart_control_inst|Equal0~6_combout ),
	.datab(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.datac(!\DAC_control_inst|Equal4~2_combout ),
	.datad(!\DAC_control_inst|verti_counter [0]),
	.datae(!\uart_control_inst|Equal0~4_combout ),
	.dataf(!\DAC_control_inst|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|loop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|loop~0 .extended_lut = "off";
defparam \DAC_control_inst|loop~0 .lut_mask = 64'hCCCC88CCCFCF8ACF;
defparam \DAC_control_inst|loop~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N2
dffeas \DAC_control_inst|loop (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\DAC_control_inst|loop~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|loop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|loop .is_wysiwyg = "true";
defparam \DAC_control_inst|loop .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N21
cyclonev_lcell_comb \DAC_control_inst|serial_counter~4 (
// Equation(s):
// \DAC_control_inst|serial_counter~4_combout  = ( \DAC_control_inst|loop~q  & ( (!\DAC_control_inst|Equal2~0_combout ) # (!\DAC_control_inst|Equal0~1_combout ) ) ) # ( !\DAC_control_inst|loop~q  & ( (!\DAC_control_inst|serial_counter [0] & 
// ((!\DAC_control_inst|Equal2~0_combout ) # (!\DAC_control_inst|Equal0~1_combout ))) ) )

	.dataa(!\DAC_control_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\DAC_control_inst|Equal0~1_combout ),
	.datad(!\DAC_control_inst|serial_counter [0]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|loop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|serial_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|serial_counter~4 .extended_lut = "off";
defparam \DAC_control_inst|serial_counter~4 .lut_mask = 64'hFA00FA00FAFAFAFA;
defparam \DAC_control_inst|serial_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y27_N51
cyclonev_lcell_comb \DAC_control_inst|Decoder4~0 (
// Equation(s):
// \DAC_control_inst|Decoder4~0_combout  = ( !\DAC_control_inst|counter [3] & ( (\DAC_control_inst|counter [5] & (\DAC_control_inst|counter [2] & (!\DAC_control_inst|counter [7] & \DAC_control_inst|counter [6]))) ) )

	.dataa(!\DAC_control_inst|counter [5]),
	.datab(!\DAC_control_inst|counter [2]),
	.datac(!\DAC_control_inst|counter [7]),
	.datad(!\DAC_control_inst|counter [6]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Decoder4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Decoder4~0 .extended_lut = "off";
defparam \DAC_control_inst|Decoder4~0 .lut_mask = 64'h0010001000000000;
defparam \DAC_control_inst|Decoder4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N37
dffeas \DAC_control_inst|init (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\DAC_control_inst|init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|init .is_wysiwyg = "true";
defparam \DAC_control_inst|init .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N36
cyclonev_lcell_comb \DAC_control_inst|init~0 (
// Equation(s):
// \DAC_control_inst|init~0_combout  = ( \DAC_control_inst|init~q  & ( \DAC_control_inst|counter [4] ) ) # ( \DAC_control_inst|init~q  & ( !\DAC_control_inst|counter [4] ) ) # ( !\DAC_control_inst|init~q  & ( !\DAC_control_inst|counter [4] & ( 
// (\DAC_control_inst|counter [0] & (\DAC_control_inst|Decoder4~0_combout  & (!\DAC_control_inst|counter [1] & !\DAC_control_inst|counter [8]))) ) ) )

	.dataa(!\DAC_control_inst|counter [0]),
	.datab(!\DAC_control_inst|Decoder4~0_combout ),
	.datac(!\DAC_control_inst|counter [1]),
	.datad(!\DAC_control_inst|counter [8]),
	.datae(!\DAC_control_inst|init~q ),
	.dataf(!\DAC_control_inst|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|init~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|init~0 .extended_lut = "off";
defparam \DAC_control_inst|init~0 .lut_mask = 64'h1000FFFF0000FFFF;
defparam \DAC_control_inst|init~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N38
dffeas \DAC_control_inst|init~DUPLICATE (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\DAC_control_inst|init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|init~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|init~DUPLICATE .is_wysiwyg = "true";
defparam \DAC_control_inst|init~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N33
cyclonev_lcell_comb \DAC_control_inst|serial_counter[0]~0 (
// Equation(s):
// \DAC_control_inst|serial_counter[0]~0_combout  = ( \DAC_control_inst|init~DUPLICATE_q  ) # ( !\DAC_control_inst|init~DUPLICATE_q  & ( (\DAC_control_inst|Equal0~1_combout  & \DAC_control_inst|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|Equal0~1_combout ),
	.datad(!\DAC_control_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|init~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|serial_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|serial_counter[0]~0 .extended_lut = "off";
defparam \DAC_control_inst|serial_counter[0]~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \DAC_control_inst|serial_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N29
dffeas \DAC_control_inst|serial_counter[0] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|serial_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DAC_control_inst|serial_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|serial_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|serial_counter[0] .is_wysiwyg = "true";
defparam \DAC_control_inst|serial_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N24
cyclonev_lcell_comb \DAC_control_inst|serial_counter~3 (
// Equation(s):
// \DAC_control_inst|serial_counter~3_combout  = ( \DAC_control_inst|serial_counter [0] & ( !\DAC_control_inst|loop~q  & ( (!\DAC_control_inst|serial_counter [1] & ((!\DAC_control_inst|Equal2~0_combout ) # (!\DAC_control_inst|Equal0~1_combout ))) ) ) ) # ( 
// !\DAC_control_inst|serial_counter [0] & ( !\DAC_control_inst|loop~q  & ( (\DAC_control_inst|serial_counter [1] & ((!\DAC_control_inst|Equal2~0_combout ) # (!\DAC_control_inst|Equal0~1_combout ))) ) ) )

	.dataa(!\DAC_control_inst|serial_counter [1]),
	.datab(gnd),
	.datac(!\DAC_control_inst|Equal2~0_combout ),
	.datad(!\DAC_control_inst|Equal0~1_combout ),
	.datae(!\DAC_control_inst|serial_counter [0]),
	.dataf(!\DAC_control_inst|loop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|serial_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|serial_counter~3 .extended_lut = "off";
defparam \DAC_control_inst|serial_counter~3 .lut_mask = 64'h5550AAA000000000;
defparam \DAC_control_inst|serial_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N47
dffeas \DAC_control_inst|serial_counter[1] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|serial_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DAC_control_inst|serial_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|serial_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|serial_counter[1] .is_wysiwyg = "true";
defparam \DAC_control_inst|serial_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N54
cyclonev_lcell_comb \DAC_control_inst|Add9~0 (
// Equation(s):
// \DAC_control_inst|Add9~0_combout  = ( \DAC_control_inst|serial_counter [1] & ( !\DAC_control_inst|serial_counter [2] $ (!\DAC_control_inst|serial_counter [0]) ) ) # ( !\DAC_control_inst|serial_counter [1] & ( \DAC_control_inst|serial_counter [2] ) )

	.dataa(!\DAC_control_inst|serial_counter [2]),
	.datab(gnd),
	.datac(!\DAC_control_inst|serial_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|serial_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Add9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add9~0 .extended_lut = "off";
defparam \DAC_control_inst|Add9~0 .lut_mask = 64'h555555555A5A5A5A;
defparam \DAC_control_inst|Add9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N9
cyclonev_lcell_comb \DAC_control_inst|serial_counter~1 (
// Equation(s):
// \DAC_control_inst|serial_counter~1_combout  = ( !\DAC_control_inst|loop~q  & ( (!\DAC_control_inst|Equal5~0_combout  & (\DAC_control_inst|Add9~0_combout  & ((!\DAC_control_inst|Equal0~1_combout ) # (!\DAC_control_inst|Equal2~0_combout )))) ) )

	.dataa(!\DAC_control_inst|Equal0~1_combout ),
	.datab(!\DAC_control_inst|Equal2~0_combout ),
	.datac(!\DAC_control_inst|Equal5~0_combout ),
	.datad(!\DAC_control_inst|Add9~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|loop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|serial_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|serial_counter~1 .extended_lut = "off";
defparam \DAC_control_inst|serial_counter~1 .lut_mask = 64'h00E000E000000000;
defparam \DAC_control_inst|serial_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N20
dffeas \DAC_control_inst|serial_counter[2] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|serial_counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DAC_control_inst|serial_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|serial_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|serial_counter[2] .is_wysiwyg = "true";
defparam \DAC_control_inst|serial_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N0
cyclonev_lcell_comb \DAC_control_inst|Add9~1 (
// Equation(s):
// \DAC_control_inst|Add9~1_combout  = ( \DAC_control_inst|serial_counter [0] & ( \DAC_control_inst|serial_counter [1] & ( !\DAC_control_inst|serial_counter [2] $ (!\DAC_control_inst|serial_counter [3]) ) ) ) # ( !\DAC_control_inst|serial_counter [0] & ( 
// \DAC_control_inst|serial_counter [1] & ( \DAC_control_inst|serial_counter [3] ) ) ) # ( \DAC_control_inst|serial_counter [0] & ( !\DAC_control_inst|serial_counter [1] & ( \DAC_control_inst|serial_counter [3] ) ) ) # ( !\DAC_control_inst|serial_counter [0] 
// & ( !\DAC_control_inst|serial_counter [1] & ( \DAC_control_inst|serial_counter [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|serial_counter [2]),
	.datad(!\DAC_control_inst|serial_counter [3]),
	.datae(!\DAC_control_inst|serial_counter [0]),
	.dataf(!\DAC_control_inst|serial_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Add9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add9~1 .extended_lut = "off";
defparam \DAC_control_inst|Add9~1 .lut_mask = 64'h00FF00FF00FF0FF0;
defparam \DAC_control_inst|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N30
cyclonev_lcell_comb \DAC_control_inst|serial_counter~2 (
// Equation(s):
// \DAC_control_inst|serial_counter~2_combout  = ( !\DAC_control_inst|loop~q  & ( (!\DAC_control_inst|Equal5~0_combout  & (\DAC_control_inst|Add9~1_combout  & ((!\DAC_control_inst|Equal2~0_combout ) # (!\DAC_control_inst|Equal0~1_combout )))) ) )

	.dataa(!\DAC_control_inst|Equal2~0_combout ),
	.datab(!\DAC_control_inst|Equal0~1_combout ),
	.datac(!\DAC_control_inst|Equal5~0_combout ),
	.datad(!\DAC_control_inst|Add9~1_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|loop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|serial_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|serial_counter~2 .extended_lut = "off";
defparam \DAC_control_inst|serial_counter~2 .lut_mask = 64'h00E000E000000000;
defparam \DAC_control_inst|serial_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N32
dffeas \DAC_control_inst|serial_counter[3] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|serial_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DAC_control_inst|serial_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|serial_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|serial_counter[3] .is_wysiwyg = "true";
defparam \DAC_control_inst|serial_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N39
cyclonev_lcell_comb \DAC_control_inst|Equal5~0 (
// Equation(s):
// \DAC_control_inst|Equal5~0_combout  = ( !\DAC_control_inst|serial_counter [1] & ( (\DAC_control_inst|serial_counter [2] & (!\DAC_control_inst|serial_counter [3] & !\DAC_control_inst|serial_counter [0])) ) )

	.dataa(!\DAC_control_inst|serial_counter [2]),
	.datab(gnd),
	.datac(!\DAC_control_inst|serial_counter [3]),
	.datad(!\DAC_control_inst|serial_counter [0]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|serial_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Equal5~0 .extended_lut = "off";
defparam \DAC_control_inst|Equal5~0 .lut_mask = 64'h5000500000000000;
defparam \DAC_control_inst|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N3
cyclonev_lcell_comb \DAC_control_inst|hori_counter[7]~0 (
// Equation(s):
// \DAC_control_inst|hori_counter[7]~0_combout  = ( \DAC_control_inst|Equal2~0_combout  & ( \DAC_control_inst|loop~q  & ( ((\DAC_control_inst|Equal5~0_combout  & (\DAC_control_inst|Equal4~2_combout  & \DAC_control_inst|init~q ))) # 
// (\DAC_control_inst|Equal0~1_combout ) ) ) ) # ( !\DAC_control_inst|Equal2~0_combout  & ( \DAC_control_inst|loop~q  & ( (\DAC_control_inst|Equal5~0_combout  & (\DAC_control_inst|Equal4~2_combout  & \DAC_control_inst|init~q )) ) ) ) # ( 
// \DAC_control_inst|Equal2~0_combout  & ( !\DAC_control_inst|loop~q  & ( ((\DAC_control_inst|Equal5~0_combout  & \DAC_control_inst|init~q )) # (\DAC_control_inst|Equal0~1_combout ) ) ) ) # ( !\DAC_control_inst|Equal2~0_combout  & ( !\DAC_control_inst|loop~q 
//  & ( (\DAC_control_inst|Equal5~0_combout  & \DAC_control_inst|init~q ) ) ) )

	.dataa(!\DAC_control_inst|Equal0~1_combout ),
	.datab(!\DAC_control_inst|Equal5~0_combout ),
	.datac(!\DAC_control_inst|Equal4~2_combout ),
	.datad(!\DAC_control_inst|init~q ),
	.datae(!\DAC_control_inst|Equal2~0_combout ),
	.dataf(!\DAC_control_inst|loop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|hori_counter[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[7]~0 .extended_lut = "off";
defparam \DAC_control_inst|hori_counter[7]~0 .lut_mask = 64'h0033557700035557;
defparam \DAC_control_inst|hori_counter[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N26
dffeas \DAC_control_inst|hori_counter[4] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add11~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|hori_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[4] .is_wysiwyg = "true";
defparam \DAC_control_inst|hori_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y30_N45
cyclonev_lcell_comb \DAC_control_inst|Add11~9 (
// Equation(s):
// \DAC_control_inst|Add11~9_sumout  = SUM(( \DAC_control_inst|hori_counter [5] ) + ( GND ) + ( \DAC_control_inst|Add11~26  ))
// \DAC_control_inst|Add11~10  = CARRY(( \DAC_control_inst|hori_counter [5] ) + ( GND ) + ( \DAC_control_inst|Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|hori_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add11~9_sumout ),
	.cout(\DAC_control_inst|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add11~9 .extended_lut = "off";
defparam \DAC_control_inst|Add11~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N0
cyclonev_lcell_comb \DAC_control_inst|hori_counter[5]~feeder (
// Equation(s):
// \DAC_control_inst|hori_counter[5]~feeder_combout  = ( \DAC_control_inst|Add11~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add11~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|hori_counter[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[5]~feeder .extended_lut = "off";
defparam \DAC_control_inst|hori_counter[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|hori_counter[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N2
dffeas \DAC_control_inst|hori_counter[5] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|hori_counter[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|hori_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[5] .is_wysiwyg = "true";
defparam \DAC_control_inst|hori_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y30_N48
cyclonev_lcell_comb \DAC_control_inst|Add11~5 (
// Equation(s):
// \DAC_control_inst|Add11~5_sumout  = SUM(( \DAC_control_inst|hori_counter [6] ) + ( GND ) + ( \DAC_control_inst|Add11~10  ))
// \DAC_control_inst|Add11~6  = CARRY(( \DAC_control_inst|hori_counter [6] ) + ( GND ) + ( \DAC_control_inst|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|hori_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add11~5_sumout ),
	.cout(\DAC_control_inst|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add11~5 .extended_lut = "off";
defparam \DAC_control_inst|Add11~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N29
dffeas \DAC_control_inst|hori_counter[6] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add11~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|hori_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[6] .is_wysiwyg = "true";
defparam \DAC_control_inst|hori_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y30_N51
cyclonev_lcell_comb \DAC_control_inst|Add11~1 (
// Equation(s):
// \DAC_control_inst|Add11~1_sumout  = SUM(( \DAC_control_inst|hori_counter [7] ) + ( GND ) + ( \DAC_control_inst|Add11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|hori_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add11~1 .extended_lut = "off";
defparam \DAC_control_inst|Add11~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N17
dffeas \DAC_control_inst|hori_counter[7] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add11~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|hori_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[7] .is_wysiwyg = "true";
defparam \DAC_control_inst|hori_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N42
cyclonev_lcell_comb \DAC_control_inst|sawtooth[11]~0 (
// Equation(s):
// \DAC_control_inst|sawtooth[11]~0_combout  = ( \DAC_control_inst|hori_counter [5] & ( (\DAC_control_inst|hori_counter [6] & \DAC_control_inst|hori_counter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|hori_counter [6]),
	.datad(!\DAC_control_inst|hori_counter [7]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|hori_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|sawtooth[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[11]~0 .extended_lut = "off";
defparam \DAC_control_inst|sawtooth[11]~0 .lut_mask = 64'h00000000000F000F;
defparam \DAC_control_inst|sawtooth[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N39
cyclonev_lcell_comb \DAC_control_inst|sawtooth[11]~1 (
// Equation(s):
// \DAC_control_inst|sawtooth[11]~1_combout  = ( \DAC_control_inst|Equal0~1_combout  & ( (((\DAC_control_inst|sawtooth[11]~0_combout  & \DAC_control_inst|Equal6~0_combout )) # (\DAC_control_inst|loop~q )) # (\DAC_control_inst|Equal2~0_combout ) ) ) # ( 
// !\DAC_control_inst|Equal0~1_combout  & ( ((\DAC_control_inst|sawtooth[11]~0_combout  & \DAC_control_inst|Equal6~0_combout )) # (\DAC_control_inst|loop~q ) ) )

	.dataa(!\DAC_control_inst|Equal2~0_combout ),
	.datab(!\DAC_control_inst|sawtooth[11]~0_combout ),
	.datac(!\DAC_control_inst|Equal6~0_combout ),
	.datad(!\DAC_control_inst|loop~q ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[11]~1 .extended_lut = "off";
defparam \DAC_control_inst|sawtooth[11]~1 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \DAC_control_inst|sawtooth[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N47
dffeas \DAC_control_inst|hori_counter[0] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add11~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|hori_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[0] .is_wysiwyg = "true";
defparam \DAC_control_inst|hori_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y30_N33
cyclonev_lcell_comb \DAC_control_inst|Add11~17 (
// Equation(s):
// \DAC_control_inst|Add11~17_sumout  = SUM(( \DAC_control_inst|hori_counter [1] ) + ( GND ) + ( \DAC_control_inst|Add11~22  ))
// \DAC_control_inst|Add11~18  = CARRY(( \DAC_control_inst|hori_counter [1] ) + ( GND ) + ( \DAC_control_inst|Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|hori_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add11~17_sumout ),
	.cout(\DAC_control_inst|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add11~17 .extended_lut = "off";
defparam \DAC_control_inst|Add11~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N14
dffeas \DAC_control_inst|hori_counter[1] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add11~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|hori_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[1] .is_wysiwyg = "true";
defparam \DAC_control_inst|hori_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y30_N36
cyclonev_lcell_comb \DAC_control_inst|Add11~13 (
// Equation(s):
// \DAC_control_inst|Add11~13_sumout  = SUM(( \DAC_control_inst|hori_counter [2] ) + ( GND ) + ( \DAC_control_inst|Add11~18  ))
// \DAC_control_inst|Add11~14  = CARRY(( \DAC_control_inst|hori_counter [2] ) + ( GND ) + ( \DAC_control_inst|Add11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|hori_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add11~13_sumout ),
	.cout(\DAC_control_inst|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add11~13 .extended_lut = "off";
defparam \DAC_control_inst|Add11~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N3
cyclonev_lcell_comb \DAC_control_inst|hori_counter[2]~feeder (
// Equation(s):
// \DAC_control_inst|hori_counter[2]~feeder_combout  = ( \DAC_control_inst|Add11~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|hori_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[2]~feeder .extended_lut = "off";
defparam \DAC_control_inst|hori_counter[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|hori_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N5
dffeas \DAC_control_inst|hori_counter[2] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|hori_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|hori_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[2] .is_wysiwyg = "true";
defparam \DAC_control_inst|hori_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N56
dffeas \DAC_control_inst|hori_counter[3] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add11~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|hori_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|hori_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|hori_counter[3] .is_wysiwyg = "true";
defparam \DAC_control_inst|hori_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N12
cyclonev_lcell_comb \DAC_control_inst|Equal6~0 (
// Equation(s):
// \DAC_control_inst|Equal6~0_combout  = ( !\DAC_control_inst|hori_counter [1] & ( \DAC_control_inst|hori_counter [4] & ( (\DAC_control_inst|hori_counter [3] & (!\DAC_control_inst|hori_counter [2] & \DAC_control_inst|hori_counter [0])) ) ) )

	.dataa(!\DAC_control_inst|hori_counter [3]),
	.datab(gnd),
	.datac(!\DAC_control_inst|hori_counter [2]),
	.datad(!\DAC_control_inst|hori_counter [0]),
	.datae(!\DAC_control_inst|hori_counter [1]),
	.dataf(!\DAC_control_inst|hori_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Equal6~0 .extended_lut = "off";
defparam \DAC_control_inst|Equal6~0 .lut_mask = 64'h0000000000500000;
defparam \DAC_control_inst|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N36
cyclonev_lcell_comb \DAC_control_inst|stepwave~2 (
// Equation(s):
// \DAC_control_inst|stepwave~2_combout  = ( !\DAC_control_inst|stepwave [16] & ( (!\DAC_control_inst|Equal6~0_combout ) # ((!\DAC_control_inst|init~DUPLICATE_q ) # ((!\DAC_control_inst|Equal5~0_combout ) # (!\DAC_control_inst|sawtooth[11]~0_combout ))) ) )

	.dataa(!\DAC_control_inst|Equal6~0_combout ),
	.datab(!\DAC_control_inst|init~DUPLICATE_q ),
	.datac(!\DAC_control_inst|Equal5~0_combout ),
	.datad(!\DAC_control_inst|sawtooth[11]~0_combout ),
	.datae(!\DAC_control_inst|stepwave [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave~2 .extended_lut = "off";
defparam \DAC_control_inst|stepwave~2 .lut_mask = 64'hFFFE0000FFFE0000;
defparam \DAC_control_inst|stepwave~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N3
cyclonev_lcell_comb \DAC_control_inst|stepwave~0 (
// Equation(s):
// \DAC_control_inst|stepwave~0_combout  = (\DAC_control_inst|Equal6~0_combout  & (\DAC_control_inst|sawtooth[11]~0_combout  & \DAC_control_inst|Equal5~0_combout ))

	.dataa(!\DAC_control_inst|Equal6~0_combout ),
	.datab(!\DAC_control_inst|sawtooth[11]~0_combout ),
	.datac(gnd),
	.datad(!\DAC_control_inst|Equal5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave~0 .extended_lut = "off";
defparam \DAC_control_inst|stepwave~0 .lut_mask = 64'h0011001100110011;
defparam \DAC_control_inst|stepwave~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N30
cyclonev_lcell_comb \DAC_control_inst|Equal2~1 (
// Equation(s):
// \DAC_control_inst|Equal2~1_combout  = ( \DAC_control_inst|Equal0~1_combout  & ( \DAC_control_inst|Equal2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Equal2~1 .extended_lut = "off";
defparam \DAC_control_inst|Equal2~1 .lut_mask = 64'h0000000000FF00FF;
defparam \DAC_control_inst|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N30
cyclonev_lcell_comb \DAC_control_inst|Add12~25 (
// Equation(s):
// \DAC_control_inst|Add12~25_sumout  = SUM(( \DAC_control_inst|stepwave [1] ) + ( VCC ) + ( !VCC ))
// \DAC_control_inst|Add12~26  = CARRY(( \DAC_control_inst|stepwave [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|stepwave [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~25_sumout ),
	.cout(\DAC_control_inst|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~25 .extended_lut = "off";
defparam \DAC_control_inst|Add12~25 .lut_mask = 64'h0000000000000F0F;
defparam \DAC_control_inst|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N42
cyclonev_lcell_comb \DAC_control_inst|stepwave[1]~feeder (
// Equation(s):
// \DAC_control_inst|stepwave[1]~feeder_combout  = ( \DAC_control_inst|Add12~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add12~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave[1]~feeder .extended_lut = "off";
defparam \DAC_control_inst|stepwave[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|stepwave[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N48
cyclonev_lcell_comb \DAC_control_inst|stepwave[7]~1 (
// Equation(s):
// \DAC_control_inst|stepwave[7]~1_combout  = ( \DAC_control_inst|loop~q  & ( \DAC_control_inst|Equal2~1_combout  ) ) # ( !\DAC_control_inst|loop~q  & ( \DAC_control_inst|Equal2~1_combout  ) ) # ( \DAC_control_inst|loop~q  & ( 
// !\DAC_control_inst|Equal2~1_combout  & ( \DAC_control_inst|init~DUPLICATE_q  ) ) ) # ( !\DAC_control_inst|loop~q  & ( !\DAC_control_inst|Equal2~1_combout  & ( (\DAC_control_inst|Equal5~0_combout  & (\DAC_control_inst|init~DUPLICATE_q  & 
// (\DAC_control_inst|Equal6~0_combout  & \DAC_control_inst|sawtooth[11]~0_combout ))) ) ) )

	.dataa(!\DAC_control_inst|Equal5~0_combout ),
	.datab(!\DAC_control_inst|init~DUPLICATE_q ),
	.datac(!\DAC_control_inst|Equal6~0_combout ),
	.datad(!\DAC_control_inst|sawtooth[11]~0_combout ),
	.datae(!\DAC_control_inst|loop~q ),
	.dataf(!\DAC_control_inst|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave[7]~1 .extended_lut = "off";
defparam \DAC_control_inst|stepwave[7]~1 .lut_mask = 64'h00013333FFFFFFFF;
defparam \DAC_control_inst|stepwave[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N44
dffeas \DAC_control_inst|stepwave[1] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|stepwave[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[1] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N33
cyclonev_lcell_comb \DAC_control_inst|Add12~21 (
// Equation(s):
// \DAC_control_inst|Add12~21_sumout  = SUM(( \DAC_control_inst|stepwave [2] ) + ( GND ) + ( \DAC_control_inst|Add12~26  ))
// \DAC_control_inst|Add12~22  = CARRY(( \DAC_control_inst|stepwave [2] ) + ( GND ) + ( \DAC_control_inst|Add12~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|stepwave [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~21_sumout ),
	.cout(\DAC_control_inst|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~21 .extended_lut = "off";
defparam \DAC_control_inst|Add12~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N53
dffeas \DAC_control_inst|stepwave[2] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[2] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N36
cyclonev_lcell_comb \DAC_control_inst|Add12~17 (
// Equation(s):
// \DAC_control_inst|Add12~17_sumout  = SUM(( \DAC_control_inst|stepwave [3] ) + ( GND ) + ( \DAC_control_inst|Add12~22  ))
// \DAC_control_inst|Add12~18  = CARRY(( \DAC_control_inst|stepwave [3] ) + ( GND ) + ( \DAC_control_inst|Add12~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~17_sumout ),
	.cout(\DAC_control_inst|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~17 .extended_lut = "off";
defparam \DAC_control_inst|Add12~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N2
dffeas \DAC_control_inst|stepwave[3] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[3] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N39
cyclonev_lcell_comb \DAC_control_inst|Add12~13 (
// Equation(s):
// \DAC_control_inst|Add12~13_sumout  = SUM(( \DAC_control_inst|stepwave [4] ) + ( VCC ) + ( \DAC_control_inst|Add12~18  ))
// \DAC_control_inst|Add12~14  = CARRY(( \DAC_control_inst|stepwave [4] ) + ( VCC ) + ( \DAC_control_inst|Add12~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~13_sumout ),
	.cout(\DAC_control_inst|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~13 .extended_lut = "off";
defparam \DAC_control_inst|Add12~13 .lut_mask = 64'h00000000000000FF;
defparam \DAC_control_inst|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N56
dffeas \DAC_control_inst|stepwave[4] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[4] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N42
cyclonev_lcell_comb \DAC_control_inst|Add12~9 (
// Equation(s):
// \DAC_control_inst|Add12~9_sumout  = SUM(( \DAC_control_inst|stepwave [5] ) + ( GND ) + ( \DAC_control_inst|Add12~14  ))
// \DAC_control_inst|Add12~10  = CARRY(( \DAC_control_inst|stepwave [5] ) + ( GND ) + ( \DAC_control_inst|Add12~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~9_sumout ),
	.cout(\DAC_control_inst|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~9 .extended_lut = "off";
defparam \DAC_control_inst|Add12~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N57
cyclonev_lcell_comb \DAC_control_inst|stepwave[5]~feeder (
// Equation(s):
// \DAC_control_inst|stepwave[5]~feeder_combout  = ( \DAC_control_inst|Add12~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add12~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave[5]~feeder .extended_lut = "off";
defparam \DAC_control_inst|stepwave[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|stepwave[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N59
dffeas \DAC_control_inst|stepwave[5] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|stepwave[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[5] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N45
cyclonev_lcell_comb \DAC_control_inst|Add12~5 (
// Equation(s):
// \DAC_control_inst|Add12~5_sumout  = SUM(( \DAC_control_inst|stepwave [6] ) + ( GND ) + ( \DAC_control_inst|Add12~10  ))
// \DAC_control_inst|Add12~6  = CARRY(( \DAC_control_inst|stepwave [6] ) + ( GND ) + ( \DAC_control_inst|Add12~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~5_sumout ),
	.cout(\DAC_control_inst|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~5 .extended_lut = "off";
defparam \DAC_control_inst|Add12~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N41
dffeas \DAC_control_inst|stepwave[6] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[6] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N48
cyclonev_lcell_comb \DAC_control_inst|Add12~53 (
// Equation(s):
// \DAC_control_inst|Add12~53_sumout  = SUM(( \DAC_control_inst|stepwave [7] ) + ( VCC ) + ( \DAC_control_inst|Add12~6  ))
// \DAC_control_inst|Add12~54  = CARRY(( \DAC_control_inst|stepwave [7] ) + ( VCC ) + ( \DAC_control_inst|Add12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~53_sumout ),
	.cout(\DAC_control_inst|Add12~54 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~53 .extended_lut = "off";
defparam \DAC_control_inst|Add12~53 .lut_mask = 64'h00000000000000FF;
defparam \DAC_control_inst|Add12~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N50
dffeas \DAC_control_inst|stepwave[7] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[7] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N51
cyclonev_lcell_comb \DAC_control_inst|Add12~61 (
// Equation(s):
// \DAC_control_inst|Add12~61_sumout  = SUM(( \DAC_control_inst|stepwave [8] ) + ( GND ) + ( \DAC_control_inst|Add12~54  ))
// \DAC_control_inst|Add12~62  = CARRY(( \DAC_control_inst|stepwave [8] ) + ( GND ) + ( \DAC_control_inst|Add12~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~61_sumout ),
	.cout(\DAC_control_inst|Add12~62 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~61 .extended_lut = "off";
defparam \DAC_control_inst|Add12~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y26_N11
dffeas \DAC_control_inst|stepwave[8] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[8] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N54
cyclonev_lcell_comb \DAC_control_inst|Add12~49 (
// Equation(s):
// \DAC_control_inst|Add12~49_sumout  = SUM(( \DAC_control_inst|stepwave [9] ) + ( GND ) + ( \DAC_control_inst|Add12~62  ))
// \DAC_control_inst|Add12~50  = CARRY(( \DAC_control_inst|stepwave [9] ) + ( GND ) + ( \DAC_control_inst|Add12~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~49_sumout ),
	.cout(\DAC_control_inst|Add12~50 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~49 .extended_lut = "off";
defparam \DAC_control_inst|Add12~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N38
dffeas \DAC_control_inst|stepwave[9] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[9] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y28_N57
cyclonev_lcell_comb \DAC_control_inst|Add12~57 (
// Equation(s):
// \DAC_control_inst|Add12~57_sumout  = SUM(( \DAC_control_inst|stepwave [10] ) + ( VCC ) + ( \DAC_control_inst|Add12~50  ))
// \DAC_control_inst|Add12~58  = CARRY(( \DAC_control_inst|stepwave [10] ) + ( VCC ) + ( \DAC_control_inst|Add12~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~57_sumout ),
	.cout(\DAC_control_inst|Add12~58 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~57 .extended_lut = "off";
defparam \DAC_control_inst|Add12~57 .lut_mask = 64'h00000000000000FF;
defparam \DAC_control_inst|Add12~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N4
dffeas \DAC_control_inst|stepwave[10] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[10] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N0
cyclonev_lcell_comb \DAC_control_inst|Add12~85 (
// Equation(s):
// \DAC_control_inst|Add12~85_sumout  = SUM(( \DAC_control_inst|stepwave [11] ) + ( GND ) + ( \DAC_control_inst|Add12~58  ))
// \DAC_control_inst|Add12~86  = CARRY(( \DAC_control_inst|stepwave [11] ) + ( GND ) + ( \DAC_control_inst|Add12~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~85_sumout ),
	.cout(\DAC_control_inst|Add12~86 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~85 .extended_lut = "off";
defparam \DAC_control_inst|Add12~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N14
dffeas \DAC_control_inst|stepwave[11] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[11] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N3
cyclonev_lcell_comb \DAC_control_inst|Add12~89 (
// Equation(s):
// \DAC_control_inst|Add12~89_sumout  = SUM(( \DAC_control_inst|stepwave [12] ) + ( GND ) + ( \DAC_control_inst|Add12~86  ))
// \DAC_control_inst|Add12~90  = CARRY(( \DAC_control_inst|stepwave [12] ) + ( GND ) + ( \DAC_control_inst|Add12~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~89_sumout ),
	.cout(\DAC_control_inst|Add12~90 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~89 .extended_lut = "off";
defparam \DAC_control_inst|Add12~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N56
dffeas \DAC_control_inst|stepwave[12] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[12] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N6
cyclonev_lcell_comb \DAC_control_inst|Add12~81 (
// Equation(s):
// \DAC_control_inst|Add12~81_sumout  = SUM(( \DAC_control_inst|stepwave [13] ) + ( VCC ) + ( \DAC_control_inst|Add12~90  ))
// \DAC_control_inst|Add12~82  = CARRY(( \DAC_control_inst|stepwave [13] ) + ( VCC ) + ( \DAC_control_inst|Add12~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~81_sumout ),
	.cout(\DAC_control_inst|Add12~82 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~81 .extended_lut = "off";
defparam \DAC_control_inst|Add12~81 .lut_mask = 64'h00000000000000FF;
defparam \DAC_control_inst|Add12~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N58
dffeas \DAC_control_inst|stepwave[13] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[13] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N9
cyclonev_lcell_comb \DAC_control_inst|Add12~69 (
// Equation(s):
// \DAC_control_inst|Add12~69_sumout  = SUM(( \DAC_control_inst|stepwave [14] ) + ( GND ) + ( \DAC_control_inst|Add12~82  ))
// \DAC_control_inst|Add12~70  = CARRY(( \DAC_control_inst|stepwave [14] ) + ( GND ) + ( \DAC_control_inst|Add12~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~69_sumout ),
	.cout(\DAC_control_inst|Add12~70 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~69 .extended_lut = "off";
defparam \DAC_control_inst|Add12~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N34
dffeas \DAC_control_inst|stepwave[14] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[14] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N12
cyclonev_lcell_comb \DAC_control_inst|Add12~37 (
// Equation(s):
// \DAC_control_inst|Add12~37_sumout  = SUM(( \DAC_control_inst|stepwave [15] ) + ( GND ) + ( \DAC_control_inst|Add12~70  ))
// \DAC_control_inst|Add12~38  = CARRY(( \DAC_control_inst|stepwave [15] ) + ( GND ) + ( \DAC_control_inst|Add12~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|stepwave [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~37_sumout ),
	.cout(\DAC_control_inst|Add12~38 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~37 .extended_lut = "off";
defparam \DAC_control_inst|Add12~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N44
dffeas \DAC_control_inst|stepwave[15] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[15] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N15
cyclonev_lcell_comb \DAC_control_inst|Add12~45 (
// Equation(s):
// \DAC_control_inst|Add12~45_sumout  = SUM(( !\DAC_control_inst|stepwave [16] ) + ( GND ) + ( \DAC_control_inst|Add12~38  ))
// \DAC_control_inst|Add12~46  = CARRY(( !\DAC_control_inst|stepwave [16] ) + ( GND ) + ( \DAC_control_inst|Add12~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|stepwave [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~45_sumout ),
	.cout(\DAC_control_inst|Add12~46 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~45 .extended_lut = "off";
defparam \DAC_control_inst|Add12~45 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \DAC_control_inst|Add12~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N18
cyclonev_lcell_comb \DAC_control_inst|stepwave~3 (
// Equation(s):
// \DAC_control_inst|stepwave~3_combout  = ( \DAC_control_inst|init~DUPLICATE_q  & ( \DAC_control_inst|Add12~45_sumout  & ( (!\DAC_control_inst|stepwave~2_combout  & (!\DAC_control_inst|loop~q  & (!\DAC_control_inst|stepwave~0_combout  & 
// !\DAC_control_inst|Equal2~1_combout ))) ) ) ) # ( !\DAC_control_inst|init~DUPLICATE_q  & ( \DAC_control_inst|Add12~45_sumout  & ( (!\DAC_control_inst|stepwave~2_combout  & !\DAC_control_inst|Equal2~1_combout ) ) ) ) # ( \DAC_control_inst|init~DUPLICATE_q  
// & ( !\DAC_control_inst|Add12~45_sumout  & ( (!\DAC_control_inst|stepwave~2_combout  & (!\DAC_control_inst|loop~q  & !\DAC_control_inst|Equal2~1_combout )) ) ) ) # ( !\DAC_control_inst|init~DUPLICATE_q  & ( !\DAC_control_inst|Add12~45_sumout  & ( 
// (!\DAC_control_inst|stepwave~2_combout  & !\DAC_control_inst|Equal2~1_combout ) ) ) )

	.dataa(!\DAC_control_inst|stepwave~2_combout ),
	.datab(!\DAC_control_inst|loop~q ),
	.datac(!\DAC_control_inst|stepwave~0_combout ),
	.datad(!\DAC_control_inst|Equal2~1_combout ),
	.datae(!\DAC_control_inst|init~DUPLICATE_q ),
	.dataf(!\DAC_control_inst|Add12~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave~3 .extended_lut = "off";
defparam \DAC_control_inst|stepwave~3 .lut_mask = 64'hAA008800AA008000;
defparam \DAC_control_inst|stepwave~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N20
dffeas \DAC_control_inst|stepwave[16] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|stepwave~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[16] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N18
cyclonev_lcell_comb \DAC_control_inst|Add12~33 (
// Equation(s):
// \DAC_control_inst|Add12~33_sumout  = SUM(( \DAC_control_inst|stepwave [17] ) + ( GND ) + ( \DAC_control_inst|Add12~46  ))
// \DAC_control_inst|Add12~34  = CARRY(( \DAC_control_inst|stepwave [17] ) + ( GND ) + ( \DAC_control_inst|Add12~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~33_sumout ),
	.cout(\DAC_control_inst|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~33 .extended_lut = "off";
defparam \DAC_control_inst|Add12~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N8
dffeas \DAC_control_inst|stepwave[17] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[17] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N21
cyclonev_lcell_comb \DAC_control_inst|Add12~41 (
// Equation(s):
// \DAC_control_inst|Add12~41_sumout  = SUM(( \DAC_control_inst|stepwave [18] ) + ( GND ) + ( \DAC_control_inst|Add12~34  ))
// \DAC_control_inst|Add12~42  = CARRY(( \DAC_control_inst|stepwave [18] ) + ( GND ) + ( \DAC_control_inst|Add12~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~41_sumout ),
	.cout(\DAC_control_inst|Add12~42 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~41 .extended_lut = "off";
defparam \DAC_control_inst|Add12~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N33
cyclonev_lcell_comb \DAC_control_inst|stepwave[18]~feeder (
// Equation(s):
// \DAC_control_inst|stepwave[18]~feeder_combout  = ( \DAC_control_inst|Add12~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add12~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave[18]~feeder .extended_lut = "off";
defparam \DAC_control_inst|stepwave[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|stepwave[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N35
dffeas \DAC_control_inst|stepwave[18] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|stepwave[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[18] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N24
cyclonev_lcell_comb \DAC_control_inst|Add12~73 (
// Equation(s):
// \DAC_control_inst|Add12~73_sumout  = SUM(( \DAC_control_inst|stepwave [19] ) + ( GND ) + ( \DAC_control_inst|Add12~42  ))
// \DAC_control_inst|Add12~74  = CARRY(( \DAC_control_inst|stepwave [19] ) + ( GND ) + ( \DAC_control_inst|Add12~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|stepwave [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~73_sumout ),
	.cout(\DAC_control_inst|Add12~74 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~73 .extended_lut = "off";
defparam \DAC_control_inst|Add12~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add12~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N17
dffeas \DAC_control_inst|stepwave[19] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[19] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N27
cyclonev_lcell_comb \DAC_control_inst|Add12~77 (
// Equation(s):
// \DAC_control_inst|Add12~77_sumout  = SUM(( \DAC_control_inst|stepwave [20] ) + ( GND ) + ( \DAC_control_inst|Add12~74  ))
// \DAC_control_inst|Add12~78  = CARRY(( \DAC_control_inst|stepwave [20] ) + ( GND ) + ( \DAC_control_inst|Add12~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|stepwave [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~77_sumout ),
	.cout(\DAC_control_inst|Add12~78 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~77 .extended_lut = "off";
defparam \DAC_control_inst|Add12~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add12~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N50
dffeas \DAC_control_inst|stepwave[20] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add12~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[20] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N30
cyclonev_lcell_comb \DAC_control_inst|Add12~65 (
// Equation(s):
// \DAC_control_inst|Add12~65_sumout  = SUM(( \DAC_control_inst|stepwave [21] ) + ( GND ) + ( \DAC_control_inst|Add12~78  ))
// \DAC_control_inst|Add12~66  = CARRY(( \DAC_control_inst|stepwave [21] ) + ( GND ) + ( \DAC_control_inst|Add12~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|stepwave [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~65_sumout ),
	.cout(\DAC_control_inst|Add12~66 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~65 .extended_lut = "off";
defparam \DAC_control_inst|Add12~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \DAC_control_inst|Add12~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N57
cyclonev_lcell_comb \DAC_control_inst|stepwave[21]~feeder (
// Equation(s):
// \DAC_control_inst|stepwave[21]~feeder_combout  = ( \DAC_control_inst|Add12~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add12~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave[21]~feeder .extended_lut = "off";
defparam \DAC_control_inst|stepwave[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|stepwave[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N59
dffeas \DAC_control_inst|stepwave[21] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|stepwave[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[21] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N33
cyclonev_lcell_comb \DAC_control_inst|Add12~29 (
// Equation(s):
// \DAC_control_inst|Add12~29_sumout  = SUM(( \DAC_control_inst|stepwave [22] ) + ( GND ) + ( \DAC_control_inst|Add12~66  ))
// \DAC_control_inst|Add12~30  = CARRY(( \DAC_control_inst|stepwave [22] ) + ( GND ) + ( \DAC_control_inst|Add12~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|stepwave [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~29_sumout ),
	.cout(\DAC_control_inst|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~29 .extended_lut = "off";
defparam \DAC_control_inst|Add12~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N45
cyclonev_lcell_comb \DAC_control_inst|stepwave[22]~feeder (
// Equation(s):
// \DAC_control_inst|stepwave[22]~feeder_combout  = ( \DAC_control_inst|Add12~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add12~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave[22]~feeder .extended_lut = "off";
defparam \DAC_control_inst|stepwave[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|stepwave[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y27_N47
dffeas \DAC_control_inst|stepwave[22] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|stepwave[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[22] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N36
cyclonev_lcell_comb \DAC_control_inst|Add12~1 (
// Equation(s):
// \DAC_control_inst|Add12~1_sumout  = SUM(( \DAC_control_inst|stepwave [23] ) + ( GND ) + ( \DAC_control_inst|Add12~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|stepwave [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DAC_control_inst|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add12~1 .extended_lut = "off";
defparam \DAC_control_inst|Add12~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DAC_control_inst|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N54
cyclonev_lcell_comb \DAC_control_inst|stepwave[23]~feeder (
// Equation(s):
// \DAC_control_inst|stepwave[23]~feeder_combout  = ( \DAC_control_inst|Add12~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|stepwave[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|stepwave[23]~feeder .extended_lut = "off";
defparam \DAC_control_inst|stepwave[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|stepwave[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N55
dffeas \DAC_control_inst|stepwave[23] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|stepwave[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DAC_control_inst|sawtooth[11]~4_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|stepwave[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|stepwave [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|stepwave[23] .is_wysiwyg = "true";
defparam \DAC_control_inst|stepwave[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N51
cyclonev_lcell_comb \DAC_control_inst|Mux1~10 (
// Equation(s):
// \DAC_control_inst|Mux1~10_combout  = ( \DAC_control_inst|counter [1] & ( \DAC_control_inst|counter [0] & ( (\DAC_control_inst|stepwave [23] & \DAC_control_inst|counter [2]) ) ) )

	.dataa(!\DAC_control_inst|stepwave [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|counter [2]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux1~10 .extended_lut = "off";
defparam \DAC_control_inst|Mux1~10 .lut_mask = 64'h0000000000000055;
defparam \DAC_control_inst|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N27
cyclonev_lcell_comb \DAC_control_inst|Mux1~12 (
// Equation(s):
// \DAC_control_inst|Mux1~12_combout  = ( !\DAC_control_inst|counter [1] & ( ((!\DAC_control_inst|counter [2] & ((!\DAC_control_inst|counter [0] & ((\DAC_control_inst|stepwave [22]))) # (\DAC_control_inst|counter [0] & (\DAC_control_inst|stepwave [21])))) # 
// (\DAC_control_inst|counter [2] & (((\DAC_control_inst|counter [0]))))) ) ) # ( \DAC_control_inst|counter [1] & ( ((!\DAC_control_inst|counter [2] & ((!\DAC_control_inst|counter [0] & ((\DAC_control_inst|stepwave [20]))) # (\DAC_control_inst|counter [0] & 
// (\DAC_control_inst|stepwave [19])))) # (\DAC_control_inst|counter [2] & (((\DAC_control_inst|counter [0]))))) ) )

	.dataa(!\DAC_control_inst|stepwave [21]),
	.datab(!\DAC_control_inst|stepwave [19]),
	.datac(!\DAC_control_inst|stepwave [20]),
	.datad(!\DAC_control_inst|counter [2]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|counter [0]),
	.datag(!\DAC_control_inst|stepwave [22]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux1~12 .extended_lut = "on";
defparam \DAC_control_inst|Mux1~12 .lut_mask = 64'h0F000F0055FF33FF;
defparam \DAC_control_inst|Mux1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \DAC_control_inst|Mux1~0 (
// Equation(s):
// \DAC_control_inst|Mux1~0_combout  = ( !\DAC_control_inst|counter [1] & ( (!\DAC_control_inst|Mux1~12_combout  & (((\DAC_control_inst|stepwave [18] & (\DAC_control_inst|counter [2]))))) # (\DAC_control_inst|Mux1~12_combout  & ((((!\DAC_control_inst|counter 
// [2]))) # (\DAC_control_inst|stepwave [17]))) ) ) # ( \DAC_control_inst|counter [1] & ( (!\DAC_control_inst|Mux1~12_combout  & (((!\DAC_control_inst|stepwave [16] & (\DAC_control_inst|counter [2]))))) # (\DAC_control_inst|Mux1~12_combout  & 
// ((((!\DAC_control_inst|counter [2]) # (\DAC_control_inst|stepwave [15]))))) ) )

	.dataa(!\DAC_control_inst|Mux1~12_combout ),
	.datab(!\DAC_control_inst|stepwave [17]),
	.datac(!\DAC_control_inst|stepwave [16]),
	.datad(!\DAC_control_inst|counter [2]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|stepwave [15]),
	.datag(!\DAC_control_inst|stepwave [18]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux1~0 .extended_lut = "on";
defparam \DAC_control_inst|Mux1~0 .lut_mask = 64'h551B55A0551B55F5;
defparam \DAC_control_inst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N15
cyclonev_lcell_comb \DAC_control_inst|Mux1~8 (
// Equation(s):
// \DAC_control_inst|Mux1~8_combout  = ( \DAC_control_inst|stepwave [3] & ( \DAC_control_inst|stepwave [5] & ( ((!\DAC_control_inst|counter [1] & (\DAC_control_inst|stepwave [6])) # (\DAC_control_inst|counter [1] & ((\DAC_control_inst|stepwave [4])))) # 
// (\DAC_control_inst|counter [0]) ) ) ) # ( !\DAC_control_inst|stepwave [3] & ( \DAC_control_inst|stepwave [5] & ( (!\DAC_control_inst|counter [0] & ((!\DAC_control_inst|counter [1] & (\DAC_control_inst|stepwave [6])) # (\DAC_control_inst|counter [1] & 
// ((\DAC_control_inst|stepwave [4]))))) # (\DAC_control_inst|counter [0] & (!\DAC_control_inst|counter [1])) ) ) ) # ( \DAC_control_inst|stepwave [3] & ( !\DAC_control_inst|stepwave [5] & ( (!\DAC_control_inst|counter [0] & ((!\DAC_control_inst|counter [1] 
// & (\DAC_control_inst|stepwave [6])) # (\DAC_control_inst|counter [1] & ((\DAC_control_inst|stepwave [4]))))) # (\DAC_control_inst|counter [0] & (\DAC_control_inst|counter [1])) ) ) ) # ( !\DAC_control_inst|stepwave [3] & ( !\DAC_control_inst|stepwave [5] 
// & ( (!\DAC_control_inst|counter [0] & ((!\DAC_control_inst|counter [1] & (\DAC_control_inst|stepwave [6])) # (\DAC_control_inst|counter [1] & ((\DAC_control_inst|stepwave [4]))))) ) ) )

	.dataa(!\DAC_control_inst|counter [0]),
	.datab(!\DAC_control_inst|counter [1]),
	.datac(!\DAC_control_inst|stepwave [6]),
	.datad(!\DAC_control_inst|stepwave [4]),
	.datae(!\DAC_control_inst|stepwave [3]),
	.dataf(!\DAC_control_inst|stepwave [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux1~8 .extended_lut = "off";
defparam \DAC_control_inst|Mux1~8 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \DAC_control_inst|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y27_N51
cyclonev_lcell_comb \DAC_control_inst|Mux1~9 (
// Equation(s):
// \DAC_control_inst|Mux1~9_combout  = ( \DAC_control_inst|counter [2] & ( \DAC_control_inst|Mux1~8_combout  & ( (!\DAC_control_inst|counter [1] & ((!\DAC_control_inst|counter [0] & (\DAC_control_inst|stepwave [2])) # (\DAC_control_inst|counter [0] & 
// ((\DAC_control_inst|stepwave [1]))))) ) ) ) # ( !\DAC_control_inst|counter [2] & ( \DAC_control_inst|Mux1~8_combout  ) ) # ( \DAC_control_inst|counter [2] & ( !\DAC_control_inst|Mux1~8_combout  & ( (!\DAC_control_inst|counter [1] & 
// ((!\DAC_control_inst|counter [0] & (\DAC_control_inst|stepwave [2])) # (\DAC_control_inst|counter [0] & ((\DAC_control_inst|stepwave [1]))))) ) ) )

	.dataa(!\DAC_control_inst|counter [1]),
	.datab(!\DAC_control_inst|stepwave [2]),
	.datac(!\DAC_control_inst|counter [0]),
	.datad(!\DAC_control_inst|stepwave [1]),
	.datae(!\DAC_control_inst|counter [2]),
	.dataf(!\DAC_control_inst|Mux1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux1~9 .extended_lut = "off";
defparam \DAC_control_inst|Mux1~9 .lut_mask = 64'h0000202AFFFF202A;
defparam \DAC_control_inst|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
cyclonev_lcell_comb \DAC_control_inst|Mux1~16 (
// Equation(s):
// \DAC_control_inst|Mux1~16_combout  = ( !\DAC_control_inst|counter [1] & ( ((!\DAC_control_inst|counter [2] & ((!\DAC_control_inst|counter [0] & ((\DAC_control_inst|stepwave [14]))) # (\DAC_control_inst|counter [0] & (\DAC_control_inst|stepwave [13])))) # 
// (\DAC_control_inst|counter [2] & (((\DAC_control_inst|counter [0]))))) ) ) # ( \DAC_control_inst|counter [1] & ( ((!\DAC_control_inst|counter [2] & ((!\DAC_control_inst|counter [0] & ((\DAC_control_inst|stepwave [12]))) # (\DAC_control_inst|counter [0] & 
// (\DAC_control_inst|stepwave [11])))) # (\DAC_control_inst|counter [2] & (((\DAC_control_inst|counter [0]))))) ) )

	.dataa(!\DAC_control_inst|stepwave [13]),
	.datab(!\DAC_control_inst|stepwave [11]),
	.datac(!\DAC_control_inst|stepwave [12]),
	.datad(!\DAC_control_inst|counter [2]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|counter [0]),
	.datag(!\DAC_control_inst|stepwave [14]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux1~16 .extended_lut = "on";
defparam \DAC_control_inst|Mux1~16 .lut_mask = 64'h0F000F0055FF33FF;
defparam \DAC_control_inst|Mux1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N15
cyclonev_lcell_comb \DAC_control_inst|Mux1~4 (
// Equation(s):
// \DAC_control_inst|Mux1~4_combout  = ( !\DAC_control_inst|counter [1] & ( ((!\DAC_control_inst|counter [2] & (((\DAC_control_inst|Mux1~16_combout )))) # (\DAC_control_inst|counter [2] & ((!\DAC_control_inst|Mux1~16_combout  & ((\DAC_control_inst|stepwave 
// [10]))) # (\DAC_control_inst|Mux1~16_combout  & (\DAC_control_inst|stepwave [9]))))) ) ) # ( \DAC_control_inst|counter [1] & ( ((!\DAC_control_inst|counter [2] & (((\DAC_control_inst|Mux1~16_combout )))) # (\DAC_control_inst|counter [2] & 
// ((!\DAC_control_inst|Mux1~16_combout  & ((\DAC_control_inst|stepwave [8]))) # (\DAC_control_inst|Mux1~16_combout  & (\DAC_control_inst|stepwave [7]))))) ) )

	.dataa(!\DAC_control_inst|stepwave [9]),
	.datab(!\DAC_control_inst|stepwave [7]),
	.datac(!\DAC_control_inst|stepwave [8]),
	.datad(!\DAC_control_inst|counter [2]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|Mux1~16_combout ),
	.datag(!\DAC_control_inst|stepwave [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux1~4 .extended_lut = "on";
defparam \DAC_control_inst|Mux1~4 .lut_mask = 64'h000F000FFF55FF33;
defparam \DAC_control_inst|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N18
cyclonev_lcell_comb \DAC_control_inst|Mux1~11 (
// Equation(s):
// \DAC_control_inst|Mux1~11_combout  = ( \DAC_control_inst|Mux1~9_combout  & ( \DAC_control_inst|Mux1~4_combout  & ( (!\DAC_control_inst|counter [3] & (((\DAC_control_inst|Mux1~0_combout ) # (\DAC_control_inst|counter [4])))) # (\DAC_control_inst|counter 
// [3] & (((!\DAC_control_inst|counter [4])) # (\DAC_control_inst|Mux1~10_combout ))) ) ) ) # ( !\DAC_control_inst|Mux1~9_combout  & ( \DAC_control_inst|Mux1~4_combout  & ( (!\DAC_control_inst|counter [3] & (((!\DAC_control_inst|counter [4] & 
// \DAC_control_inst|Mux1~0_combout )))) # (\DAC_control_inst|counter [3] & (((!\DAC_control_inst|counter [4])) # (\DAC_control_inst|Mux1~10_combout ))) ) ) ) # ( \DAC_control_inst|Mux1~9_combout  & ( !\DAC_control_inst|Mux1~4_combout  & ( 
// (!\DAC_control_inst|counter [3] & (((\DAC_control_inst|Mux1~0_combout ) # (\DAC_control_inst|counter [4])))) # (\DAC_control_inst|counter [3] & (\DAC_control_inst|Mux1~10_combout  & (\DAC_control_inst|counter [4]))) ) ) ) # ( 
// !\DAC_control_inst|Mux1~9_combout  & ( !\DAC_control_inst|Mux1~4_combout  & ( (!\DAC_control_inst|counter [3] & (((!\DAC_control_inst|counter [4] & \DAC_control_inst|Mux1~0_combout )))) # (\DAC_control_inst|counter [3] & (\DAC_control_inst|Mux1~10_combout 
//  & (\DAC_control_inst|counter [4]))) ) ) )

	.dataa(!\DAC_control_inst|counter [3]),
	.datab(!\DAC_control_inst|Mux1~10_combout ),
	.datac(!\DAC_control_inst|counter [4]),
	.datad(!\DAC_control_inst|Mux1~0_combout ),
	.datae(!\DAC_control_inst|Mux1~9_combout ),
	.dataf(!\DAC_control_inst|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux1~11 .extended_lut = "off";
defparam \DAC_control_inst|Mux1~11 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \DAC_control_inst|Mux1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N27
cyclonev_lcell_comb \DAC_control_inst|Mux0~12 (
// Equation(s):
// \DAC_control_inst|Mux0~12_combout  = ( \DAC_control_inst|Mux1~11_combout  & ( (!\DAC_control_inst|counter [8]) # (\DAC_control_inst|tx_spi_din~q ) ) ) # ( !\DAC_control_inst|Mux1~11_combout  & ( (\DAC_control_inst|counter [8] & 
// \DAC_control_inst|tx_spi_din~q ) ) )

	.dataa(!\DAC_control_inst|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|tx_spi_din~q ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Mux1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~12 .extended_lut = "off";
defparam \DAC_control_inst|Mux0~12 .lut_mask = 64'h00550055AAFFAAFF;
defparam \DAC_control_inst|Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N42
cyclonev_lcell_comb \DAC_control_inst|Selector5~18 (
// Equation(s):
// \DAC_control_inst|Selector5~18_combout  = ( \DAC_control_inst|tx_spi_din~q  & ( \DAC_control_inst|counter [3] & ( (!\DAC_control_inst|counter [8] & ((!\DAC_control_inst|Mux0~13_combout ) # ((!\DAC_control_inst|counter [0] & !\DAC_control_inst|counter 
// [1])))) ) ) ) # ( !\DAC_control_inst|tx_spi_din~q  & ( \DAC_control_inst|counter [3] & ( (!\DAC_control_inst|Mux0~13_combout ) # (((!\DAC_control_inst|counter [0] & !\DAC_control_inst|counter [1])) # (\DAC_control_inst|counter [8])) ) ) ) # ( 
// \DAC_control_inst|tx_spi_din~q  & ( !\DAC_control_inst|counter [3] & ( (\DAC_control_inst|counter [0] & (!\DAC_control_inst|counter [8] & \DAC_control_inst|counter [1])) ) ) ) # ( !\DAC_control_inst|tx_spi_din~q  & ( !\DAC_control_inst|counter [3] & ( 
// ((\DAC_control_inst|counter [0] & \DAC_control_inst|counter [1])) # (\DAC_control_inst|counter [8]) ) ) )

	.dataa(!\DAC_control_inst|counter [0]),
	.datab(!\DAC_control_inst|Mux0~13_combout ),
	.datac(!\DAC_control_inst|counter [8]),
	.datad(!\DAC_control_inst|counter [1]),
	.datae(!\DAC_control_inst|tx_spi_din~q ),
	.dataf(!\DAC_control_inst|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~18 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~18 .lut_mask = 64'h0F5F0050EFCFE0C0;
defparam \DAC_control_inst|Selector5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N30
cyclonev_lcell_comb \DAC_control_inst|Selector5~5 (
// Equation(s):
// \DAC_control_inst|Selector5~5_combout  = ( \DAC_control_inst|counter [2] & ( \DAC_control_inst|Mux1~11_combout  & ( (!\DAC_control_inst|counter [3] & ((!\DAC_control_inst|Selector5~18_combout ))) # (\DAC_control_inst|counter [3] & 
// (\DAC_control_inst|Mux0~14_combout )) ) ) ) # ( !\DAC_control_inst|counter [2] & ( \DAC_control_inst|Mux1~11_combout  & ( (!\DAC_control_inst|Selector5~18_combout ) # ((!\DAC_control_inst|counter [3] & !\DAC_control_inst|counter [8])) ) ) ) # ( 
// \DAC_control_inst|counter [2] & ( !\DAC_control_inst|Mux1~11_combout  & ( (!\DAC_control_inst|counter [3] & (((!\DAC_control_inst|Selector5~18_combout  & \DAC_control_inst|counter [8])))) # (\DAC_control_inst|counter [3] & 
// (\DAC_control_inst|Mux0~14_combout )) ) ) ) # ( !\DAC_control_inst|counter [2] & ( !\DAC_control_inst|Mux1~11_combout  & ( (!\DAC_control_inst|Selector5~18_combout  & ((\DAC_control_inst|counter [8]) # (\DAC_control_inst|counter [3]))) ) ) )

	.dataa(!\DAC_control_inst|Mux0~14_combout ),
	.datab(!\DAC_control_inst|Selector5~18_combout ),
	.datac(!\DAC_control_inst|counter [3]),
	.datad(!\DAC_control_inst|counter [8]),
	.datae(!\DAC_control_inst|counter [2]),
	.dataf(!\DAC_control_inst|Mux1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~5 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~5 .lut_mask = 64'h0CCC05C5FCCCC5C5;
defparam \DAC_control_inst|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N36
cyclonev_lcell_comb \DAC_control_inst|Selector5~8 (
// Equation(s):
// \DAC_control_inst|Selector5~8_combout  = ( \DAC_control_inst|Mux0~12_combout  & ( \DAC_control_inst|Selector5~5_combout  & ( (!\DAC_control_inst|counter [5]) # ((!\DAC_control_inst|counter [4] & (\DAC_control_inst|Mux0~14_combout )) # 
// (\DAC_control_inst|counter [4] & ((\DAC_control_inst|Selector5~7_combout )))) ) ) ) # ( !\DAC_control_inst|Mux0~12_combout  & ( \DAC_control_inst|Selector5~5_combout  & ( (!\DAC_control_inst|counter [5] & (((\DAC_control_inst|counter [4])))) # 
// (\DAC_control_inst|counter [5] & ((!\DAC_control_inst|counter [4] & (\DAC_control_inst|Mux0~14_combout )) # (\DAC_control_inst|counter [4] & ((\DAC_control_inst|Selector5~7_combout ))))) ) ) ) # ( \DAC_control_inst|Mux0~12_combout  & ( 
// !\DAC_control_inst|Selector5~5_combout  & ( (!\DAC_control_inst|counter [5] & (((!\DAC_control_inst|counter [4])))) # (\DAC_control_inst|counter [5] & ((!\DAC_control_inst|counter [4] & (\DAC_control_inst|Mux0~14_combout )) # (\DAC_control_inst|counter 
// [4] & ((\DAC_control_inst|Selector5~7_combout ))))) ) ) ) # ( !\DAC_control_inst|Mux0~12_combout  & ( !\DAC_control_inst|Selector5~5_combout  & ( (\DAC_control_inst|counter [5] & ((!\DAC_control_inst|counter [4] & (\DAC_control_inst|Mux0~14_combout )) # 
// (\DAC_control_inst|counter [4] & ((\DAC_control_inst|Selector5~7_combout ))))) ) ) )

	.dataa(!\DAC_control_inst|Mux0~14_combout ),
	.datab(!\DAC_control_inst|Selector5~7_combout ),
	.datac(!\DAC_control_inst|counter [5]),
	.datad(!\DAC_control_inst|counter [4]),
	.datae(!\DAC_control_inst|Mux0~12_combout ),
	.dataf(!\DAC_control_inst|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~8 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~8 .lut_mask = 64'h0503F50305F3F5F3;
defparam \DAC_control_inst|Selector5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N48
cyclonev_lcell_comb \DAC_control_inst|Selector5~1 (
// Equation(s):
// \DAC_control_inst|Selector5~1_combout  = ( \DAC_control_inst|counter [2] & ( \DAC_control_inst|counter [3] ) )

	.dataa(gnd),
	.datab(!\DAC_control_inst|counter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~1 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~1 .lut_mask = 64'h0000000033333333;
defparam \DAC_control_inst|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N21
cyclonev_lcell_comb \DAC_control_inst|Selector5~3 (
// Equation(s):
// \DAC_control_inst|Selector5~3_combout  = ( \DAC_control_inst|Selector5~1_combout  & ( \DAC_control_inst|counter [1] ) )

	.dataa(!\DAC_control_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~3 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~3 .lut_mask = 64'h0000000055555555;
defparam \DAC_control_inst|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N51
cyclonev_lcell_comb \DAC_control_inst|Add5~0 (
// Equation(s):
// \DAC_control_inst|Add5~0_combout  = ( \DAC_control_inst|counter [4] & ( (\DAC_control_inst|counter [2] & (\DAC_control_inst|counter [3] & \DAC_control_inst|counter [1])) ) ) # ( !\DAC_control_inst|counter [4] & ( (!\DAC_control_inst|counter [2]) # 
// ((!\DAC_control_inst|counter [3]) # (!\DAC_control_inst|counter [1])) ) )

	.dataa(!\DAC_control_inst|counter [2]),
	.datab(!\DAC_control_inst|counter [3]),
	.datac(gnd),
	.datad(!\DAC_control_inst|counter [1]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add5~0 .extended_lut = "off";
defparam \DAC_control_inst|Add5~0 .lut_mask = 64'hFFEEFFEE00110011;
defparam \DAC_control_inst|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N12
cyclonev_lcell_comb \DAC_control_inst|Add5~2 (
// Equation(s):
// \DAC_control_inst|Add5~2_combout  = ( \DAC_control_inst|counter [3] & ( (\DAC_control_inst|counter [2] & \DAC_control_inst|counter [1]) ) ) # ( !\DAC_control_inst|counter [3] & ( (!\DAC_control_inst|counter [2]) # (!\DAC_control_inst|counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|counter [2]),
	.datad(!\DAC_control_inst|counter [1]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Add5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add5~2 .extended_lut = "off";
defparam \DAC_control_inst|Add5~2 .lut_mask = 64'hFFF0FFF0000F000F;
defparam \DAC_control_inst|Add5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N30
cyclonev_lcell_comb \DAC_control_inst|LessThan1~0 (
// Equation(s):
// \DAC_control_inst|LessThan1~0_combout  = ( \DAC_control_inst|hori_counter [3] & ( \DAC_control_inst|hori_counter [4] & ( (!\DAC_control_inst|hori_counter [5]) # ((!\DAC_control_inst|hori_counter [0] & (!\DAC_control_inst|hori_counter [2] & 
// !\DAC_control_inst|hori_counter [1]))) ) ) ) # ( !\DAC_control_inst|hori_counter [3] & ( \DAC_control_inst|hori_counter [4] ) ) # ( \DAC_control_inst|hori_counter [3] & ( !\DAC_control_inst|hori_counter [4] ) ) # ( !\DAC_control_inst|hori_counter [3] & ( 
// !\DAC_control_inst|hori_counter [4] ) )

	.dataa(!\DAC_control_inst|hori_counter [5]),
	.datab(!\DAC_control_inst|hori_counter [0]),
	.datac(!\DAC_control_inst|hori_counter [2]),
	.datad(!\DAC_control_inst|hori_counter [1]),
	.datae(!\DAC_control_inst|hori_counter [3]),
	.dataf(!\DAC_control_inst|hori_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|LessThan1~0 .extended_lut = "off";
defparam \DAC_control_inst|LessThan1~0 .lut_mask = 64'hFFFFFFFFFFFFEAAA;
defparam \DAC_control_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N48
cyclonev_lcell_comb \DAC_control_inst|LessThan0~0 (
// Equation(s):
// \DAC_control_inst|LessThan0~0_combout  = ( \DAC_control_inst|hori_counter [5] & ( \DAC_control_inst|hori_counter [4] & ( (!\DAC_control_inst|hori_counter [3]) # ((!\DAC_control_inst|hori_counter [2]) # ((!\DAC_control_inst|hori_counter [0] & 
// !\DAC_control_inst|hori_counter [1]))) ) ) ) # ( !\DAC_control_inst|hori_counter [5] & ( \DAC_control_inst|hori_counter [4] ) ) # ( \DAC_control_inst|hori_counter [5] & ( !\DAC_control_inst|hori_counter [4] ) ) # ( !\DAC_control_inst|hori_counter [5] & ( 
// !\DAC_control_inst|hori_counter [4] ) )

	.dataa(!\DAC_control_inst|hori_counter [3]),
	.datab(!\DAC_control_inst|hori_counter [0]),
	.datac(!\DAC_control_inst|hori_counter [2]),
	.datad(!\DAC_control_inst|hori_counter [1]),
	.datae(!\DAC_control_inst|hori_counter [5]),
	.dataf(!\DAC_control_inst|hori_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|LessThan0~0 .extended_lut = "off";
defparam \DAC_control_inst|LessThan0~0 .lut_mask = 64'hFFFFFFFFFFFFFEFA;
defparam \DAC_control_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N30
cyclonev_lcell_comb \DAC_control_inst|Add13~21 (
// Equation(s):
// \DAC_control_inst|Add13~21_sumout  = SUM(( \DAC_control_inst|sawtooth [1] ) + ( VCC ) + ( !VCC ))
// \DAC_control_inst|Add13~22  = CARRY(( \DAC_control_inst|sawtooth [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|sawtooth [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~21_sumout ),
	.cout(\DAC_control_inst|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~21 .extended_lut = "off";
defparam \DAC_control_inst|Add13~21 .lut_mask = 64'h00000000000000FF;
defparam \DAC_control_inst|Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N21
cyclonev_lcell_comb \DAC_control_inst|sawtooth[1]~feeder (
// Equation(s):
// \DAC_control_inst|sawtooth[1]~feeder_combout  = ( \DAC_control_inst|Add13~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add13~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|sawtooth[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[1]~feeder .extended_lut = "off";
defparam \DAC_control_inst|sawtooth[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|sawtooth[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N27
cyclonev_lcell_comb \DAC_control_inst|sawtooth[11]~5 (
// Equation(s):
// \DAC_control_inst|sawtooth[11]~5_combout  = ( \DAC_control_inst|hori_counter [6] & ( \DAC_control_inst|hori_counter [5] & ( (\DAC_control_inst|hori_counter [3] & (\DAC_control_inst|hori_counter [7] & ((\DAC_control_inst|hori_counter [2]) # 
// (\DAC_control_inst|hori_counter [1])))) ) ) )

	.dataa(!\DAC_control_inst|hori_counter [3]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|hori_counter [1]),
	.datad(!\DAC_control_inst|hori_counter [2]),
	.datae(!\DAC_control_inst|hori_counter [6]),
	.dataf(!\DAC_control_inst|hori_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|sawtooth[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[11]~5 .extended_lut = "off";
defparam \DAC_control_inst|sawtooth[11]~5 .lut_mask = 64'h0000000000000111;
defparam \DAC_control_inst|sawtooth[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N57
cyclonev_lcell_comb \DAC_control_inst|sawtooth[11]~2 (
// Equation(s):
// \DAC_control_inst|sawtooth[11]~2_combout  = ( !\DAC_control_inst|serial_counter [1] & ( !\DAC_control_inst|serial_counter [3] & ( (!\DAC_control_inst|serial_counter [0] & (\DAC_control_inst|serial_counter [2] & ((!\DAC_control_inst|hori_counter [4]) # 
// (!\DAC_control_inst|sawtooth[11]~5_combout )))) ) ) )

	.dataa(!\DAC_control_inst|hori_counter [4]),
	.datab(!\DAC_control_inst|serial_counter [0]),
	.datac(!\DAC_control_inst|serial_counter [2]),
	.datad(!\DAC_control_inst|sawtooth[11]~5_combout ),
	.datae(!\DAC_control_inst|serial_counter [1]),
	.dataf(!\DAC_control_inst|serial_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|sawtooth[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[11]~2 .extended_lut = "off";
defparam \DAC_control_inst|sawtooth[11]~2 .lut_mask = 64'h0C08000000000000;
defparam \DAC_control_inst|sawtooth[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N9
cyclonev_lcell_comb \DAC_control_inst|sawtooth[11]~3 (
// Equation(s):
// \DAC_control_inst|sawtooth[11]~3_combout  = ( \DAC_control_inst|Equal0~1_combout  & ( \DAC_control_inst|init~q  & ( ((\DAC_control_inst|loop~q ) # (\DAC_control_inst|sawtooth[11]~2_combout )) # (\DAC_control_inst|Equal2~0_combout ) ) ) ) # ( 
// !\DAC_control_inst|Equal0~1_combout  & ( \DAC_control_inst|init~q  & ( (\DAC_control_inst|loop~q ) # (\DAC_control_inst|sawtooth[11]~2_combout ) ) ) ) # ( \DAC_control_inst|Equal0~1_combout  & ( !\DAC_control_inst|init~q  & ( 
// \DAC_control_inst|Equal2~0_combout  ) ) )

	.dataa(!\DAC_control_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\DAC_control_inst|sawtooth[11]~2_combout ),
	.datad(!\DAC_control_inst|loop~q ),
	.datae(!\DAC_control_inst|Equal0~1_combout ),
	.dataf(!\DAC_control_inst|init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|sawtooth[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[11]~3 .extended_lut = "off";
defparam \DAC_control_inst|sawtooth[11]~3 .lut_mask = 64'h000055550FFF5FFF;
defparam \DAC_control_inst|sawtooth[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y28_N23
dffeas \DAC_control_inst|sawtooth[1] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|sawtooth[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[1] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N33
cyclonev_lcell_comb \DAC_control_inst|Add13~17 (
// Equation(s):
// \DAC_control_inst|Add13~17_sumout  = SUM(( (!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # ((\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & 
// (!\DAC_control_inst|LessThan1~0_combout ))) ) + ( \DAC_control_inst|sawtooth [2] ) + ( \DAC_control_inst|Add13~22  ))
// \DAC_control_inst|Add13~18  = CARRY(( (!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # ((\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & 
// (!\DAC_control_inst|LessThan1~0_combout ))) ) + ( \DAC_control_inst|sawtooth [2] ) + ( \DAC_control_inst|Add13~22  ))

	.dataa(!\DAC_control_inst|hori_counter [7]),
	.datab(!\DAC_control_inst|hori_counter [6]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [2]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~17_sumout ),
	.cout(\DAC_control_inst|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~17 .extended_lut = "off";
defparam \DAC_control_inst|Add13~17 .lut_mask = 64'h0000FF00000098BA;
defparam \DAC_control_inst|Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y28_N26
dffeas \DAC_control_inst|sawtooth[2] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[2] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N36
cyclonev_lcell_comb \DAC_control_inst|Add13~25 (
// Equation(s):
// \DAC_control_inst|Add13~25_sumout  = SUM(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [3] ) + ( \DAC_control_inst|Add13~18  ))
// \DAC_control_inst|Add13~26  = CARRY(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [3] ) + ( \DAC_control_inst|Add13~18  ))

	.dataa(!\DAC_control_inst|hori_counter [7]),
	.datab(!\DAC_control_inst|hori_counter [6]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [3]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~25_sumout ),
	.cout(\DAC_control_inst|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~25 .extended_lut = "off";
defparam \DAC_control_inst|Add13~25 .lut_mask = 64'h0000FF0000006745;
defparam \DAC_control_inst|Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y28_N20
dffeas \DAC_control_inst|sawtooth[3] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[3] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N39
cyclonev_lcell_comb \DAC_control_inst|Add13~5 (
// Equation(s):
// \DAC_control_inst|Add13~5_sumout  = SUM(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [4] ) + ( \DAC_control_inst|Add13~26  ))
// \DAC_control_inst|Add13~6  = CARRY(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [4] ) + ( \DAC_control_inst|Add13~26  ))

	.dataa(!\DAC_control_inst|hori_counter [7]),
	.datab(!\DAC_control_inst|hori_counter [6]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [4]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~5_sumout ),
	.cout(\DAC_control_inst|Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~5 .extended_lut = "off";
defparam \DAC_control_inst|Add13~5 .lut_mask = 64'h0000FF0000006745;
defparam \DAC_control_inst|Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N20
dffeas \DAC_control_inst|sawtooth[4] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[4] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N42
cyclonev_lcell_comb \DAC_control_inst|Add13~1 (
// Equation(s):
// \DAC_control_inst|Add13~1_sumout  = SUM(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [5] ) + ( \DAC_control_inst|Add13~6  ))
// \DAC_control_inst|Add13~2  = CARRY(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [5] ) + ( \DAC_control_inst|Add13~6  ))

	.dataa(!\DAC_control_inst|hori_counter [7]),
	.datab(!\DAC_control_inst|hori_counter [6]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [5]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~1_sumout ),
	.cout(\DAC_control_inst|Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~1 .extended_lut = "off";
defparam \DAC_control_inst|Add13~1 .lut_mask = 64'h0000FF0000006745;
defparam \DAC_control_inst|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N12
cyclonev_lcell_comb \DAC_control_inst|sawtooth[5]~feeder (
// Equation(s):
// \DAC_control_inst|sawtooth[5]~feeder_combout  = ( \DAC_control_inst|Add13~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Add13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|sawtooth[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[5]~feeder .extended_lut = "off";
defparam \DAC_control_inst|sawtooth[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAC_control_inst|sawtooth[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y28_N13
dffeas \DAC_control_inst|sawtooth[5] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|sawtooth[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[5] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N45
cyclonev_lcell_comb \DAC_control_inst|Add13~13 (
// Equation(s):
// \DAC_control_inst|Add13~13_sumout  = SUM(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [6] ) + ( \DAC_control_inst|Add13~2  ))
// \DAC_control_inst|Add13~14  = CARRY(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [6] ) + ( \DAC_control_inst|Add13~2  ))

	.dataa(!\DAC_control_inst|hori_counter [7]),
	.datab(!\DAC_control_inst|hori_counter [6]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [6]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~13_sumout ),
	.cout(\DAC_control_inst|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~13 .extended_lut = "off";
defparam \DAC_control_inst|Add13~13 .lut_mask = 64'h0000FF0000006745;
defparam \DAC_control_inst|Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y28_N8
dffeas \DAC_control_inst|sawtooth[6] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[6] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N48
cyclonev_lcell_comb \DAC_control_inst|Add13~9 (
// Equation(s):
// \DAC_control_inst|Add13~9_sumout  = SUM(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [7] ) + ( \DAC_control_inst|Add13~14  ))
// \DAC_control_inst|Add13~10  = CARRY(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [7] ) + ( \DAC_control_inst|Add13~14  ))

	.dataa(!\DAC_control_inst|hori_counter [7]),
	.datab(!\DAC_control_inst|hori_counter [6]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [7]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~9_sumout ),
	.cout(\DAC_control_inst|Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~9 .extended_lut = "off";
defparam \DAC_control_inst|Add13~9 .lut_mask = 64'h0000FF0000006745;
defparam \DAC_control_inst|Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N15
cyclonev_lcell_comb \DAC_control_inst|sawtooth[7]~feeder (
// Equation(s):
// \DAC_control_inst|sawtooth[7]~feeder_combout  = \DAC_control_inst|Add13~9_sumout 

	.dataa(!\DAC_control_inst|Add13~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|sawtooth[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[7]~feeder .extended_lut = "off";
defparam \DAC_control_inst|sawtooth[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \DAC_control_inst|sawtooth[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y28_N17
dffeas \DAC_control_inst|sawtooth[7] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(\DAC_control_inst|sawtooth[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(gnd),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[7] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N51
cyclonev_lcell_comb \DAC_control_inst|Add13~65 (
// Equation(s):
// \DAC_control_inst|Add13~65_sumout  = SUM(( \DAC_control_inst|sawtooth [8] ) + ( (!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # ((\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & 
// (\DAC_control_inst|hori_counter [6] & (!\DAC_control_inst|LessThan1~0_combout ))) ) + ( \DAC_control_inst|Add13~10  ))
// \DAC_control_inst|Add13~66  = CARRY(( \DAC_control_inst|sawtooth [8] ) + ( (!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # ((\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & 
// (\DAC_control_inst|hori_counter [6] & (!\DAC_control_inst|LessThan1~0_combout ))) ) + ( \DAC_control_inst|Add13~10  ))

	.dataa(!\DAC_control_inst|hori_counter [7]),
	.datab(!\DAC_control_inst|hori_counter [6]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [8]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~65_sumout ),
	.cout(\DAC_control_inst|Add13~66 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~65 .extended_lut = "off";
defparam \DAC_control_inst|Add13~65 .lut_mask = 64'h00006745000000FF;
defparam \DAC_control_inst|Add13~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y26_N50
dffeas \DAC_control_inst|sawtooth[8] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[8] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N54
cyclonev_lcell_comb \DAC_control_inst|Add13~73 (
// Equation(s):
// \DAC_control_inst|Add13~73_sumout  = SUM(( \DAC_control_inst|sawtooth [9] ) + ( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|hori_counter [6]) # ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~66  ))
// \DAC_control_inst|Add13~74  = CARRY(( \DAC_control_inst|sawtooth [9] ) + ( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|hori_counter [6]) # ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~66  ))

	.dataa(!\DAC_control_inst|hori_counter [7]),
	.datab(!\DAC_control_inst|hori_counter [6]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [9]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~73_sumout ),
	.cout(\DAC_control_inst|Add13~74 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~73 .extended_lut = "off";
defparam \DAC_control_inst|Add13~73 .lut_mask = 64'h000098BA000000FF;
defparam \DAC_control_inst|Add13~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y26_N11
dffeas \DAC_control_inst|sawtooth[9] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[9] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N57
cyclonev_lcell_comb \DAC_control_inst|Add13~69 (
// Equation(s):
// \DAC_control_inst|Add13~69_sumout  = SUM(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [10] ) + ( \DAC_control_inst|Add13~74  ))
// \DAC_control_inst|Add13~70  = CARRY(( (!\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|hori_counter [6]) # 
// ((\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [10] ) + ( \DAC_control_inst|Add13~74  ))

	.dataa(!\DAC_control_inst|hori_counter [7]),
	.datab(!\DAC_control_inst|hori_counter [6]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [10]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~69_sumout ),
	.cout(\DAC_control_inst|Add13~70 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~69 .extended_lut = "off";
defparam \DAC_control_inst|Add13~69 .lut_mask = 64'h0000FF0000006745;
defparam \DAC_control_inst|Add13~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y26_N2
dffeas \DAC_control_inst|sawtooth[10] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[10] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N0
cyclonev_lcell_comb \DAC_control_inst|Add13~61 (
// Equation(s):
// \DAC_control_inst|Add13~61_sumout  = SUM(( \DAC_control_inst|sawtooth [11] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~70  ))
// \DAC_control_inst|Add13~62  = CARRY(( \DAC_control_inst|sawtooth [11] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~70  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [11]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~61_sumout ),
	.cout(\DAC_control_inst|Add13~62 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~61 .extended_lut = "off";
defparam \DAC_control_inst|Add13~61 .lut_mask = 64'h000098DC000000FF;
defparam \DAC_control_inst|Add13~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y26_N5
dffeas \DAC_control_inst|sawtooth[11] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[11] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N3
cyclonev_lcell_comb \DAC_control_inst|Add13~33 (
// Equation(s):
// \DAC_control_inst|Add13~33_sumout  = SUM(( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|LessThan0~0_combout ))) # 
// (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [12] ) + ( \DAC_control_inst|Add13~62  ))
// \DAC_control_inst|Add13~34  = CARRY(( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|LessThan0~0_combout ))) # 
// (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [12] ) + ( \DAC_control_inst|Add13~62  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [12]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~33_sumout ),
	.cout(\DAC_control_inst|Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~33 .extended_lut = "off";
defparam \DAC_control_inst|Add13~33 .lut_mask = 64'h0000FF0000006723;
defparam \DAC_control_inst|Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y27_N44
dffeas \DAC_control_inst|sawtooth[12] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[12] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N6
cyclonev_lcell_comb \DAC_control_inst|Add13~41 (
// Equation(s):
// \DAC_control_inst|Add13~41_sumout  = SUM(( \DAC_control_inst|sawtooth [13] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~34  ))
// \DAC_control_inst|Add13~42  = CARRY(( \DAC_control_inst|sawtooth [13] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~34  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [13]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~41_sumout ),
	.cout(\DAC_control_inst|Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~41 .extended_lut = "off";
defparam \DAC_control_inst|Add13~41 .lut_mask = 64'h000098DC000000FF;
defparam \DAC_control_inst|Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y26_N47
dffeas \DAC_control_inst|sawtooth[13] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[13] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N9
cyclonev_lcell_comb \DAC_control_inst|Add13~37 (
// Equation(s):
// \DAC_control_inst|Add13~37_sumout  = SUM(( \DAC_control_inst|sawtooth [14] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~42  ))
// \DAC_control_inst|Add13~38  = CARRY(( \DAC_control_inst|sawtooth [14] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~42  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [14]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~37_sumout ),
	.cout(\DAC_control_inst|Add13~38 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~37 .extended_lut = "off";
defparam \DAC_control_inst|Add13~37 .lut_mask = 64'h000098DC000000FF;
defparam \DAC_control_inst|Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y26_N35
dffeas \DAC_control_inst|sawtooth[14] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[14] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N12
cyclonev_lcell_comb \DAC_control_inst|Add13~45 (
// Equation(s):
// \DAC_control_inst|Add13~45_sumout  = SUM(( \DAC_control_inst|sawtooth [15] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~38  ))
// \DAC_control_inst|Add13~46  = CARRY(( \DAC_control_inst|sawtooth [15] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~38  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [15]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~45_sumout ),
	.cout(\DAC_control_inst|Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~45 .extended_lut = "off";
defparam \DAC_control_inst|Add13~45 .lut_mask = 64'h000098DC000000FF;
defparam \DAC_control_inst|Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y27_N47
dffeas \DAC_control_inst|sawtooth[15] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[15] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N45
cyclonev_lcell_comb \DAC_control_inst|Add5~1 (
// Equation(s):
// \DAC_control_inst|Add5~1_combout  = !\DAC_control_inst|counter [2] $ (\DAC_control_inst|counter [1])

	.dataa(!\DAC_control_inst|counter [2]),
	.datab(gnd),
	.datac(!\DAC_control_inst|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add5~1 .extended_lut = "off";
defparam \DAC_control_inst|Add5~1 .lut_mask = 64'hA5A5A5A5A5A5A5A5;
defparam \DAC_control_inst|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N36
cyclonev_lcell_comb \DAC_control_inst|Mux0~15 (
// Equation(s):
// \DAC_control_inst|Mux0~15_combout  = ( !\DAC_control_inst|counter [1] & ( (!\DAC_control_inst|Add5~1_combout  & ((!\DAC_control_inst|counter [0] & (((\DAC_control_inst|sawtooth [9])))) # (\DAC_control_inst|counter [0] & (\DAC_control_inst|sawtooth [8])))) 
// # (\DAC_control_inst|Add5~1_combout  & ((((\DAC_control_inst|counter [0]))))) ) ) # ( \DAC_control_inst|counter [1] & ( (!\DAC_control_inst|Add5~1_combout  & (((!\DAC_control_inst|counter [0] & (\DAC_control_inst|sawtooth [11])) # 
// (\DAC_control_inst|counter [0] & ((\DAC_control_inst|sawtooth [10])))))) # (\DAC_control_inst|Add5~1_combout  & ((((\DAC_control_inst|counter [0]))))) ) )

	.dataa(!\DAC_control_inst|Add5~1_combout ),
	.datab(!\DAC_control_inst|sawtooth [8]),
	.datac(!\DAC_control_inst|sawtooth [11]),
	.datad(!\DAC_control_inst|counter [0]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|sawtooth [10]),
	.datag(!\DAC_control_inst|sawtooth [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~15 .extended_lut = "on";
defparam \DAC_control_inst|Mux0~15 .lut_mask = 64'h0A770A550A770AFF;
defparam \DAC_control_inst|Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N54
cyclonev_lcell_comb \DAC_control_inst|Mux0~3 (
// Equation(s):
// \DAC_control_inst|Mux0~3_combout  = ( !\DAC_control_inst|counter [1] & ( ((!\DAC_control_inst|Add5~1_combout  & (((\DAC_control_inst|Mux0~15_combout )))) # (\DAC_control_inst|Add5~1_combout  & ((!\DAC_control_inst|Mux0~15_combout  & 
// ((\DAC_control_inst|sawtooth [13]))) # (\DAC_control_inst|Mux0~15_combout  & (\DAC_control_inst|sawtooth [12]))))) ) ) # ( \DAC_control_inst|counter [1] & ( ((!\DAC_control_inst|Add5~1_combout  & (((\DAC_control_inst|Mux0~15_combout )))) # 
// (\DAC_control_inst|Add5~1_combout  & ((!\DAC_control_inst|Mux0~15_combout  & ((\DAC_control_inst|sawtooth [15]))) # (\DAC_control_inst|Mux0~15_combout  & (\DAC_control_inst|sawtooth [14]))))) ) )

	.dataa(!\DAC_control_inst|sawtooth [14]),
	.datab(!\DAC_control_inst|sawtooth [12]),
	.datac(!\DAC_control_inst|sawtooth [15]),
	.datad(!\DAC_control_inst|Add5~1_combout ),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|Mux0~15_combout ),
	.datag(!\DAC_control_inst|sawtooth [13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~3 .extended_lut = "on";
defparam \DAC_control_inst|Mux0~3 .lut_mask = 64'h000F000FFF33FF55;
defparam \DAC_control_inst|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N9
cyclonev_lcell_comb \DAC_control_inst|Mux0~2 (
// Equation(s):
// \DAC_control_inst|Mux0~2_combout  = ( \DAC_control_inst|sawtooth [4] & ( \DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [1]) # (\DAC_control_inst|sawtooth [6]) ) ) ) # ( !\DAC_control_inst|sawtooth [4] & ( \DAC_control_inst|counter [0] & ( 
// (\DAC_control_inst|counter [1] & \DAC_control_inst|sawtooth [6]) ) ) ) # ( \DAC_control_inst|sawtooth [4] & ( !\DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [1] & (\DAC_control_inst|sawtooth [5])) # (\DAC_control_inst|counter [1] & 
// ((\DAC_control_inst|sawtooth [7]))) ) ) ) # ( !\DAC_control_inst|sawtooth [4] & ( !\DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [1] & (\DAC_control_inst|sawtooth [5])) # (\DAC_control_inst|counter [1] & ((\DAC_control_inst|sawtooth [7]))) 
// ) ) )

	.dataa(!\DAC_control_inst|sawtooth [5]),
	.datab(!\DAC_control_inst|sawtooth [7]),
	.datac(!\DAC_control_inst|counter [1]),
	.datad(!\DAC_control_inst|sawtooth [6]),
	.datae(!\DAC_control_inst|sawtooth [4]),
	.dataf(!\DAC_control_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~2 .extended_lut = "off";
defparam \DAC_control_inst|Mux0~2 .lut_mask = 64'h53535353000FF0FF;
defparam \DAC_control_inst|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y28_N3
cyclonev_lcell_comb \DAC_control_inst|Mux0~23 (
// Equation(s):
// \DAC_control_inst|Mux0~23_combout  = ( !\DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter [1] & ((!\DAC_control_inst|counter [2] & (((\DAC_control_inst|Mux0~2_combout )))) # (\DAC_control_inst|counter [2] & (\DAC_control_inst|sawtooth [1])))) 
// # (\DAC_control_inst|counter [1] & ((!\DAC_control_inst|counter [2] & (((\DAC_control_inst|sawtooth [3])))) # (\DAC_control_inst|counter [2] & (((\DAC_control_inst|Mux0~2_combout )))))) ) ) # ( \DAC_control_inst|counter [0] & ( (!\DAC_control_inst|counter 
// [1] & (!\DAC_control_inst|counter [2] & (((\DAC_control_inst|Mux0~2_combout ))))) # (\DAC_control_inst|counter [1] & ((!\DAC_control_inst|counter [2] & (\DAC_control_inst|sawtooth [2])) # (\DAC_control_inst|counter [2] & 
// (((\DAC_control_inst|Mux0~2_combout )))))) ) )

	.dataa(!\DAC_control_inst|counter [1]),
	.datab(!\DAC_control_inst|counter [2]),
	.datac(!\DAC_control_inst|sawtooth [2]),
	.datad(!\DAC_control_inst|sawtooth [3]),
	.datae(!\DAC_control_inst|counter [0]),
	.dataf(!\DAC_control_inst|Mux0~2_combout ),
	.datag(!\DAC_control_inst|sawtooth [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~23 .extended_lut = "on";
defparam \DAC_control_inst|Mux0~23 .lut_mask = 64'h024604049BDF9D9D;
defparam \DAC_control_inst|Mux0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N15
cyclonev_lcell_comb \DAC_control_inst|Add13~81 (
// Equation(s):
// \DAC_control_inst|Add13~81_sumout  = SUM(( \DAC_control_inst|sawtooth [16] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~46  ))
// \DAC_control_inst|Add13~82  = CARRY(( \DAC_control_inst|sawtooth [16] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~46  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [16]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~81_sumout ),
	.cout(\DAC_control_inst|Add13~82 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~81 .extended_lut = "off";
defparam \DAC_control_inst|Add13~81 .lut_mask = 64'h000098DC000000FF;
defparam \DAC_control_inst|Add13~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N35
dffeas \DAC_control_inst|sawtooth[16] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[16] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N18
cyclonev_lcell_comb \DAC_control_inst|Add13~89 (
// Equation(s):
// \DAC_control_inst|Add13~89_sumout  = SUM(( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|LessThan0~0_combout ))) # 
// (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [17] ) + ( \DAC_control_inst|Add13~82  ))
// \DAC_control_inst|Add13~90  = CARRY(( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|LessThan0~0_combout ))) # 
// (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [17] ) + ( \DAC_control_inst|Add13~82  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [17]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~89_sumout ),
	.cout(\DAC_control_inst|Add13~90 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~89 .extended_lut = "off";
defparam \DAC_control_inst|Add13~89 .lut_mask = 64'h0000FF0000006723;
defparam \DAC_control_inst|Add13~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N11
dffeas \DAC_control_inst|sawtooth[17] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[17] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N21
cyclonev_lcell_comb \DAC_control_inst|Add13~85 (
// Equation(s):
// \DAC_control_inst|Add13~85_sumout  = SUM(( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|LessThan0~0_combout ))) # 
// (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [18] ) + ( \DAC_control_inst|Add13~90  ))
// \DAC_control_inst|Add13~86  = CARRY(( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|LessThan0~0_combout ))) # 
// (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [18] ) + ( \DAC_control_inst|Add13~90  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [18]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~85_sumout ),
	.cout(\DAC_control_inst|Add13~86 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~85 .extended_lut = "off";
defparam \DAC_control_inst|Add13~85 .lut_mask = 64'h0000FF0000006723;
defparam \DAC_control_inst|Add13~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N8
dffeas \DAC_control_inst|sawtooth[18] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[18] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N24
cyclonev_lcell_comb \DAC_control_inst|Add13~77 (
// Equation(s):
// \DAC_control_inst|Add13~77_sumout  = SUM(( \DAC_control_inst|sawtooth [19] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~86  ))
// \DAC_control_inst|Add13~78  = CARRY(( \DAC_control_inst|sawtooth [19] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~86  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [19]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~77_sumout ),
	.cout(\DAC_control_inst|Add13~78 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~77 .extended_lut = "off";
defparam \DAC_control_inst|Add13~77 .lut_mask = 64'h000098DC000000FF;
defparam \DAC_control_inst|Add13~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y27_N56
dffeas \DAC_control_inst|sawtooth[19] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[19] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N27
cyclonev_lcell_comb \DAC_control_inst|Add13~49 (
// Equation(s):
// \DAC_control_inst|Add13~49_sumout  = SUM(( \DAC_control_inst|sawtooth [20] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~78  ))
// \DAC_control_inst|Add13~50  = CARRY(( \DAC_control_inst|sawtooth [20] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~78  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [20]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~49_sumout ),
	.cout(\DAC_control_inst|Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~49 .extended_lut = "off";
defparam \DAC_control_inst|Add13~49 .lut_mask = 64'h000098DC000000FF;
defparam \DAC_control_inst|Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y27_N59
dffeas \DAC_control_inst|sawtooth[20] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[20] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N30
cyclonev_lcell_comb \DAC_control_inst|Add13~57 (
// Equation(s):
// \DAC_control_inst|Add13~57_sumout  = SUM(( \DAC_control_inst|sawtooth [21] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~50  ))
// \DAC_control_inst|Add13~58  = CARRY(( \DAC_control_inst|sawtooth [21] ) + ( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & 
// ((!\DAC_control_inst|LessThan0~0_combout ))) # (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|Add13~50  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|sawtooth [21]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~57_sumout ),
	.cout(\DAC_control_inst|Add13~58 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~57 .extended_lut = "off";
defparam \DAC_control_inst|Add13~57 .lut_mask = 64'h000098DC000000FF;
defparam \DAC_control_inst|Add13~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N32
dffeas \DAC_control_inst|sawtooth[21] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[21] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N33
cyclonev_lcell_comb \DAC_control_inst|Add13~53 (
// Equation(s):
// \DAC_control_inst|Add13~53_sumout  = SUM(( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|LessThan0~0_combout ))) # 
// (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [22] ) + ( \DAC_control_inst|Add13~58  ))
// \DAC_control_inst|Add13~54  = CARRY(( (!\DAC_control_inst|hori_counter [6] & (\DAC_control_inst|hori_counter [7])) # (\DAC_control_inst|hori_counter [6] & ((!\DAC_control_inst|hori_counter [7] & ((!\DAC_control_inst|LessThan0~0_combout ))) # 
// (\DAC_control_inst|hori_counter [7] & (\DAC_control_inst|LessThan1~0_combout )))) ) + ( \DAC_control_inst|sawtooth [22] ) + ( \DAC_control_inst|Add13~58  ))

	.dataa(!\DAC_control_inst|hori_counter [6]),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|LessThan1~0_combout ),
	.datad(!\DAC_control_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|sawtooth [22]),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~53_sumout ),
	.cout(\DAC_control_inst|Add13~54 ),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~53 .extended_lut = "off";
defparam \DAC_control_inst|Add13~53 .lut_mask = 64'h0000FF0000006723;
defparam \DAC_control_inst|Add13~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y27_N50
dffeas \DAC_control_inst|sawtooth[22] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[22] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N36
cyclonev_lcell_comb \DAC_control_inst|Add13~29 (
// Equation(s):
// \DAC_control_inst|Add13~29_sumout  = SUM(( \DAC_control_inst|sawtooth [23] ) + ( (!\DAC_control_inst|hori_counter [7] & (((\DAC_control_inst|hori_counter [6] & !\DAC_control_inst|LessThan0~0_combout )))) # (\DAC_control_inst|hori_counter [7] & 
// (((!\DAC_control_inst|hori_counter [6])) # (\DAC_control_inst|LessThan1~0_combout ))) ) + ( \DAC_control_inst|Add13~54  ))

	.dataa(!\DAC_control_inst|LessThan1~0_combout ),
	.datab(!\DAC_control_inst|hori_counter [7]),
	.datac(!\DAC_control_inst|hori_counter [6]),
	.datad(!\DAC_control_inst|sawtooth [23]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(\DAC_control_inst|Add13~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DAC_control_inst|Add13~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Add13~29 .extended_lut = "off";
defparam \DAC_control_inst|Add13~29 .lut_mask = 64'h0000C2CE000000FF;
defparam \DAC_control_inst|Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y27_N41
dffeas \DAC_control_inst|sawtooth[23] (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|Add13~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DAC_control_inst|sawtooth[11]~1_combout ),
	.sload(vcc),
	.ena(\DAC_control_inst|sawtooth[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|sawtooth [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|sawtooth[23] .is_wysiwyg = "true";
defparam \DAC_control_inst|sawtooth[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y28_N18
cyclonev_lcell_comb \DAC_control_inst|Mux0~19 (
// Equation(s):
// \DAC_control_inst|Mux0~19_combout  = ( !\DAC_control_inst|counter [1] & ( (!\DAC_control_inst|counter [0] & (((\DAC_control_inst|sawtooth [17] & ((!\DAC_control_inst|Add5~1_combout )))))) # (\DAC_control_inst|counter [0] & 
// ((((\DAC_control_inst|Add5~1_combout ) # (\DAC_control_inst|sawtooth [16]))))) ) ) # ( \DAC_control_inst|counter [1] & ( (!\DAC_control_inst|counter [0] & (((\DAC_control_inst|sawtooth [19] & ((!\DAC_control_inst|Add5~1_combout )))))) # 
// (\DAC_control_inst|counter [0] & ((((\DAC_control_inst|Add5~1_combout ))) # (\DAC_control_inst|sawtooth [18]))) ) )

	.dataa(!\DAC_control_inst|counter [0]),
	.datab(!\DAC_control_inst|sawtooth [18]),
	.datac(!\DAC_control_inst|sawtooth [19]),
	.datad(!\DAC_control_inst|sawtooth [16]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|Add5~1_combout ),
	.datag(!\DAC_control_inst|sawtooth [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~19 .extended_lut = "on";
defparam \DAC_control_inst|Mux0~19 .lut_mask = 64'h0A5F1B1B55555555;
defparam \DAC_control_inst|Mux0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N48
cyclonev_lcell_comb \DAC_control_inst|Mux0~7 (
// Equation(s):
// \DAC_control_inst|Mux0~7_combout  = ( !\DAC_control_inst|counter [1] & ( (!\DAC_control_inst|Add5~1_combout  & ((((\DAC_control_inst|Mux0~19_combout ))))) # (\DAC_control_inst|Add5~1_combout  & (((!\DAC_control_inst|Mux0~19_combout  & 
// (\DAC_control_inst|sawtooth [21])) # (\DAC_control_inst|Mux0~19_combout  & ((\DAC_control_inst|sawtooth [20])))))) ) ) # ( \DAC_control_inst|counter [1] & ( (!\DAC_control_inst|Add5~1_combout  & ((((\DAC_control_inst|Mux0~19_combout ))))) # 
// (\DAC_control_inst|Add5~1_combout  & (((!\DAC_control_inst|Mux0~19_combout  & ((\DAC_control_inst|sawtooth [23]))) # (\DAC_control_inst|Mux0~19_combout  & (\DAC_control_inst|sawtooth [22]))))) ) )

	.dataa(!\DAC_control_inst|Add5~1_combout ),
	.datab(!\DAC_control_inst|sawtooth [22]),
	.datac(!\DAC_control_inst|sawtooth [23]),
	.datad(!\DAC_control_inst|sawtooth [20]),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|Mux0~19_combout ),
	.datag(!\DAC_control_inst|sawtooth [21]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~7 .extended_lut = "on";
defparam \DAC_control_inst|Mux0~7 .lut_mask = 64'h05050505AAFFBBBB;
defparam \DAC_control_inst|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N12
cyclonev_lcell_comb \DAC_control_inst|Mux0~11 (
// Equation(s):
// \DAC_control_inst|Mux0~11_combout  = ( \DAC_control_inst|Mux0~23_combout  & ( \DAC_control_inst|Mux0~7_combout  & ( (!\DAC_control_inst|counter [8] & ((!\DAC_control_inst|Add5~2_combout ) # ((!\DAC_control_inst|Add5~0_combout  & 
// \DAC_control_inst|Mux0~3_combout )))) ) ) ) # ( !\DAC_control_inst|Mux0~23_combout  & ( \DAC_control_inst|Mux0~7_combout  & ( (!\DAC_control_inst|counter [8] & ((!\DAC_control_inst|Add5~0_combout  & (\DAC_control_inst|Add5~2_combout  & 
// \DAC_control_inst|Mux0~3_combout )) # (\DAC_control_inst|Add5~0_combout  & (!\DAC_control_inst|Add5~2_combout )))) ) ) ) # ( \DAC_control_inst|Mux0~23_combout  & ( !\DAC_control_inst|Mux0~7_combout  & ( (!\DAC_control_inst|Add5~0_combout  & 
// (!\DAC_control_inst|counter [8] & ((!\DAC_control_inst|Add5~2_combout ) # (\DAC_control_inst|Mux0~3_combout )))) ) ) ) # ( !\DAC_control_inst|Mux0~23_combout  & ( !\DAC_control_inst|Mux0~7_combout  & ( (!\DAC_control_inst|Add5~0_combout  & 
// (\DAC_control_inst|Add5~2_combout  & (\DAC_control_inst|Mux0~3_combout  & !\DAC_control_inst|counter [8]))) ) ) )

	.dataa(!\DAC_control_inst|Add5~0_combout ),
	.datab(!\DAC_control_inst|Add5~2_combout ),
	.datac(!\DAC_control_inst|Mux0~3_combout ),
	.datad(!\DAC_control_inst|counter [8]),
	.datae(!\DAC_control_inst|Mux0~23_combout ),
	.dataf(!\DAC_control_inst|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~11 .extended_lut = "off";
defparam \DAC_control_inst|Mux0~11 .lut_mask = 64'h02008A004600CE00;
defparam \DAC_control_inst|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N48
cyclonev_lcell_comb \DAC_control_inst|Mux0~1 (
// Equation(s):
// \DAC_control_inst|Mux0~1_combout  = ( \DAC_control_inst|counter [2] & ( \DAC_control_inst|counter [3] & ( (!\DAC_control_inst|counter [8] & (!\DAC_control_inst|counter [4] & (\DAC_control_inst|counter [0] & \DAC_control_inst|counter [1]))) ) ) ) # ( 
// !\DAC_control_inst|counter [2] & ( !\DAC_control_inst|counter [3] & ( (!\DAC_control_inst|counter [8] & (\DAC_control_inst|counter [4] & (!\DAC_control_inst|counter [0] & !\DAC_control_inst|counter [1]))) ) ) )

	.dataa(!\DAC_control_inst|counter [8]),
	.datab(!\DAC_control_inst|counter [4]),
	.datac(!\DAC_control_inst|counter [0]),
	.datad(!\DAC_control_inst|counter [1]),
	.datae(!\DAC_control_inst|counter [2]),
	.dataf(!\DAC_control_inst|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~1 .extended_lut = "off";
defparam \DAC_control_inst|Mux0~1 .lut_mask = 64'h2000000000000008;
defparam \DAC_control_inst|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N0
cyclonev_lcell_comb \DAC_control_inst|Selector5~16 (
// Equation(s):
// \DAC_control_inst|Selector5~16_combout  = ( \DAC_control_inst|tx_spi_din~q  & ( \DAC_control_inst|counter [8] & ( (!\DAC_control_inst|counter [5]) # (\DAC_control_inst|counter [4]) ) ) ) # ( !\DAC_control_inst|tx_spi_din~q  & ( \DAC_control_inst|counter 
// [8] & ( (!\DAC_control_inst|counter [5] & (\DAC_control_inst|Mux0~1_combout  & ((\DAC_control_inst|Selector5~1_combout ) # (\DAC_control_inst|counter [4])))) # (\DAC_control_inst|counter [5] & (\DAC_control_inst|counter [4])) ) ) ) # ( 
// \DAC_control_inst|tx_spi_din~q  & ( !\DAC_control_inst|counter [8] & ( (!\DAC_control_inst|counter [5] & (((!\DAC_control_inst|counter [4] & !\DAC_control_inst|Selector5~1_combout )) # (\DAC_control_inst|Mux0~1_combout ))) ) ) ) # ( 
// !\DAC_control_inst|tx_spi_din~q  & ( !\DAC_control_inst|counter [8] & ( (!\DAC_control_inst|counter [5] & (((!\DAC_control_inst|counter [4] & !\DAC_control_inst|Selector5~1_combout )) # (\DAC_control_inst|Mux0~1_combout ))) ) ) )

	.dataa(!\DAC_control_inst|counter [4]),
	.datab(!\DAC_control_inst|Mux0~1_combout ),
	.datac(!\DAC_control_inst|Selector5~1_combout ),
	.datad(!\DAC_control_inst|counter [5]),
	.datae(!\DAC_control_inst|tx_spi_din~q ),
	.dataf(!\DAC_control_inst|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~16 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~16 .lut_mask = 64'hB300B3001355FF55;
defparam \DAC_control_inst|Selector5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N12
cyclonev_lcell_comb \DAC_control_inst|Selector5~15 (
// Equation(s):
// \DAC_control_inst|Selector5~15_combout  = ( \DAC_control_inst|counter [1] & ( \DAC_control_inst|counter [5] & ( (!\DAC_control_inst|counter [8] & (\DAC_control_inst|stepwave [23] & (\DAC_control_inst|counter [0]))) # (\DAC_control_inst|counter [8] & 
// (((\DAC_control_inst|tx_spi_din~q )))) ) ) ) # ( !\DAC_control_inst|counter [1] & ( \DAC_control_inst|counter [5] & ( (!\DAC_control_inst|counter [8] & (\DAC_control_inst|stepwave [23] & (\DAC_control_inst|counter [0]))) # (\DAC_control_inst|counter [8] & 
// (((\DAC_control_inst|tx_spi_din~q )))) ) ) ) # ( \DAC_control_inst|counter [1] & ( !\DAC_control_inst|counter [5] ) ) # ( !\DAC_control_inst|counter [1] & ( !\DAC_control_inst|counter [5] & ( (\DAC_control_inst|counter [8] & \DAC_control_inst|tx_spi_din~q 
// ) ) ) )

	.dataa(!\DAC_control_inst|counter [8]),
	.datab(!\DAC_control_inst|stepwave [23]),
	.datac(!\DAC_control_inst|counter [0]),
	.datad(!\DAC_control_inst|tx_spi_din~q ),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(!\DAC_control_inst|counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~15 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~15 .lut_mask = 64'h0055FFFF02570257;
defparam \DAC_control_inst|Selector5~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N33
cyclonev_lcell_comb \DAC_control_inst|Selector5~14 (
// Equation(s):
// \DAC_control_inst|Selector5~14_combout  = ( \DAC_control_inst|counter [1] & ( \DAC_control_inst|counter [0] ) )

	.dataa(!\DAC_control_inst|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DAC_control_inst|counter [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~14 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~14 .lut_mask = 64'h0000555500005555;
defparam \DAC_control_inst|Selector5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N6
cyclonev_lcell_comb \DAC_control_inst|Selector5~13 (
// Equation(s):
// \DAC_control_inst|Selector5~13_combout  = ( \DAC_control_inst|counter [2] & ( \DAC_control_inst|counter [8] & ( (!\DAC_control_inst|counter [0] & (!\DAC_control_inst|counter [1] & \DAC_control_inst|Mux0~1_combout )) ) ) ) # ( !\DAC_control_inst|counter 
// [2] & ( \DAC_control_inst|counter [8] & ( \DAC_control_inst|Mux0~1_combout  ) ) ) # ( \DAC_control_inst|counter [2] & ( !\DAC_control_inst|counter [8] & ( (!\DAC_control_inst|counter [0] & ((!\DAC_control_inst|counter [1] & 
// ((\DAC_control_inst|Mux0~1_combout ))) # (\DAC_control_inst|counter [1] & (\DAC_control_inst|sawtooth [23])))) ) ) ) # ( !\DAC_control_inst|counter [2] & ( !\DAC_control_inst|counter [8] & ( \DAC_control_inst|Mux0~1_combout  ) ) )

	.dataa(!\DAC_control_inst|sawtooth [23]),
	.datab(!\DAC_control_inst|counter [0]),
	.datac(!\DAC_control_inst|counter [1]),
	.datad(!\DAC_control_inst|Mux0~1_combout ),
	.datae(!\DAC_control_inst|counter [2]),
	.dataf(!\DAC_control_inst|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~13 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~13 .lut_mask = 64'h00FF04C400FF00C0;
defparam \DAC_control_inst|Selector5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N54
cyclonev_lcell_comb \DAC_control_inst|Mux0~0 (
// Equation(s):
// \DAC_control_inst|Mux0~0_combout  = (\DAC_control_inst|counter [8] & \DAC_control_inst|tx_spi_din~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DAC_control_inst|counter [8]),
	.datad(!\DAC_control_inst|tx_spi_din~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Mux0~0 .extended_lut = "off";
defparam \DAC_control_inst|Mux0~0 .lut_mask = 64'h000F000F000F000F;
defparam \DAC_control_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N24
cyclonev_lcell_comb \DAC_control_inst|Selector5~2 (
// Equation(s):
// \DAC_control_inst|Selector5~2_combout  = ( !\DAC_control_inst|Mux0~0_combout  & ( \DAC_control_inst|Mux0~11_combout  & ( (!\DAC_control_inst|Selector5~13_combout  & (!\DAC_control_inst|counter [3] & ((!\DAC_control_inst|Selector5~14_combout ) # 
// (!\DAC_control_inst|counter [2])))) ) ) ) # ( !\DAC_control_inst|Mux0~0_combout  & ( !\DAC_control_inst|Mux0~11_combout  & ( (!\DAC_control_inst|Selector5~13_combout ) # (\DAC_control_inst|counter [3]) ) ) )

	.dataa(!\DAC_control_inst|Selector5~14_combout ),
	.datab(!\DAC_control_inst|Selector5~13_combout ),
	.datac(!\DAC_control_inst|counter [2]),
	.datad(!\DAC_control_inst|counter [3]),
	.datae(!\DAC_control_inst|Mux0~0_combout ),
	.dataf(!\DAC_control_inst|Mux0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~2 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~2 .lut_mask = 64'hCCFF0000C8000000;
defparam \DAC_control_inst|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N18
cyclonev_lcell_comb \DAC_control_inst|Selector5~17 (
// Equation(s):
// \DAC_control_inst|Selector5~17_combout  = ( \DAC_control_inst|Selector5~2_combout  & ( (!\DAC_control_inst|counter [8] & \DAC_control_inst|Selector5~16_combout ) ) ) # ( !\DAC_control_inst|Selector5~2_combout  & ( (!\DAC_control_inst|counter [8]) # 
// (\DAC_control_inst|counter [5]) ) )

	.dataa(gnd),
	.datab(!\DAC_control_inst|counter [8]),
	.datac(!\DAC_control_inst|counter [5]),
	.datad(!\DAC_control_inst|Selector5~16_combout ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~17 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~17 .lut_mask = 64'hCFCFCFCF00CC00CC;
defparam \DAC_control_inst|Selector5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N30
cyclonev_lcell_comb \DAC_control_inst|Selector5~19 (
// Equation(s):
// \DAC_control_inst|Selector5~19_combout  = ( \DAC_control_inst|Selector5~15_combout  & ( \DAC_control_inst|Selector5~17_combout  & ( (!\DAC_control_inst|counter [3] & (!\DAC_control_inst|counter [4] & !\DAC_control_inst|counter [5])) ) ) ) # ( 
// !\DAC_control_inst|Selector5~15_combout  & ( \DAC_control_inst|Selector5~17_combout  & ( (!\DAC_control_inst|counter [4] & (!\DAC_control_inst|counter [5] & ((!\DAC_control_inst|counter [3]) # (\DAC_control_inst|counter [2])))) # 
// (\DAC_control_inst|counter [4] & (((\DAC_control_inst|counter [5])))) ) ) ) # ( \DAC_control_inst|Selector5~15_combout  & ( !\DAC_control_inst|Selector5~17_combout  & ( (!\DAC_control_inst|counter [4] & \DAC_control_inst|counter [5]) ) ) ) # ( 
// !\DAC_control_inst|Selector5~15_combout  & ( !\DAC_control_inst|Selector5~17_combout  & ( ((\DAC_control_inst|counter [2] & (\DAC_control_inst|counter [3] & !\DAC_control_inst|counter [4]))) # (\DAC_control_inst|counter [5]) ) ) )

	.dataa(!\DAC_control_inst|counter [2]),
	.datab(!\DAC_control_inst|counter [3]),
	.datac(!\DAC_control_inst|counter [4]),
	.datad(!\DAC_control_inst|counter [5]),
	.datae(!\DAC_control_inst|Selector5~15_combout ),
	.dataf(!\DAC_control_inst|Selector5~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~19 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~19 .lut_mask = 64'h10FF00F0D00FC000;
defparam \DAC_control_inst|Selector5~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N42
cyclonev_lcell_comb \DAC_control_inst|Selector5~4 (
// Equation(s):
// \DAC_control_inst|Selector5~4_combout  = ( \DAC_control_inst|Selector5~16_combout  & ( \DAC_control_inst|Selector5~19_combout  & ( (\DAC_control_inst|counter [4] & ((!\DAC_control_inst|counter [5]) # ((!\DAC_control_inst|Selector5~3_combout  & 
// \DAC_control_inst|Mux0~11_combout )))) ) ) ) # ( !\DAC_control_inst|Selector5~16_combout  & ( \DAC_control_inst|Selector5~19_combout  & ( (!\DAC_control_inst|Selector5~3_combout  & (\DAC_control_inst|Mux0~11_combout  & (\DAC_control_inst|counter [4] & 
// \DAC_control_inst|counter [5]))) ) ) ) # ( \DAC_control_inst|Selector5~16_combout  & ( !\DAC_control_inst|Selector5~19_combout  ) ) # ( !\DAC_control_inst|Selector5~16_combout  & ( !\DAC_control_inst|Selector5~19_combout  & ( (\DAC_control_inst|counter 
// [5] & (((!\DAC_control_inst|counter [4]) # (\DAC_control_inst|Mux0~11_combout )) # (\DAC_control_inst|Selector5~3_combout ))) ) ) )

	.dataa(!\DAC_control_inst|Selector5~3_combout ),
	.datab(!\DAC_control_inst|Mux0~11_combout ),
	.datac(!\DAC_control_inst|counter [4]),
	.datad(!\DAC_control_inst|counter [5]),
	.datae(!\DAC_control_inst|Selector5~16_combout ),
	.dataf(!\DAC_control_inst|Selector5~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~4 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~4 .lut_mask = 64'h00F7FFFF00020F02;
defparam \DAC_control_inst|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y26_N0
cyclonev_lcell_comb \DAC_control_inst|Selector5~12 (
// Equation(s):
// \DAC_control_inst|Selector5~12_combout  = ( \DAC_control_inst|Selector5~8_combout  & ( \DAC_control_inst|Selector5~4_combout  & ( (!\DAC_control_inst|counter [6] & (((\DAC_control_inst|Selector5~0_combout ) # (\DAC_control_inst|counter [7])))) # 
// (\DAC_control_inst|counter [6] & ((!\DAC_control_inst|Selector5~11_combout ) # ((!\DAC_control_inst|counter [7])))) ) ) ) # ( !\DAC_control_inst|Selector5~8_combout  & ( \DAC_control_inst|Selector5~4_combout  & ( (!\DAC_control_inst|counter [6] & 
// (((!\DAC_control_inst|counter [7] & \DAC_control_inst|Selector5~0_combout )))) # (\DAC_control_inst|counter [6] & ((!\DAC_control_inst|Selector5~11_combout ) # ((!\DAC_control_inst|counter [7])))) ) ) ) # ( \DAC_control_inst|Selector5~8_combout  & ( 
// !\DAC_control_inst|Selector5~4_combout  & ( (!\DAC_control_inst|counter [6] & (((\DAC_control_inst|Selector5~0_combout ) # (\DAC_control_inst|counter [7])))) # (\DAC_control_inst|counter [6] & (!\DAC_control_inst|Selector5~11_combout  & 
// (\DAC_control_inst|counter [7]))) ) ) ) # ( !\DAC_control_inst|Selector5~8_combout  & ( !\DAC_control_inst|Selector5~4_combout  & ( (!\DAC_control_inst|counter [6] & (((!\DAC_control_inst|counter [7] & \DAC_control_inst|Selector5~0_combout )))) # 
// (\DAC_control_inst|counter [6] & (!\DAC_control_inst|Selector5~11_combout  & (\DAC_control_inst|counter [7]))) ) ) )

	.dataa(!\DAC_control_inst|counter [6]),
	.datab(!\DAC_control_inst|Selector5~11_combout ),
	.datac(!\DAC_control_inst|counter [7]),
	.datad(!\DAC_control_inst|Selector5~0_combout ),
	.datae(!\DAC_control_inst|Selector5~8_combout ),
	.dataf(!\DAC_control_inst|Selector5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|Selector5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|Selector5~12 .extended_lut = "off";
defparam \DAC_control_inst|Selector5~12 .lut_mask = 64'h04A40EAE54F45EFE;
defparam \DAC_control_inst|Selector5~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y26_N2
dffeas \DAC_control_inst|tx_spi_din (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\DAC_control_inst|Selector5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|tx_spi_din~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|tx_spi_din .is_wysiwyg = "true";
defparam \DAC_control_inst|tx_spi_din .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N42
cyclonev_lcell_comb \DAC_control_inst|adc_start~0 (
// Equation(s):
// \DAC_control_inst|adc_start~0_combout  = ( \DAC_control_inst|adc_start~q  & ( \DAC_control_inst|init~DUPLICATE_q  & ( (!\DAC_control_inst|Equal2~0_combout ) # (!\DAC_control_inst|Equal0~1_combout ) ) ) ) # ( !\DAC_control_inst|adc_start~q  & ( 
// \DAC_control_inst|init~DUPLICATE_q  & ( (\DAC_control_inst|Equal5~0_combout  & ((!\DAC_control_inst|Equal2~0_combout ) # (!\DAC_control_inst|Equal0~1_combout ))) ) ) ) # ( \DAC_control_inst|adc_start~q  & ( !\DAC_control_inst|init~DUPLICATE_q  & ( 
// (!\DAC_control_inst|Equal2~0_combout ) # (!\DAC_control_inst|Equal0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\DAC_control_inst|Equal5~0_combout ),
	.datac(!\DAC_control_inst|Equal2~0_combout ),
	.datad(!\DAC_control_inst|Equal0~1_combout ),
	.datae(!\DAC_control_inst|adc_start~q ),
	.dataf(!\DAC_control_inst|init~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAC_control_inst|adc_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAC_control_inst|adc_start~0 .extended_lut = "off";
defparam \DAC_control_inst|adc_start~0 .lut_mask = 64'h0000FFF03330FFF0;
defparam \DAC_control_inst|adc_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N56
dffeas \DAC_control_inst|adc_start (
	.clk(\DAC_control_inst|tx_spi_sync~q ),
	.d(gnd),
	.asdata(\DAC_control_inst|adc_start~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_control_inst|adc_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_control_inst|adc_start .is_wysiwyg = "true";
defparam \DAC_control_inst|adc_start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N27
cyclonev_lcell_comb \pll|adc_clk~0 (
// Equation(s):
// \pll|adc_clk~0_combout  = ( \rst~input_o  & ( !\pll|adc_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(!\pll|adc_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|adc_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|adc_clk~0 .extended_lut = "off";
defparam \pll|adc_clk~0 .lut_mask = 64'h0000FFFF00000000;
defparam \pll|adc_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N54
cyclonev_lcell_comb \pll|adc_clk~feeder (
// Equation(s):
// \pll|adc_clk~feeder_combout  = \pll|adc_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pll|adc_clk~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|adc_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|adc_clk~feeder .extended_lut = "off";
defparam \pll|adc_clk~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pll|adc_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N56
dffeas \pll|adc_clk (
	.clk(\globalclock~input_o ),
	.d(\pll|adc_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|adc_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll|adc_clk .is_wysiwyg = "true";
defparam \pll|adc_clk .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N57
cyclonev_lcell_comb \ADC_control_inst|comb~0 (
// Equation(s):
// \ADC_control_inst|comb~0_combout  = LCELL(( \pll|adc_clk~q  & ( \DAC_control_inst|adc_start~q  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DAC_control_inst|adc_start~q ),
	.datae(gnd),
	.dataf(!\pll|adc_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|comb~0 .extended_lut = "off";
defparam \ADC_control_inst|comb~0 .lut_mask = 64'h0000000000FF00FF;
defparam \ADC_control_inst|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N32
dffeas \pll|delay_count (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|delay_count~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll|delay_count .is_wysiwyg = "true";
defparam \pll|delay_count .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N3
cyclonev_lcell_comb \pll|adc_clk_delay~0 (
// Equation(s):
// \pll|adc_clk_delay~0_combout  = ( !\pll|adc_clk_delay~q  & ( \pll|delay_count~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pll|adc_clk_delay~q ),
	.dataf(!\pll|delay_count~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|adc_clk_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|adc_clk_delay~0 .extended_lut = "off";
defparam \pll|adc_clk_delay~0 .lut_mask = 64'h00000000FFFF0000;
defparam \pll|adc_clk_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N2
dffeas \pll|adc_clk_delay (
	.clk(\globalclock~input_o ),
	.d(gnd),
	.asdata(\pll|adc_clk_delay~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|adc_clk_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll|adc_clk_delay .is_wysiwyg = "true";
defparam \pll|adc_clk_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N12
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add1~9 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add1~9_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [5] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~14  ))
// \ADC_control_inst|adc_ltc2308_inst|Add1~10  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [5] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add1~9_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~9 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N15
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add1~5 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add1~5_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [6] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~10  ))
// \ADC_control_inst|adc_ltc2308_inst|Add1~6  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [6] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add1~5_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~5 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N27
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Equal0~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|tick_delay [4] & ( !\ADC_control_inst|adc_ltc2308_inst|tick_delay [2] & ( (!\ADC_control_inst|adc_ltc2308_inst|tick_delay [1] & 
// !\ADC_control_inst|adc_ltc2308_inst|tick_delay [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [1]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [3]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [4]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Equal0~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Equal0~0 .lut_mask = 64'hF000000000000000;
defparam \ADC_control_inst|adc_ltc2308_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|LessThan1~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|tick_delay [5] & ( \ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  & ( (!\ADC_control_inst|adc_ltc2308_inst|tick_delay [7] & 
// ((!\ADC_control_inst|adc_ltc2308_inst|tick_delay [6]) # (!\ADC_control_inst|adc_ltc2308_inst|tick_delay [0]))) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|tick_delay [5] & ( \ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|tick_delay [7] ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|tick_delay [5] & ( !\ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  & ( (!\ADC_control_inst|adc_ltc2308_inst|tick_delay [6] & 
// !\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|tick_delay [5] & ( !\ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|tick_delay [7] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [6]),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [0]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [5]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan1~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan1~0 .lut_mask = 64'hF0F0A0A0F0F0F0A0;
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N38
dffeas \ADC_control_inst|adc_ltc2308_inst|tick_delay[6] (
	.clk(\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add1~5_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[6] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add1~1 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add1~1_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [7] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~1 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \ADC_control_inst|adc_ltc2308_inst|tick_delay[7] (
	.clk(\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add1~1_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[7] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|tick_delay[0]~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|tick_delay[0]~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|tick_delay [6] & ( \ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  & ( (!\ADC_control_inst|adc_ltc2308_inst|tick_delay [0] & 
// ((!\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]))) # (\ADC_control_inst|adc_ltc2308_inst|tick_delay [0] & ((\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]) # (\ADC_control_inst|adc_ltc2308_inst|tick_delay [5]))) ) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|tick_delay [6] & ( \ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|tick_delay [0] $ (\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]) ) ) ) # ( 
// \ADC_control_inst|adc_ltc2308_inst|tick_delay [6] & ( !\ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|tick_delay [0] $ (((\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]) # 
// (\ADC_control_inst|adc_ltc2308_inst|tick_delay [5]))) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|tick_delay [6] & ( !\ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|tick_delay [0] $ 
// (\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]) ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [5]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [0]),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [7]),
	.datad(gnd),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [6]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|tick_delay[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[0]~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[0]~0 .lut_mask = 64'hC3C39393C3C3D3D3;
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N59
dffeas \ADC_control_inst|adc_ltc2308_inst|tick_delay[0] (
	.clk(\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|tick_delay[0]~0_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[0] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N0
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add1~25 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add1~25_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [0] ) + ( \ADC_control_inst|adc_ltc2308_inst|tick_delay [1] ) + ( !VCC ))
// \ADC_control_inst|adc_ltc2308_inst|Add1~26  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [0] ) + ( \ADC_control_inst|adc_ltc2308_inst|tick_delay [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [1]),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add1~25_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~25 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N41
dffeas \ADC_control_inst|adc_ltc2308_inst|tick_delay[1] (
	.clk(\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add1~25_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[1] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N3
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add1~21 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add1~21_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [2] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~26  ))
// \ADC_control_inst|adc_ltc2308_inst|Add1~22  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [2] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add1~21_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~21 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N52
dffeas \ADC_control_inst|adc_ltc2308_inst|tick_delay[2] (
	.clk(\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add1~21_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[2] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add1~17 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add1~17_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [3] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~22  ))
// \ADC_control_inst|adc_ltc2308_inst|Add1~18  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [3] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add1~17_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~17 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N26
dffeas \ADC_control_inst|adc_ltc2308_inst|tick_delay[3] (
	.clk(\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add1~17_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[3] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N9
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add1~13 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add1~13_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [4] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~18  ))
// \ADC_control_inst|adc_ltc2308_inst|Add1~14  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick_delay [4] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add1~13_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~13 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|adc_ltc2308_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \ADC_control_inst|adc_ltc2308_inst|tick_delay[4] (
	.clk(\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add1~13_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[4] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N50
dffeas \ADC_control_inst|adc_ltc2308_inst|tick_delay[5] (
	.clk(\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add1~9_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[5] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N22
dffeas \ADC_control_inst|adc_ltc2308_inst|tick_delay[7]~DUPLICATE (
	.clk(\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add1~1_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick_delay[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[7]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick_delay[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|measure_done~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|measure_done~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|measure_done~q  & ( \ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|measure_done~q  & ( 
// \ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  & ( (\ADC_control_inst|adc_ltc2308_inst|tick_delay [5] & (!\ADC_control_inst|adc_ltc2308_inst|tick_delay[7]~DUPLICATE_q  & (\ADC_control_inst|adc_ltc2308_inst|tick_delay [6] & 
// \ADC_control_inst|adc_ltc2308_inst|tick_delay [0]))) ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|measure_done~q  & ( !\ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout  ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [5]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick_delay[7]~DUPLICATE_q ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [6]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick_delay [0]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|measure_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|measure_done~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|measure_done~0 .lut_mask = 64'h0000FFFF0004FFFF;
defparam \ADC_control_inst|adc_ltc2308_inst|measure_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N32
dffeas \ADC_control_inst|adc_ltc2308_inst|measure_done (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|measure_done~0_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|measure_done .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|measure_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N51
cyclonev_lcell_comb \ADC_control_inst|config_first~feeder (
// Equation(s):
// \ADC_control_inst|config_first~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|config_first~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|config_first~feeder .extended_lut = "off";
defparam \ADC_control_inst|config_first~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \ADC_control_inst|config_first~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N21
cyclonev_lcell_comb \ADC_control_inst|measure_ch[0]~1 (
// Equation(s):
// \ADC_control_inst|measure_ch[0]~1_combout  = ( \ADC_control_inst|wait_measure_done~q  & ( \ADC_control_inst|adc_ltc2308_inst|measure_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ADC_control_inst|wait_measure_done~q ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_ch[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_ch[0]~1 .extended_lut = "off";
defparam \ADC_control_inst|measure_ch[0]~1 .lut_mask = 64'h000000000000FFFF;
defparam \ADC_control_inst|measure_ch[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N52
dffeas \ADC_control_inst|config_first (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|config_first~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|measure_ch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|config_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|config_first .is_wysiwyg = "true";
defparam \ADC_control_inst|config_first .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N51
cyclonev_lcell_comb \ADC_control_inst|wait_measure_done~0 (
// Equation(s):
// \ADC_control_inst|wait_measure_done~0_combout  = ( \ADC_control_inst|config_first~q  & ( (!\ADC_control_inst|wait_measure_done~q  & ((!\ADC_control_inst|measure_start~q ))) # (\ADC_control_inst|wait_measure_done~q  & 
// (!\ADC_control_inst|adc_ltc2308_inst|measure_done~q )) ) ) # ( !\ADC_control_inst|config_first~q  & ( (!\ADC_control_inst|measure_start~q ) # (\ADC_control_inst|wait_measure_done~q ) ) )

	.dataa(!\ADC_control_inst|wait_measure_done~q ),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.datad(!\ADC_control_inst|measure_start~q ),
	.datae(gnd),
	.dataf(!\ADC_control_inst|config_first~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|wait_measure_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|wait_measure_done~0 .extended_lut = "off";
defparam \ADC_control_inst|wait_measure_done~0 .lut_mask = 64'hFF55FF55FA50FA50;
defparam \ADC_control_inst|wait_measure_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N2
dffeas \ADC_control_inst|wait_measure_done (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|wait_measure_done~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|wait_measure_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|wait_measure_done .is_wysiwyg = "true";
defparam \ADC_control_inst|wait_measure_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N30
cyclonev_lcell_comb \ADC_control_inst|measure_start~0 (
// Equation(s):
// \ADC_control_inst|measure_start~0_combout  = !\ADC_control_inst|wait_measure_done~q 

	.dataa(gnd),
	.datab(!\ADC_control_inst|wait_measure_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_start~0 .extended_lut = "off";
defparam \ADC_control_inst|measure_start~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \ADC_control_inst|measure_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N32
dffeas \ADC_control_inst|measure_start (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|measure_start~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_start .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_start .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N43
dffeas \ADC_control_inst|adc_ltc2308_inst|pre_measure_start (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|measure_start~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|pre_measure_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|pre_measure_start .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|pre_measure_start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N45
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|reset_n~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout  = LCELL(( !\ADC_control_inst|adc_ltc2308_inst|pre_measure_start~q  & ( \ADC_control_inst|measure_start~q  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|pre_measure_start~q ),
	.dataf(!\ADC_control_inst|measure_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|reset_n~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|reset_n~0 .lut_mask = 64'h00000000FFFF0000;
defparam \ADC_control_inst|adc_ltc2308_inst|reset_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[5]~DUPLICATE (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~5_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[5]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N15
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add0~17 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add0~17_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick [6] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~6  ))
// \ADC_control_inst|adc_ltc2308_inst|Add0~18  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick [6] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add0~17_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~17 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N18
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add0~13 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add0~13_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick [7] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~13 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N8
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[7] (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~13_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[7] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N49
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[2] (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~25_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[2] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N57
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|LessThan0~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|LessThan0~0_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|tick [2] & ( (!\ADC_control_inst|adc_ltc2308_inst|tick [3] & (!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q  & 
// (!\ADC_control_inst|adc_ltc2308_inst|tick [1] & !\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ))) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick [3]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick [1]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|tick [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan0~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan0~0 .lut_mask = 64'h8000000080000000;
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N3
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|LessThan0~1 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout  = (!\ADC_control_inst|adc_ltc2308_inst|tick [7] & ((!\ADC_control_inst|adc_ltc2308_inst|tick [6]) # ((!\ADC_control_inst|adc_ltc2308_inst|tick[5]~DUPLICATE_q ) # 
// (\ADC_control_inst|adc_ltc2308_inst|LessThan0~0_combout ))))

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick [6]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick[5]~DUPLICATE_q ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick [7]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan0~1 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan0~1 .lut_mask = 64'hE0F0E0F0E0F0E0F0;
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N41
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~1_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add0~1 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add0~1_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q  ) + ( \ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  ) + ( !VCC ))
// \ADC_control_inst|adc_ltc2308_inst|Add0~2  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q  ) + ( \ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add0~1_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~1 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~1 .lut_mask = 64'h0000F0F000005555;
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N3
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add0~25 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add0~25_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q  ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~2  ))
// \ADC_control_inst|adc_ltc2308_inst|Add0~26  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q  ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add0~25_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~25 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N50
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~25_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add0~21 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add0~21_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick [3] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~26  ))
// \ADC_control_inst|adc_ltc2308_inst|Add0~22  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick [3] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add0~21_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~21 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N2
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[3] (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~21_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[3] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N9
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add0~9 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add0~9_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~22  ))
// \ADC_control_inst|adc_ltc2308_inst|Add0~10  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add0~9_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~9 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N56
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~9_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N12
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add0~5 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add0~5_sumout  = SUM(( \ADC_control_inst|adc_ltc2308_inst|tick [5] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~10  ))
// \ADC_control_inst|adc_ltc2308_inst|Add0~6  = CARRY(( \ADC_control_inst|adc_ltc2308_inst|tick [5] ) + ( GND ) + ( \ADC_control_inst|adc_ltc2308_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|adc_ltc2308_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|adc_ltc2308_inst|Add0~5_sumout ),
	.cout(\ADC_control_inst|adc_ltc2308_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~5 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \ADC_control_inst|adc_ltc2308_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N26
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[5] (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~5_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[5] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N59
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[6] (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~17_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[6] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N31
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[0] (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|tick[0]~0_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[0] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N0
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|tick[0]~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|tick[0]~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|tick [7] & ( \ADC_control_inst|adc_ltc2308_inst|tick [0] ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|tick [7] & ( !\ADC_control_inst|adc_ltc2308_inst|tick [0] $ 
// (((\ADC_control_inst|adc_ltc2308_inst|tick [6] & (\ADC_control_inst|adc_ltc2308_inst|tick[5]~DUPLICATE_q  & !\ADC_control_inst|adc_ltc2308_inst|LessThan0~0_combout )))) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick [6]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick[5]~DUPLICATE_q ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick [0]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|tick [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|tick[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[0]~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[0]~0 .lut_mask = 64'hE1F0E1F00F0F0F0F;
defparam \ADC_control_inst|adc_ltc2308_inst|tick[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N32
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|tick[0]~0_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N40
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[1] (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~1_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[1] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N33
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Equal1~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|tick [3] & ( !\ADC_control_inst|adc_ltc2308_inst|tick [5] & ( (!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & 
// (!\ADC_control_inst|adc_ltc2308_inst|tick [6] & (!\ADC_control_inst|adc_ltc2308_inst|tick [7] & !\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick [6]),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick [7]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|tick [3]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|tick [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Equal1~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \ADC_control_inst|adc_ltc2308_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N6
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|LessThan3~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|LessThan3~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q  & ( (!\ADC_control_inst|adc_ltc2308_inst|tick [1] & \ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout ) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q  & ( \ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick [1]),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan3~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan3~0 .lut_mask = 64'h0F0F0F0F0C0C0C0C;
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N55
dffeas \ADC_control_inst|adc_ltc2308_inst|tick[4] (
	.clk(\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add0~9_sumout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|tick [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|tick[4] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|tick[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N48
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|always4~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|always4~0_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|tick [7] & ( \ADC_control_inst|adc_ltc2308_inst|tick [5] & ( (!\ADC_control_inst|adc_ltc2308_inst|tick [4] & (!\ADC_control_inst|adc_ltc2308_inst|tick [6] & 
// ((\ADC_control_inst|adc_ltc2308_inst|tick [3]) # (\ADC_control_inst|adc_ltc2308_inst|tick [2])))) ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick [4]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick [2]),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick [6]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick [3]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|tick [7]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|tick [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|always4~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|always4~0 .lut_mask = 64'h0000000020A00000;
defparam \ADC_control_inst|adc_ltc2308_inst|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N50
dffeas \ADC_control_inst|adc_ltc2308_inst|clk_enable_o (
	.clk(!\ADC_control_inst|comb~0_combout ),
	.d(\ADC_control_inst|adc_ltc2308_inst|always4~0_combout ),
	.asdata(vcc),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|clk_enable_o .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|clk_enable_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N21
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|ADC_SCK~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|ADC_SCK~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|comb~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|ADC_SCK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SCK~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SCK~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SCK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N15
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Equal1~1 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout  = ( \ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout  & ( (\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  & \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Equal1~1 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Equal1~1 .lut_mask = 64'h0000000003030303;
defparam \ADC_control_inst|adc_ltc2308_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N12
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|LessThan8~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|LessThan8~0_combout  = (!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & ((!\ADC_control_inst|adc_ltc2308_inst|tick [3]) # ((!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  & 
// !\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ))))

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick [3]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan8~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan8~0 .lut_mask = 64'hEA00EA00EA00EA00;
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N9
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1_combout  = ( \ADC_control_inst|adc_ltc2308_inst|LessThan8~0_combout  & ( (!\ADC_control_inst|adc_ltc2308_inst|tick [7] & !\ADC_control_inst|adc_ltc2308_inst|tick [6]) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|LessThan8~0_combout  & ( (!\ADC_control_inst|adc_ltc2308_inst|tick [5] & (!\ADC_control_inst|adc_ltc2308_inst|tick [7] & !\ADC_control_inst|adc_ltc2308_inst|tick [6])) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick [5]),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick [7]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick [6]),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|LessThan8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1 .lut_mask = 64'hA000A000F000F000;
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N36
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|LessThan6~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|LessThan6~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & ( \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q  & ( \ADC_control_inst|adc_ltc2308_inst|tick [5] ) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & ( \ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q  & ( (\ADC_control_inst|adc_ltc2308_inst|tick [5] & ((\ADC_control_inst|adc_ltc2308_inst|tick [2]) # 
// (\ADC_control_inst|adc_ltc2308_inst|tick [3]))) ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & ( !\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q  & ( \ADC_control_inst|adc_ltc2308_inst|tick [5] ) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & ( !\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q  & ( (\ADC_control_inst|adc_ltc2308_inst|tick [5] & (((\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  & 
// \ADC_control_inst|adc_ltc2308_inst|tick [2])) # (\ADC_control_inst|adc_ltc2308_inst|tick [3]))) ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick [5]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick [3]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick [2]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan6~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan6~0 .lut_mask = 64'h0515555505555555;
defparam \ADC_control_inst|adc_ltc2308_inst|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N42
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Equal1~2 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Equal1~2_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|tick [7] & ( (!\ADC_control_inst|adc_ltc2308_inst|tick [6] & !\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick [6]),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|tick [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Equal1~2 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Equal1~2 .lut_mask = 64'hCC00CC0000000000;
defparam \ADC_control_inst|adc_ltc2308_inst|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|sdi_index~2 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|sdi_index~2_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|sdi_index [0] & ( \ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout  & ( (!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ) # 
// (!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|sdi_index [0] & ( !\ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout  ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|sdi_index [0]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|sdi_index~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index~2 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index~2 .lut_mask = 64'hFFFF0000FAFA0000;
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N45
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~4 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~4_combout  = ( \ADC_control_inst|adc_ltc2308_inst|tick [5] & ( (!\ADC_control_inst|adc_ltc2308_inst|tick [6] & ((!\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q  & 
// (!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  & \ADC_control_inst|adc_ltc2308_inst|tick [3])) # (\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q  & ((!\ADC_control_inst|adc_ltc2308_inst|tick [3]))))) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|tick [5] & ( (!\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q  & (!\ADC_control_inst|adc_ltc2308_inst|tick [6] & (\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  & 
// !\ADC_control_inst|adc_ltc2308_inst|tick [3]))) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick [6]),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick [3]),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|tick [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~4 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~4 .lut_mask = 64'h0800080044804480;
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|tick [7] & ( \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~4_combout  & ( (!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & 
// ((!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  $ (\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q )) # (\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|tick [7]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1 .lut_mask = 64'h00000000C44C0000;
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N56
dffeas \ADC_control_inst|adc_ltc2308_inst|sdi_index[0] (
	.clk(!\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|sdi_index~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|sdi_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[0] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N51
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|sdi_index~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|sdi_index~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE_q  & ( \ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout  & ( (\ADC_control_inst|adc_ltc2308_inst|sdi_index [0] & 
// ((!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ) # (!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ))) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE_q  & ( \ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout  & ( 
// (!\ADC_control_inst|adc_ltc2308_inst|sdi_index [0] & ((!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ) # (!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ))) ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE_q  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout  & ( \ADC_control_inst|adc_ltc2308_inst|sdi_index [0] ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE_q  & ( !\ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|sdi_index [0] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|sdi_index [0]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE_q ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|sdi_index~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index~0 .lut_mask = 64'hF0F00F0FF0A00F0A;
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N49
dffeas \ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE (
	.clk(!\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|sdi_index~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N27
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|config_enable~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|config_enable~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|tick [3] & ( \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & ( (\ADC_control_inst|adc_ltc2308_inst|tick [5] & 
// (!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  & !\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q )) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|tick [3] & ( \ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & ( 
// \ADC_control_inst|adc_ltc2308_inst|tick [5] ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|tick [3] & ( !\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & ( (\ADC_control_inst|adc_ltc2308_inst|tick [5] & 
// (!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q  & !\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q )) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|tick [3] & ( !\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q  & ( 
// (\ADC_control_inst|adc_ltc2308_inst|tick [5] & (\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q  & ((\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ) # (\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|tick [5]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|tick[1]~DUPLICATE_q ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|tick[0]~DUPLICATE_q ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|tick[2]~DUPLICATE_q ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|tick [3]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|tick[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|config_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|config_enable~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|config_enable~0 .lut_mask = 64'h0015440055554400;
defparam \ADC_control_inst|adc_ltc2308_inst|config_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N21
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|sdi_index~3 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|sdi_index~3_combout  = ( \ADC_control_inst|adc_ltc2308_inst|config_enable~0_combout  & ( \ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout  ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|config_enable~0_combout  & ( 
// \ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout  ) ) # ( \ADC_control_inst|adc_ltc2308_inst|config_enable~0_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|sdi_index [2] $ 
// (((!\ADC_control_inst|adc_ltc2308_inst|Equal1~2_combout ) # ((\ADC_control_inst|adc_ltc2308_inst|sdi_index [0]) # (\ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE_q )))) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|config_enable~0_combout  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout  & ( \ADC_control_inst|adc_ltc2308_inst|sdi_index [2] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|sdi_index [2]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|Equal1~2_combout ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|sdi_index[1]~DUPLICATE_q ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|sdi_index [0]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|config_enable~0_combout ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|sdi_index~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index~3 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index~3 .lut_mask = 64'h55556555FFFFFFFF;
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N20
dffeas \ADC_control_inst|adc_ltc2308_inst|sdi_index[2] (
	.clk(!\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|sdi_index~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|sdi_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[2] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N50
dffeas \ADC_control_inst|adc_ltc2308_inst|sdi_index[1] (
	.clk(!\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|sdi_index~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|sdi_index[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|sdi_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[1] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|sdi_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N24
cyclonev_lcell_comb \ADC_control_inst|measure_ch~0 (
// Equation(s):
// \ADC_control_inst|measure_ch~0_combout  = ( \DAC_control_inst|serial_counter [3] & ( \ADC_control_inst|measure_ch [0] ) ) # ( !\DAC_control_inst|serial_counter [3] & ( \ADC_control_inst|measure_ch [0] & ( (!\DAC_control_inst|serial_counter [0]) # 
// ((\DAC_control_inst|serial_counter [1]) # (\DAC_control_inst|serial_counter [2])) ) ) ) # ( !\DAC_control_inst|serial_counter [3] & ( !\ADC_control_inst|measure_ch [0] & ( (\DAC_control_inst|serial_counter [0] & (!\DAC_control_inst|serial_counter [2] & 
// \DAC_control_inst|serial_counter [1])) ) ) )

	.dataa(gnd),
	.datab(!\DAC_control_inst|serial_counter [0]),
	.datac(!\DAC_control_inst|serial_counter [2]),
	.datad(!\DAC_control_inst|serial_counter [1]),
	.datae(!\DAC_control_inst|serial_counter [3]),
	.dataf(!\ADC_control_inst|measure_ch [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_ch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_ch~0 .extended_lut = "off";
defparam \ADC_control_inst|measure_ch~0 .lut_mask = 64'h00300000CFFFFFFF;
defparam \ADC_control_inst|measure_ch~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N30
cyclonev_lcell_comb \ADC_control_inst|measure_ch[0]~feeder (
// Equation(s):
// \ADC_control_inst|measure_ch[0]~feeder_combout  = ( \ADC_control_inst|measure_ch~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|measure_ch~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_ch[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_ch[0]~feeder .extended_lut = "off";
defparam \ADC_control_inst|measure_ch[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|measure_ch[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N32
dffeas \ADC_control_inst|measure_ch[0] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|measure_ch[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|measure_ch[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_ch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_ch[0] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_ch[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|config_cmd[4]~feeder (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|config_cmd[4]~feeder_combout  = ( \ADC_control_inst|measure_ch [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|measure_ch [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|config_cmd[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|config_cmd[4]~feeder .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|config_cmd[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|adc_ltc2308_inst|config_cmd[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N26
dffeas \ADC_control_inst|adc_ltc2308_inst|config_cmd[4] (
	.clk(\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.d(\ADC_control_inst|adc_ltc2308_inst|config_cmd[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|config_cmd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|config_cmd[4] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|config_cmd[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N45
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|sdi_index [0] & ( \ADC_control_inst|adc_ltc2308_inst|config_cmd [4] & ( !\ADC_control_inst|adc_ltc2308_inst|sdi_index [1] ) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|sdi_index [0] & ( \ADC_control_inst|adc_ltc2308_inst|config_cmd [4] & ( (\ADC_control_inst|adc_ltc2308_inst|sdi_index [2] & !\ADC_control_inst|adc_ltc2308_inst|sdi_index [1]) ) ) ) # ( 
// \ADC_control_inst|adc_ltc2308_inst|sdi_index [0] & ( !\ADC_control_inst|adc_ltc2308_inst|config_cmd [4] & ( !\ADC_control_inst|adc_ltc2308_inst|sdi_index [1] ) ) )

	.dataa(gnd),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|sdi_index [2]),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|sdi_index [1]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|sdi_index [0]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|config_cmd [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0 .lut_mask = 64'h0000FF003300FF00;
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N51
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~2 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~2_combout  = ( \ADC_control_inst|adc_ltc2308_inst|LessThan6~0_combout  & ( \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0_combout  & ( (\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1_combout ) # 
// (\ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout ) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|LessThan6~0_combout  & ( \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0_combout  & ( ((\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1_combout  & 
// \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~q )) # (\ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout ) ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|LessThan6~0_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0_combout  & ( 
// \ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout  ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|LessThan6~0_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0_combout  & ( ((\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1_combout  & 
// \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~q )) # (\ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|Equal1~1_combout ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~1_combout ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~q ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|LessThan6~0_combout ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~2 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~2 .lut_mask = 64'h333F3333333F3F3F;
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \ADC_control_inst|adc_ltc2308_inst|ADC_SDI (
	.clk(!\ADC_control_inst|comb~0_combout ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|ADC_SDI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|ADC_SDI .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N0
cyclonev_lcell_comb \pll|Add1~49 (
// Equation(s):
// \pll|Add1~49_sumout  = SUM(( \pll|cnt [0] ) + ( VCC ) + ( !VCC ))
// \pll|Add1~50  = CARRY(( \pll|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~49_sumout ),
	.cout(\pll|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~49 .extended_lut = "off";
defparam \pll|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \pll|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N24
cyclonev_lcell_comb \pll|Add1~13 (
// Equation(s):
// \pll|Add1~13_sumout  = SUM(( \pll|cnt [8] ) + ( GND ) + ( \pll|Add1~30  ))
// \pll|Add1~14  = CARRY(( \pll|cnt [8] ) + ( GND ) + ( \pll|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~13_sumout ),
	.cout(\pll|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~13 .extended_lut = "off";
defparam \pll|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N27
cyclonev_lcell_comb \pll|Add1~33 (
// Equation(s):
// \pll|Add1~33_sumout  = SUM(( \pll|cnt [9] ) + ( GND ) + ( \pll|Add1~14  ))
// \pll|Add1~34  = CARRY(( \pll|cnt [9] ) + ( GND ) + ( \pll|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~33_sumout ),
	.cout(\pll|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~33 .extended_lut = "off";
defparam \pll|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N28
dffeas \pll|cnt[9] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[9] .is_wysiwyg = "true";
defparam \pll|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N30
cyclonev_lcell_comb \pll|Add1~37 (
// Equation(s):
// \pll|Add1~37_sumout  = SUM(( \pll|cnt [10] ) + ( GND ) + ( \pll|Add1~34  ))
// \pll|Add1~38  = CARRY(( \pll|cnt [10] ) + ( GND ) + ( \pll|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~37_sumout ),
	.cout(\pll|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~37 .extended_lut = "off";
defparam \pll|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N31
dffeas \pll|cnt[10] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[10] .is_wysiwyg = "true";
defparam \pll|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N33
cyclonev_lcell_comb \pll|Add1~9 (
// Equation(s):
// \pll|Add1~9_sumout  = SUM(( \pll|cnt [11] ) + ( GND ) + ( \pll|Add1~38  ))
// \pll|Add1~10  = CARRY(( \pll|cnt [11] ) + ( GND ) + ( \pll|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~9_sumout ),
	.cout(\pll|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~9 .extended_lut = "off";
defparam \pll|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N35
dffeas \pll|cnt[11] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[11] .is_wysiwyg = "true";
defparam \pll|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N36
cyclonev_lcell_comb \pll|Add1~41 (
// Equation(s):
// \pll|Add1~41_sumout  = SUM(( \pll|cnt [12] ) + ( GND ) + ( \pll|Add1~10  ))
// \pll|Add1~42  = CARRY(( \pll|cnt [12] ) + ( GND ) + ( \pll|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~41_sumout ),
	.cout(\pll|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~41 .extended_lut = "off";
defparam \pll|Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N37
dffeas \pll|cnt[12] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[12] .is_wysiwyg = "true";
defparam \pll|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N39
cyclonev_lcell_comb \pll|Add1~45 (
// Equation(s):
// \pll|Add1~45_sumout  = SUM(( \pll|cnt [13] ) + ( GND ) + ( \pll|Add1~42  ))
// \pll|Add1~46  = CARRY(( \pll|cnt [13] ) + ( GND ) + ( \pll|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~45_sumout ),
	.cout(\pll|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~45 .extended_lut = "off";
defparam \pll|Add1~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N40
dffeas \pll|cnt[13] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[13] .is_wysiwyg = "true";
defparam \pll|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N42
cyclonev_lcell_comb \pll|Add1~1 (
// Equation(s):
// \pll|Add1~1_sumout  = SUM(( \pll|cnt [14] ) + ( GND ) + ( \pll|Add1~46  ))
// \pll|Add1~2  = CARRY(( \pll|cnt [14] ) + ( GND ) + ( \pll|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~1_sumout ),
	.cout(\pll|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~1 .extended_lut = "off";
defparam \pll|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N43
dffeas \pll|cnt[14] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[14] .is_wysiwyg = "true";
defparam \pll|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N5
dffeas \pll|cnt[1]~DUPLICATE (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pll|cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N14
dffeas \pll|cnt[4]~DUPLICATE (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pll|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N2
dffeas \pll|cnt[0]~DUPLICATE (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pll|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N7
dffeas \pll|cnt[2]~DUPLICATE (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pll|cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N51
cyclonev_lcell_comb \pll|Equal2~0 (
// Equation(s):
// \pll|Equal2~0_combout  = ( !\pll|cnt[2]~DUPLICATE_q  & ( (\pll|cnt[1]~DUPLICATE_q  & (\pll|cnt[4]~DUPLICATE_q  & !\pll|cnt[0]~DUPLICATE_q )) ) )

	.dataa(!\pll|cnt[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pll|cnt[4]~DUPLICATE_q ),
	.datad(!\pll|cnt[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pll|cnt[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Equal2~0 .extended_lut = "off";
defparam \pll|Equal2~0 .lut_mask = 64'h0500050000000000;
defparam \pll|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N18
cyclonev_lcell_comb \pll|Equal1~1 (
// Equation(s):
// \pll|Equal1~1_combout  = ( !\pll|cnt [7] & ( !\pll|cnt [12] & ( (!\pll|cnt [10] & (!\pll|cnt [9] & !\pll|cnt [13])) ) ) )

	.dataa(!\pll|cnt [10]),
	.datab(gnd),
	.datac(!\pll|cnt [9]),
	.datad(!\pll|cnt [13]),
	.datae(!\pll|cnt [7]),
	.dataf(!\pll|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Equal1~1 .extended_lut = "off";
defparam \pll|Equal1~1 .lut_mask = 64'hA000000000000000;
defparam \pll|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N48
cyclonev_lcell_comb \pll|Equal2~1 (
// Equation(s):
// \pll|Equal2~1_combout  = ( \pll|Equal1~1_combout  & ( (!\pll|cnt [14] & (\pll|Equal2~0_combout  & \pll|Equal1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\pll|cnt [14]),
	.datac(!\pll|Equal2~0_combout ),
	.datad(!\pll|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\pll|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Equal2~1 .extended_lut = "off";
defparam \pll|Equal2~1 .lut_mask = 64'h00000000000C000C;
defparam \pll|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N1
dffeas \pll|cnt[0] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[0] .is_wysiwyg = "true";
defparam \pll|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N3
cyclonev_lcell_comb \pll|Add1~53 (
// Equation(s):
// \pll|Add1~53_sumout  = SUM(( \pll|cnt [1] ) + ( GND ) + ( \pll|Add1~50  ))
// \pll|Add1~54  = CARRY(( \pll|cnt [1] ) + ( GND ) + ( \pll|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~53_sumout ),
	.cout(\pll|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~53 .extended_lut = "off";
defparam \pll|Add1~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N4
dffeas \pll|cnt[1] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[1] .is_wysiwyg = "true";
defparam \pll|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N6
cyclonev_lcell_comb \pll|Add1~57 (
// Equation(s):
// \pll|Add1~57_sumout  = SUM(( \pll|cnt [2] ) + ( GND ) + ( \pll|Add1~54  ))
// \pll|Add1~58  = CARRY(( \pll|cnt [2] ) + ( GND ) + ( \pll|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~57_sumout ),
	.cout(\pll|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~57 .extended_lut = "off";
defparam \pll|Add1~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N8
dffeas \pll|cnt[2] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[2] .is_wysiwyg = "true";
defparam \pll|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N9
cyclonev_lcell_comb \pll|Add1~17 (
// Equation(s):
// \pll|Add1~17_sumout  = SUM(( \pll|cnt [3] ) + ( GND ) + ( \pll|Add1~58  ))
// \pll|Add1~18  = CARRY(( \pll|cnt [3] ) + ( GND ) + ( \pll|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~17_sumout ),
	.cout(\pll|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~17 .extended_lut = "off";
defparam \pll|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N10
dffeas \pll|cnt[3] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[3] .is_wysiwyg = "true";
defparam \pll|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N12
cyclonev_lcell_comb \pll|Add1~61 (
// Equation(s):
// \pll|Add1~61_sumout  = SUM(( \pll|cnt [4] ) + ( GND ) + ( \pll|Add1~18  ))
// \pll|Add1~62  = CARRY(( \pll|cnt [4] ) + ( GND ) + ( \pll|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~61_sumout ),
	.cout(\pll|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~61 .extended_lut = "off";
defparam \pll|Add1~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \pll|cnt[4] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[4] .is_wysiwyg = "true";
defparam \pll|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N15
cyclonev_lcell_comb \pll|Add1~21 (
// Equation(s):
// \pll|Add1~21_sumout  = SUM(( \pll|cnt [5] ) + ( GND ) + ( \pll|Add1~62  ))
// \pll|Add1~22  = CARRY(( \pll|cnt [5] ) + ( GND ) + ( \pll|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~21_sumout ),
	.cout(\pll|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~21 .extended_lut = "off";
defparam \pll|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N17
dffeas \pll|cnt[5] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[5] .is_wysiwyg = "true";
defparam \pll|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N18
cyclonev_lcell_comb \pll|Add1~25 (
// Equation(s):
// \pll|Add1~25_sumout  = SUM(( \pll|cnt [6] ) + ( GND ) + ( \pll|Add1~22  ))
// \pll|Add1~26  = CARRY(( \pll|cnt [6] ) + ( GND ) + ( \pll|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~25_sumout ),
	.cout(\pll|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~25 .extended_lut = "off";
defparam \pll|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N20
dffeas \pll|cnt[6] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[6] .is_wysiwyg = "true";
defparam \pll|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N21
cyclonev_lcell_comb \pll|Add1~29 (
// Equation(s):
// \pll|Add1~29_sumout  = SUM(( \pll|cnt [7] ) + ( GND ) + ( \pll|Add1~26  ))
// \pll|Add1~30  = CARRY(( \pll|cnt [7] ) + ( GND ) + ( \pll|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~29_sumout ),
	.cout(\pll|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~29 .extended_lut = "off";
defparam \pll|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N22
dffeas \pll|cnt[7] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[7] .is_wysiwyg = "true";
defparam \pll|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N26
dffeas \pll|cnt[8] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[8] .is_wysiwyg = "true";
defparam \pll|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N45
cyclonev_lcell_comb \pll|Add1~5 (
// Equation(s):
// \pll|Add1~5_sumout  = SUM(( \pll|cnt [15] ) + ( GND ) + ( \pll|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pll|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pll|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pll|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Add1~5 .extended_lut = "off";
defparam \pll|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pll|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N47
dffeas \pll|cnt[15] (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\pll|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\pll|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pll|cnt[15] .is_wysiwyg = "true";
defparam \pll|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N54
cyclonev_lcell_comb \pll|Equal1~0 (
// Equation(s):
// \pll|Equal1~0_combout  = ( \pll|cnt [3] & ( !\pll|cnt [11] & ( (!\pll|cnt [8] & (!\pll|cnt [5] & (!\pll|cnt [6] & !\pll|cnt [15]))) ) ) )

	.dataa(!\pll|cnt [8]),
	.datab(!\pll|cnt [5]),
	.datac(!\pll|cnt [6]),
	.datad(!\pll|cnt [15]),
	.datae(!\pll|cnt [3]),
	.dataf(!\pll|cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Equal1~0 .extended_lut = "off";
defparam \pll|Equal1~0 .lut_mask = 64'h0000800000000000;
defparam \pll|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N51
cyclonev_lcell_comb \pll|Equal1~2 (
// Equation(s):
// \pll|Equal1~2_combout  = ( !\pll|cnt [4] & ( !\pll|cnt [1] & ( (\pll|cnt [2] & \pll|cnt [0]) ) ) )

	.dataa(gnd),
	.datab(!\pll|cnt [2]),
	.datac(!\pll|cnt [0]),
	.datad(gnd),
	.datae(!\pll|cnt [4]),
	.dataf(!\pll|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|Equal1~2 .extended_lut = "off";
defparam \pll|Equal1~2 .lut_mask = 64'h0303000000000000;
defparam \pll|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N12
cyclonev_lcell_comb \pll|uart_clk~0 (
// Equation(s):
// \pll|uart_clk~0_combout  = ( \pll|Equal1~2_combout  & ( \pll|Equal1~1_combout  & ( ((\pll|Equal1~0_combout  & !\pll|cnt [14])) # (\pll|uart_clk~q ) ) ) ) # ( !\pll|Equal1~2_combout  & ( \pll|Equal1~1_combout  & ( (\pll|uart_clk~q  & 
// ((!\pll|Equal1~0_combout ) # ((!\pll|Equal2~0_combout ) # (\pll|cnt [14])))) ) ) ) # ( \pll|Equal1~2_combout  & ( !\pll|Equal1~1_combout  & ( \pll|uart_clk~q  ) ) ) # ( !\pll|Equal1~2_combout  & ( !\pll|Equal1~1_combout  & ( \pll|uart_clk~q  ) ) )

	.dataa(!\pll|Equal1~0_combout ),
	.datab(!\pll|uart_clk~q ),
	.datac(!\pll|Equal2~0_combout ),
	.datad(!\pll|cnt [14]),
	.datae(!\pll|Equal1~2_combout ),
	.dataf(!\pll|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|uart_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|uart_clk~0 .extended_lut = "off";
defparam \pll|uart_clk~0 .lut_mask = 64'h3333333332337733;
defparam \pll|uart_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N6
cyclonev_lcell_comb \pll|uart_clk~feeder (
// Equation(s):
// \pll|uart_clk~feeder_combout  = ( \pll|uart_clk~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pll|uart_clk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pll|uart_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pll|uart_clk~feeder .extended_lut = "off";
defparam \pll|uart_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pll|uart_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N8
dffeas \pll|uart_clk (
	.clk(\globalclock~input_o ),
	.d(\pll|uart_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll|uart_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll|uart_clk .is_wysiwyg = "true";
defparam \pll|uart_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N0
cyclonev_lcell_comb \uart_control_inst|Add1~5 (
// Equation(s):
// \uart_control_inst|Add1~5_sumout  = SUM(( \uart_control_inst|uart_tx_counter [0] ) + ( VCC ) + ( !VCC ))
// \uart_control_inst|Add1~6  = CARRY(( \uart_control_inst|uart_tx_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_tx_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~5_sumout ),
	.cout(\uart_control_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~5 .extended_lut = "off";
defparam \uart_control_inst|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \uart_control_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N15
cyclonev_lcell_comb \uart_control_inst|Add1~57 (
// Equation(s):
// \uart_control_inst|Add1~57_sumout  = SUM(( \uart_control_inst|uart_tx_counter [5] ) + ( GND ) + ( \uart_control_inst|Add1~26  ))
// \uart_control_inst|Add1~58  = CARRY(( \uart_control_inst|uart_tx_counter [5] ) + ( GND ) + ( \uart_control_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_tx_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~57_sumout ),
	.cout(\uart_control_inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~57 .extended_lut = "off";
defparam \uart_control_inst|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_control_inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N18
cyclonev_lcell_comb \uart_control_inst|Add1~29 (
// Equation(s):
// \uart_control_inst|Add1~29_sumout  = SUM(( \uart_control_inst|uart_tx_counter [6] ) + ( GND ) + ( \uart_control_inst|Add1~58  ))
// \uart_control_inst|Add1~30  = CARRY(( \uart_control_inst|uart_tx_counter [6] ) + ( GND ) + ( \uart_control_inst|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~29_sumout ),
	.cout(\uart_control_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~29 .extended_lut = "off";
defparam \uart_control_inst|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N57
cyclonev_lcell_comb \uart_control_inst|uart_tx_counter[6]~feeder (
// Equation(s):
// \uart_control_inst|uart_tx_counter[6]~feeder_combout  = ( \uart_control_inst|Add1~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_control_inst|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uart_tx_counter[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[6]~feeder .extended_lut = "off";
defparam \uart_control_inst|uart_tx_counter[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart_control_inst|uart_tx_counter[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N54
cyclonev_lcell_comb \uart_control_inst|uart_reset~0 (
// Equation(s):
// \uart_control_inst|uart_reset~0_combout  = ( \DAC_control_inst|verti_counter [0] & ( ((\uart_control_inst|Equal0~4_combout  & \uart_control_inst|Equal0~6_combout )) # (\uart_control_inst|uart_reset~q ) ) ) # ( !\DAC_control_inst|verti_counter [0] & ( 
// \uart_control_inst|uart_reset~q  ) )

	.dataa(gnd),
	.datab(!\uart_control_inst|Equal0~4_combout ),
	.datac(!\uart_control_inst|Equal0~6_combout ),
	.datad(!\uart_control_inst|uart_reset~q ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|verti_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uart_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uart_reset~0 .extended_lut = "off";
defparam \uart_control_inst|uart_reset~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \uart_control_inst|uart_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N56
dffeas \uart_control_inst|uart_reset (
	.clk(\globalclock~inputCLKENA0_outclk ),
	.d(\uart_control_inst|uart_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_reset .is_wysiwyg = "true";
defparam \uart_control_inst|uart_reset .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N59
dffeas \uart_control_inst|uart_tx_counter[6] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uart_tx_counter[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[6] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N21
cyclonev_lcell_comb \uart_control_inst|Add1~61 (
// Equation(s):
// \uart_control_inst|Add1~61_sumout  = SUM(( \uart_control_inst|uart_tx_counter [7] ) + ( GND ) + ( \uart_control_inst|Add1~30  ))
// \uart_control_inst|Add1~62  = CARRY(( \uart_control_inst|uart_tx_counter [7] ) + ( GND ) + ( \uart_control_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~61_sumout ),
	.cout(\uart_control_inst|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~61 .extended_lut = "off";
defparam \uart_control_inst|Add1~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N17
dffeas \uart_control_inst|uart_tx_counter[7] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~61_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[7] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N39
cyclonev_lcell_comb \uart_control_inst|Equal5~0 (
// Equation(s):
// \uart_control_inst|Equal5~0_combout  = ( \uart_control_inst|uart_tx_counter [7] & ( (\uart_control_inst|uart_tx_counter [5] & \uart_control_inst|uart_tx_counter [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_tx_counter [5]),
	.datad(!\uart_control_inst|uart_tx_counter [3]),
	.datae(gnd),
	.dataf(!\uart_control_inst|uart_tx_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal5~0 .extended_lut = "off";
defparam \uart_control_inst|Equal5~0 .lut_mask = 64'h00000000000F000F;
defparam \uart_control_inst|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N24
cyclonev_lcell_comb \uart_control_inst|Add1~33 (
// Equation(s):
// \uart_control_inst|Add1~33_sumout  = SUM(( \uart_control_inst|uart_tx_counter [8] ) + ( GND ) + ( \uart_control_inst|Add1~62  ))
// \uart_control_inst|Add1~34  = CARRY(( \uart_control_inst|uart_tx_counter [8] ) + ( GND ) + ( \uart_control_inst|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~33_sumout ),
	.cout(\uart_control_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~33 .extended_lut = "off";
defparam \uart_control_inst|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N2
dffeas \uart_control_inst|uart_tx_counter[8] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~33_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[8] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N27
cyclonev_lcell_comb \uart_control_inst|Add1~49 (
// Equation(s):
// \uart_control_inst|Add1~49_sumout  = SUM(( \uart_control_inst|uart_tx_counter [9] ) + ( GND ) + ( \uart_control_inst|Add1~34  ))
// \uart_control_inst|Add1~50  = CARRY(( \uart_control_inst|uart_tx_counter [9] ) + ( GND ) + ( \uart_control_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~49_sumout ),
	.cout(\uart_control_inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~49 .extended_lut = "off";
defparam \uart_control_inst|Add1~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N27
cyclonev_lcell_comb \uart_control_inst|uart_tx_counter[9]~feeder (
// Equation(s):
// \uart_control_inst|uart_tx_counter[9]~feeder_combout  = ( \uart_control_inst|Add1~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_control_inst|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uart_tx_counter[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[9]~feeder .extended_lut = "off";
defparam \uart_control_inst|uart_tx_counter[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart_control_inst|uart_tx_counter[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N29
dffeas \uart_control_inst|uart_tx_counter[9] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uart_tx_counter[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[9] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N30
cyclonev_lcell_comb \uart_control_inst|Add1~17 (
// Equation(s):
// \uart_control_inst|Add1~17_sumout  = SUM(( \uart_control_inst|uart_tx_counter [10] ) + ( GND ) + ( \uart_control_inst|Add1~50  ))
// \uart_control_inst|Add1~18  = CARRY(( \uart_control_inst|uart_tx_counter [10] ) + ( GND ) + ( \uart_control_inst|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~17_sumout ),
	.cout(\uart_control_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~17 .extended_lut = "off";
defparam \uart_control_inst|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N44
dffeas \uart_control_inst|uart_tx_counter[10] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~17_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[10] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N33
cyclonev_lcell_comb \uart_control_inst|Add1~9 (
// Equation(s):
// \uart_control_inst|Add1~9_sumout  = SUM(( \uart_control_inst|uart_tx_counter [11] ) + ( GND ) + ( \uart_control_inst|Add1~18  ))
// \uart_control_inst|Add1~10  = CARRY(( \uart_control_inst|uart_tx_counter [11] ) + ( GND ) + ( \uart_control_inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_tx_counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~9_sumout ),
	.cout(\uart_control_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~9 .extended_lut = "off";
defparam \uart_control_inst|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_control_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N26
dffeas \uart_control_inst|uart_tx_counter[11] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~9_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[11] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N36
cyclonev_lcell_comb \uart_control_inst|Add1~13 (
// Equation(s):
// \uart_control_inst|Add1~13_sumout  = SUM(( \uart_control_inst|uart_tx_counter [12] ) + ( GND ) + ( \uart_control_inst|Add1~10  ))
// \uart_control_inst|Add1~14  = CARRY(( \uart_control_inst|uart_tx_counter [12] ) + ( GND ) + ( \uart_control_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~13_sumout ),
	.cout(\uart_control_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~13 .extended_lut = "off";
defparam \uart_control_inst|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N8
dffeas \uart_control_inst|uart_tx_counter[12] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~13_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[12] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N51
cyclonev_lcell_comb \uart_control_inst|Equal2~0 (
// Equation(s):
// \uart_control_inst|Equal2~0_combout  = ( !\uart_control_inst|uart_tx_counter [6] & ( !\uart_control_inst|uart_tx_counter [12] & ( (!\uart_control_inst|uart_tx_counter [4] & (!\uart_control_inst|uart_tx_counter [2] & (!\uart_control_inst|uart_tx_counter 
// [10] & !\uart_control_inst|uart_tx_counter [11]))) ) ) )

	.dataa(!\uart_control_inst|uart_tx_counter [4]),
	.datab(!\uart_control_inst|uart_tx_counter [2]),
	.datac(!\uart_control_inst|uart_tx_counter [10]),
	.datad(!\uart_control_inst|uart_tx_counter [11]),
	.datae(!\uart_control_inst|uart_tx_counter [6]),
	.dataf(!\uart_control_inst|uart_tx_counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal2~0 .extended_lut = "off";
defparam \uart_control_inst|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \uart_control_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N39
cyclonev_lcell_comb \uart_control_inst|Add1~37 (
// Equation(s):
// \uart_control_inst|Add1~37_sumout  = SUM(( \uart_control_inst|uart_tx_counter [13] ) + ( GND ) + ( \uart_control_inst|Add1~14  ))
// \uart_control_inst|Add1~38  = CARRY(( \uart_control_inst|uart_tx_counter [13] ) + ( GND ) + ( \uart_control_inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~37_sumout ),
	.cout(\uart_control_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~37 .extended_lut = "off";
defparam \uart_control_inst|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N19
dffeas \uart_control_inst|uart_tx_counter[13] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~37_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[13] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N42
cyclonev_lcell_comb \uart_control_inst|Add1~41 (
// Equation(s):
// \uart_control_inst|Add1~41_sumout  = SUM(( \uart_control_inst|uart_tx_counter [14] ) + ( GND ) + ( \uart_control_inst|Add1~38  ))
// \uart_control_inst|Add1~42  = CARRY(( \uart_control_inst|uart_tx_counter [14] ) + ( GND ) + ( \uart_control_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_tx_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~41_sumout ),
	.cout(\uart_control_inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~41 .extended_lut = "off";
defparam \uart_control_inst|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_control_inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N54
cyclonev_lcell_comb \uart_control_inst|uart_tx_counter[14]~feeder (
// Equation(s):
// \uart_control_inst|uart_tx_counter[14]~feeder_combout  = ( \uart_control_inst|Add1~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_control_inst|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uart_tx_counter[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[14]~feeder .extended_lut = "off";
defparam \uart_control_inst|uart_tx_counter[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart_control_inst|uart_tx_counter[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N55
dffeas \uart_control_inst|uart_tx_counter[14] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uart_tx_counter[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[14] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N45
cyclonev_lcell_comb \uart_control_inst|Add1~45 (
// Equation(s):
// \uart_control_inst|Add1~45_sumout  = SUM(( \uart_control_inst|uart_tx_counter [15] ) + ( GND ) + ( \uart_control_inst|Add1~42  ))

	.dataa(!\uart_control_inst|uart_tx_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~45 .extended_lut = "off";
defparam \uart_control_inst|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \uart_control_inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N30
cyclonev_lcell_comb \uart_control_inst|uart_tx_counter[15]~feeder (
// Equation(s):
// \uart_control_inst|uart_tx_counter[15]~feeder_combout  = ( \uart_control_inst|Add1~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_control_inst|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uart_tx_counter[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[15]~feeder .extended_lut = "off";
defparam \uart_control_inst|uart_tx_counter[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart_control_inst|uart_tx_counter[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N32
dffeas \uart_control_inst|uart_tx_counter[15] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uart_tx_counter[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[15] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N56
dffeas \uart_control_inst|uart_tx_counter[14]~DUPLICATE (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uart_tx_counter[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N20
dffeas \uart_control_inst|uart_tx_counter[13]~DUPLICATE (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~37_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N3
cyclonev_lcell_comb \uart_control_inst|Equal2~1 (
// Equation(s):
// \uart_control_inst|Equal2~1_combout  = ( !\uart_control_inst|uart_tx_counter [8] & ( !\uart_control_inst|uart_tx_counter[13]~DUPLICATE_q  & ( (!\uart_control_inst|uart_tx_counter [9] & (!\uart_control_inst|uart_tx_counter [15] & 
// !\uart_control_inst|uart_tx_counter[14]~DUPLICATE_q )) ) ) )

	.dataa(!\uart_control_inst|uart_tx_counter [9]),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_tx_counter [15]),
	.datad(!\uart_control_inst|uart_tx_counter[14]~DUPLICATE_q ),
	.datae(!\uart_control_inst|uart_tx_counter [8]),
	.dataf(!\uart_control_inst|uart_tx_counter[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal2~1 .extended_lut = "off";
defparam \uart_control_inst|Equal2~1 .lut_mask = 64'hA000000000000000;
defparam \uart_control_inst|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N21
cyclonev_lcell_comb \uart_control_inst|WideNor0 (
// Equation(s):
// \uart_control_inst|WideNor0~combout  = ( \uart_control_inst|Equal2~1_combout  & ( \uart_control_inst|uart_tx_counter [1] & ( (!\uart_control_inst|uart_tx_counter [0] & (\uart_control_inst|Equal2~0_combout  & ((\uart_control_inst|Equal2~2_combout ) # 
// (\uart_control_inst|Equal5~0_combout )))) ) ) ) # ( \uart_control_inst|Equal2~1_combout  & ( !\uart_control_inst|uart_tx_counter [1] & ( (\uart_control_inst|Equal2~0_combout  & \uart_control_inst|Equal2~2_combout ) ) ) )

	.dataa(!\uart_control_inst|uart_tx_counter [0]),
	.datab(!\uart_control_inst|Equal5~0_combout ),
	.datac(!\uart_control_inst|Equal2~0_combout ),
	.datad(!\uart_control_inst|Equal2~2_combout ),
	.datae(!\uart_control_inst|Equal2~1_combout ),
	.dataf(!\uart_control_inst|uart_tx_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|WideNor0 .extended_lut = "off";
defparam \uart_control_inst|WideNor0 .lut_mask = 64'h0000000F0000020A;
defparam \uart_control_inst|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N57
cyclonev_lcell_comb \uart_control_inst|Selector1~0 (
// Equation(s):
// \uart_control_inst|Selector1~0_combout  = ( \uart_control_inst|WideNor0~combout  & ( (\uart_control_inst|Equal2~3_combout  & !\uart_control_inst|uart_tx_counter [0]) ) ) # ( !\uart_control_inst|WideNor0~combout  & ( ((\uart_control_inst|Equal2~3_combout  
// & !\uart_control_inst|uart_tx_counter [0])) # (\uart_control_inst|Add1~5_sumout ) ) )

	.dataa(!\uart_control_inst|Equal2~3_combout ),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_tx_counter [0]),
	.datad(!\uart_control_inst|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\uart_control_inst|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Selector1~0 .extended_lut = "off";
defparam \uart_control_inst|Selector1~0 .lut_mask = 64'h50FF50FF50505050;
defparam \uart_control_inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N50
dffeas \uart_control_inst|uart_tx_counter[0] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Selector1~0_combout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[0] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N3
cyclonev_lcell_comb \uart_control_inst|Add1~1 (
// Equation(s):
// \uart_control_inst|Add1~1_sumout  = SUM(( \uart_control_inst|uart_tx_counter [1] ) + ( GND ) + ( \uart_control_inst|Add1~6  ))
// \uart_control_inst|Add1~2  = CARRY(( \uart_control_inst|uart_tx_counter [1] ) + ( GND ) + ( \uart_control_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~1_sumout ),
	.cout(\uart_control_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~1 .extended_lut = "off";
defparam \uart_control_inst|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N51
cyclonev_lcell_comb \uart_control_inst|Selector0~0 (
// Equation(s):
// \uart_control_inst|Selector0~0_combout  = ( \uart_control_inst|Add1~1_sumout  & ( (!\uart_control_inst|WideNor0~combout ) # ((\uart_control_inst|Equal2~3_combout  & (!\uart_control_inst|uart_tx_counter [1] $ (!\uart_control_inst|uart_tx_counter [0])))) ) 
// ) # ( !\uart_control_inst|Add1~1_sumout  & ( (\uart_control_inst|Equal2~3_combout  & (!\uart_control_inst|uart_tx_counter [1] $ (!\uart_control_inst|uart_tx_counter [0]))) ) )

	.dataa(!\uart_control_inst|Equal2~3_combout ),
	.datab(!\uart_control_inst|uart_tx_counter [1]),
	.datac(!\uart_control_inst|uart_tx_counter [0]),
	.datad(!\uart_control_inst|WideNor0~combout ),
	.datae(gnd),
	.dataf(!\uart_control_inst|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Selector0~0 .extended_lut = "off";
defparam \uart_control_inst|Selector0~0 .lut_mask = 64'h14141414FF14FF14;
defparam \uart_control_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N52
dffeas \uart_control_inst|uart_tx_counter[1] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[1] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N6
cyclonev_lcell_comb \uart_control_inst|Add1~21 (
// Equation(s):
// \uart_control_inst|Add1~21_sumout  = SUM(( \uart_control_inst|uart_tx_counter [2] ) + ( GND ) + ( \uart_control_inst|Add1~2  ))
// \uart_control_inst|Add1~22  = CARRY(( \uart_control_inst|uart_tx_counter [2] ) + ( GND ) + ( \uart_control_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~21_sumout ),
	.cout(\uart_control_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~21 .extended_lut = "off";
defparam \uart_control_inst|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N11
dffeas \uart_control_inst|uart_tx_counter[2] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~21_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[2] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N9
cyclonev_lcell_comb \uart_control_inst|Add1~53 (
// Equation(s):
// \uart_control_inst|Add1~53_sumout  = SUM(( \uart_control_inst|uart_tx_counter [3] ) + ( GND ) + ( \uart_control_inst|Add1~22  ))
// \uart_control_inst|Add1~54  = CARRY(( \uart_control_inst|uart_tx_counter [3] ) + ( GND ) + ( \uart_control_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uart_tx_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~53_sumout ),
	.cout(\uart_control_inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~53 .extended_lut = "off";
defparam \uart_control_inst|Add1~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N23
dffeas \uart_control_inst|uart_tx_counter[3] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~53_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[3] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N12
cyclonev_lcell_comb \uart_control_inst|Add1~25 (
// Equation(s):
// \uart_control_inst|Add1~25_sumout  = SUM(( \uart_control_inst|uart_tx_counter [4] ) + ( GND ) + ( \uart_control_inst|Add1~54  ))
// \uart_control_inst|Add1~26  = CARRY(( \uart_control_inst|uart_tx_counter [4] ) + ( GND ) + ( \uart_control_inst|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_tx_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|Add1~25_sumout ),
	.cout(\uart_control_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Add1~25 .extended_lut = "off";
defparam \uart_control_inst|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_control_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N35
dffeas \uart_control_inst|uart_tx_counter[4] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~25_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[4] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N14
dffeas \uart_control_inst|uart_tx_counter[5] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Add1~57_sumout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(\uart_control_inst|WideNor0~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_tx_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_tx_counter[5] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_tx_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N36
cyclonev_lcell_comb \uart_control_inst|Equal2~2 (
// Equation(s):
// \uart_control_inst|Equal2~2_combout  = ( !\uart_control_inst|uart_tx_counter [7] & ( (!\uart_control_inst|uart_tx_counter [5] & !\uart_control_inst|uart_tx_counter [3]) ) )

	.dataa(gnd),
	.datab(!\uart_control_inst|uart_tx_counter [5]),
	.datac(!\uart_control_inst|uart_tx_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_control_inst|uart_tx_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal2~2 .extended_lut = "off";
defparam \uart_control_inst|Equal2~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \uart_control_inst|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N45
cyclonev_lcell_comb \uart_control_inst|Equal2~3 (
// Equation(s):
// \uart_control_inst|Equal2~3_combout  = ( \uart_control_inst|Equal2~0_combout  & ( (\uart_control_inst|Equal2~2_combout  & \uart_control_inst|Equal2~1_combout ) ) )

	.dataa(!\uart_control_inst|Equal2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\uart_control_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal2~3 .extended_lut = "off";
defparam \uart_control_inst|Equal2~3 .lut_mask = 64'h0000000000550055;
defparam \uart_control_inst|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N6
cyclonev_lcell_comb \uart_control_inst|Equal5~1 (
// Equation(s):
// \uart_control_inst|Equal5~1_combout  = ( \uart_control_inst|Equal2~1_combout  & ( \uart_control_inst|Equal2~0_combout  & ( (\uart_control_inst|uart_tx_counter [1] & (!\uart_control_inst|uart_tx_counter [0] & \uart_control_inst|Equal5~0_combout )) ) ) )

	.dataa(!\uart_control_inst|uart_tx_counter [1]),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_tx_counter [0]),
	.datad(!\uart_control_inst|Equal5~0_combout ),
	.datae(!\uart_control_inst|Equal2~1_combout ),
	.dataf(!\uart_control_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Equal5~1 .extended_lut = "off";
defparam \uart_control_inst|Equal5~1 .lut_mask = 64'h0000000000000050;
defparam \uart_control_inst|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N48
cyclonev_lcell_comb \uart_control_inst|Selector2~0 (
// Equation(s):
// \uart_control_inst|Selector2~0_combout  = ( \uart_control_inst|wrsig~q  & ( (!\uart_control_inst|Equal2~3_combout ) # ((!\uart_control_inst|uart_tx_counter [1]) # ((\uart_control_inst|uart_tx_counter [0]) # (\uart_control_inst|Equal5~1_combout ))) ) ) # ( 
// !\uart_control_inst|wrsig~q  & ( (\uart_control_inst|Equal2~3_combout  & (!\uart_control_inst|uart_tx_counter [1] & \uart_control_inst|uart_tx_counter [0])) ) )

	.dataa(!\uart_control_inst|Equal2~3_combout ),
	.datab(!\uart_control_inst|uart_tx_counter [1]),
	.datac(!\uart_control_inst|Equal5~1_combout ),
	.datad(!\uart_control_inst|uart_tx_counter [0]),
	.datae(gnd),
	.dataf(!\uart_control_inst|wrsig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|Selector2~0 .extended_lut = "off";
defparam \uart_control_inst|Selector2~0 .lut_mask = 64'h00440044EFFFEFFF;
defparam \uart_control_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N17
dffeas \uart_control_inst|wrsig (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|Selector2~0_combout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|wrsig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|wrsig .is_wysiwyg = "true";
defparam \uart_control_inst|wrsig .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N59
dffeas \uart_control_inst|uarttx_inst|wrsigbuf (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|wrsig~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|wrsigbuf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|wrsigbuf .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|wrsigbuf .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N51
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|wrsigrise~0 (
// Equation(s):
// \uart_control_inst|uarttx_inst|wrsigrise~0_combout  = (!\uart_control_inst|uarttx_inst|wrsigbuf~q  & \uart_control_inst|wrsig~q )

	.dataa(!\uart_control_inst|uarttx_inst|wrsigbuf~q ),
	.datab(!\uart_control_inst|wrsig~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|wrsigrise~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|wrsigrise~0 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|wrsigrise~0 .lut_mask = 64'h2222222222222222;
defparam \uart_control_inst|uarttx_inst|wrsigrise~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N53
dffeas \uart_control_inst|uarttx_inst|wrsigrise (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|wrsigrise~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|wrsigrise~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|wrsigrise .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|wrsigrise .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N30
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Add0~1 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Add0~1_sumout  = SUM(( \uart_control_inst|uarttx_inst|cnt [0] ) + ( VCC ) + ( !VCC ))
// \uart_control_inst|uarttx_inst|Add0~2  = CARRY(( \uart_control_inst|uarttx_inst|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uarttx_inst|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|uarttx_inst|Add0~1_sumout ),
	.cout(\uart_control_inst|uarttx_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Add0~1 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \uart_control_inst|uarttx_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N54
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~10 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~10_combout  = ( \uart_control_inst|uarttx_inst|cnt [6] & ( (!\uart_control_inst|uarttx_inst|cnt [3] & !\uart_control_inst|uarttx_inst|cnt [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~10 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~10 .lut_mask = 64'h00000000F000F000;
defparam \uart_control_inst|uarttx_inst|cnt~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N36
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Add0~9 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Add0~9_sumout  = SUM(( \uart_control_inst|uarttx_inst|cnt [2] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~6  ))
// \uart_control_inst|uarttx_inst|Add0~10  = CARRY(( \uart_control_inst|uarttx_inst|cnt [2] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uarttx_inst|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|uarttx_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|uarttx_inst|Add0~9_sumout ),
	.cout(\uart_control_inst|uarttx_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Add0~9 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|uarttx_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N39
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Add0~25 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Add0~25_sumout  = SUM(( \uart_control_inst|uarttx_inst|cnt [3] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~10  ))
// \uart_control_inst|uarttx_inst|Add0~26  = CARRY(( \uart_control_inst|uarttx_inst|cnt [3] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|uarttx_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|uarttx_inst|Add0~25_sumout ),
	.cout(\uart_control_inst|uarttx_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Add0~25 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|uarttx_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N42
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Add0~13 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Add0~13_sumout  = SUM(( \uart_control_inst|uarttx_inst|cnt [4] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~26  ))
// \uart_control_inst|uarttx_inst|Add0~14  = CARRY(( \uart_control_inst|uarttx_inst|cnt [4] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|uarttx_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|uarttx_inst|Add0~13_sumout ),
	.cout(\uart_control_inst|uarttx_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Add0~13 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|uarttx_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N45
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Add0~17 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Add0~17_sumout  = SUM(( \uart_control_inst|uarttx_inst|cnt [5] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~14  ))
// \uart_control_inst|uarttx_inst|Add0~18  = CARRY(( \uart_control_inst|uarttx_inst|cnt [5] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|uarttx_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|uarttx_inst|Add0~17_sumout ),
	.cout(\uart_control_inst|uarttx_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Add0~17 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|uarttx_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N57
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~5 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~5_combout  = ( !\uart_control_inst|uarttx_inst|cnt [5] & ( !\uart_control_inst|uarttx_inst|cnt [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~5 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~5 .lut_mask = 64'hFF00FF0000000000;
defparam \uart_control_inst|uarttx_inst|cnt~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N9
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~6 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~6_combout  = ( \uart_control_inst|uarttx_inst|Add0~17_sumout  & ( \uart_control_inst|uarttx_inst|cnt~5_combout  & ( (\uart_control_inst|uarttx_inst|send~q  & (\rst~input_o  & 
// ((!\uart_control_inst|uarttx_inst|WideOr10~0_combout ) # (!\uart_control_inst|uarttx_inst|Equal0~0_combout )))) ) ) ) # ( \uart_control_inst|uarttx_inst|Add0~17_sumout  & ( !\uart_control_inst|uarttx_inst|cnt~5_combout  & ( 
// (\uart_control_inst|uarttx_inst|send~q  & \rst~input_o ) ) ) ) # ( !\uart_control_inst|uarttx_inst|Add0~17_sumout  & ( !\uart_control_inst|uarttx_inst|cnt~5_combout  & ( (\uart_control_inst|uarttx_inst|send~q  & 
// (\uart_control_inst|uarttx_inst|WideOr10~0_combout  & (\uart_control_inst|uarttx_inst|Equal0~0_combout  & \rst~input_o ))) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|send~q ),
	.datab(!\uart_control_inst|uarttx_inst|WideOr10~0_combout ),
	.datac(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datad(!\rst~input_o ),
	.datae(!\uart_control_inst|uarttx_inst|Add0~17_sumout ),
	.dataf(!\uart_control_inst|uarttx_inst|cnt~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~6 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~6 .lut_mask = 64'h0001005500000054;
defparam \uart_control_inst|uarttx_inst|cnt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y29_N11
dffeas \uart_control_inst|uarttx_inst|cnt[5] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|cnt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt[5] .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N48
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Add0~29 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Add0~29_sumout  = SUM(( \uart_control_inst|uarttx_inst|cnt [6] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~18  ))
// \uart_control_inst|uarttx_inst|Add0~30  = CARRY(( \uart_control_inst|uarttx_inst|cnt [6] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\uart_control_inst|uarttx_inst|cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|uarttx_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|uarttx_inst|Add0~29_sumout ),
	.cout(\uart_control_inst|uarttx_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Add0~29 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \uart_control_inst|uarttx_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N9
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~11 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~11_combout  = ( \uart_control_inst|uarttx_inst|WideOr10~0_combout  & ( \uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\uart_control_inst|uarttx_inst|send~q  & (\rst~input_o  & 
// \uart_control_inst|uarttx_inst|cnt~10_combout )) ) ) ) # ( !\uart_control_inst|uarttx_inst|WideOr10~0_combout  & ( \uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\uart_control_inst|uarttx_inst|send~q  & (\rst~input_o  & 
// \uart_control_inst|uarttx_inst|Add0~29_sumout )) ) ) ) # ( \uart_control_inst|uarttx_inst|WideOr10~0_combout  & ( !\uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\uart_control_inst|uarttx_inst|send~q  & (\rst~input_o  & 
// \uart_control_inst|uarttx_inst|Add0~29_sumout )) ) ) ) # ( !\uart_control_inst|uarttx_inst|WideOr10~0_combout  & ( !\uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\uart_control_inst|uarttx_inst|send~q  & (\rst~input_o  & 
// \uart_control_inst|uarttx_inst|Add0~29_sumout )) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|send~q ),
	.datab(!\rst~input_o ),
	.datac(!\uart_control_inst|uarttx_inst|cnt~10_combout ),
	.datad(!\uart_control_inst|uarttx_inst|Add0~29_sumout ),
	.datae(!\uart_control_inst|uarttx_inst|WideOr10~0_combout ),
	.dataf(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~11 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~11 .lut_mask = 64'h0011001100110101;
defparam \uart_control_inst|uarttx_inst|cnt~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \uart_control_inst|uarttx_inst|cnt[6] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|cnt~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt[6] .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N27
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|WideOr10~0 (
// Equation(s):
// \uart_control_inst|uarttx_inst|WideOr10~0_combout  = ( \uart_control_inst|uarttx_inst|cnt [4] & ( (!\uart_control_inst|uarttx_inst|cnt [3] & ((!\uart_control_inst|uarttx_inst|cnt [7]) # ((!\uart_control_inst|uarttx_inst|cnt [6] & 
// !\uart_control_inst|uarttx_inst|cnt [5])))) ) ) # ( !\uart_control_inst|uarttx_inst|cnt [4] & ( (!\uart_control_inst|uarttx_inst|cnt [7] & (((!\uart_control_inst|uarttx_inst|cnt [3])))) # (\uart_control_inst|uarttx_inst|cnt [7] & 
// (!\uart_control_inst|uarttx_inst|cnt [6] & ((!\uart_control_inst|uarttx_inst|cnt [3]) # (\uart_control_inst|uarttx_inst|cnt [5])))) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datab(!\uart_control_inst|uarttx_inst|cnt [6]),
	.datac(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|WideOr10~0 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|WideOr10~0 .lut_mask = 64'hEE04EE04EA00EA00;
defparam \uart_control_inst|uarttx_inst|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N57
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~0 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~0_combout  = ( \uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\rst~input_o  & (\uart_control_inst|uarttx_inst|send~q  & ((\uart_control_inst|uarttx_inst|WideOr10~0_combout ) # 
// (\uart_control_inst|uarttx_inst|Add0~1_sumout )))) ) ) # ( !\uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\rst~input_o  & (\uart_control_inst|uarttx_inst|send~q  & \uart_control_inst|uarttx_inst|Add0~1_sumout )) ) )

	.dataa(!\rst~input_o ),
	.datab(!\uart_control_inst|uarttx_inst|send~q ),
	.datac(!\uart_control_inst|uarttx_inst|Add0~1_sumout ),
	.datad(!\uart_control_inst|uarttx_inst|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~0 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~0 .lut_mask = 64'h0101010101110111;
defparam \uart_control_inst|uarttx_inst|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y29_N59
dffeas \uart_control_inst|uarttx_inst|cnt[0] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt[0] .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N33
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Add0~5 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Add0~5_sumout  = SUM(( \uart_control_inst|uarttx_inst|cnt [1] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~2  ))
// \uart_control_inst|uarttx_inst|Add0~6  = CARRY(( \uart_control_inst|uarttx_inst|cnt [1] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uarttx_inst|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|uarttx_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|uarttx_inst|Add0~5_sumout ),
	.cout(\uart_control_inst|uarttx_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Add0~5 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|uarttx_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N0
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~1 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~1_combout  = ( \uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\rst~input_o  & (\uart_control_inst|uarttx_inst|send~q  & (\uart_control_inst|uarttx_inst|Add0~5_sumout  & 
// !\uart_control_inst|uarttx_inst|WideOr10~0_combout ))) ) ) # ( !\uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\rst~input_o  & (\uart_control_inst|uarttx_inst|send~q  & \uart_control_inst|uarttx_inst|Add0~5_sumout )) ) )

	.dataa(!\rst~input_o ),
	.datab(!\uart_control_inst|uarttx_inst|send~q ),
	.datac(!\uart_control_inst|uarttx_inst|Add0~5_sumout ),
	.datad(!\uart_control_inst|uarttx_inst|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~1 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~1 .lut_mask = 64'h0101010101000100;
defparam \uart_control_inst|uarttx_inst|cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y29_N2
dffeas \uart_control_inst|uarttx_inst|cnt[1] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt[1] .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N3
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~2 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~2_combout  = ( \uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\rst~input_o  & (\uart_control_inst|uarttx_inst|send~q  & (\uart_control_inst|uarttx_inst|Add0~9_sumout  & 
// !\uart_control_inst|uarttx_inst|WideOr10~0_combout ))) ) ) # ( !\uart_control_inst|uarttx_inst|Equal0~0_combout  & ( (\rst~input_o  & (\uart_control_inst|uarttx_inst|send~q  & \uart_control_inst|uarttx_inst|Add0~9_sumout )) ) )

	.dataa(!\rst~input_o ),
	.datab(!\uart_control_inst|uarttx_inst|send~q ),
	.datac(!\uart_control_inst|uarttx_inst|Add0~9_sumout ),
	.datad(!\uart_control_inst|uarttx_inst|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~2 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~2 .lut_mask = 64'h0101010101000100;
defparam \uart_control_inst|uarttx_inst|cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \uart_control_inst|uarttx_inst|cnt[2] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt[2] .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N15
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Equal0~0 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Equal0~0_combout  = ( !\uart_control_inst|uarttx_inst|cnt [0] & ( (!\uart_control_inst|uarttx_inst|cnt [2] & !\uart_control_inst|uarttx_inst|cnt [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uarttx_inst|cnt [2]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [1]),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Equal0~0 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Equal0~0 .lut_mask = 64'hF000F00000000000;
defparam \uart_control_inst|uarttx_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N27
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~9 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~9_combout  = ( \uart_control_inst|uarttx_inst|send~q  & ( \uart_control_inst|uarttx_inst|Add0~25_sumout  & ( (\rst~input_o  & (((!\uart_control_inst|uarttx_inst|Equal0~0_combout ) # 
// (!\uart_control_inst|uarttx_inst|WideOr10~0_combout )) # (\uart_control_inst|uarttx_inst|cnt [3]))) ) ) ) # ( \uart_control_inst|uarttx_inst|send~q  & ( !\uart_control_inst|uarttx_inst|Add0~25_sumout  & ( (\uart_control_inst|uarttx_inst|cnt [3] & 
// (\rst~input_o  & (\uart_control_inst|uarttx_inst|Equal0~0_combout  & \uart_control_inst|uarttx_inst|WideOr10~0_combout ))) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datab(!\rst~input_o ),
	.datac(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datad(!\uart_control_inst|uarttx_inst|WideOr10~0_combout ),
	.datae(!\uart_control_inst|uarttx_inst|send~q ),
	.dataf(!\uart_control_inst|uarttx_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~9 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~9 .lut_mask = 64'h0000000100003331;
defparam \uart_control_inst|uarttx_inst|cnt~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y29_N23
dffeas \uart_control_inst|uarttx_inst|cnt[3] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|uarttx_inst|cnt~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt[3] .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N48
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~3 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~3_combout  = ( \uart_control_inst|uarttx_inst|cnt [5] & ( (\uart_control_inst|uarttx_inst|cnt [4] & (!\uart_control_inst|uarttx_inst|cnt [7] & !\uart_control_inst|uarttx_inst|cnt [3])) ) ) # ( 
// !\uart_control_inst|uarttx_inst|cnt [5] & ( (\uart_control_inst|uarttx_inst|cnt [4] & !\uart_control_inst|uarttx_inst|cnt [3]) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datab(gnd),
	.datac(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~3 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~3 .lut_mask = 64'h5500550050005000;
defparam \uart_control_inst|uarttx_inst|cnt~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N3
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~4 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~4_combout  = ( \rst~input_o  & ( \uart_control_inst|uarttx_inst|Add0~13_sumout  & ( (\uart_control_inst|uarttx_inst|send~q  & (((!\uart_control_inst|uarttx_inst|Equal0~0_combout ) # 
// (!\uart_control_inst|uarttx_inst|WideOr10~0_combout )) # (\uart_control_inst|uarttx_inst|cnt~3_combout ))) ) ) ) # ( \rst~input_o  & ( !\uart_control_inst|uarttx_inst|Add0~13_sumout  & ( (\uart_control_inst|uarttx_inst|cnt~3_combout  & 
// (\uart_control_inst|uarttx_inst|Equal0~0_combout  & (\uart_control_inst|uarttx_inst|send~q  & \uart_control_inst|uarttx_inst|WideOr10~0_combout ))) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt~3_combout ),
	.datab(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datac(!\uart_control_inst|uarttx_inst|send~q ),
	.datad(!\uart_control_inst|uarttx_inst|WideOr10~0_combout ),
	.datae(!\rst~input_o ),
	.dataf(!\uart_control_inst|uarttx_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~4 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~4 .lut_mask = 64'h0000000100000F0D;
defparam \uart_control_inst|uarttx_inst|cnt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y29_N5
dffeas \uart_control_inst|uarttx_inst|cnt[4] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt[4] .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Equal0~1 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Equal0~1_combout  = ( \uart_control_inst|uarttx_inst|cnt [3] & ( \uart_control_inst|uarttx_inst|cnt [5] & ( (\uart_control_inst|uarttx_inst|cnt [7] & (!\uart_control_inst|uarttx_inst|cnt [4] & 
// !\uart_control_inst|uarttx_inst|cnt [6])) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datab(gnd),
	.datac(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [6]),
	.datae(!\uart_control_inst|uarttx_inst|cnt [3]),
	.dataf(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Equal0~1 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Equal0~1 .lut_mask = 64'h0000000000005000;
defparam \uart_control_inst|uarttx_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N45
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt[6]~12 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt[6]~12_combout  = ( \uart_control_inst|uarttx_inst|cnt [6] & ( \uart_control_inst|uarttx_inst|cnt [5] & ( \uart_control_inst|uarttx_inst|cnt [7] ) ) ) # ( !\uart_control_inst|uarttx_inst|cnt [6] & ( 
// \uart_control_inst|uarttx_inst|cnt [5] & ( (\uart_control_inst|uarttx_inst|cnt [4] & \uart_control_inst|uarttx_inst|cnt [7]) ) ) ) # ( \uart_control_inst|uarttx_inst|cnt [6] & ( !\uart_control_inst|uarttx_inst|cnt [5] & ( 
// \uart_control_inst|uarttx_inst|cnt [7] ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datae(!\uart_control_inst|uarttx_inst|cnt [6]),
	.dataf(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt[6]~12 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt[6]~12 .lut_mask = 64'h000000FF005500FF;
defparam \uart_control_inst|uarttx_inst|cnt[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N18
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|idle~0 (
// Equation(s):
// \uart_control_inst|uarttx_inst|idle~0_combout  = ( \uart_control_inst|uarttx_inst|send~q  & ( \uart_control_inst|uarttx_inst|idle~q  & ( (!\uart_control_inst|uarttx_inst|Equal0~1_combout ) # ((!\uart_control_inst|uarttx_inst|Equal0~0_combout ) # 
// ((!\uart_control_inst|uarttx_inst|cnt [3] & !\uart_control_inst|uarttx_inst|cnt[6]~12_combout ))) ) ) ) # ( \uart_control_inst|uarttx_inst|send~q  & ( !\uart_control_inst|uarttx_inst|idle~q  & ( (!\uart_control_inst|uarttx_inst|cnt [3] & 
// (!\uart_control_inst|uarttx_inst|cnt[6]~12_combout  & \uart_control_inst|uarttx_inst|Equal0~0_combout )) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datab(!\uart_control_inst|uarttx_inst|cnt[6]~12_combout ),
	.datac(!\uart_control_inst|uarttx_inst|Equal0~1_combout ),
	.datad(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datae(!\uart_control_inst|uarttx_inst|send~q ),
	.dataf(!\uart_control_inst|uarttx_inst|idle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|idle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|idle~0 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|idle~0 .lut_mask = 64'h000000880000FFF8;
defparam \uart_control_inst|uarttx_inst|idle~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N24
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|idle~feeder (
// Equation(s):
// \uart_control_inst|uarttx_inst|idle~feeder_combout  = ( \uart_control_inst|uarttx_inst|idle~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|idle~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|idle~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|idle~feeder .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|idle~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart_control_inst|uarttx_inst|idle~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N26
dffeas \uart_control_inst|uarttx_inst|idle (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|idle~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|idle .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|idle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N36
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|send~0 (
// Equation(s):
// \uart_control_inst|uarttx_inst|send~0_combout  = ( \uart_control_inst|uarttx_inst|send~q  & ( \uart_control_inst|uarttx_inst|idle~q  & ( (!\uart_control_inst|uarttx_inst|Equal0~1_combout ) # (!\uart_control_inst|uarttx_inst|Equal0~0_combout ) ) ) ) # ( 
// \uart_control_inst|uarttx_inst|send~q  & ( !\uart_control_inst|uarttx_inst|idle~q  & ( ((!\uart_control_inst|uarttx_inst|Equal0~1_combout ) # (!\uart_control_inst|uarttx_inst|Equal0~0_combout )) # (\uart_control_inst|uarttx_inst|wrsigrise~q ) ) ) ) # ( 
// !\uart_control_inst|uarttx_inst|send~q  & ( !\uart_control_inst|uarttx_inst|idle~q  & ( \uart_control_inst|uarttx_inst|wrsigrise~q  ) ) )

	.dataa(gnd),
	.datab(!\uart_control_inst|uarttx_inst|wrsigrise~q ),
	.datac(!\uart_control_inst|uarttx_inst|Equal0~1_combout ),
	.datad(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datae(!\uart_control_inst|uarttx_inst|send~q ),
	.dataf(!\uart_control_inst|uarttx_inst|idle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|send~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|send~0 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|send~0 .lut_mask = 64'h3333FFF30000FFF0;
defparam \uart_control_inst|uarttx_inst|send~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y29_N38
dffeas \uart_control_inst|uarttx_inst|send (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|send~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|send~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|send .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|send .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N51
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Add0~21 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Add0~21_sumout  = SUM(( \uart_control_inst|uarttx_inst|cnt [7] ) + ( GND ) + ( \uart_control_inst|uarttx_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_control_inst|uarttx_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_control_inst|uarttx_inst|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Add0~21 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_control_inst|uarttx_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N36
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~7 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~7_combout  = (!\uart_control_inst|uarttx_inst|cnt [7] & !\uart_control_inst|uarttx_inst|cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~7 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~7 .lut_mask = 64'hF000F000F000F000;
defparam \uart_control_inst|uarttx_inst|cnt~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N6
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|cnt~8 (
// Equation(s):
// \uart_control_inst|uarttx_inst|cnt~8_combout  = ( \uart_control_inst|uarttx_inst|Add0~21_sumout  & ( \uart_control_inst|uarttx_inst|cnt~7_combout  & ( (\uart_control_inst|uarttx_inst|send~q  & (\rst~input_o  & 
// ((!\uart_control_inst|uarttx_inst|WideOr10~0_combout ) # (!\uart_control_inst|uarttx_inst|Equal0~0_combout )))) ) ) ) # ( \uart_control_inst|uarttx_inst|Add0~21_sumout  & ( !\uart_control_inst|uarttx_inst|cnt~7_combout  & ( 
// (\uart_control_inst|uarttx_inst|send~q  & \rst~input_o ) ) ) ) # ( !\uart_control_inst|uarttx_inst|Add0~21_sumout  & ( !\uart_control_inst|uarttx_inst|cnt~7_combout  & ( (\uart_control_inst|uarttx_inst|send~q  & 
// (\uart_control_inst|uarttx_inst|WideOr10~0_combout  & (\rst~input_o  & \uart_control_inst|uarttx_inst|Equal0~0_combout ))) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|send~q ),
	.datab(!\uart_control_inst|uarttx_inst|WideOr10~0_combout ),
	.datac(!\rst~input_o ),
	.datad(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datae(!\uart_control_inst|uarttx_inst|Add0~21_sumout ),
	.dataf(!\uart_control_inst|uarttx_inst|cnt~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|cnt~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt~8 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|cnt~8 .lut_mask = 64'h0001050500000504;
defparam \uart_control_inst|uarttx_inst|cnt~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y29_N8
dffeas \uart_control_inst|uarttx_inst|cnt[7] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|cnt~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|cnt[7] .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N48
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|tx~4 (
// Equation(s):
// \uart_control_inst|uarttx_inst|tx~4_combout  = ( \uart_control_inst|uarttx_inst|cnt [5] & ( \uart_control_inst|uarttx_inst|cnt [7] ) )

	.dataa(gnd),
	.datab(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|tx~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|tx~4 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|tx~4 .lut_mask = 64'h0000000033333333;
defparam \uart_control_inst|uarttx_inst|tx~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N50
dffeas \uart_control_inst|uart_counter[0] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|uart_counter[0]~0_combout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_control_inst|Equal5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_counter[0] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N42
cyclonev_lcell_comb \uart_control_inst|uart_counter[0]~0 (
// Equation(s):
// \uart_control_inst|uart_counter[0]~0_combout  = ( !\uart_control_inst|uart_counter [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_control_inst|uart_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uart_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uart_counter[0]~0 .extended_lut = "off";
defparam \uart_control_inst|uart_counter[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uart_control_inst|uart_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N49
dffeas \uart_control_inst|uart_counter[0]~DUPLICATE (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|uart_counter[0]~0_combout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_control_inst|Equal5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_control_inst|uart_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N12
cyclonev_lcell_comb \uart_control_inst|datatosend[7]~8 (
// Equation(s):
// \uart_control_inst|datatosend[7]~8_combout  = ( \uart_control_inst|uart_counter [0] & ( !\uart_control_inst|uart_counter [1] ) ) # ( !\uart_control_inst|uart_counter [0] & ( \uart_control_inst|uart_counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_control_inst|uart_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|datatosend[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|datatosend[7]~8 .extended_lut = "off";
defparam \uart_control_inst|datatosend[7]~8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \uart_control_inst|datatosend[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N44
dffeas \uart_control_inst|uart_counter[1] (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|datatosend[7]~8_combout ),
	.clrn(\uart_control_inst|uart_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_control_inst|Equal5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uart_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uart_counter[1] .is_wysiwyg = "true";
defparam \uart_control_inst|uart_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N0
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( 
// !VCC ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( 
// !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N0
cyclonev_lcell_comb \ADC_control_inst|Add0~45 (
// Equation(s):
// \ADC_control_inst|Add0~45_sumout  = SUM(( \ADC_control_inst|measure_count [0] ) + ( VCC ) + ( !VCC ))
// \ADC_control_inst|Add0~46  = CARRY(( \ADC_control_inst|measure_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|measure_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~45_sumout ),
	.cout(\ADC_control_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~45 .extended_lut = "off";
defparam \ADC_control_inst|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \ADC_control_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N15
cyclonev_lcell_comb \ADC_control_inst|measure_count[0]~feeder (
// Equation(s):
// \ADC_control_inst|measure_count[0]~feeder_combout  = ( \ADC_control_inst|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_count[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_count[0]~feeder .extended_lut = "off";
defparam \ADC_control_inst|measure_count[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|measure_count[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N36
cyclonev_lcell_comb \ADC_control_inst|Equal2~0 (
// Equation(s):
// \ADC_control_inst|Equal2~0_combout  = ( !\DAC_control_inst|serial_counter [2] & ( (!\DAC_control_inst|serial_counter [3] & (\DAC_control_inst|serial_counter [0] & \DAC_control_inst|serial_counter [1])) ) )

	.dataa(gnd),
	.datab(!\DAC_control_inst|serial_counter [3]),
	.datac(!\DAC_control_inst|serial_counter [0]),
	.datad(!\DAC_control_inst|serial_counter [1]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|serial_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Equal2~0 .extended_lut = "off";
defparam \ADC_control_inst|Equal2~0 .lut_mask = 64'h000C000C00000000;
defparam \ADC_control_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N54
cyclonev_lcell_comb \ADC_control_inst|measure_count[1]~0 (
// Equation(s):
// \ADC_control_inst|measure_count[1]~0_combout  = ( \DAC_control_inst|loop~q  & ( (\ADC_control_inst|wait_measure_done~q  & \ADC_control_inst|adc_ltc2308_inst|measure_done~q ) ) ) # ( !\DAC_control_inst|loop~q  & ( (\ADC_control_inst|wait_measure_done~q  & 
// (\ADC_control_inst|Equal2~0_combout  & \ADC_control_inst|adc_ltc2308_inst|measure_done~q )) ) )

	.dataa(!\ADC_control_inst|wait_measure_done~q ),
	.datab(gnd),
	.datac(!\ADC_control_inst|Equal2~0_combout ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.datae(gnd),
	.dataf(!\DAC_control_inst|loop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_count[1]~0 .extended_lut = "off";
defparam \ADC_control_inst|measure_count[1]~0 .lut_mask = 64'h0005000500550055;
defparam \ADC_control_inst|measure_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N17
dffeas \ADC_control_inst|measure_count[0] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|measure_count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(gnd),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[0] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N3
cyclonev_lcell_comb \ADC_control_inst|Add0~21 (
// Equation(s):
// \ADC_control_inst|Add0~21_sumout  = SUM(( \ADC_control_inst|measure_count [1] ) + ( GND ) + ( \ADC_control_inst|Add0~46  ))
// \ADC_control_inst|Add0~22  = CARRY(( \ADC_control_inst|measure_count [1] ) + ( GND ) + ( \ADC_control_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|measure_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~21_sumout ),
	.cout(\ADC_control_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~21 .extended_lut = "off";
defparam \ADC_control_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N48
cyclonev_lcell_comb \ADC_control_inst|measure_count[1]~feeder (
// Equation(s):
// \ADC_control_inst|measure_count[1]~feeder_combout  = ( \ADC_control_inst|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_count[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_count[1]~feeder .extended_lut = "off";
defparam \ADC_control_inst|measure_count[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|measure_count[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N50
dffeas \ADC_control_inst|measure_count[1] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|measure_count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(gnd),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[1] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N6
cyclonev_lcell_comb \ADC_control_inst|Add0~25 (
// Equation(s):
// \ADC_control_inst|Add0~25_sumout  = SUM(( \ADC_control_inst|measure_count [2] ) + ( GND ) + ( \ADC_control_inst|Add0~22  ))
// \ADC_control_inst|Add0~26  = CARRY(( \ADC_control_inst|measure_count [2] ) + ( GND ) + ( \ADC_control_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|measure_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~25_sumout ),
	.cout(\ADC_control_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~25 .extended_lut = "off";
defparam \ADC_control_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N23
dffeas \ADC_control_inst|measure_count[2] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|Add0~25_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(vcc),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[2] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N9
cyclonev_lcell_comb \ADC_control_inst|Add0~37 (
// Equation(s):
// \ADC_control_inst|Add0~37_sumout  = SUM(( \ADC_control_inst|measure_count [3] ) + ( GND ) + ( \ADC_control_inst|Add0~26  ))
// \ADC_control_inst|Add0~38  = CARRY(( \ADC_control_inst|measure_count [3] ) + ( GND ) + ( \ADC_control_inst|Add0~26  ))

	.dataa(!\ADC_control_inst|measure_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~37_sumout ),
	.cout(\ADC_control_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~37 .extended_lut = "off";
defparam \ADC_control_inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \ADC_control_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N45
cyclonev_lcell_comb \ADC_control_inst|measure_count[3]~feeder (
// Equation(s):
// \ADC_control_inst|measure_count[3]~feeder_combout  = ( \ADC_control_inst|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_count[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_count[3]~feeder .extended_lut = "off";
defparam \ADC_control_inst|measure_count[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|measure_count[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N47
dffeas \ADC_control_inst|measure_count[3] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|measure_count[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(gnd),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[3] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N12
cyclonev_lcell_comb \ADC_control_inst|Add0~29 (
// Equation(s):
// \ADC_control_inst|Add0~29_sumout  = SUM(( \ADC_control_inst|measure_count [4] ) + ( GND ) + ( \ADC_control_inst|Add0~38  ))
// \ADC_control_inst|Add0~30  = CARRY(( \ADC_control_inst|measure_count [4] ) + ( GND ) + ( \ADC_control_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|measure_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~29_sumout ),
	.cout(\ADC_control_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~29 .extended_lut = "off";
defparam \ADC_control_inst|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N56
dffeas \ADC_control_inst|measure_count[4] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|Add0~29_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(vcc),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[4] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N15
cyclonev_lcell_comb \ADC_control_inst|Add0~1 (
// Equation(s):
// \ADC_control_inst|Add0~1_sumout  = SUM(( \ADC_control_inst|measure_count [5] ) + ( GND ) + ( \ADC_control_inst|Add0~30  ))
// \ADC_control_inst|Add0~2  = CARRY(( \ADC_control_inst|measure_count [5] ) + ( GND ) + ( \ADC_control_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|measure_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~1_sumout ),
	.cout(\ADC_control_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~1 .extended_lut = "off";
defparam \ADC_control_inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N59
dffeas \ADC_control_inst|measure_count[5] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|Add0~1_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(vcc),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[5] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N18
cyclonev_lcell_comb \ADC_control_inst|Add0~5 (
// Equation(s):
// \ADC_control_inst|Add0~5_sumout  = SUM(( \ADC_control_inst|measure_count [6] ) + ( GND ) + ( \ADC_control_inst|Add0~2  ))
// \ADC_control_inst|Add0~6  = CARRY(( \ADC_control_inst|measure_count [6] ) + ( GND ) + ( \ADC_control_inst|Add0~2  ))

	.dataa(gnd),
	.datab(!\ADC_control_inst|measure_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~5_sumout ),
	.cout(\ADC_control_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~5 .extended_lut = "off";
defparam \ADC_control_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \ADC_control_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N12
cyclonev_lcell_comb \ADC_control_inst|measure_count[6]~feeder (
// Equation(s):
// \ADC_control_inst|measure_count[6]~feeder_combout  = ( \ADC_control_inst|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_count[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_count[6]~feeder .extended_lut = "off";
defparam \ADC_control_inst|measure_count[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|measure_count[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N14
dffeas \ADC_control_inst|measure_count[6] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|measure_count[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(gnd),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[6] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N21
cyclonev_lcell_comb \ADC_control_inst|Add0~9 (
// Equation(s):
// \ADC_control_inst|Add0~9_sumout  = SUM(( \ADC_control_inst|measure_count [7] ) + ( GND ) + ( \ADC_control_inst|Add0~6  ))
// \ADC_control_inst|Add0~10  = CARRY(( \ADC_control_inst|measure_count [7] ) + ( GND ) + ( \ADC_control_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|measure_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~9_sumout ),
	.cout(\ADC_control_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~9 .extended_lut = "off";
defparam \ADC_control_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N29
dffeas \ADC_control_inst|measure_count[7] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|Add0~9_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(vcc),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[7] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N24
cyclonev_lcell_comb \ADC_control_inst|Add0~41 (
// Equation(s):
// \ADC_control_inst|Add0~41_sumout  = SUM(( \ADC_control_inst|measure_count [8] ) + ( GND ) + ( \ADC_control_inst|Add0~10  ))
// \ADC_control_inst|Add0~42  = CARRY(( \ADC_control_inst|measure_count [8] ) + ( GND ) + ( \ADC_control_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|measure_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~41_sumout ),
	.cout(\ADC_control_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~41 .extended_lut = "off";
defparam \ADC_control_inst|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N42
cyclonev_lcell_comb \ADC_control_inst|measure_count[8]~feeder (
// Equation(s):
// \ADC_control_inst|measure_count[8]~feeder_combout  = ( \ADC_control_inst|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|measure_count[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|measure_count[8]~feeder .extended_lut = "off";
defparam \ADC_control_inst|measure_count[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|measure_count[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N44
dffeas \ADC_control_inst|measure_count[8] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|measure_count[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(gnd),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[8] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N27
cyclonev_lcell_comb \ADC_control_inst|Add0~13 (
// Equation(s):
// \ADC_control_inst|Add0~13_sumout  = SUM(( \ADC_control_inst|measure_count [9] ) + ( GND ) + ( \ADC_control_inst|Add0~42  ))
// \ADC_control_inst|Add0~14  = CARRY(( \ADC_control_inst|measure_count [9] ) + ( GND ) + ( \ADC_control_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|measure_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~13_sumout ),
	.cout(\ADC_control_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~13 .extended_lut = "off";
defparam \ADC_control_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N5
dffeas \ADC_control_inst|measure_count[9] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|Add0~13_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(vcc),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[9] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N30
cyclonev_lcell_comb \ADC_control_inst|Add0~17 (
// Equation(s):
// \ADC_control_inst|Add0~17_sumout  = SUM(( \ADC_control_inst|measure_count [10] ) + ( GND ) + ( \ADC_control_inst|Add0~14  ))
// \ADC_control_inst|Add0~18  = CARRY(( \ADC_control_inst|measure_count [10] ) + ( GND ) + ( \ADC_control_inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\ADC_control_inst|measure_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~17_sumout ),
	.cout(\ADC_control_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~17 .extended_lut = "off";
defparam \ADC_control_inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \ADC_control_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N26
dffeas \ADC_control_inst|measure_count[10] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|Add0~17_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(vcc),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[10] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N39
cyclonev_lcell_comb \FIFO_control_inst|LessThan0~0 (
// Equation(s):
// \FIFO_control_inst|LessThan0~0_combout  = ( !\ADC_control_inst|measure_count [7] & ( !\ADC_control_inst|measure_count [9] & ( (!\ADC_control_inst|measure_count [1] & (!\ADC_control_inst|measure_count [5] & (!\ADC_control_inst|measure_count [6] & 
// !\ADC_control_inst|measure_count [10]))) ) ) )

	.dataa(!\ADC_control_inst|measure_count [1]),
	.datab(!\ADC_control_inst|measure_count [5]),
	.datac(!\ADC_control_inst|measure_count [6]),
	.datad(!\ADC_control_inst|measure_count [10]),
	.datae(!\ADC_control_inst|measure_count [7]),
	.dataf(!\ADC_control_inst|measure_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|LessThan0~0 .extended_lut = "off";
defparam \FIFO_control_inst|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \FIFO_control_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N33
cyclonev_lcell_comb \ADC_control_inst|Add0~33 (
// Equation(s):
// \ADC_control_inst|Add0~33_sumout  = SUM(( \ADC_control_inst|measure_count [11] ) + ( GND ) + ( \ADC_control_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|measure_count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ADC_control_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ADC_control_inst|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|Add0~33 .extended_lut = "off";
defparam \ADC_control_inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \ADC_control_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N38
dffeas \ADC_control_inst|measure_count[11] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|Add0~33_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\DAC_control_inst|loop~q ),
	.sload(vcc),
	.ena(\ADC_control_inst|measure_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|measure_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|measure_count[11] .is_wysiwyg = "true";
defparam \ADC_control_inst|measure_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N18
cyclonev_lcell_comb \FIFO_control_inst|LessThan0~1 (
// Equation(s):
// \FIFO_control_inst|LessThan0~1_combout  = ( !\ADC_control_inst|measure_count [11] & ( !\ADC_control_inst|measure_count [4] & ( (!\ADC_control_inst|measure_count [3] & (!\ADC_control_inst|measure_count [2] & !\ADC_control_inst|measure_count [8])) ) ) )

	.dataa(gnd),
	.datab(!\ADC_control_inst|measure_count [3]),
	.datac(!\ADC_control_inst|measure_count [2]),
	.datad(!\ADC_control_inst|measure_count [8]),
	.datae(!\ADC_control_inst|measure_count [11]),
	.dataf(!\ADC_control_inst|measure_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|LessThan0~1 .extended_lut = "off";
defparam \FIFO_control_inst|LessThan0~1 .lut_mask = 64'hC000000000000000;
defparam \FIFO_control_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N48
cyclonev_lcell_comb \FIFO_control_inst|comb~0 (
// Equation(s):
// \FIFO_control_inst|comb~0_combout  = ( !\DAC_control_inst|serial_counter [3] & ( (!\DAC_control_inst|serial_counter [1] & (\DAC_control_inst|serial_counter [0] & !\DAC_control_inst|serial_counter [2])) ) )

	.dataa(gnd),
	.datab(!\DAC_control_inst|serial_counter [1]),
	.datac(!\DAC_control_inst|serial_counter [0]),
	.datad(!\DAC_control_inst|serial_counter [2]),
	.datae(gnd),
	.dataf(!\DAC_control_inst|serial_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|comb~0 .extended_lut = "off";
defparam \FIFO_control_inst|comb~0 .lut_mask = 64'h0C000C0000000000;
defparam \FIFO_control_inst|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N33
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) )

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h5000500000000000;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N33
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  ))

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .lut_mask = 64'h00005555000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .lut_mask = 64'h00000F0F000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N38
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N48
cyclonev_lcell_comb \FIFO_control_inst|pulsed~0 (
// Equation(s):
// \FIFO_control_inst|pulsed~0_combout  = ( \FIFO_control_inst|pulsed~q  & ( \FIFO_control_inst|fifo_rdreq~q  ) ) # ( !\FIFO_control_inst|pulsed~q  & ( \FIFO_control_inst|fifo_rdreq~q  ) ) # ( \FIFO_control_inst|pulsed~q  & ( !\FIFO_control_inst|fifo_rdreq~q 
//  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FIFO_control_inst|pulsed~q ),
	.dataf(!\FIFO_control_inst|fifo_rdreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|pulsed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|pulsed~0 .extended_lut = "off";
defparam \FIFO_control_inst|pulsed~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \FIFO_control_inst|pulsed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N49
dffeas \FIFO_control_inst|pulsed (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|pulsed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_control_inst|uarttx_inst|idle~q ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|pulsed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|pulsed .is_wysiwyg = "true";
defparam \FIFO_control_inst|pulsed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N42
cyclonev_lcell_comb \FIFO_control_inst|fifo_rdreq~0 (
// Equation(s):
// \FIFO_control_inst|fifo_rdreq~0_combout  = ( !\FIFO_control_inst|fifo_rdreq~q  & ( !\uart_control_inst|uarttx_inst|idle~q  & ( !\FIFO_control_inst|pulsed~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_control_inst|pulsed~q ),
	.datad(gnd),
	.datae(!\FIFO_control_inst|fifo_rdreq~q ),
	.dataf(!\uart_control_inst|uarttx_inst|idle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|fifo_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|fifo_rdreq~0 .extended_lut = "off";
defparam \FIFO_control_inst|fifo_rdreq~0 .lut_mask = 64'hF0F0000000000000;
defparam \FIFO_control_inst|fifo_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N44
dffeas \FIFO_control_inst|fifo_rdreq (
	.clk(!\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|fifo_rdreq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|fifo_rdreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|fifo_rdreq .is_wysiwyg = "true";
defparam \FIFO_control_inst|fifo_rdreq .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N39
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & ( 
// \FIFO_control_inst|fifo_rdreq~q  & ( (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] & (!\uart_control_inst|uart_counter[0]~DUPLICATE_q  & (!\uart_control_inst|uart_counter [1] & 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]))) ) ) )

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datab(!\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.datac(!\uart_control_inst|uart_counter [1]),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.dataf(!\FIFO_control_inst|fifo_rdreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h0000000080000000;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N57
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = ( \FIFO_control_inst|comb~0_combout  & ( (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// ((!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ) # ((\FIFO_control_inst|LessThan0~1_combout  & \FIFO_control_inst|LessThan0~0_combout )))) ) ) # ( !\FIFO_control_inst|comb~0_combout  & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) )

	.dataa(!\FIFO_control_inst|LessThan0~1_combout ),
	.datab(!\FIFO_control_inst|LessThan0~0_combout ),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.datae(gnd),
	.dataf(!\FIFO_control_inst|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 64'hF0F0F0F0F010F010;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N48
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ( (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & 
// (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])) ) ) )

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datad(gnd),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 64'h8080000000000000;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N6
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) ) # ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  ) ) ) # ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # ((!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # 
// ((!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ) # (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ))) ) ) ) # ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  ) ) )

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 64'hF0F0FFFEF0F0FFFF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N8
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N57
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( !\uart_control_inst|uart_counter [1] & ( \FIFO_control_inst|fifo_rdreq~q  & ( (!\uart_control_inst|uart_counter[0]~DUPLICATE_q  & 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(!\uart_control_inst|uart_counter [1]),
	.dataf(!\FIFO_control_inst|fifo_rdreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h0000000000F00000;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \FIFO_control_inst|comb~0_combout  & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( 
// ((!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ) # ((\FIFO_control_inst|LessThan0~0_combout  & \FIFO_control_inst|LessThan0~1_combout ))) # (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( 
// !\FIFO_control_inst|comb~0_combout  & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  ) ) # ( \FIFO_control_inst|comb~0_combout  & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & (\ADC_control_inst|adc_ltc2308_inst|measure_done~q  & 
// ((!\FIFO_control_inst|LessThan0~0_combout ) # (!\FIFO_control_inst|LessThan0~1_combout )))) ) ) )

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\FIFO_control_inst|LessThan0~0_combout ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.datad(!\FIFO_control_inst|LessThan0~1_combout ),
	.datae(!\FIFO_control_inst|comb~0_combout ),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h00000A08FFFFF5F7;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N2
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N3
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N6
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N8
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N9
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00000F0F000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N14
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N15
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00003333000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N17
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N18
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N20
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N21
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 64'h00005555000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 64'h00000F0F000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N26
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N27
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  ))

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 64'h00005555000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N29
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] ) + ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .lut_mask = 64'h00000F0F000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N32
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N35
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] & ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] & 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]))) ) ) )

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datab(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'h0000000000000001;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N48
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]))) ) ) )

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000000000000001;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N24
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = ( \FIFO_control_inst|LessThan0~1_combout  & ( \FIFO_control_inst|comb~0_combout  & ( 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & (!\FIFO_control_inst|LessThan0~0_combout  & (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// \ADC_control_inst|adc_ltc2308_inst|measure_done~q ))) ) ) ) # ( !\FIFO_control_inst|LessThan0~1_combout  & ( \FIFO_control_inst|comb~0_combout  & ( (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \ADC_control_inst|adc_ltc2308_inst|measure_done~q )) ) ) )

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datab(!\FIFO_control_inst|LessThan0~0_combout ),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.datae(!\FIFO_control_inst|LessThan0~1_combout ),
	.dataf(!\FIFO_control_inst|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 64'h0000000000050004;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y25_N54
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0505050505050505;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N45
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( \uart_control_inst|uart_counter[0]~DUPLICATE_q  ) ) # ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( \uart_control_inst|uart_counter[0]~DUPLICATE_q  & ( (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ) ) ) ) # ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\uart_control_inst|uart_counter[0]~DUPLICATE_q  & ( 
// (!\FIFO_control_inst|fifo_rdreq~q ) # (\uart_control_inst|uart_counter [1]) ) ) ) # ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\uart_control_inst|uart_counter[0]~DUPLICATE_q  & ( 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ((!\FIFO_control_inst|fifo_rdreq~q ) # 
// (\uart_control_inst|uart_counter [1])))) ) ) )

	.dataa(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datab(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(!\uart_control_inst|uart_counter [1]),
	.datad(!\FIFO_control_inst|fifo_rdreq~q ),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 64'h1101FF0F1111FFFF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N47
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N42
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \ADC_control_inst|adc_ltc2308_inst|measure_done~q  & ( \FIFO_control_inst|LessThan0~0_combout  & ( 
// (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & (\FIFO_control_inst|comb~0_combout  & !\FIFO_control_inst|LessThan0~1_combout )) ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|measure_done~q  & ( 
// !\FIFO_control_inst|LessThan0~0_combout  & ( (!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \FIFO_control_inst|comb~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\FIFO_control_inst|comb~0_combout ),
	.datad(!\FIFO_control_inst|LessThan0~1_combout ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.dataf(!\FIFO_control_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h00000C0C00000C00;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N9
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|write_pos[0]~3 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|write_pos[0]~3_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|write_pos[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[0]~3 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[0]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N26
dffeas \ADC_control_inst|adc_ltc2308_inst|write_pos[0] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|write_pos[0]~3_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|write_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[0] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|write_pos[1]~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|write_pos[1]~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [0] $ (!\ADC_control_inst|adc_ltc2308_inst|write_pos [1]) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|write_pos [1] ) )

	.dataa(gnd),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [1]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|write_pos[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[1]~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[1]~0 .lut_mask = 64'h00FF33CC00FF33CC;
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N8
dffeas \ADC_control_inst|adc_ltc2308_inst|write_pos[1] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|write_pos[1]~0_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|write_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[1] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N39
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add2~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add2~0_combout  = ( \ADC_control_inst|adc_ltc2308_inst|write_pos [1] & ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [2] $ (!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|write_pos [1] & ( \ADC_control_inst|adc_ltc2308_inst|write_pos [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|write_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add2~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add2~0 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \ADC_control_inst|adc_ltc2308_inst|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N44
dffeas \ADC_control_inst|adc_ltc2308_inst|write_pos[2] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add2~0_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[2] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N30
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Add2~1 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Add2~1_combout  = ( \ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( \ADC_control_inst|adc_ltc2308_inst|write_pos [3] ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( 
// !\ADC_control_inst|adc_ltc2308_inst|write_pos [3] $ (((!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]) # (!\ADC_control_inst|adc_ltc2308_inst|write_pos [1]))) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]),
	.datab(gnd),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [1]),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Add2~1 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Add2~1 .lut_mask = 64'h0F5A0F5A0F0F0F0F;
defparam \ADC_control_inst|adc_ltc2308_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N23
dffeas \ADC_control_inst|adc_ltc2308_inst|write_pos[3] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|Add2~1_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[3] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|write_pos[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N35
cyclonev_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N33
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Decoder0~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [1] & ( \ADC_control_inst|adc_ltc2308_inst|write_pos [0] ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|write_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~0 .lut_mask = 64'h5555555500000000;
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[10]~1 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[10]~1_combout  = ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & 
// ((!\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ((\ADC_SDO~input_o ))) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & (\ADC_control_inst|adc_ltc2308_inst|read_data [10])))) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & 
// (\ADC_control_inst|adc_ltc2308_inst|read_data [10])) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [10] ) ) ) # ( 
// \ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [10] ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [10] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|read_data [10]),
	.datac(!\ADC_SDO~input_o ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[10]~1 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[10]~1 .lut_mask = 64'h3333333333331B33;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N40
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[10] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[10]~1_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[10] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N27
cyclonev_lcell_comb \ADC_control_inst|temp[22]~feeder (
// Equation(s):
// \ADC_control_inst|temp[22]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[22]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N33
cyclonev_lcell_comb \ADC_control_inst|temp[16]~1 (
// Equation(s):
// \ADC_control_inst|temp[16]~1_combout  = ( \DAC_control_inst|serial_counter [0] & ( \DAC_control_inst|serial_counter [1] & ( (\ADC_control_inst|wait_measure_done~q  & (\ADC_control_inst|adc_ltc2308_inst|measure_done~q  & (!\DAC_control_inst|serial_counter 
// [2] & !\DAC_control_inst|serial_counter [3]))) ) ) )

	.dataa(!\ADC_control_inst|wait_measure_done~q ),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.datac(!\DAC_control_inst|serial_counter [2]),
	.datad(!\DAC_control_inst|serial_counter [3]),
	.datae(!\DAC_control_inst|serial_counter [0]),
	.dataf(!\DAC_control_inst|serial_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[16]~1 .extended_lut = "off";
defparam \ADC_control_inst|temp[16]~1 .lut_mask = 64'h0000000000001000;
defparam \ADC_control_inst|temp[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N28
dffeas \ADC_control_inst|temp[22] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[22] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N6
cyclonev_lcell_comb \ADC_control_inst|fifo_data[22]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[22]~feeder_combout  = \ADC_control_inst|temp [22]

	.dataa(gnd),
	.datab(!\ADC_control_inst|temp [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[22]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \ADC_control_inst|fifo_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N15
cyclonev_lcell_comb \ADC_control_inst|fifo_data[16]~0 (
// Equation(s):
// \ADC_control_inst|fifo_data[16]~0_combout  = ( \ADC_control_inst|wait_measure_done~q  & ( (!\DAC_control_inst|serial_counter [2] & (\DAC_control_inst|serial_counter [1] & (!\DAC_control_inst|serial_counter [3] & !\DAC_control_inst|serial_counter [0]))) ) 
// )

	.dataa(!\DAC_control_inst|serial_counter [2]),
	.datab(!\DAC_control_inst|serial_counter [1]),
	.datac(!\DAC_control_inst|serial_counter [3]),
	.datad(!\DAC_control_inst|serial_counter [0]),
	.datae(gnd),
	.dataf(!\ADC_control_inst|wait_measure_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[16]~0 .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[16]~0 .lut_mask = 64'h0000000020002000;
defparam \ADC_control_inst|fifo_data[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N8
dffeas \ADC_control_inst|fifo_data[22] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[22] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N0
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N2
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N3
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N5
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N6
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N8
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N9
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N12
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N14
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N15
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N18
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N20
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N21
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N23
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N24
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N26
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N27
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N29
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N30
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N32
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N33
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N35
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y23_N36
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N38
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N0
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N2
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N3
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N5
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N8
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N9
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N11
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N12
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N14
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N15
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N17
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N18
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N20
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N21
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N23
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N24
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N26
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N27
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N29
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N32
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N33
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT  ))
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  = CARRY(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~sumout ),
	.cout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N35
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N36
cyclonev_lcell_comb \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 (
// Equation(s):
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~sumout  = SUM(( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] ) + ( GND ) + ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .extended_lut = "off";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N38
dffeas \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] (
	.clk(\pll|dac_clk~CLKENA0_outclk ),
	.d(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y29_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [22]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_first_bit_number = 22;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_first_bit_number = 22;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N54
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[6]~0 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[6]~0_combout  = ( \ADC_SDO~input_o  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( ((\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  & (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & 
// \ADC_control_inst|adc_ltc2308_inst|write_pos [2]))) # (\ADC_control_inst|adc_ltc2308_inst|read_data [6]) ) ) ) # ( !\ADC_SDO~input_o  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( (\ADC_control_inst|adc_ltc2308_inst|read_data [6] & 
// ((!\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout ) # ((!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]) # (!\ADC_control_inst|adc_ltc2308_inst|write_pos [2])))) ) ) ) # ( \ADC_SDO~input_o  & ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  
// & ( \ADC_control_inst|adc_ltc2308_inst|read_data [6] ) ) ) # ( !\ADC_SDO~input_o  & ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [6] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout ),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|read_data [6]),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datae(!\ADC_SDO~input_o ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[6]~0 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[6]~0 .lut_mask = 64'h3333333333323337;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N13
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[6] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[6]~0_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[6] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y26_N9
cyclonev_lcell_comb \ADC_control_inst|temp[8]~0 (
// Equation(s):
// \ADC_control_inst|temp[8]~0_combout  = ( \DAC_control_inst|serial_counter [0] & ( \ADC_control_inst|adc_ltc2308_inst|measure_done~q  & ( (\ADC_control_inst|wait_measure_done~q  & (!\DAC_control_inst|serial_counter [3] & (!\DAC_control_inst|serial_counter 
// [1] & !\DAC_control_inst|serial_counter [2]))) ) ) )

	.dataa(!\ADC_control_inst|wait_measure_done~q ),
	.datab(!\DAC_control_inst|serial_counter [3]),
	.datac(!\DAC_control_inst|serial_counter [1]),
	.datad(!\DAC_control_inst|serial_counter [2]),
	.datae(!\DAC_control_inst|serial_counter [0]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|measure_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[8]~0 .extended_lut = "off";
defparam \ADC_control_inst|temp[8]~0 .lut_mask = 64'h0000000000004000;
defparam \ADC_control_inst|temp[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N35
dffeas \ADC_control_inst|temp[6] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[6] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N36
cyclonev_lcell_comb \ADC_control_inst|fifo_data[6]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[6]~feeder_combout  = \ADC_control_inst|temp [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|temp [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[6]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADC_control_inst|fifo_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N38
dffeas \ADC_control_inst|fifo_data[6] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[6] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y27_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [6]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_first_bit_number = 6;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_first_bit_number = 6;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N30
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[2]~2 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[2]~2_combout  = ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & 
// (\ADC_control_inst|adc_ltc2308_inst|read_data [2])) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & ((!\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ((\ADC_SDO~input_o ))) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & 
// (\ADC_control_inst|adc_ltc2308_inst|read_data [2])))) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [2] ) ) ) # ( 
// \ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [2] ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [2] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|read_data [2]),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~0_combout ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[2]~2 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[2]~2 .lut_mask = 64'h5555555555555355;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N35
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[2] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[2]~2_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[2] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N55
dffeas \ADC_control_inst|temp[14] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[14] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N30
cyclonev_lcell_comb \ADC_control_inst|fifo_data[14]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[14]~feeder_combout  = \ADC_control_inst|temp [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|temp [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[14]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADC_control_inst|fifo_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N32
dffeas \ADC_control_inst|fifo_data[14] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[14] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y26_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [14]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_first_bit_number = 14;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_first_bit_number = 14;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N24
cyclonev_lcell_comb \uart_control_inst|datatosend~0 (
// Equation(s):
// \uart_control_inst|datatosend~0_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [14] & ( (!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) # ((!\uart_control_inst|uart_counter [1] & 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [22])) # (\uart_control_inst|uart_counter [1] & ((\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6])))) ) ) # ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [14] & ( (!\uart_control_inst|uart_counter[0]~DUPLICATE_q  & (!\uart_control_inst|uart_counter [1])) # (\uart_control_inst|uart_counter[0]~DUPLICATE_q  & 
// ((!\uart_control_inst|uart_counter [1] & (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [22])) # (\uart_control_inst|uart_counter [1] & 
// ((\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]))))) ) )

	.dataa(!\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.datab(!\uart_control_inst|uart_counter [1]),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [22]),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datae(gnd),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|datatosend~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|datatosend~0 .extended_lut = "off";
defparam \uart_control_inst|datatosend~0 .lut_mask = 64'h8C9D8C9DAEBFAEBF;
defparam \uart_control_inst|datatosend~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y29_N26
dffeas \uart_control_inst|datatosend[6] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|datatosend~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|datatosend [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|datatosend[6] .is_wysiwyg = "true";
defparam \uart_control_inst|datatosend[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N9
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Decoder0~1 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [0] & ( \ADC_control_inst|adc_ltc2308_inst|write_pos [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|write_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~1 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~1 .lut_mask = 64'h00000000FFFF0000;
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[5]~3 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[5]~3_combout  = ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & ( (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & 
// (\ADC_control_inst|adc_ltc2308_inst|read_data [5])) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & ((!\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & (\ADC_control_inst|adc_ltc2308_inst|read_data [5])) # 
// (\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ((\ADC_SDO~input_o ))))) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [5] ) ) 
// ) # ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [5] ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [5] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|read_data [5]),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[5]~3 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[5]~3 .lut_mask = 64'h5555555555555553;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N23
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[5] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[5]~3_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[5] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N12
cyclonev_lcell_comb \ADC_control_inst|temp[5]~feeder (
// Equation(s):
// \ADC_control_inst|temp[5]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[5]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N13
dffeas \ADC_control_inst|temp[5] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[5] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N45
cyclonev_lcell_comb \ADC_control_inst|fifo_data[5]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[5]~feeder_combout  = ( \ADC_control_inst|temp [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|temp [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[5]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|fifo_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N47
dffeas \ADC_control_inst|fifo_data[5] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[5] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y29_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [5]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_first_bit_number = 5;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_first_bit_number = 5;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N48
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[9]~5 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[9]~5_combout  = ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & 
// ((!\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ((\ADC_SDO~input_o ))) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & (\ADC_control_inst|adc_ltc2308_inst|read_data [9])))) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & 
// (\ADC_control_inst|adc_ltc2308_inst|read_data [9])) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [9] ) ) ) # ( 
// \ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [9] ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [9] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|read_data [9]),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[9]~5 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[9]~5 .lut_mask = 64'h5555555555553555;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N53
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[9] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[9]~5_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[9] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N12
cyclonev_lcell_comb \ADC_control_inst|temp[21]~feeder (
// Equation(s):
// \ADC_control_inst|temp[21]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[21]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N13
dffeas \ADC_control_inst|temp[21] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[21] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N48
cyclonev_lcell_comb \ADC_control_inst|fifo_data[21]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[21]~feeder_combout  = \ADC_control_inst|temp [21]

	.dataa(gnd),
	.datab(!\ADC_control_inst|temp [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[21]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \ADC_control_inst|fifo_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N50
dffeas \ADC_control_inst|fifo_data[21] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[21] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y31_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [21]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_first_bit_number = 21;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_first_bit_number = 21;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[1]~4 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[1]~4_combout  = ( \ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [1] ) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & (((\ADC_control_inst|adc_ltc2308_inst|read_data [1])))) # 
// (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & ((!\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & ((\ADC_control_inst|adc_ltc2308_inst|read_data [1]))) # (\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout  & (\ADC_SDO~input_o )))) ) ) ) 
// # ( \ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [1] ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( 
// !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [1] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|read_data [1]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~1_combout ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[1]~4 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[1]~4 .lut_mask = 64'h0F0F0F0F0F1B0F0F;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N5
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[1] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[1]~4_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[1] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N59
dffeas \ADC_control_inst|temp[13] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[13] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N15
cyclonev_lcell_comb \ADC_control_inst|fifo_data[13]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[13]~feeder_combout  = \ADC_control_inst|temp [13]

	.dataa(gnd),
	.datab(!\ADC_control_inst|temp [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[13]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \ADC_control_inst|fifo_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N17
dffeas \ADC_control_inst|fifo_data[13] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[13] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y25_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [13]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_first_bit_number = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_first_bit_number = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N27
cyclonev_lcell_comb \uart_control_inst|datatosend~1 (
// Equation(s):
// \uart_control_inst|datatosend~1_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [13] & ( (!\uart_control_inst|uart_counter[0]~DUPLICATE_q  & (\uart_control_inst|uart_counter [1])) # 
// (\uart_control_inst|uart_counter[0]~DUPLICATE_q  & ((!\uart_control_inst|uart_counter [1] & ((\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [21]))) # (\uart_control_inst|uart_counter [1] & 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5])))) ) ) # ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [13] & ( 
// (\uart_control_inst|uart_counter[0]~DUPLICATE_q  & ((!\uart_control_inst|uart_counter [1] & ((\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [21]))) # (\uart_control_inst|uart_counter [1] & 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5])))) ) )

	.dataa(!\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.datab(!\uart_control_inst|uart_counter [1]),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [21]),
	.datae(gnd),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|datatosend~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|datatosend~1 .extended_lut = "off";
defparam \uart_control_inst|datatosend~1 .lut_mask = 64'h0145014523672367;
defparam \uart_control_inst|datatosend~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y29_N29
dffeas \uart_control_inst|datatosend[5] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|datatosend~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|datatosend [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|datatosend[5] .is_wysiwyg = "true";
defparam \uart_control_inst|datatosend[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N27
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Decoder0~3 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  = ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [1] & ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|write_pos [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~3 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~3 .lut_mask = 64'hFF000000FF000000;
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N0
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[7]~11 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[7]~11_combout  = ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & 
// (((\ADC_control_inst|adc_ltc2308_inst|read_data [7])))) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & ((!\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ((\ADC_control_inst|adc_ltc2308_inst|read_data [7]))) # 
// (\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & (\ADC_SDO~input_o )))) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [7] ) ) ) 
// # ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [7] ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [7] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|read_data [7]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[7]~11 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[7]~11 .lut_mask = 64'h0F0F0F0F0F0F0F1B;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N38
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[7] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[7]~11_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[7] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N3
cyclonev_lcell_comb \ADC_control_inst|temp[19]~feeder (
// Equation(s):
// \ADC_control_inst|temp[19]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[19]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N4
dffeas \ADC_control_inst|temp[19] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[19] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N21
cyclonev_lcell_comb \ADC_control_inst|fifo_data[19]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[19]~feeder_combout  = \ADC_control_inst|temp [19]

	.dataa(!\ADC_control_inst|temp [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[19]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \ADC_control_inst|fifo_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N23
dffeas \ADC_control_inst|fifo_data[19] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[19] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y24_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [19]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_first_bit_number = 19;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_first_bit_number = 19;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N54
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[3]~9 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[3]~9_combout  = ( \ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [3] ) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( (!\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & (((\ADC_control_inst|adc_ltc2308_inst|read_data [3])))) # 
// (\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & ((!\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & ((\ADC_control_inst|adc_ltc2308_inst|read_data [3]))) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & (\ADC_SDO~input_o )))) ) ) ) # ( 
// \ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [3] ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( 
// !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( \ADC_control_inst|adc_ltc2308_inst|read_data [3] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout ),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|read_data [3]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[3]~9 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[3]~9 .lut_mask = 64'h00FF00FF01FB00FF;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N17
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[3] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[3]~9_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[3] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N48
cyclonev_lcell_comb \ADC_control_inst|temp[3]~feeder (
// Equation(s):
// \ADC_control_inst|temp[3]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[3]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N49
dffeas \ADC_control_inst|temp[3] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[3] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N3
cyclonev_lcell_comb \ADC_control_inst|fifo_data[3]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[3]~feeder_combout  = \ADC_control_inst|temp [3]

	.dataa(gnd),
	.datab(!\ADC_control_inst|temp [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[3]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \ADC_control_inst|fifo_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N5
dffeas \ADC_control_inst|fifo_data[3] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[3] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y28_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [3]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_first_bit_number = 3;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_first_bit_number = 3;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N18
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[11]~10 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[11]~10_combout  = ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & ( \ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( \ADC_control_inst|adc_ltc2308_inst|read_data [11] ) ) ) # ( 
// !\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & ( \ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( \ADC_control_inst|adc_ltc2308_inst|read_data [11] ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & ( 
// !\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & ((!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ((\ADC_control_inst|adc_ltc2308_inst|read_data [11]))) # 
// (\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & (\ADC_SDO~input_o )))) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & (((\ADC_control_inst|adc_ltc2308_inst|read_data [11])))) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout  & 
// ( !\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & ( \ADC_control_inst|adc_ltc2308_inst|read_data [11] ) ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|read_data [11]),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~3_combout ),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[11]~10 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[11]~10 .lut_mask = 64'h00FF02F700FF00FF;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[11] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[11]~10_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[11] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N33
cyclonev_lcell_comb \ADC_control_inst|temp[11]~feeder (
// Equation(s):
// \ADC_control_inst|temp[11]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[11]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N34
dffeas \ADC_control_inst|temp[11] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[11] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N36
cyclonev_lcell_comb \ADC_control_inst|fifo_data[11]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[11]~feeder_combout  = ( \ADC_control_inst|temp [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|temp [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[11]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|fifo_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N38
dffeas \ADC_control_inst|fifo_data[11] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[11] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y26_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [11]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_first_bit_number = 11;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_first_bit_number = 11;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N6
cyclonev_lcell_comb \uart_control_inst|datatosend~3 (
// Equation(s):
// \uart_control_inst|datatosend~3_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [11] & ( 
// ((\uart_control_inst|uart_counter [0] & \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [19])) # (\uart_control_inst|uart_counter [1]) ) ) ) # ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [11] & ( (!\uart_control_inst|uart_counter [0] & 
// ((\uart_control_inst|uart_counter [1]))) # (\uart_control_inst|uart_counter [0] & (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [19] & !\uart_control_inst|uart_counter [1])) ) ) ) # ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [11] & ( (\uart_control_inst|uart_counter [0] & 
// ((\uart_control_inst|uart_counter [1]) # (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [19]))) ) ) ) # ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [11] & ( (\uart_control_inst|uart_counter [0] & (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [19] & 
// !\uart_control_inst|uart_counter [1])) ) ) )

	.dataa(!\uart_control_inst|uart_counter [0]),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [19]),
	.datad(!\uart_control_inst|uart_counter [1]),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|datatosend~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|datatosend~3 .extended_lut = "off";
defparam \uart_control_inst|datatosend~3 .lut_mask = 64'h0500055505AA05FF;
defparam \uart_control_inst|datatosend~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N8
dffeas \uart_control_inst|datatosend[3] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|datatosend~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|datatosend [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|datatosend[3] .is_wysiwyg = "true";
defparam \uart_control_inst|datatosend[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|Decoder0~2 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout  = (\ADC_control_inst|adc_ltc2308_inst|write_pos [1] & \ADC_control_inst|adc_ltc2308_inst|write_pos [0])

	.dataa(gnd),
	.datab(!\ADC_control_inst|adc_ltc2308_inst|write_pos [1]),
	.datac(gnd),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|write_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~2 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~2 .lut_mask = 64'h0033003300330033;
defparam \ADC_control_inst|adc_ltc2308_inst|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N15
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[8]~7 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[8]~7_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [8] & ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout  & ( (((!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ) # 
// (\ADC_control_inst|adc_ltc2308_inst|write_pos [2])) # (\ADC_SDO~input_o )) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [3]) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|read_data [8] & ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout  & ( 
// (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & (\ADC_SDO~input_o  & (!\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ))) ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|read_data [8] & ( 
// !\ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout  ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|read_data [8]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[8]~7 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[8]~7 .lut_mask = 64'h0000FFFF0020FF7F;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N59
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[8] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[8]~7_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[8] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N15
cyclonev_lcell_comb \ADC_control_inst|temp[20]~feeder (
// Equation(s):
// \ADC_control_inst|temp[20]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[20]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N16
dffeas \ADC_control_inst|temp[20] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[20] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N15
cyclonev_lcell_comb \ADC_control_inst|fifo_data[20]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[20]~feeder_combout  = \ADC_control_inst|temp [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|temp [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[20]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADC_control_inst|fifo_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N17
dffeas \ADC_control_inst|fifo_data[20] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[20] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y28_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [20]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_first_bit_number = 20;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_first_bit_number = 20;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N27
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[0]~8 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[0]~8_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [0] & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]) # 
// (((!\ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout ) # (\ADC_control_inst|adc_ltc2308_inst|write_pos [2])) # (\ADC_SDO~input_o )) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|read_data [0] & ( \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  & ( 
// (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & (\ADC_SDO~input_o  & (!\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & \ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout ))) ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|read_data [0] & ( 
// !\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q  ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|read_data [0]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[0]~8 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[0]~8 .lut_mask = 64'h0000FFFF0010FFBF;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N26
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[0] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[0]~8_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[0] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N0
cyclonev_lcell_comb \ADC_control_inst|temp[12]~feeder (
// Equation(s):
// \ADC_control_inst|temp[12]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[12]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N1
dffeas \ADC_control_inst|temp[12] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[12] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N39
cyclonev_lcell_comb \ADC_control_inst|fifo_data[12]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[12]~feeder_combout  = \ADC_control_inst|temp [12]

	.dataa(!\ADC_control_inst|temp [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[12]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \ADC_control_inst|fifo_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N41
dffeas \ADC_control_inst|fifo_data[12] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[12] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y27_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [12]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_first_bit_number = 12;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_first_bit_number = 12;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N45
cyclonev_lcell_comb \ADC_control_inst|adc_ltc2308_inst|read_data[4]~6 (
// Equation(s):
// \ADC_control_inst|adc_ltc2308_inst|read_data[4]~6_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [4] & ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout  & ( (!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]) # 
// (((!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]) # (!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q )) # (\ADC_SDO~input_o )) ) ) ) # ( !\ADC_control_inst|adc_ltc2308_inst|read_data [4] & ( \ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout  & 
// ( (\ADC_control_inst|adc_ltc2308_inst|write_pos [3] & (\ADC_SDO~input_o  & (\ADC_control_inst|adc_ltc2308_inst|write_pos [2] & \ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ))) ) ) ) # ( \ADC_control_inst|adc_ltc2308_inst|read_data [4] & ( 
// !\ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout  ) )

	.dataa(!\ADC_control_inst|adc_ltc2308_inst|write_pos [3]),
	.datab(!\ADC_SDO~input_o ),
	.datac(!\ADC_control_inst|adc_ltc2308_inst|write_pos [2]),
	.datad(!\ADC_control_inst|adc_ltc2308_inst|clk_enable_o~q ),
	.datae(!\ADC_control_inst|adc_ltc2308_inst|read_data [4]),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|adc_ltc2308_inst|read_data[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[4]~6 .extended_lut = "off";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[4]~6 .lut_mask = 64'h0000FFFF0001FFFB;
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \ADC_control_inst|adc_ltc2308_inst|read_data[4] (
	.clk(!\pll|adc_clk_delay~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data[4]~6_combout ),
	.clrn(!\ADC_control_inst|adc_ltc2308_inst|reset_n~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|adc_ltc2308_inst|read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[4] .is_wysiwyg = "true";
defparam \ADC_control_inst|adc_ltc2308_inst|read_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N31
dffeas \ADC_control_inst|temp[4] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[4] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N51
cyclonev_lcell_comb \ADC_control_inst|fifo_data[4]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[4]~feeder_combout  = \ADC_control_inst|temp [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|temp [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[4]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADC_control_inst|fifo_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N53
dffeas \ADC_control_inst|fifo_data[4] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[4] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y24_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [4]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N24
cyclonev_lcell_comb \uart_control_inst|datatosend~2 (
// Equation(s):
// \uart_control_inst|datatosend~2_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [12] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( 
// (!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) # ((\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [20]) # (\uart_control_inst|uart_counter [1])) ) ) ) # ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [12] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\uart_control_inst|uart_counter[0]~DUPLICATE_q  & 
// (!\uart_control_inst|uart_counter [1])) # (\uart_control_inst|uart_counter[0]~DUPLICATE_q  & ((\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [20]) # (\uart_control_inst|uart_counter [1]))) ) ) ) # ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [12] & ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) 
// # ((!\uart_control_inst|uart_counter [1] & \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [20])) ) ) ) # ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [12] & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\uart_control_inst|uart_counter [1] & ((!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) # 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [20]))) ) ) )

	.dataa(!\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.datab(!\uart_control_inst|uart_counter [1]),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [20]),
	.datad(gnd),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [12]),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|datatosend~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|datatosend~2 .extended_lut = "off";
defparam \uart_control_inst|datatosend~2 .lut_mask = 64'h8C8CAEAE9D9DBFBF;
defparam \uart_control_inst|datatosend~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N26
dffeas \uart_control_inst|datatosend[4] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|datatosend~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|datatosend [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|datatosend[4] .is_wysiwyg = "true";
defparam \uart_control_inst|datatosend[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N54
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Selector5~0 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Selector5~0_combout  = ( \uart_control_inst|datatosend [3] & ( \uart_control_inst|datatosend [4] & ( (!\uart_control_inst|uarttx_inst|cnt [5]) # ((!\uart_control_inst|uarttx_inst|cnt [4] & ((\uart_control_inst|datatosend 
// [5]))) # (\uart_control_inst|uarttx_inst|cnt [4] & (\uart_control_inst|datatosend [6]))) ) ) ) # ( !\uart_control_inst|datatosend [3] & ( \uart_control_inst|datatosend [4] & ( (!\uart_control_inst|uarttx_inst|cnt [5] & 
// (((\uart_control_inst|uarttx_inst|cnt [4])))) # (\uart_control_inst|uarttx_inst|cnt [5] & ((!\uart_control_inst|uarttx_inst|cnt [4] & ((\uart_control_inst|datatosend [5]))) # (\uart_control_inst|uarttx_inst|cnt [4] & (\uart_control_inst|datatosend [6])))) 
// ) ) ) # ( \uart_control_inst|datatosend [3] & ( !\uart_control_inst|datatosend [4] & ( (!\uart_control_inst|uarttx_inst|cnt [5] & (((!\uart_control_inst|uarttx_inst|cnt [4])))) # (\uart_control_inst|uarttx_inst|cnt [5] & 
// ((!\uart_control_inst|uarttx_inst|cnt [4] & ((\uart_control_inst|datatosend [5]))) # (\uart_control_inst|uarttx_inst|cnt [4] & (\uart_control_inst|datatosend [6])))) ) ) ) # ( !\uart_control_inst|datatosend [3] & ( !\uart_control_inst|datatosend [4] & ( 
// (\uart_control_inst|uarttx_inst|cnt [5] & ((!\uart_control_inst|uarttx_inst|cnt [4] & ((\uart_control_inst|datatosend [5]))) # (\uart_control_inst|uarttx_inst|cnt [4] & (\uart_control_inst|datatosend [6])))) ) ) )

	.dataa(!\uart_control_inst|datatosend [6]),
	.datab(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datac(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datad(!\uart_control_inst|datatosend [5]),
	.datae(!\uart_control_inst|datatosend [3]),
	.dataf(!\uart_control_inst|datatosend [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Selector5~0 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Selector5~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \uart_control_inst|uarttx_inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N12
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Selector7~0 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Selector7~0_combout  = ( \uart_control_inst|uarttx_inst|send~q  & ( (!\uart_control_inst|uarttx_inst|cnt [0] & (!\uart_control_inst|uarttx_inst|cnt [2] & (!\uart_control_inst|uarttx_inst|cnt [3] & 
// !\uart_control_inst|uarttx_inst|cnt [1]))) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [0]),
	.datab(!\uart_control_inst|uarttx_inst|cnt [2]),
	.datac(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [1]),
	.datae(gnd),
	.dataf(!\uart_control_inst|uarttx_inst|send~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Selector7~0 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Selector7~0 .lut_mask = 64'h0000000080008000;
defparam \uart_control_inst|uarttx_inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N21
cyclonev_lcell_comb \ADC_control_inst|temp[7]~feeder (
// Equation(s):
// \ADC_control_inst|temp[7]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[7]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N22
dffeas \ADC_control_inst|temp[7] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[7] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N54
cyclonev_lcell_comb \ADC_control_inst|fifo_data[7]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[7]~feeder_combout  = \ADC_control_inst|temp [7]

	.dataa(gnd),
	.datab(!\ADC_control_inst|temp [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[7]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \ADC_control_inst|fifo_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N56
dffeas \ADC_control_inst|fifo_data[7] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[7] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y30_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [7]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_first_bit_number = 7;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_first_bit_number = 7;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N24
cyclonev_lcell_comb \ADC_control_inst|temp[15]~feeder (
// Equation(s):
// \ADC_control_inst|temp[15]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[15]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N25
dffeas \ADC_control_inst|temp[15] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[15] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N24
cyclonev_lcell_comb \ADC_control_inst|fifo_data[15]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[15]~feeder_combout  = \ADC_control_inst|temp [15]

	.dataa(gnd),
	.datab(!\ADC_control_inst|temp [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[15]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \ADC_control_inst|fifo_data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N26
dffeas \ADC_control_inst|fifo_data[15] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[15] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y30_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [15]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_first_bit_number = 15;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_first_bit_number = 15;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N45
cyclonev_lcell_comb \ADC_control_inst|temp[23]~feeder (
// Equation(s):
// \ADC_control_inst|temp[23]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[23]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N46
dffeas \ADC_control_inst|temp[23] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[23] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N26
dffeas \ADC_control_inst|fifo_data[23] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|temp [23]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[23] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y28_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [23]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_first_bit_number = 23;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_first_bit_number = 23;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N3
cyclonev_lcell_comb \uart_control_inst|datatosend~7 (
// Equation(s):
// \uart_control_inst|datatosend~7_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [15] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [23] & ( 
// (!\uart_control_inst|uart_counter [0] & (\uart_control_inst|uart_counter [1])) # (\uart_control_inst|uart_counter [0] & ((!\uart_control_inst|uart_counter [1]) # (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b 
// [7]))) ) ) ) # ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [15] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [23] & ( (\uart_control_inst|uart_counter 
// [0] & ((!\uart_control_inst|uart_counter [1]) # (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]))) ) ) ) # ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b 
// [15] & ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [23] & ( (\uart_control_inst|uart_counter [1] & ((!\uart_control_inst|uart_counter [0]) # 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]))) ) ) ) # ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [15] & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [23] & ( (\uart_control_inst|uart_counter [0] & (\uart_control_inst|uart_counter [1] & 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7])) ) ) )

	.dataa(!\uart_control_inst|uart_counter [0]),
	.datab(!\uart_control_inst|uart_counter [1]),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.datad(gnd),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [15]),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|datatosend~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|datatosend~7 .extended_lut = "off";
defparam \uart_control_inst|datatosend~7 .lut_mask = 64'h0101232345456767;
defparam \uart_control_inst|datatosend~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y30_N5
dffeas \uart_control_inst|datatosend[7] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|datatosend~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|datatosend [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|datatosend[7] .is_wysiwyg = "true";
defparam \uart_control_inst|datatosend[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N42
cyclonev_lcell_comb \ADC_control_inst|temp[16]~feeder (
// Equation(s):
// \ADC_control_inst|temp[16]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[16]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N43
dffeas \ADC_control_inst|temp[16] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[16] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N18
cyclonev_lcell_comb \ADC_control_inst|fifo_data[16]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[16]~feeder_combout  = \ADC_control_inst|temp [16]

	.dataa(gnd),
	.datab(!\ADC_control_inst|temp [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[16]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \ADC_control_inst|fifo_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N20
dffeas \ADC_control_inst|fifo_data[16] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[16] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y23_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [16]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_first_bit_number = 16;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_first_bit_number = 16;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N39
cyclonev_lcell_comb \ADC_control_inst|temp[8]~feeder (
// Equation(s):
// \ADC_control_inst|temp[8]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[8]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N41
dffeas \ADC_control_inst|temp[8] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[8] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N9
cyclonev_lcell_comb \ADC_control_inst|fifo_data[8]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[8]~feeder_combout  = \ADC_control_inst|temp [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|temp [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[8]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADC_control_inst|fifo_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N11
dffeas \ADC_control_inst|fifo_data[8] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[8] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y22_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [8]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_first_bit_number = 8;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_first_bit_number = 8;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N18
cyclonev_lcell_comb \ADC_control_inst|temp[0]~feeder (
// Equation(s):
// \ADC_control_inst|temp[0]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[0]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N20
dffeas \ADC_control_inst|temp[0] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[0] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N18
cyclonev_lcell_comb \ADC_control_inst|fifo_data[0]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[0]~feeder_combout  = \ADC_control_inst|temp [0]

	.dataa(gnd),
	.datab(!\ADC_control_inst|temp [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[0]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \ADC_control_inst|fifo_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N20
dffeas \ADC_control_inst|fifo_data[0] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[0] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y23_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [0]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \uart_control_inst|datatosend~4 (
// Equation(s):
// \uart_control_inst|datatosend~4_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( 
// ((!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) # (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [16])) # (\uart_control_inst|uart_counter [1]) ) ) ) # ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( (!\uart_control_inst|uart_counter [1] & 
// ((!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) # (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [16]))) # (\uart_control_inst|uart_counter [1] & (\uart_control_inst|uart_counter[0]~DUPLICATE_q )) ) ) ) # 
// ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8] & ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( (!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) 
// # ((!\uart_control_inst|uart_counter [1] & \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [16])) ) ) ) # ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8] & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( (!\uart_control_inst|uart_counter [1] & ((!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) # 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [16]))) ) ) )

	.dataa(gnd),
	.datab(!\uart_control_inst|uart_counter [1]),
	.datac(!\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [16]),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [8]),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|datatosend~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|datatosend~4 .extended_lut = "off";
defparam \uart_control_inst|datatosend~4 .lut_mask = 64'hC0CCF0FCC3CFF3FF;
defparam \uart_control_inst|datatosend~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N14
dffeas \uart_control_inst|datatosend[0] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|datatosend~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|datatosend [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|datatosend[0] .is_wysiwyg = "true";
defparam \uart_control_inst|datatosend[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N51
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Selector7~2 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Selector7~2_combout  = ( \uart_control_inst|datatosend [0] & ( (!\uart_control_inst|uarttx_inst|presult~q  $ (!\uart_control_inst|datatosend [7])) # (\uart_control_inst|uarttx_inst|cnt [4]) ) ) # ( 
// !\uart_control_inst|datatosend [0] & ( (!\uart_control_inst|uarttx_inst|cnt [4] & (!\uart_control_inst|uarttx_inst|presult~q  $ (!\uart_control_inst|datatosend [7]))) ) )

	.dataa(gnd),
	.datab(!\uart_control_inst|uarttx_inst|presult~q ),
	.datac(!\uart_control_inst|datatosend [7]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datae(gnd),
	.dataf(!\uart_control_inst|datatosend [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Selector7~2 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Selector7~2 .lut_mask = 64'h3C003C003CFF3CFF;
defparam \uart_control_inst|uarttx_inst|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N33
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Selector5~4 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Selector5~4_combout  = ( \uart_control_inst|uarttx_inst|presult~q  & ( \uart_control_inst|datatosend [6] & ( (!\uart_control_inst|uarttx_inst|cnt [4] & !\uart_control_inst|datatosend [5]) ) ) ) # ( 
// !\uart_control_inst|uarttx_inst|presult~q  & ( \uart_control_inst|datatosend [6] & ( (\uart_control_inst|datatosend [5]) # (\uart_control_inst|uarttx_inst|cnt [4]) ) ) ) # ( \uart_control_inst|uarttx_inst|presult~q  & ( !\uart_control_inst|datatosend [6] 
// & ( (!\uart_control_inst|datatosend [5]) # (\uart_control_inst|uarttx_inst|cnt [4]) ) ) ) # ( !\uart_control_inst|uarttx_inst|presult~q  & ( !\uart_control_inst|datatosend [6] & ( (!\uart_control_inst|uarttx_inst|cnt [4] & \uart_control_inst|datatosend 
// [5]) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_control_inst|datatosend [5]),
	.datae(!\uart_control_inst|uarttx_inst|presult~q ),
	.dataf(!\uart_control_inst|datatosend [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Selector5~4 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Selector5~4 .lut_mask = 64'h00AAFF5555FFAA00;
defparam \uart_control_inst|uarttx_inst|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N9
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Selector5~2 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Selector5~2_combout  = ( \uart_control_inst|datatosend [4] & ( \uart_control_inst|datatosend [3] & ( !\uart_control_inst|uarttx_inst|presult~q  ) ) ) # ( !\uart_control_inst|datatosend [4] & ( \uart_control_inst|datatosend 
// [3] & ( !\uart_control_inst|uarttx_inst|cnt [4] $ (\uart_control_inst|uarttx_inst|presult~q ) ) ) ) # ( \uart_control_inst|datatosend [4] & ( !\uart_control_inst|datatosend [3] & ( !\uart_control_inst|uarttx_inst|cnt [4] $ 
// (!\uart_control_inst|uarttx_inst|presult~q ) ) ) ) # ( !\uart_control_inst|datatosend [4] & ( !\uart_control_inst|datatosend [3] & ( \uart_control_inst|uarttx_inst|presult~q  ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datab(gnd),
	.datac(!\uart_control_inst|uarttx_inst|presult~q ),
	.datad(gnd),
	.datae(!\uart_control_inst|datatosend [4]),
	.dataf(!\uart_control_inst|datatosend [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Selector5~2 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Selector5~2 .lut_mask = 64'h0F0F5A5AA5A5F0F0;
defparam \uart_control_inst|uarttx_inst|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N54
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Selector5~1 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Selector5~1_combout  = ( \uart_control_inst|datatosend [0] & ( (\uart_control_inst|uarttx_inst|presult~q ) # (\uart_control_inst|uarttx_inst|cnt [4]) ) ) # ( !\uart_control_inst|datatosend [0] & ( 
// (!\uart_control_inst|uarttx_inst|cnt [4] & \uart_control_inst|uarttx_inst|presult~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datad(!\uart_control_inst|uarttx_inst|presult~q ),
	.datae(gnd),
	.dataf(!\uart_control_inst|datatosend [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Selector5~1 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Selector5~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \uart_control_inst|uarttx_inst|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N45
cyclonev_lcell_comb \ADC_control_inst|temp[18]~feeder (
// Equation(s):
// \ADC_control_inst|temp[18]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[18]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N46
dffeas \ADC_control_inst|temp[18] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[18] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N51
cyclonev_lcell_comb \ADC_control_inst|fifo_data[18]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[18]~feeder_combout  = \ADC_control_inst|temp [18]

	.dataa(gnd),
	.datab(!\ADC_control_inst|temp [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[18]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \ADC_control_inst|fifo_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N53
dffeas \ADC_control_inst|fifo_data[18] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[18] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y31_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [18]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_first_bit_number = 18;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_first_bit_number = 18;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N51
cyclonev_lcell_comb \ADC_control_inst|temp[10]~feeder (
// Equation(s):
// \ADC_control_inst|temp[10]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[10]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N52
dffeas \ADC_control_inst|temp[10] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[10] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N45
cyclonev_lcell_comb \ADC_control_inst|fifo_data[10]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[10]~feeder_combout  = \ADC_control_inst|temp [10]

	.dataa(!\ADC_control_inst|temp [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[10]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \ADC_control_inst|fifo_data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N47
dffeas \ADC_control_inst|fifo_data[10] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[10] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y25_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [10]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_first_bit_number = 10;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_first_bit_number = 10;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y26_N7
dffeas \ADC_control_inst|temp[2] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[2] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N33
cyclonev_lcell_comb \ADC_control_inst|fifo_data[2]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[2]~feeder_combout  = \ADC_control_inst|temp [2]

	.dataa(!\ADC_control_inst|temp [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[2]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \ADC_control_inst|fifo_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N35
dffeas \ADC_control_inst|fifo_data[2] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[2] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X57_Y26_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [2]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X38_Y29_N18
cyclonev_lcell_comb \uart_control_inst|datatosend~5 (
// Equation(s):
// \uart_control_inst|datatosend~5_combout  = ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [10] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( 
// (!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) # ((\uart_control_inst|uart_counter [1]) # (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [18])) ) ) ) # ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [10] & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\uart_control_inst|uart_counter[0]~DUPLICATE_q  & 
// ((!\uart_control_inst|uart_counter [1]))) # (\uart_control_inst|uart_counter[0]~DUPLICATE_q  & ((\uart_control_inst|uart_counter [1]) # (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [18]))) ) ) ) # ( 
// \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [10] & ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) 
// # ((\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [18] & !\uart_control_inst|uart_counter [1])) ) ) ) # ( !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [10] & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\uart_control_inst|uart_counter [1] & ((!\uart_control_inst|uart_counter[0]~DUPLICATE_q ) # 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [18]))) ) ) )

	.dataa(!\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [18]),
	.datad(!\uart_control_inst|uart_counter [1]),
	.datae(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [10]),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|datatosend~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|datatosend~5 .extended_lut = "off";
defparam \uart_control_inst|datatosend~5 .lut_mask = 64'hAF00AFAAAF55AFFF;
defparam \uart_control_inst|datatosend~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y29_N20
dffeas \uart_control_inst|datatosend[2] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|datatosend~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|datatosend [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|datatosend[2] .is_wysiwyg = "true";
defparam \uart_control_inst|datatosend[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \ADC_control_inst|temp[17]~feeder (
// Equation(s):
// \ADC_control_inst|temp[17]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[17]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N37
dffeas \ADC_control_inst|temp[17] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[17] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N2
dffeas \ADC_control_inst|fifo_data[17] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|temp [17]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[17] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y27_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [17]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_first_bit_number = 17;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_first_bit_number = 17;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y26_N10
dffeas \ADC_control_inst|temp[1] (
	.clk(\pll|adc_clk~q ),
	.d(gnd),
	.asdata(\ADC_control_inst|adc_ltc2308_inst|read_data [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[1] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N42
cyclonev_lcell_comb \ADC_control_inst|fifo_data[1]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[1]~feeder_combout  = \ADC_control_inst|temp [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|temp [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[1]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADC_control_inst|fifo_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N44
dffeas \ADC_control_inst|fifo_data[1] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[1] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y26_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [1]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N36
cyclonev_lcell_comb \ADC_control_inst|temp[9]~feeder (
// Equation(s):
// \ADC_control_inst|temp[9]~feeder_combout  = ( \ADC_control_inst|adc_ltc2308_inst|read_data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADC_control_inst|adc_ltc2308_inst|read_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|temp[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|temp[9]~feeder .extended_lut = "off";
defparam \ADC_control_inst|temp[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_control_inst|temp[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N37
dffeas \ADC_control_inst|temp[9] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|temp[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|temp[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|temp[9] .is_wysiwyg = "true";
defparam \ADC_control_inst|temp[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N12
cyclonev_lcell_comb \ADC_control_inst|fifo_data[9]~feeder (
// Equation(s):
// \ADC_control_inst|fifo_data[9]~feeder_combout  = \ADC_control_inst|temp [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADC_control_inst|temp [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_control_inst|fifo_data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[9]~feeder .extended_lut = "off";
defparam \ADC_control_inst|fifo_data[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADC_control_inst|fifo_data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N14
dffeas \ADC_control_inst|fifo_data[9] (
	.clk(\pll|adc_clk~q ),
	.d(\ADC_control_inst|fifo_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC_control_inst|fifo_data[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC_control_inst|fifo_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_control_inst|fifo_data[9] .is_wysiwyg = "true";
defparam \ADC_control_inst|fifo_data[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y25_N0
cyclonev_ram_block \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 (
	.portawe(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|dac_clk~CLKENA0_outclk ),
	.clk1(\pll|dac_clk~CLKENA0_outclk ),
	.ena0(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ADC_control_inst|fifo_data [9]}),
	.portaaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .clk0_core_clock_enable = "ena0";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .clk1_core_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .clk1_input_clock_enable = "ena1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .logical_ram_name = "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .operation_mode = "dual_port";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_first_bit_number = 9;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_address_width = 13;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_first_bit_number = 9;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_last_address = 8191;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 8192;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 24;
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .port_b_read_enable_clock = "clock1";
defparam \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N45
cyclonev_lcell_comb \uart_control_inst|datatosend~6 (
// Equation(s):
// \uart_control_inst|datatosend~6_combout  = ( \uart_control_inst|uart_counter[0]~DUPLICATE_q  & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] & ( (!\uart_control_inst|uart_counter [1] & 
// (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [17])) # (\uart_control_inst|uart_counter [1] & ((\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]))) ) ) ) # ( 
// !\uart_control_inst|uart_counter[0]~DUPLICATE_q  & ( \FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] & ( \uart_control_inst|uart_counter [1] ) ) ) # ( \uart_control_inst|uart_counter[0]~DUPLICATE_q  & ( 
// !\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9] & ( (!\uart_control_inst|uart_counter [1] & (\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [17])) # 
// (\uart_control_inst|uart_counter [1] & ((\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]))) ) ) )

	.dataa(!\uart_control_inst|uart_counter [1]),
	.datab(gnd),
	.datac(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [17]),
	.datad(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datae(!\uart_control_inst|uart_counter[0]~DUPLICATE_q ),
	.dataf(!\FIFO_control_inst|FIFO1_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|datatosend~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|datatosend~6 .extended_lut = "off";
defparam \uart_control_inst|datatosend~6 .lut_mask = 64'h00000A5F55550A5F;
defparam \uart_control_inst|datatosend~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N47
dffeas \uart_control_inst|datatosend[1] (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|datatosend~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|datatosend [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|datatosend[1] .is_wysiwyg = "true";
defparam \uart_control_inst|datatosend[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N39
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Selector5~3 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Selector5~3_combout  = ( \uart_control_inst|datatosend [1] & ( !\uart_control_inst|uarttx_inst|presult~q  $ (((\uart_control_inst|uarttx_inst|cnt [4] & !\uart_control_inst|datatosend [2]))) ) ) # ( 
// !\uart_control_inst|datatosend [1] & ( !\uart_control_inst|uarttx_inst|presult~q  $ (((!\uart_control_inst|uarttx_inst|cnt [4]) # (!\uart_control_inst|datatosend [2]))) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datab(gnd),
	.datac(!\uart_control_inst|datatosend [2]),
	.datad(!\uart_control_inst|uarttx_inst|presult~q ),
	.datae(gnd),
	.dataf(!\uart_control_inst|datatosend [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Selector5~3 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Selector5~3 .lut_mask = 64'h05FA05FAAF50AF50;
defparam \uart_control_inst|uarttx_inst|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N12
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Selector7~1 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Selector7~1_combout  = ( \uart_control_inst|uarttx_inst|Selector5~1_combout  & ( \uart_control_inst|uarttx_inst|Selector5~3_combout  & ( (!\uart_control_inst|uarttx_inst|cnt [6]) # ((!\uart_control_inst|uarttx_inst|cnt [5] & 
// ((\uart_control_inst|uarttx_inst|Selector5~2_combout ))) # (\uart_control_inst|uarttx_inst|cnt [5] & (\uart_control_inst|uarttx_inst|Selector5~4_combout ))) ) ) ) # ( !\uart_control_inst|uarttx_inst|Selector5~1_combout  & ( 
// \uart_control_inst|uarttx_inst|Selector5~3_combout  & ( (!\uart_control_inst|uarttx_inst|cnt [6] & (\uart_control_inst|uarttx_inst|cnt [5])) # (\uart_control_inst|uarttx_inst|cnt [6] & ((!\uart_control_inst|uarttx_inst|cnt [5] & 
// ((\uart_control_inst|uarttx_inst|Selector5~2_combout ))) # (\uart_control_inst|uarttx_inst|cnt [5] & (\uart_control_inst|uarttx_inst|Selector5~4_combout )))) ) ) ) # ( \uart_control_inst|uarttx_inst|Selector5~1_combout  & ( 
// !\uart_control_inst|uarttx_inst|Selector5~3_combout  & ( (!\uart_control_inst|uarttx_inst|cnt [6] & (!\uart_control_inst|uarttx_inst|cnt [5])) # (\uart_control_inst|uarttx_inst|cnt [6] & ((!\uart_control_inst|uarttx_inst|cnt [5] & 
// ((\uart_control_inst|uarttx_inst|Selector5~2_combout ))) # (\uart_control_inst|uarttx_inst|cnt [5] & (\uart_control_inst|uarttx_inst|Selector5~4_combout )))) ) ) ) # ( !\uart_control_inst|uarttx_inst|Selector5~1_combout  & ( 
// !\uart_control_inst|uarttx_inst|Selector5~3_combout  & ( (\uart_control_inst|uarttx_inst|cnt [6] & ((!\uart_control_inst|uarttx_inst|cnt [5] & ((\uart_control_inst|uarttx_inst|Selector5~2_combout ))) # (\uart_control_inst|uarttx_inst|cnt [5] & 
// (\uart_control_inst|uarttx_inst|Selector5~4_combout )))) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [6]),
	.datab(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datac(!\uart_control_inst|uarttx_inst|Selector5~4_combout ),
	.datad(!\uart_control_inst|uarttx_inst|Selector5~2_combout ),
	.datae(!\uart_control_inst|uarttx_inst|Selector5~1_combout ),
	.dataf(!\uart_control_inst|uarttx_inst|Selector5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Selector7~1 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|Selector7~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \uart_control_inst|uarttx_inst|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N42
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|Selector7~3 (
// Equation(s):
// \uart_control_inst|uarttx_inst|Selector7~3_combout  = ( !\uart_control_inst|uarttx_inst|cnt [7] & ( ((!\uart_control_inst|uarttx_inst|Selector7~0_combout  & (\uart_control_inst|uarttx_inst|presult~q )) # (\uart_control_inst|uarttx_inst|Selector7~0_combout 
//  & (((\uart_control_inst|uarttx_inst|Selector7~1_combout ))))) ) ) # ( \uart_control_inst|uarttx_inst|cnt [7] & ( (!\uart_control_inst|uarttx_inst|cnt [5] & ((!\uart_control_inst|uarttx_inst|cnt [6] & ((!\uart_control_inst|uarttx_inst|Selector7~0_combout  
// & (\uart_control_inst|uarttx_inst|presult~q )) # (\uart_control_inst|uarttx_inst|Selector7~0_combout  & ((\uart_control_inst|uarttx_inst|Selector7~2_combout ))))) # (\uart_control_inst|uarttx_inst|cnt [6] & (\uart_control_inst|uarttx_inst|presult~q )))) # 
// (\uart_control_inst|uarttx_inst|cnt [5] & (\uart_control_inst|uarttx_inst|presult~q )) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datab(!\uart_control_inst|uarttx_inst|presult~q ),
	.datac(!\uart_control_inst|uarttx_inst|cnt [6]),
	.datad(!\uart_control_inst|uarttx_inst|Selector7~0_combout ),
	.datae(!\uart_control_inst|uarttx_inst|cnt [7]),
	.dataf(!\uart_control_inst|uarttx_inst|Selector7~2_combout ),
	.datag(!\uart_control_inst|uarttx_inst|Selector7~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|Selector7~3 .extended_lut = "on";
defparam \uart_control_inst|uarttx_inst|Selector7~3 .lut_mask = 64'h330F3313330F33B3;
defparam \uart_control_inst|uarttx_inst|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y29_N44
dffeas \uart_control_inst|uarttx_inst|presult (
	.clk(\pll|uart_clk~q ),
	.d(\uart_control_inst|uarttx_inst|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|presult~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|presult .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|presult .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N30
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|tx~2 (
// Equation(s):
// \uart_control_inst|uarttx_inst|tx~2_combout  = ( \uart_control_inst|datatosend [7] & ( \uart_control_inst|datatosend [0] & ( (\uart_control_inst|uarttx_inst|cnt [4] & (!\uart_control_inst|uarttx_inst|presult~q  & (!\uart_control_inst|uarttx_inst|cnt [5] & 
// \uart_control_inst|uarttx_inst|cnt [7]))) ) ) ) # ( !\uart_control_inst|datatosend [7] & ( \uart_control_inst|datatosend [0] & ( (!\uart_control_inst|uarttx_inst|cnt [5] & (\uart_control_inst|uarttx_inst|cnt [7] & ((!\uart_control_inst|uarttx_inst|cnt 
// [4]) # (!\uart_control_inst|uarttx_inst|presult~q )))) ) ) ) # ( \uart_control_inst|datatosend [7] & ( !\uart_control_inst|datatosend [0] & ( (!\uart_control_inst|uarttx_inst|cnt [5] & ((!\uart_control_inst|uarttx_inst|cnt [7]) # 
// ((\uart_control_inst|uarttx_inst|cnt [4] & !\uart_control_inst|uarttx_inst|presult~q )))) ) ) ) # ( !\uart_control_inst|datatosend [7] & ( !\uart_control_inst|datatosend [0] & ( (!\uart_control_inst|uarttx_inst|cnt [5] & 
// ((!\uart_control_inst|uarttx_inst|cnt [4]) # ((!\uart_control_inst|uarttx_inst|presult~q ) # (!\uart_control_inst|uarttx_inst|cnt [7])))) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datab(!\uart_control_inst|uarttx_inst|presult~q ),
	.datac(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datae(!\uart_control_inst|datatosend [7]),
	.dataf(!\uart_control_inst|datatosend [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|tx~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|tx~2 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|tx~2 .lut_mask = 64'hF0E0F04000E00040;
defparam \uart_control_inst|uarttx_inst|tx~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N51
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|tx~1 (
// Equation(s):
// \uart_control_inst|uarttx_inst|tx~1_combout  = ( \uart_control_inst|datatosend [1] & ( (!\uart_control_inst|uarttx_inst|cnt [5] & (((!\uart_control_inst|uarttx_inst|cnt [7] & !\uart_control_inst|uarttx_inst|cnt [4])))) # 
// (\uart_control_inst|uarttx_inst|cnt [5] & (\uart_control_inst|uarttx_inst|cnt [4] & ((!\uart_control_inst|datatosend [2]) # (\uart_control_inst|uarttx_inst|cnt [7])))) ) ) # ( !\uart_control_inst|datatosend [1] & ( (!\uart_control_inst|uarttx_inst|cnt [4] 
// & (((!\uart_control_inst|uarttx_inst|cnt [7])))) # (\uart_control_inst|uarttx_inst|cnt [4] & (\uart_control_inst|uarttx_inst|cnt [5] & ((!\uart_control_inst|datatosend [2]) # (\uart_control_inst|uarttx_inst|cnt [7])))) ) )

	.dataa(!\uart_control_inst|datatosend [2]),
	.datab(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datac(!\uart_control_inst|uarttx_inst|cnt [5]),
	.datad(!\uart_control_inst|uarttx_inst|cnt [4]),
	.datae(gnd),
	.dataf(!\uart_control_inst|datatosend [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|tx~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|tx~1 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|tx~1 .lut_mask = 64'hCC0BCC0BC00BC00B;
defparam \uart_control_inst|uarttx_inst|tx~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N12
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|tx~3 (
// Equation(s):
// \uart_control_inst|uarttx_inst|tx~3_combout  = ( \uart_control_inst|uarttx_inst|tx~q  & ( \uart_control_inst|uarttx_inst|tx~1_combout  & ( (!\uart_control_inst|uarttx_inst|cnt [6] & (\uart_control_inst|uarttx_inst|cnt [7] & 
// ((!\uart_control_inst|uarttx_inst|tx~2_combout )))) # (\uart_control_inst|uarttx_inst|cnt [6] & (((\uart_control_inst|uarttx_inst|Selector5~0_combout )) # (\uart_control_inst|uarttx_inst|cnt [7]))) ) ) ) # ( !\uart_control_inst|uarttx_inst|tx~q  & ( 
// \uart_control_inst|uarttx_inst|tx~1_combout  & ( (\uart_control_inst|uarttx_inst|cnt [6] & (!\uart_control_inst|uarttx_inst|cnt [7] & \uart_control_inst|uarttx_inst|Selector5~0_combout )) ) ) ) # ( \uart_control_inst|uarttx_inst|tx~q  & ( 
// !\uart_control_inst|uarttx_inst|tx~1_combout  & ( (!\uart_control_inst|uarttx_inst|cnt [6] & (((!\uart_control_inst|uarttx_inst|tx~2_combout )))) # (\uart_control_inst|uarttx_inst|cnt [6] & (((\uart_control_inst|uarttx_inst|Selector5~0_combout )) # 
// (\uart_control_inst|uarttx_inst|cnt [7]))) ) ) ) # ( !\uart_control_inst|uarttx_inst|tx~q  & ( !\uart_control_inst|uarttx_inst|tx~1_combout  & ( (!\uart_control_inst|uarttx_inst|cnt [6] & (((!\uart_control_inst|uarttx_inst|tx~2_combout )))) # 
// (\uart_control_inst|uarttx_inst|cnt [6] & (!\uart_control_inst|uarttx_inst|cnt [7] & (\uart_control_inst|uarttx_inst|Selector5~0_combout ))) ) ) )

	.dataa(!\uart_control_inst|uarttx_inst|cnt [6]),
	.datab(!\uart_control_inst|uarttx_inst|cnt [7]),
	.datac(!\uart_control_inst|uarttx_inst|Selector5~0_combout ),
	.datad(!\uart_control_inst|uarttx_inst|tx~2_combout ),
	.datae(!\uart_control_inst|uarttx_inst|tx~q ),
	.dataf(!\uart_control_inst|uarttx_inst|tx~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|tx~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|tx~3 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|tx~3 .lut_mask = 64'hAE04BF1504043715;
defparam \uart_control_inst|uarttx_inst|tx~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y29_N18
cyclonev_lcell_comb \uart_control_inst|uarttx_inst|tx~0 (
// Equation(s):
// \uart_control_inst|uarttx_inst|tx~0_combout  = ( \uart_control_inst|uarttx_inst|send~q  & ( \uart_control_inst|uarttx_inst|tx~3_combout  & ( ((\uart_control_inst|uarttx_inst|Equal0~0_combout  & ((!\uart_control_inst|uarttx_inst|cnt [3]) # 
// (\uart_control_inst|uarttx_inst|tx~4_combout )))) # (\uart_control_inst|uarttx_inst|tx~q ) ) ) ) # ( !\uart_control_inst|uarttx_inst|send~q  & ( \uart_control_inst|uarttx_inst|tx~3_combout  ) ) # ( \uart_control_inst|uarttx_inst|send~q  & ( 
// !\uart_control_inst|uarttx_inst|tx~3_combout  & ( (\uart_control_inst|uarttx_inst|tx~q  & ((!\uart_control_inst|uarttx_inst|Equal0~0_combout ) # (\uart_control_inst|uarttx_inst|cnt [3]))) ) ) ) # ( !\uart_control_inst|uarttx_inst|send~q  & ( 
// !\uart_control_inst|uarttx_inst|tx~3_combout  ) )

	.dataa(!\uart_control_inst|uarttx_inst|tx~4_combout ),
	.datab(!\uart_control_inst|uarttx_inst|tx~q ),
	.datac(!\uart_control_inst|uarttx_inst|cnt [3]),
	.datad(!\uart_control_inst|uarttx_inst|Equal0~0_combout ),
	.datae(!\uart_control_inst|uarttx_inst|send~q ),
	.dataf(!\uart_control_inst|uarttx_inst|tx~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_control_inst|uarttx_inst|tx~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|tx~0 .extended_lut = "off";
defparam \uart_control_inst|uarttx_inst|tx~0 .lut_mask = 64'hFFFF3303FFFF33F7;
defparam \uart_control_inst|uarttx_inst|tx~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y29_N14
dffeas \uart_control_inst|uarttx_inst|tx (
	.clk(\pll|uart_clk~q ),
	.d(gnd),
	.asdata(\uart_control_inst|uarttx_inst|tx~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_control_inst|uarttx_inst|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_control_inst|uarttx_inst|tx .is_wysiwyg = "true";
defparam \uart_control_inst|uarttx_inst|tx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y39_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
