<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v2_v9958\impl\gwsynthesis\tn_vdp_v9958.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v2_v9958\src\v9958.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v2_v9958\src\v9958.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jun 06 09:10:27 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7246</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5591</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_audio</td>
<td>Generated</td>
<td>2259.257</td>
<td>0.443
<td>0.000</td>
<td>1129.628</td>
<td>clk </td>
<td>clk</td>
<td>clk_audio_w </td>
</tr>
<tr>
<td>clk_135</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>clk</td>
<td>clk_135_w </td>
</tr>
<tr>
<td>clk_3</td>
<td>Generated</td>
<td>281.481</td>
<td>3.553
<td>0.000</td>
<td>140.741</td>
<td>clk_135_w </td>
<td>clk_135</td>
<td>clk_3_w </td>
</tr>
<tr>
<td>clk_135_3_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_135_3_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_135_3_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_135_3_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>45.335(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_audio</td>
<td>0.443(MHz)</td>
<td>265.422(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_135</td>
<td>135.000(MHz)</td>
<td style="color: #FF0000;" class = "error">129.249(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_3</td>
<td>3.553(MHz)</td>
<td>446.601(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_135_3_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_135_3_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Setup</td>
<td>-0.388</td>
<td>2</td>
</tr>
<tr>
<td>clk_135</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_3_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_3_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_3_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_3_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.926</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_STATE_0_s2/D</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>6.921</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.926</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_STATE_1_s1/D</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>6.921</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.661</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_CS_s10/D</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>6.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.418</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>6.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.058</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_0_s1/D</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.046</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_MOSI_s1/D</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>6.042</td>
</tr>
<tr>
<td>7</td>
<td>0.018</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_SCK_enable_s1/D</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.978</td>
</tr>
<tr>
<td>8</td>
<td>0.255</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_11_s0/D</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.752</td>
</tr>
<tr>
<td>9</td>
<td>0.255</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_10_s0/D</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.752</td>
</tr>
<tr>
<td>10</td>
<td>0.381</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.971</td>
</tr>
<tr>
<td>11</td>
<td>0.532</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_9_s0/D</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.475</td>
</tr>
<tr>
<td>12</td>
<td>0.639</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_4_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.725</td>
</tr>
<tr>
<td>13</td>
<td>0.643</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.709</td>
</tr>
<tr>
<td>14</td>
<td>0.643</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_3_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.721</td>
</tr>
<tr>
<td>15</td>
<td>0.905</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_STATE_0_s2/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.447</td>
</tr>
<tr>
<td>16</td>
<td>0.905</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_STATE_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.447</td>
</tr>
<tr>
<td>17</td>
<td>0.924</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.428</td>
</tr>
<tr>
<td>18</td>
<td>0.965</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_11_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.399</td>
</tr>
<tr>
<td>19</td>
<td>0.965</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_1_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.399</td>
</tr>
<tr>
<td>20</td>
<td>0.965</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_2_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.399</td>
</tr>
<tr>
<td>21</td>
<td>0.965</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_9_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.399</td>
</tr>
<tr>
<td>22</td>
<td>0.965</td>
<td>SPI_MCP3202/sample_counter_0_s1/Q</td>
<td>SPI_MCP3202/sample_counter_10_s0/RESET</td>
<td>clk_135:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.399</td>
</tr>
<tr>
<td>23</td>
<td>0.984</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DV_s1/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.368</td>
</tr>
<tr>
<td>24</td>
<td>1.002</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_8_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.350</td>
</tr>
<tr>
<td>25</td>
<td>1.047</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.305</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.685</td>
<td>n430_s0/I0</td>
<td>clk_audio_w_s0/D</td>
<td>clk_audio:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.062</td>
<td>sample_3_s0/Q</td>
<td>audio_sample_word0[1]_3_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.937</td>
</tr>
<tr>
<td>3</td>
<td>0.062</td>
<td>sample_5_s0/Q</td>
<td>audio_sample_word0[1]_5_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.937</td>
</tr>
<tr>
<td>4</td>
<td>0.062</td>
<td>sample_6_s0/Q</td>
<td>audio_sample_word0[1]_6_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.937</td>
</tr>
<tr>
<td>5</td>
<td>0.065</td>
<td>sample_11_s0/Q</td>
<td>audio_sample_word0[1]_11_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.940</td>
</tr>
<tr>
<td>6</td>
<td>0.080</td>
<td>sample_4_s0/Q</td>
<td>audio_sample_word0[1]_4_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.955</td>
</tr>
<tr>
<td>7</td>
<td>0.101</td>
<td>csrn_108_r_s0/Q</td>
<td>io_state_r_s5/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.975</td>
</tr>
<tr>
<td>8</td>
<td>0.114</td>
<td>cswn_108_r_s0/Q</td>
<td>cs_latch_0_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.988</td>
</tr>
<tr>
<td>9</td>
<td>0.114</td>
<td>csrn_108_r_s0/Q</td>
<td>cs_latch_1_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>0.988</td>
</tr>
<tr>
<td>10</td>
<td>0.118</td>
<td>pwr_on_r_s0/Q</td>
<td>gromtick_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_3:[R]</td>
<td>0.000</td>
<td>-0.728</td>
<td>0.892</td>
</tr>
<tr>
<td>11</td>
<td>0.118</td>
<td>pwr_on_r_s0/Q</td>
<td>gromtick_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_3:[R]</td>
<td>0.000</td>
<td>-0.728</td>
<td>0.892</td>
</tr>
<tr>
<td>12</td>
<td>0.118</td>
<td>pwr_on_r_s0/Q</td>
<td>gromtick_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_3:[R]</td>
<td>0.000</td>
<td>-0.728</td>
<td>0.892</td>
</tr>
<tr>
<td>13</td>
<td>0.286</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>14</td>
<td>0.286</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>15</td>
<td>0.286</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>16</td>
<td>0.374</td>
<td>sample_7_s0/Q</td>
<td>audio_sample_word0[1]_7_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>1.248</td>
</tr>
<tr>
<td>17</td>
<td>0.416</td>
<td>sample_10_s0/Q</td>
<td>audio_sample_word0[1]_10_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.844</td>
<td>1.290</td>
</tr>
<tr>
<td>18</td>
<td>0.438</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>19</td>
<td>0.479</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>20</td>
<td>0.512</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>21</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>22</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>23</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_1_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>24</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>25</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.706</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>3.704</td>
<td>1.104</td>
<td>5.231</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.706</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>3.704</td>
<td>1.104</td>
<td>5.231</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.706</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>3.704</td>
<td>1.104</td>
<td>5.231</td>
</tr>
<tr>
<td>4</td>
<td>0.991</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>1.111</td>
<td>5.231</td>
</tr>
<tr>
<td>5</td>
<td>0.991</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>1.111</td>
<td>5.231</td>
</tr>
<tr>
<td>6</td>
<td>0.991</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>1.111</td>
<td>5.231</td>
</tr>
<tr>
<td>7</td>
<td>1.121</td>
<td>pwr_on_r_s0/Q</td>
<td>csr_sync_r_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.231</td>
</tr>
<tr>
<td>8</td>
<td>1.121</td>
<td>pwr_on_r_s0/Q</td>
<td>cswn_108_r_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.231</td>
</tr>
<tr>
<td>9</td>
<td>1.121</td>
<td>pwr_on_r_s0/Q</td>
<td>csw_sync_r_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.231</td>
</tr>
<tr>
<td>10</td>
<td>1.121</td>
<td>pwr_on_r_s0/Q</td>
<td>csw_sync_r_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.231</td>
</tr>
<tr>
<td>11</td>
<td>1.121</td>
<td>pwr_on_r_s0/Q</td>
<td>csrn_108_r_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.231</td>
</tr>
<tr>
<td>12</td>
<td>1.121</td>
<td>pwr_on_r_s0/Q</td>
<td>csr_sync_r_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>0.982</td>
<td>5.231</td>
</tr>
<tr>
<td>13</td>
<td>31.761</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>14</td>
<td>31.761</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>15</td>
<td>31.761</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>16</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>17</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>18</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>19</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>20</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>21</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>22</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>23</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>24</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
<tr>
<td>25</td>
<td>31.763</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.231</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>2</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>3</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>4</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>5</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>6</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>7</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>8</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>9</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>10</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>11</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>12</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>13</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>14</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>15</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>16</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>17</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>18</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>19</td>
<td>3.300</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.315</td>
</tr>
<tr>
<td>20</td>
<td>4.214</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>0.944</td>
<td>3.315</td>
</tr>
<tr>
<td>21</td>
<td>4.214</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>0.944</td>
<td>3.315</td>
</tr>
<tr>
<td>22</td>
<td>4.214</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>0.944</td>
<td>3.315</td>
</tr>
<tr>
<td>23</td>
<td>7.912</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>0.939</td>
<td>3.315</td>
</tr>
<tr>
<td>24</td>
<td>7.912</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>0.939</td>
<td>3.315</td>
</tr>
<tr>
<td>25</td>
<td>7.912</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi_ntsc/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>0.939</td>
<td>3.315</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/r_DATA_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/r_DATA_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>4.591</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>5.895</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[3][B]</td>
<td>SPI_MCP3202/n304_s7/I3</td>
</tr>
<tr>
<td>6.521</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n304_s7/F</td>
</tr>
<tr>
<td>7.325</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>SPI_MCP3202/n304_s6/I1</td>
</tr>
<tr>
<td>8.147</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n304_s6/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td>7.221</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 36.800%; route: 3.916, 56.578%; tC2Q: 0.458, 6.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>4.591</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>5.895</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>SPI_MCP3202/n303_s7/I3</td>
</tr>
<tr>
<td>6.521</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s7/F</td>
</tr>
<tr>
<td>7.325</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>SPI_MCP3202/n303_s6/I2</td>
</tr>
<tr>
<td>8.147</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n303_s6/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td>7.221</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 36.800%; route: 3.916, 56.578%; tC2Q: 0.458, 6.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_CS_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>4.591</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][A]</td>
<td>SPI_MCP3202/n257_s6/I1</td>
</tr>
<tr>
<td>6.228</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C38[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s6/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>SPI_MCP3202/r_CS_s12/I2</td>
</tr>
<tr>
<td>7.882</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_CS_s12/F</td>
</tr>
<tr>
<td>7.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_CS_s10/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>SPI_MCP3202/r_CS_s10/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_CS_s10</td>
</tr>
<tr>
<td>7.221</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>SPI_MCP3202/r_CS_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 41.210%; route: 3.455, 51.904%; tC2Q: 0.458, 6.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>SPI_MCP3202/n290_s11/I2</td>
</tr>
<tr>
<td>3.661</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s11/F</td>
</tr>
<tr>
<td>4.087</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>SPI_MCP3202/n290_s6/I2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s6/F</td>
</tr>
<tr>
<td>4.724</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][B]</td>
<td>SPI_MCP3202/n294_s6/I3</td>
</tr>
<tr>
<td>5.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n294_s6/F</td>
</tr>
<tr>
<td>6.633</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>SPI_MCP3202/n298_s5/I3</td>
</tr>
<tr>
<td>7.659</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n298_s5/F</td>
</tr>
<tr>
<td>7.996</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>SPI_MCP3202/r_DATA_3_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_3_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>SPI_MCP3202/r_DATA_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.553, 52.484%; route: 2.758, 40.746%; tC2Q: 0.458, 6.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>SPI_MCP3202/n32_s4/I1</td>
</tr>
<tr>
<td>2.889</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>2.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>3.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>3.931</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>5.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.858</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>6.683</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s3/I1</td>
</tr>
<tr>
<td>7.309</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/sample_counter_0_s3/F</td>
</tr>
<tr>
<td>7.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>7.251</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.611, 65.262%; route: 1.996, 28.251%; tC2Q: 0.458, 6.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s11/I1</td>
</tr>
<tr>
<td>3.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s11/F</td>
</tr>
<tr>
<td>4.369</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>SPI_MCP3202/n257_s11/I3</td>
</tr>
<tr>
<td>5.191</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s11/F</td>
</tr>
<tr>
<td>5.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>SPI_MCP3202/n257_s7/I3</td>
</tr>
<tr>
<td>6.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s7/F</td>
</tr>
<tr>
<td>6.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>SPI_MCP3202/n257_s5/I2</td>
</tr>
<tr>
<td>7.268</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s5/F</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_MOSI_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>SPI_MCP3202/r_MOSI_s1/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
<tr>
<td>7.221</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.506, 58.028%; route: 2.078, 34.387%; tC2Q: 0.458, 7.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_SCK_enable_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>4.591</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>6.381</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>SPI_MCP3202/n256_s6/I1</td>
</tr>
<tr>
<td>7.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n256_s6/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_SCK_enable_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>SPI_MCP3202/r_SCK_enable_s1/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_SCK_enable_s1</td>
</tr>
<tr>
<td>7.221</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>SPI_MCP3202/r_SCK_enable_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 32.137%; route: 3.598, 60.196%; tC2Q: 0.458, 7.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>SPI_MCP3202/n15_s4/I0</td>
</tr>
<tr>
<td>2.237</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n15_s4/F</td>
</tr>
<tr>
<td>2.662</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][B]</td>
<td>SPI_MCP3202/n12_s5/I0</td>
</tr>
<tr>
<td>3.694</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C40[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n12_s5/F</td>
</tr>
<tr>
<td>3.711</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td>SPI_MCP3202/n9_s5/I0</td>
</tr>
<tr>
<td>4.743</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C40[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n9_s5/F</td>
</tr>
<tr>
<td>5.897</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>SPI_MCP3202/n7_s2/I2</td>
</tr>
<tr>
<td>6.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n7_s2/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>SPI_MCP3202/sample_counter_11_s0/CLK</td>
</tr>
<tr>
<td>7.251</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 62.037%; route: 2.105, 31.175%; tC2Q: 0.458, 6.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>SPI_MCP3202/n15_s4/I0</td>
</tr>
<tr>
<td>2.237</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n15_s4/F</td>
</tr>
<tr>
<td>2.662</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][B]</td>
<td>SPI_MCP3202/n12_s5/I0</td>
</tr>
<tr>
<td>3.694</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C40[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n12_s5/F</td>
</tr>
<tr>
<td>3.711</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td>SPI_MCP3202/n9_s5/I0</td>
</tr>
<tr>
<td>4.743</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C40[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n9_s5/F</td>
</tr>
<tr>
<td>5.897</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>SPI_MCP3202/n8_s3/I1</td>
</tr>
<tr>
<td>6.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n8_s3/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
<tr>
<td>7.251</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 62.037%; route: 2.105, 31.175%; tC2Q: 0.458, 6.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>SPI_MCP3202/n290_s11/I2</td>
</tr>
<tr>
<td>3.661</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s11/F</td>
</tr>
<tr>
<td>4.087</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>SPI_MCP3202/n290_s6/I2</td>
</tr>
<tr>
<td>4.713</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s6/F</td>
</tr>
<tr>
<td>4.724</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][B]</td>
<td>SPI_MCP3202/n294_s6/I3</td>
</tr>
<tr>
<td>5.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n294_s6/F</td>
</tr>
<tr>
<td>5.834</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>SPI_MCP3202/n294_s5/I1</td>
</tr>
<tr>
<td>6.860</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n294_s5/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td>SPI_MCP3202/r_DATA_7_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C35[2][A]</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.553, 59.506%; route: 1.960, 32.818%; tC2Q: 0.458, 7.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[3][B]</td>
<td>SPI_MCP3202/n15_s4/I0</td>
</tr>
<tr>
<td>2.237</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C40[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n15_s4/F</td>
</tr>
<tr>
<td>2.662</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][B]</td>
<td>SPI_MCP3202/n12_s5/I0</td>
</tr>
<tr>
<td>3.694</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C40[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n12_s5/F</td>
</tr>
<tr>
<td>3.711</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td>SPI_MCP3202/n9_s5/I0</td>
</tr>
<tr>
<td>4.743</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C40[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n9_s5/F</td>
</tr>
<tr>
<td>5.897</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>SPI_MCP3202/n9_s3/I1</td>
</tr>
<tr>
<td>6.719</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n9_s3/F</td>
</tr>
<tr>
<td>6.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
<tr>
<td>7.251</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 60.413%; route: 2.105, 32.509%; tC2Q: 0.458, 7.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>SPI_MCP3202/n32_s4/I1</td>
</tr>
<tr>
<td>2.889</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>2.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>3.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>3.931</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>5.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.838</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C40[0][B]</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 58.957%; route: 2.302, 34.228%; tC2Q: 0.458, 6.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>SPI_MCP3202/n290_s11/I2</td>
</tr>
<tr>
<td>3.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s11/F</td>
</tr>
<tr>
<td>3.697</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td>SPI_MCP3202/n296_s7/I3</td>
</tr>
<tr>
<td>4.796</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C35[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s7/F</td>
</tr>
<tr>
<td>5.606</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td>SPI_MCP3202/n296_s5/I3</td>
</tr>
<tr>
<td>6.231</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s5/F</td>
</tr>
<tr>
<td>6.935</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>SPI_MCP3202/r_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 44.596%; route: 2.705, 47.376%; tC2Q: 0.458, 8.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>SPI_MCP3202/n32_s4/I1</td>
</tr>
<tr>
<td>2.889</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>2.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>3.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>3.931</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>5.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.838</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>6.965</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[2][A]</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 58.997%; route: 2.297, 34.183%; tC2Q: 0.458, 6.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s11/I1</td>
</tr>
<tr>
<td>3.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s11/F</td>
</tr>
<tr>
<td>4.700</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td>SPI_MCP3202/r_STATE_1_s6/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s6/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s3/I3</td>
</tr>
<tr>
<td>6.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C39[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s3/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.656, 48.761%; route: 2.333, 42.824%; tC2Q: 0.458, 8.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s11/I1</td>
</tr>
<tr>
<td>3.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s11/F</td>
</tr>
<tr>
<td>4.700</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td>SPI_MCP3202/r_STATE_1_s6/I3</td>
</tr>
<tr>
<td>5.522</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s6/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s3/I3</td>
</tr>
<tr>
<td>6.329</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C39[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s3/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.656, 48.761%; route: 2.333, 42.824%; tC2Q: 0.458, 8.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>SPI_MCP3202/n290_s11/I2</td>
</tr>
<tr>
<td>3.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s11/F</td>
</tr>
<tr>
<td>3.697</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td>SPI_MCP3202/n296_s7/I3</td>
</tr>
<tr>
<td>4.796</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C35[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s7/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>SPI_MCP3202/n297_s5/I2</td>
</tr>
<tr>
<td>6.318</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n297_s5/F</td>
</tr>
<tr>
<td>6.654</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][A]</td>
<td>SPI_MCP3202/r_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[1][A]</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.947, 54.291%; route: 2.023, 37.265%; tC2Q: 0.458, 8.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>SPI_MCP3202/n32_s4/I1</td>
</tr>
<tr>
<td>2.889</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>2.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>3.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>3.931</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>5.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.838</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>6.643</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>SPI_MCP3202/sample_counter_11_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 61.964%; route: 1.975, 30.873%; tC2Q: 0.458, 7.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>SPI_MCP3202/n32_s4/I1</td>
</tr>
<tr>
<td>2.889</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>2.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>3.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>3.931</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>5.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.838</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>6.643</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[2][A]</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 61.964%; route: 1.975, 30.873%; tC2Q: 0.458, 7.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>SPI_MCP3202/n32_s4/I1</td>
</tr>
<tr>
<td>2.889</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>2.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>3.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>3.931</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>5.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.838</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>6.643</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>SPI_MCP3202/sample_counter_2_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>SPI_MCP3202/sample_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 61.964%; route: 1.975, 30.873%; tC2Q: 0.458, 7.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>SPI_MCP3202/n32_s4/I1</td>
</tr>
<tr>
<td>2.889</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>2.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>3.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>3.931</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>5.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.838</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>6.643</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[1][B]</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 61.964%; route: 1.975, 30.873%; tC2Q: 0.458, 7.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C40[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>SPI_MCP3202/n32_s4/I1</td>
</tr>
<tr>
<td>2.889</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>2.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>3.926</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>3.931</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td>SPI_MCP3202/n32_s2/I2</td>
</tr>
<tr>
<td>5.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>SPI_MCP3202/n32_s5/I0</td>
</tr>
<tr>
<td>5.838</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s5/F</td>
</tr>
<tr>
<td>6.643</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
<tr>
<td>7.608</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 61.964%; route: 1.975, 30.873%; tC2Q: 0.458, 7.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>SPI_MCP3202/r_STATE_1_s11/I1</td>
</tr>
<tr>
<td>3.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/r_STATE_1_s11/F</td>
</tr>
<tr>
<td>4.369</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>SPI_MCP3202/n302_s7/I2</td>
</tr>
<tr>
<td>5.191</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n302_s7/F</td>
</tr>
<tr>
<td>5.197</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>SPI_MCP3202/n302_s5/I2</td>
</tr>
<tr>
<td>6.258</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n302_s5/F</td>
</tr>
<tr>
<td>6.594</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DV_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[2][A]</td>
<td>SPI_MCP3202/r_DV_s1/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[2][A]</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 54.300%; route: 1.995, 37.163%; tC2Q: 0.458, 8.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>SPI_MCP3202/n290_s11/I2</td>
</tr>
<tr>
<td>3.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s11/F</td>
</tr>
<tr>
<td>3.697</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[3][A]</td>
<td>SPI_MCP3202/n292_s6/I3</td>
</tr>
<tr>
<td>4.758</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C35[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s6/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>SPI_MCP3202/n293_s5/I2</td>
</tr>
<tr>
<td>6.240</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n293_s5/F</td>
</tr>
<tr>
<td>6.576</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>SPI_MCP3202/r_DATA_8_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_8_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>SPI_MCP3202/r_DATA_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.944, 55.023%; route: 1.948, 36.411%; tC2Q: 0.458, 8.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>SPI_MCP3202/n290_s11/I2</td>
</tr>
<tr>
<td>3.661</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s11/F</td>
</tr>
<tr>
<td>4.087</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>SPI_MCP3202/n290_s6/I2</td>
</tr>
<tr>
<td>4.712</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s6/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>SPI_MCP3202/n290_s5/I2</td>
</tr>
<tr>
<td>6.194</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n290_s5/F</td>
</tr>
<tr>
<td>6.531</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[2][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[2][B]</td>
<td>SPI_MCP3202/r_DATA_11_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_11_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C36[2][B]</td>
<td>SPI_MCP3202/r_DATA_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.488, 46.901%; route: 2.358, 44.458%; tC2Q: 0.458, 8.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n430_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_w_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R25C32[1][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">n430_s0/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">n430_s0/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">clk_audio_w_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>clk_audio_w_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_w_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>clk_audio_w_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>sample_3_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td style=" font-weight:bold;">sample_3_s0/Q</td>
</tr>
<tr>
<td>38.158</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>audio_sample_word0[1]_3_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_3_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>audio_sample_word0[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>sample_5_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">sample_5_s0/Q</td>
</tr>
<tr>
<td>38.158</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>audio_sample_word0[1]_5_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_5_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>audio_sample_word0[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>sample_6_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td style=" font-weight:bold;">sample_6_s0/Q</td>
</tr>
<tr>
<td>38.158</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>audio_sample_word0[1]_6_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_6_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>audio_sample_word0[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>sample_11_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C34[1][A]</td>
<td style=" font-weight:bold;">sample_11_s0/Q</td>
</tr>
<tr>
<td>38.161</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>audio_sample_word0[1]_11_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>sample_4_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" font-weight:bold;">sample_4_s0/Q</td>
</tr>
<tr>
<td>38.176</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][B]</td>
<td>audio_sample_word0[1]_4_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_4_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[2][B]</td>
<td>audio_sample_word0[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_state_r_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C38[0][A]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/Q</td>
</tr>
<tr>
<td>37.825</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>CpuDbo_7_s4/I2</td>
</tr>
<tr>
<td>38.197</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>38.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">io_state_r_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>io_state_r_s5/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_state_r_s5</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>io_state_r_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.146%; route: 0.270, 27.673%; tC2Q: 0.333, 34.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][A]</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C38[1][A]</td>
<td style=" font-weight:bold;">cswn_108_r_s0/Q</td>
</tr>
<tr>
<td>38.210</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" font-weight:bold;">cs_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cs_latch_0_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.655, 66.268%; tC2Q: 0.333, 33.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C38[0][A]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/Q</td>
</tr>
<tr>
<td>38.210</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">cs_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cs_latch_1_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.655, 66.268%; tC2Q: 0.333, 33.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1409.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1409.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1408.250</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1408.435</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1408.768</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1409.327</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td style=" font-weight:bold;">gromtick_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1409.163</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td>gromtick_0_s0/CLK</td>
</tr>
<tr>
<td>1409.193</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td>1409.208</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C37[2][A]</td>
<td>gromtick_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 62.627%; tC2Q: 0.333, 37.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1409.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1409.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1408.250</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1408.435</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1408.768</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1409.327</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" font-weight:bold;">gromtick_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1409.163</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>gromtick_1_s0/CLK</td>
</tr>
<tr>
<td>1409.193</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gromtick_1_s0</td>
</tr>
<tr>
<td>1409.208</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>gromtick_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 62.627%; tC2Q: 0.333, 37.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1409.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1409.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1408.250</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1408.435</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1408.768</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1409.327</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" font-weight:bold;">gromtick_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1407.406</td>
<td>1407.406</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3</td>
</tr>
<tr>
<td>1407.406</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1409.163</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>gromtick_2_s0/CLK</td>
</tr>
<tr>
<td>1409.193</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td>1409.208</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>gromtick_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 62.627%; tC2Q: 0.333, 37.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][B]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R20C26[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][B]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R20C26[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>sample_7_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">sample_7_s0/Q</td>
</tr>
<tr>
<td>38.470</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td>audio_sample_word0[1]_7_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_7_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[1][B]</td>
<td>audio_sample_word0[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.915, 73.295%; tC2Q: 0.333, 26.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.222</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>sample_10_s0/CLK</td>
</tr>
<tr>
<td>37.555</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C34[1][B]</td>
<td style=" font-weight:bold;">sample_10_s0/Q</td>
</tr>
<tr>
<td>38.511</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>audio_sample_word0[1]_10_s0/CLK</td>
</tr>
<tr>
<td>38.096</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_10_s0</td>
</tr>
<tr>
<td>38.096</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>audio_sample_word0[1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.957, 74.158%; tC2Q: 0.333, 25.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C2[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.189</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.115</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C2[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C2[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.115</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C23[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_1_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C21</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td style=" font-weight:bold;">csr_sync_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>csr_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_sync_r_1_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>csr_sync_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][A]</td>
<td style=" font-weight:bold;">cswn_108_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][A]</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[1][A]</td>
<td>cswn_108_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB31[A]</td>
<td style=" font-weight:bold;">csw_sync_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td>csw_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB31[A]</td>
<td>csw_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td style=" font-weight:bold;">csw_sync_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>csw_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>csw_sync_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>csrn_108_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">csr_sync_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>csr_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>7.621</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td>7.578</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>csr_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>38.218</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>38.218</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>38.218</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C9[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.715%; route: 3.950, 75.523%; tC2Q: 0.458, 8.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C9[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_4_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C13[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_5_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_6_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C13[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CLR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CLR_0_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CLR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CLR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CLR_1_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CLR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.613</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>-3.583</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
<tr>
<td>-3.568</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi_ntsc/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.613</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>-3.583</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
<tr>
<td>-3.568</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_ntsc/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1913</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.941</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1017</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.344</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi_ntsc/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>53</td>
<td>PLL_R</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.613</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>-3.583</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
<tr>
<td>-3.568</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi_ntsc/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.774%; route: 2.425, 73.170%; tC2Q: 0.333, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>csr_sync_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>csr_sync_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>csr_sync_r_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>csrn_108_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>csw_sync_r_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>csw_sync_r_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>csw_sync_r_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>csw_sync_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>csw_sync_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>csw_sync_r_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cswn_108_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_DATA_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_DATA_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_DATA_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_DATA_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_DATA_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_DATA_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.966</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_DV_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_DV_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1913</td>
<td>clk_d</td>
<td>-2.706</td>
<td>0.661</td>
</tr>
<tr>
<td>1017</td>
<td>reset_w</td>
<td>-2.706</td>
<td>3.112</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>28.414</td>
<td>3.483</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>25.326</td>
<td>2.298</td>
</tr>
<tr>
<td>102</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>22.036</td>
<td>4.783</td>
</tr>
<tr>
<td>94</td>
<td>DOTSTATE[1]</td>
<td>22.972</td>
<td>6.514</td>
</tr>
<tr>
<td>84</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>21.752</td>
<td>5.590</td>
</tr>
<tr>
<td>72</td>
<td>samples_remaining[1]</td>
<td>26.724</td>
<td>6.384</td>
</tr>
<tr>
<td>67</td>
<td>EIGHTDOTSTATE[1]</td>
<td>21.565</td>
<td>3.277</td>
</tr>
<tr>
<td>64</td>
<td>true_hdmi_output.packet_pixel_counter[2]</td>
<td>23.668</td>
<td>4.286</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C21</td>
<td>90.28%</td>
</tr>
<tr>
<td>R7C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C17</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C37</td>
<td>87.50%</td>
</tr>
<tr>
<td>R7C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C40</td>
<td>87.50%</td>
</tr>
<tr>
<td>R5C19</td>
<td>86.11%</td>
</tr>
<tr>
<td>R9C7</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C44</td>
<td>86.11%</td>
</tr>
<tr>
<td>R9C26</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_audio -source [get_ports {clk}] -master_clock clk -divide_by 61 -multiply_by 1 -add [get_nets {clk_audio_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_135 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {clk_135_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_3 -source [get_nets {clk_135_w}] -master_clock clk_135 -divide_by 38 -multiply_by 1 -add [get_nets {clk_3_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
