
lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075fc  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  080077bc  080077bc  000177bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cdc  08007cdc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08007cdc  08007cdc  00017cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ce4  08007ce4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ce4  08007ce4  00017ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ce8  08007ce8  00017ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007cec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e0  20000070  08007d5c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000850  08007d5c  00020850  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000153d1  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a7c  00000000  00000000  00035471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  00037ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa8  00000000  00000000  00038fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b980  00000000  00000000  00039f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012f7d  00000000  00000000  000658c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104abd  00000000  00000000  00078845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017d302  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050d0  00000000  00000000  0017d354  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000070 	.word	0x20000070
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080077a4 	.word	0x080077a4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000074 	.word	0x20000074
 80001fc:	080077a4 	.word	0x080077a4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 80005be:	2300      	movs	r3, #0
 80005c0:	73fb      	strb	r3, [r7, #15]
 80005c2:	2300      	movs	r3, #0
 80005c4:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b2d      	cmp	r3, #45	; 0x2d
 80005d0:	d119      	bne.n	8000606 <ParseNumber+0x52>
        minus = 1;
 80005d2:	2301      	movs	r3, #1
 80005d4:	73fb      	strb	r3, [r7, #15]
        ptr++;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	3301      	adds	r3, #1
 80005da:	607b      	str	r3, [r7, #4]
        i++;
 80005dc:	7bbb      	ldrb	r3, [r7, #14]
 80005de:	3301      	adds	r3, #1
 80005e0:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 80005e2:	e010      	b.n	8000606 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 80005e4:	68ba      	ldr	r2, [r7, #8]
 80005e6:	4613      	mov	r3, r2
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	4413      	add	r3, r2
 80005ec:	005b      	lsls	r3, r3, #1
 80005ee:	461a      	mov	r2, r3
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	3b30      	subs	r3, #48	; 0x30
 80005f6:	4413      	add	r3, r2
 80005f8:	60bb      	str	r3, [r7, #8]
        ptr++;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	3301      	adds	r3, #1
 80005fe:	607b      	str	r3, [r7, #4]
        i++;
 8000600:	7bbb      	ldrb	r3, [r7, #14]
 8000602:	3301      	adds	r3, #1
 8000604:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b2f      	cmp	r3, #47	; 0x2f
 800060c:	d903      	bls.n	8000616 <ParseNumber+0x62>
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	2b39      	cmp	r3, #57	; 0x39
 8000614:	d9e6      	bls.n	80005e4 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d002      	beq.n	8000622 <ParseNumber+0x6e>
        *cnt = i;
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	7bba      	ldrb	r2, [r7, #14]
 8000620:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8000622:	7bfb      	ldrb	r3, [r7, #15]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d002      	beq.n	800062e <ParseNumber+0x7a>
        return 0 - sum;
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	425b      	negs	r3, r3
 800062c:	e000      	b.n	8000630 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 800062e:	68bb      	ldr	r3, [r7, #8]
}
 8000630:	4618      	mov	r0, r3
 8000632:	3714      	adds	r7, #20
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr

0800063c <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8000646:	2300      	movs	r3, #0
 8000648:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 800064a:	e019      	b.n	8000680 <ParseIP+0x44>
    hexcnt = 1;
 800064c:	2301      	movs	r3, #1
 800064e:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2b2e      	cmp	r3, #46	; 0x2e
 8000656:	d00e      	beq.n	8000676 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8000658:	f107 030e 	add.w	r3, r7, #14
 800065c:	4619      	mov	r1, r3
 800065e:	6878      	ldr	r0, [r7, #4]
 8000660:	f7ff ffa8 	bl	80005b4 <ParseNumber>
 8000664:	4601      	mov	r1, r0
 8000666:	7bfb      	ldrb	r3, [r7, #15]
 8000668:	1c5a      	adds	r2, r3, #1
 800066a:	73fa      	strb	r2, [r7, #15]
 800066c:	461a      	mov	r2, r3
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	4413      	add	r3, r2
 8000672:	b2ca      	uxtb	r2, r1
 8000674:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8000676:	7bbb      	ldrb	r3, [r7, #14]
 8000678:	461a      	mov	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4413      	add	r3, r2
 800067e:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d1e1      	bne.n	800064c <ParseIP+0x10>
  }
}
 8000688:	bf00      	nop
 800068a:	bf00      	nop
 800068c:	3710      	adds	r7, #16
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 800069e:	2300      	movs	r3, #0
 80006a0:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	3302      	adds	r3, #2
 80006a6:	4934      	ldr	r1, [pc, #208]	; (8000778 <AT_ParseInfo+0xe4>)
 80006a8:	4618      	mov	r0, r3
 80006aa:	f005 fe77 	bl	800639c <strtok>
 80006ae:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 80006b0:	e05a      	b.n	8000768 <AT_ParseInfo+0xd4>
    switch (num++) {
 80006b2:	7afb      	ldrb	r3, [r7, #11]
 80006b4:	1c5a      	adds	r2, r3, #1
 80006b6:	72fa      	strb	r2, [r7, #11]
 80006b8:	2b06      	cmp	r3, #6
 80006ba:	d84f      	bhi.n	800075c <AT_ParseInfo+0xc8>
 80006bc:	a201      	add	r2, pc, #4	; (adr r2, 80006c4 <AT_ParseInfo+0x30>)
 80006be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006c2:	bf00      	nop
 80006c4:	080006e1 	.word	0x080006e1
 80006c8:	080006ef 	.word	0x080006ef
 80006cc:	080006ff 	.word	0x080006ff
 80006d0:	0800070f 	.word	0x0800070f
 80006d4:	0800071f 	.word	0x0800071f
 80006d8:	0800072f 	.word	0x0800072f
 80006dc:	08000743 	.word	0x08000743
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	2220      	movs	r2, #32
 80006e4:	68f9      	ldr	r1, [r7, #12]
 80006e6:	4618      	mov	r0, r3
 80006e8:	f005 fe2e 	bl	8006348 <strncpy>
      break;
 80006ec:	e037      	b.n	800075e <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	3320      	adds	r3, #32
 80006f2:	2218      	movs	r2, #24
 80006f4:	68f9      	ldr	r1, [r7, #12]
 80006f6:	4618      	mov	r0, r3
 80006f8:	f005 fe26 	bl	8006348 <strncpy>
      break;
 80006fc:	e02f      	b.n	800075e <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	3338      	adds	r3, #56	; 0x38
 8000702:	2210      	movs	r2, #16
 8000704:	68f9      	ldr	r1, [r7, #12]
 8000706:	4618      	mov	r0, r3
 8000708:	f005 fe1e 	bl	8006348 <strncpy>
      break;
 800070c:	e027      	b.n	800075e <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	3348      	adds	r3, #72	; 0x48
 8000712:	2210      	movs	r2, #16
 8000714:	68f9      	ldr	r1, [r7, #12]
 8000716:	4618      	mov	r0, r3
 8000718:	f005 fe16 	bl	8006348 <strncpy>
      break;
 800071c:	e01f      	b.n	800075e <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	3358      	adds	r3, #88	; 0x58
 8000722:	2210      	movs	r2, #16
 8000724:	68f9      	ldr	r1, [r7, #12]
 8000726:	4618      	mov	r0, r3
 8000728:	f005 fe0e 	bl	8006348 <strncpy>
      break;
 800072c:	e017      	b.n	800075e <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 800072e:	2100      	movs	r1, #0
 8000730:	68f8      	ldr	r0, [r7, #12]
 8000732:	f7ff ff3f 	bl	80005b4 <ParseNumber>
 8000736:	4603      	mov	r3, r0
 8000738:	461a      	mov	r2, r3
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 8000740:	e00d      	b.n	800075e <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8000742:	490e      	ldr	r1, [pc, #56]	; (800077c <AT_ParseInfo+0xe8>)
 8000744:	68f8      	ldr	r0, [r7, #12]
 8000746:	f005 fe29 	bl	800639c <strtok>
 800074a:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3368      	adds	r3, #104	; 0x68
 8000750:	2220      	movs	r2, #32
 8000752:	68f9      	ldr	r1, [r7, #12]
 8000754:	4618      	mov	r0, r3
 8000756:	f005 fdf7 	bl	8006348 <strncpy>
      break;
 800075a:	e000      	b.n	800075e <AT_ParseInfo+0xca>

    default: break;
 800075c:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800075e:	4906      	ldr	r1, [pc, #24]	; (8000778 <AT_ParseInfo+0xe4>)
 8000760:	2000      	movs	r0, #0
 8000762:	f005 fe1b 	bl	800639c <strtok>
 8000766:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d1a1      	bne.n	80006b2 <AT_ParseInfo+0x1e>
  }
}
 800076e:	bf00      	nop
 8000770:	bf00      	nop
 8000772:	3710      	adds	r7, #16
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	080077ec 	.word	0x080077ec
 800077c:	080077f0 	.word	0x080077f0

08000780 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	3302      	adds	r3, #2
 8000792:	4952      	ldr	r1, [pc, #328]	; (80008dc <AT_ParseConnSettings+0x15c>)
 8000794:	4618      	mov	r0, r3
 8000796:	f005 fe01 	bl	800639c <strtok>
 800079a:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 800079c:	e095      	b.n	80008ca <AT_ParseConnSettings+0x14a>
    switch (num++) {
 800079e:	7bfb      	ldrb	r3, [r7, #15]
 80007a0:	1c5a      	adds	r2, r3, #1
 80007a2:	73fa      	strb	r2, [r7, #15]
 80007a4:	2b0b      	cmp	r3, #11
 80007a6:	d87f      	bhi.n	80008a8 <AT_ParseConnSettings+0x128>
 80007a8:	a201      	add	r2, pc, #4	; (adr r2, 80007b0 <AT_ParseConnSettings+0x30>)
 80007aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ae:	bf00      	nop
 80007b0:	080007e1 	.word	0x080007e1
 80007b4:	080007ef 	.word	0x080007ef
 80007b8:	080007ff 	.word	0x080007ff
 80007bc:	08000813 	.word	0x08000813
 80007c0:	08000827 	.word	0x08000827
 80007c4:	0800083b 	.word	0x0800083b
 80007c8:	08000849 	.word	0x08000849
 80007cc:	08000857 	.word	0x08000857
 80007d0:	08000865 	.word	0x08000865
 80007d4:	08000873 	.word	0x08000873
 80007d8:	08000881 	.word	0x08000881
 80007dc:	08000895 	.word	0x08000895
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	2221      	movs	r2, #33	; 0x21
 80007e4:	68b9      	ldr	r1, [r7, #8]
 80007e6:	4618      	mov	r0, r3
 80007e8:	f005 fdae 	bl	8006348 <strncpy>
      break;
 80007ec:	e05d      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	3321      	adds	r3, #33	; 0x21
 80007f2:	2221      	movs	r2, #33	; 0x21
 80007f4:	68b9      	ldr	r1, [r7, #8]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f005 fda6 	bl	8006348 <strncpy>
      break;
 80007fc:	e055      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 80007fe:	2100      	movs	r1, #0
 8000800:	68b8      	ldr	r0, [r7, #8]
 8000802:	f7ff fed7 	bl	80005b4 <ParseNumber>
 8000806:	4603      	mov	r3, r0
 8000808:	b2da      	uxtb	r2, r3
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 8000810:	e04b      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8000812:	2100      	movs	r1, #0
 8000814:	68b8      	ldr	r0, [r7, #8]
 8000816:	f7ff fecd 	bl	80005b4 <ParseNumber>
 800081a:	4603      	mov	r3, r0
 800081c:	b2da      	uxtb	r2, r3
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 8000824:	e041      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8000826:	2100      	movs	r1, #0
 8000828:	68b8      	ldr	r0, [r7, #8]
 800082a:	f7ff fec3 	bl	80005b4 <ParseNumber>
 800082e:	4603      	mov	r3, r0
 8000830:	b2da      	uxtb	r2, r3
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 8000838:	e037      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	3348      	adds	r3, #72	; 0x48
 800083e:	4619      	mov	r1, r3
 8000840:	68b8      	ldr	r0, [r7, #8]
 8000842:	f7ff fefb 	bl	800063c <ParseIP>
      break;
 8000846:	e030      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	334c      	adds	r3, #76	; 0x4c
 800084c:	4619      	mov	r1, r3
 800084e:	68b8      	ldr	r0, [r7, #8]
 8000850:	f7ff fef4 	bl	800063c <ParseIP>
      break;
 8000854:	e029      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	3350      	adds	r3, #80	; 0x50
 800085a:	4619      	mov	r1, r3
 800085c:	68b8      	ldr	r0, [r7, #8]
 800085e:	f7ff feed 	bl	800063c <ParseIP>
      break;
 8000862:	e022      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	3354      	adds	r3, #84	; 0x54
 8000868:	4619      	mov	r1, r3
 800086a:	68b8      	ldr	r0, [r7, #8]
 800086c:	f7ff fee6 	bl	800063c <ParseIP>
      break;
 8000870:	e01b      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	3358      	adds	r3, #88	; 0x58
 8000876:	4619      	mov	r1, r3
 8000878:	68b8      	ldr	r0, [r7, #8]
 800087a:	f7ff fedf 	bl	800063c <ParseIP>
      break;
 800087e:	e014      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8000880:	2100      	movs	r1, #0
 8000882:	68b8      	ldr	r0, [r7, #8]
 8000884:	f7ff fe96 	bl	80005b4 <ParseNumber>
 8000888:	4603      	mov	r3, r0
 800088a:	b2da      	uxtb	r2, r3
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 8000892:	e00a      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8000894:	2100      	movs	r1, #0
 8000896:	68b8      	ldr	r0, [r7, #8]
 8000898:	f7ff fe8c 	bl	80005b4 <ParseNumber>
 800089c:	4603      	mov	r3, r0
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 80008a6:	e000      	b.n	80008aa <AT_ParseConnSettings+0x12a>

    default:
      break;
 80008a8:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80008aa:	490c      	ldr	r1, [pc, #48]	; (80008dc <AT_ParseConnSettings+0x15c>)
 80008ac:	2000      	movs	r0, #0
 80008ae:	f005 fd75 	bl	800639c <strtok>
 80008b2:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d007      	beq.n	80008ca <AT_ParseConnSettings+0x14a>
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	3b01      	subs	r3, #1
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b2c      	cmp	r3, #44	; 0x2c
 80008c2:	d102      	bne.n	80008ca <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 80008c4:	7bfb      	ldrb	r3, [r7, #15]
 80008c6:	3301      	adds	r3, #1
 80008c8:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	f47f af66 	bne.w	800079e <AT_ParseConnSettings+0x1e>
    }
  }
}
 80008d2:	bf00      	nop
 80008d4:	bf00      	nop
 80008d6:	3710      	adds	r7, #16
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	080077ec 	.word	0x080077ec

080008e0 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 80008e0:	b590      	push	{r4, r7, lr}
 80008e2:	b087      	sub	sp, #28
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	60b9      	str	r1, [r7, #8]
 80008ea:	607a      	str	r2, [r7, #4]
  int ret = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	82fb      	strh	r3, [r7, #22]

  DEBUGCMD("%s\n",cmd);
  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 80008fa:	68b8      	ldr	r0, [r7, #8]
 80008fc:	f7ff fc80 	bl	8000200 <strlen>
 8000900:	4603      	mov	r3, r0
 8000902:	b299      	uxth	r1, r3
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	; 0x6a0
 800090a:	461a      	mov	r2, r3
 800090c:	68b8      	ldr	r0, [r7, #8]
 800090e:	47a0      	blx	r4
 8000910:	4603      	mov	r3, r0
 8000912:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	2b00      	cmp	r3, #0
 8000918:	dd3e      	ble.n	8000998 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8000920:	68fa      	ldr	r2, [r7, #12]
 8000922:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	; 0x6a0
 8000926:	f44f 61af 	mov.w	r1, #1400	; 0x578
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	4798      	blx	r3
 800092e:	4603      	mov	r3, r0
 8000930:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8000932:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000936:	2b00      	cmp	r3, #0
 8000938:	dd27      	ble.n	800098a <AT_ExecuteCommand+0xaa>
 800093a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800093e:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8000942:	dc22      	bgt.n	800098a <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8000944:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000948:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800094c:	d105      	bne.n	800095a <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 800094e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000952:	b29b      	uxth	r3, r3
 8000954:	3b01      	subs	r3, #1
 8000956:	b29b      	uxth	r3, r3
 8000958:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 800095a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800095e:	687a      	ldr	r2, [r7, #4]
 8000960:	4413      	add	r3, r2
 8000962:	2200      	movs	r2, #0
 8000964:	701a      	strb	r2, [r3, #0]
      DEBUGCMD("%s\n",cmd);

      if(strstr((char *)pdata, AT_OK_STRING))
 8000966:	490f      	ldr	r1, [pc, #60]	; (80009a4 <AT_ExecuteCommand+0xc4>)
 8000968:	6878      	ldr	r0, [r7, #4]
 800096a:	f005 fd00 	bl	800636e <strstr>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <AT_ExecuteCommand+0x98>
      {
        return ES_WIFI_STATUS_OK;
 8000974:	2300      	movs	r3, #0
 8000976:	e010      	b.n	800099a <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8000978:	490b      	ldr	r1, [pc, #44]	; (80009a8 <AT_ExecuteCommand+0xc8>)
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f005 fcf7 	bl	800636e <strstr>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <AT_ExecuteCommand+0xaa>
      {
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8000986:	2305      	movs	r3, #5
 8000988:	e007      	b.n	800099a <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800098a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800098e:	f113 0f04 	cmn.w	r3, #4
 8000992:	d101      	bne.n	8000998 <AT_ExecuteCommand+0xb8>
    {
      return ES_WIFI_STATUS_MODULE_CRASH;
 8000994:	2306      	movs	r3, #6
 8000996:	e000      	b.n	800099a <AT_ExecuteCommand+0xba>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8000998:	2304      	movs	r3, #4
}
 800099a:	4618      	mov	r0, r3
 800099c:	371c      	adds	r7, #28
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd90      	pop	{r4, r7, pc}
 80009a2:	bf00      	nop
 80009a4:	08007800 	.word	0x08007800
 80009a8:	0800780c 	.word	0x0800780c

080009ac <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80009b4:	2302      	movs	r3, #2
 80009b6:	73fb      	strb	r3, [r7, #15]

  Obj->Timeout = ES_WIFI_TIMEOUT;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009be:	f8c3 26a0 	str.w	r2, [r3, #1696]	; 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80009c8:	2000      	movs	r0, #0
 80009ca:	4798      	blx	r3
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d113      	bne.n	80009fa <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80009d8:	461a      	mov	r2, r3
 80009da:	490a      	ldr	r1, [pc, #40]	; (8000a04 <ES_WIFI_Init+0x58>)
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff ff7f 	bl	80008e0 <AT_ExecuteCommand>
 80009e2:	4603      	mov	r3, r0
 80009e4:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 80009e6:	7bfb      	ldrb	r3, [r7, #15]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d106      	bne.n	80009fa <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80009f2:	4619      	mov	r1, r3
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f7ff fe4d 	bl	8000694 <AT_ParseInfo>
    }
  }
  return ret;
 80009fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3710      	adds	r7, #16
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	0800781c 	.word	0x0800781c

08000a08 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b085      	sub	sp, #20
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
 8000a14:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d00b      	beq.n	8000a34 <ES_WIFI_RegisterBusIO+0x2c>
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d008      	beq.n	8000a34 <ES_WIFI_RegisterBusIO+0x2c>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d005      	beq.n	8000a34 <ES_WIFI_RegisterBusIO+0x2c>
 8000a28:	69bb      	ldr	r3, [r7, #24]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d002      	beq.n	8000a34 <ES_WIFI_RegisterBusIO+0x2c>
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d101      	bne.n	8000a38 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8000a34:	2302      	movs	r3, #2
 8000a36:	e014      	b.n	8000a62 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	68ba      	ldr	r2, [r7, #8]
 8000a3c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	687a      	ldr	r2, [r7, #4]
 8000a44:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	69ba      	ldr	r2, [r7, #24]
 8000a4c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	69fa      	ldr	r2, [r7, #28]
 8000a54:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	683a      	ldr	r2, [r7, #0]
 8000a5c:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 8000a60:	2300      	movs	r3, #0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3714      	adds	r7, #20
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
	...

08000a70 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	607a      	str	r2, [r7, #4]
 8000a7c:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  if ( (SSID == NULL) || (Password == NULL) )
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d002      	beq.n	8000a8a <ES_WIFI_Connect+0x1a>
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d102      	bne.n	8000a90 <ES_WIFI_Connect+0x20>
  {
    ret = ES_WIFI_STATUS_ERROR;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	75fb      	strb	r3, [r7, #23]
 8000a8e:	e062      	b.n	8000b56 <ES_WIFI_Connect+0xe6>
  }
  else
  {
    LOCK_WIFI();

    sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000a96:	68ba      	ldr	r2, [r7, #8]
 8000a98:	4931      	ldr	r1, [pc, #196]	; (8000b60 <ES_WIFI_Connect+0xf0>)
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f005 fc34 	bl	8006308 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000aac:	461a      	mov	r2, r3
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f7ff ff16 	bl	80008e0 <AT_ExecuteCommand>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	75fb      	strb	r3, [r7, #23]
    if(ret == ES_WIFI_STATUS_OK)
 8000ab8:	7dfb      	ldrb	r3, [r7, #23]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d14b      	bne.n	8000b56 <ES_WIFI_Connect+0xe6>
    {
      sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	4927      	ldr	r1, [pc, #156]	; (8000b64 <ES_WIFI_Connect+0xf4>)
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f005 fc1d 	bl	8006308 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000ada:	461a      	mov	r2, r3
 8000adc:	68f8      	ldr	r0, [r7, #12]
 8000ade:	f7ff feff 	bl	80008e0 <AT_ExecuteCommand>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d134      	bne.n	8000b56 <ES_WIFI_Connect+0xe6>
      {
        Obj->Security = SecType;
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	78fa      	ldrb	r2, [r7, #3]
 8000af0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
        sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000afa:	78fa      	ldrb	r2, [r7, #3]
 8000afc:	491a      	ldr	r1, [pc, #104]	; (8000b68 <ES_WIFI_Connect+0xf8>)
 8000afe:	4618      	mov	r0, r3
 8000b00:	f005 fc02 	bl	8006308 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000b10:	461a      	mov	r2, r3
 8000b12:	68f8      	ldr	r0, [r7, #12]
 8000b14:	f7ff fee4 	bl	80008e0 <AT_ExecuteCommand>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	75fb      	strb	r3, [r7, #23]

        if(ret == ES_WIFI_STATUS_OK)
 8000b1c:	7dfb      	ldrb	r3, [r7, #23]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d119      	bne.n	8000b56 <ES_WIFI_Connect+0xe6>
        {
          sprintf((char*)Obj->CmdData,"C0\r");
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000b28:	4910      	ldr	r1, [pc, #64]	; (8000b6c <ES_WIFI_Connect+0xfc>)
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f005 fbec 	bl	8006308 <siprintf>
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	68f8      	ldr	r0, [r7, #12]
 8000b40:	f7ff fece 	bl	80008e0 <AT_ExecuteCommand>
 8000b44:	4603      	mov	r3, r0
 8000b46:	75fb      	strb	r3, [r7, #23]
          if(ret == ES_WIFI_STATUS_OK)
 8000b48:	7dfb      	ldrb	r3, [r7, #23]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d103      	bne.n	8000b56 <ES_WIFI_Connect+0xe6>
          {
            Obj->NetSettings.IsConnected = 1;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	2201      	movs	r2, #1
 8000b52:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
      }
    }

    UNLOCK_WIFI();
  }
  return ret;
 8000b56:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3718      	adds	r7, #24
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	08007834 	.word	0x08007834
 8000b64:	0800783c 	.word	0x0800783c
 8000b68:	08007844 	.word	0x08007844
 8000b6c:	0800784c 	.word	0x0800784c

08000b70 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000b7e:	4910      	ldr	r1, [pc, #64]	; (8000bc0 <ES_WIFI_GetNetworkSettings+0x50>)
 8000b80:	4618      	mov	r0, r3
 8000b82:	f005 fbc1 	bl	8006308 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000b92:	461a      	mov	r2, r3
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f7ff fea3 	bl	80008e0 <AT_ExecuteCommand>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8000b9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d108      	bne.n	8000bb6 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	f503 7294 	add.w	r2, r3, #296	; 0x128
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	338d      	adds	r3, #141	; 0x8d
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4610      	mov	r0, r2
 8000bb2:	f7ff fde5 	bl	8000780 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8000bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3710      	adds	r7, #16
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	08007858 	.word	0x08007858

08000bc4 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi3: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi3)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08c      	sub	sp, #48	; 0x30
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8000bcc:	4b57      	ldr	r3, [pc, #348]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bd0:	4a56      	ldr	r2, [pc, #344]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bd6:	6593      	str	r3, [r2, #88]	; 0x58
 8000bd8:	4b54      	ldr	r3, [pc, #336]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000be0:	61bb      	str	r3, [r7, #24]
 8000be2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be4:	4b51      	ldr	r3, [pc, #324]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be8:	4a50      	ldr	r2, [pc, #320]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000bea:	f043 0302 	orr.w	r3, r3, #2
 8000bee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bf0:	4b4e      	ldr	r3, [pc, #312]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf4:	f003 0302 	and.w	r3, r3, #2
 8000bf8:	617b      	str	r3, [r7, #20]
 8000bfa:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bfc:	4b4b      	ldr	r3, [pc, #300]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000bfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c00:	4a4a      	ldr	r2, [pc, #296]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000c02:	f043 0304 	orr.w	r3, r3, #4
 8000c06:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c08:	4b48      	ldr	r3, [pc, #288]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c0c:	f003 0304 	and.w	r3, r3, #4
 8000c10:	613b      	str	r3, [r7, #16]
 8000c12:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c14:	4b45      	ldr	r3, [pc, #276]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000c16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c18:	4a44      	ldr	r2, [pc, #272]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000c1a:	f043 0310 	orr.w	r3, r3, #16
 8000c1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c20:	4b42      	ldr	r3, [pc, #264]	; (8000d2c <SPI_WIFI_MspInit+0x168>)
 8000c22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c24:	f003 0310 	and.w	r3, r3, #16
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c32:	483f      	ldr	r0, [pc, #252]	; (8000d30 <SPI_WIFI_MspInit+0x16c>)
 8000c34:	f001 fc6c 	bl	8002510 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8000c38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c3c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8000c4a:	f107 031c 	add.w	r3, r7, #28
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4837      	ldr	r0, [pc, #220]	; (8000d30 <SPI_WIFI_MspInit+0x16c>)
 8000c52:	f001 f9c1 	bl	8001fd8 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8000c56:	2302      	movs	r3, #2
 8000c58:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8000c5a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c5e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8000c68:	f107 031c 	add.w	r3, r7, #28
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4831      	ldr	r0, [pc, #196]	; (8000d34 <SPI_WIFI_MspInit+0x170>)
 8000c70:	f001 f9b2 	bl	8001fd8 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8000c74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c78:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8000c82:	2300      	movs	r3, #0
 8000c84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 8000c86:	2300      	movs	r3, #0
 8000c88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8000c8a:	f107 031c 	add.w	r3, r7, #28
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4828      	ldr	r0, [pc, #160]	; (8000d34 <SPI_WIFI_MspInit+0x170>)
 8000c92:	f001 f9a1 	bl	8001fd8 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8000c96:	2201      	movs	r2, #1
 8000c98:	2101      	movs	r1, #1
 8000c9a:	4826      	ldr	r0, [pc, #152]	; (8000d34 <SPI_WIFI_MspInit+0x170>)
 8000c9c:	f001 fc38 	bl	8002510 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8000cac:	2301      	movs	r3, #1
 8000cae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8000cb0:	f107 031c 	add.w	r3, r7, #28
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	481f      	ldr	r0, [pc, #124]	; (8000d34 <SPI_WIFI_MspInit+0x170>)
 8000cb8:	f001 f98e 	bl	8001fd8 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8000cbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cc0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8000cce:	2306      	movs	r3, #6
 8000cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8000cd2:	f107 031c 	add.w	r3, r7, #28
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4817      	ldr	r0, [pc, #92]	; (8000d38 <SPI_WIFI_MspInit+0x174>)
 8000cda:	f001 f97d 	bl	8001fd8 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8000cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ce2:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8000cec:	2301      	movs	r3, #1
 8000cee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8000cf0:	2306      	movs	r3, #6
 8000cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8000cf4:	f107 031c 	add.w	r3, r7, #28
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	480f      	ldr	r0, [pc, #60]	; (8000d38 <SPI_WIFI_MspInit+0x174>)
 8000cfc:	f001 f96c 	bl	8001fd8 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8000d00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d04:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8000d06:	2302      	movs	r3, #2
 8000d08:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8000d12:	2306      	movs	r3, #6
 8000d14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8000d16:	f107 031c 	add.w	r3, r7, #28
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4806      	ldr	r0, [pc, #24]	; (8000d38 <SPI_WIFI_MspInit+0x174>)
 8000d1e:	f001 f95b 	bl	8001fd8 <HAL_GPIO_Init>
}
 8000d22:	bf00      	nop
 8000d24:	3730      	adds	r7, #48	; 0x30
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40021000 	.word	0x40021000
 8000d30:	48000400 	.word	0x48000400
 8000d34:	48001000 	.word	0x48001000
 8000d38:	48000800 	.word	0x48000800

08000d3c <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8000d4a:	88fb      	ldrh	r3, [r7, #6]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d145      	bne.n	8000ddc <SPI_WIFI_Init+0xa0>
  {
    hspi3.Instance               = SPI3;
 8000d50:	4b27      	ldr	r3, [pc, #156]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d52:	4a28      	ldr	r2, [pc, #160]	; (8000df4 <SPI_WIFI_Init+0xb8>)
 8000d54:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi3);
 8000d56:	4826      	ldr	r0, [pc, #152]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d58:	f7ff ff34 	bl	8000bc4 <SPI_WIFI_MspInit>
  
    hspi3.Init.Mode              = SPI_MODE_MASTER;
 8000d5c:	4b24      	ldr	r3, [pc, #144]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d5e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d62:	605a      	str	r2, [r3, #4]
    hspi3.Init.Direction         = SPI_DIRECTION_2LINES;
 8000d64:	4b22      	ldr	r3, [pc, #136]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	609a      	str	r2, [r3, #8]
    hspi3.Init.DataSize          = SPI_DATASIZE_16BIT;
 8000d6a:	4b21      	ldr	r3, [pc, #132]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d6c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000d70:	60da      	str	r2, [r3, #12]
    hspi3.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	611a      	str	r2, [r3, #16]
    hspi3.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	615a      	str	r2, [r3, #20]
    hspi3.Init.NSS               = SPI_NSS_SOFT;
 8000d7e:	4b1c      	ldr	r3, [pc, #112]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d84:	619a      	str	r2, [r3, #24]
    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8000d86:	4b1a      	ldr	r3, [pc, #104]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d88:	2210      	movs	r2, #16
 8000d8a:	61da      	str	r2, [r3, #28]
    hspi3.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8000d8c:	4b18      	ldr	r3, [pc, #96]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	621a      	str	r2, [r3, #32]
    hspi3.Init.TIMode            = SPI_TIMODE_DISABLE;
 8000d92:	4b17      	ldr	r3, [pc, #92]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	625a      	str	r2, [r3, #36]	; 0x24
    hspi3.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8000d98:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	629a      	str	r2, [r3, #40]	; 0x28
    hspi3.Init.CRCPolynomial     = 0;
 8000d9e:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi3 ) != HAL_OK)
 8000da4:	4812      	ldr	r0, [pc, #72]	; (8000df0 <SPI_WIFI_Init+0xb4>)
 8000da6:	f003 f8a3 	bl	8003ef0 <HAL_SPI_Init>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d002      	beq.n	8000db6 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8000db0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000db4:	e018      	b.n	8000de8 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
#define SPI_INTERFACE_PRIO 5
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2105      	movs	r1, #5
 8000dba:	2007      	movs	r0, #7
 8000dbc:	f001 f869 	bl	8001e92 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8000dc0:	2007      	movs	r0, #7
 8000dc2:	f001 f882 	bl	8001eca <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2105      	movs	r1, #5
 8000dca:	2033      	movs	r0, #51	; 0x33
 8000dcc:	f001 f861 	bl	8001e92 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8000dd0:	2033      	movs	r0, #51	; 0x33
 8000dd2:	f001 f87a 	bl	8001eca <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8000dd6:	200a      	movs	r0, #10
 8000dd8:	f000 f9fe 	bl	80011d8 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8000ddc:	f000 f80c 	bl	8000df8 <SPI_WIFI_ResetModule>
 8000de0:	4603      	mov	r3, r0
 8000de2:	73fb      	strb	r3, [r7, #15]

  return rc;
 8000de4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3710      	adds	r7, #16
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	2000009c 	.word	0x2000009c
 8000df4:	40003c00 	.word	0x40003c00

08000df8 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8000dfe:	f000 ff19 	bl	8001c34 <HAL_GetTick>
 8000e02:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e0e:	4830      	ldr	r0, [pc, #192]	; (8000ed0 <SPI_WIFI_ResetModule+0xd8>)
 8000e10:	f001 fb7e 	bl	8002510 <HAL_GPIO_WritePin>
 8000e14:	200a      	movs	r0, #10
 8000e16:	f000 ff19 	bl	8001c4c <HAL_Delay>
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e20:	482b      	ldr	r0, [pc, #172]	; (8000ed0 <SPI_WIFI_ResetModule+0xd8>)
 8000e22:	f001 fb75 	bl	8002510 <HAL_GPIO_WritePin>
 8000e26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e2a:	f000 ff0f 	bl	8001c4c <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2101      	movs	r1, #1
 8000e32:	4827      	ldr	r0, [pc, #156]	; (8000ed0 <SPI_WIFI_ResetModule+0xd8>)
 8000e34:	f001 fb6c 	bl	8002510 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8000e38:	200f      	movs	r0, #15
 8000e3a:	f000 f9cd 	bl	80011d8 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 8000e3e:	e020      	b.n	8000e82 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi3 , &Prompt[count], 1, 0xFFFF);
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
 8000e42:	463a      	mov	r2, r7
 8000e44:	18d1      	adds	r1, r2, r3
 8000e46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	4821      	ldr	r0, [pc, #132]	; (8000ed4 <SPI_WIFI_ResetModule+0xdc>)
 8000e4e:	f003 f91a 	bl	8004086 <HAL_SPI_Receive>
 8000e52:	4603      	mov	r3, r0
 8000e54:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
 8000e58:	3302      	adds	r3, #2
 8000e5a:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8000e5c:	f000 feea 	bl	8001c34 <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e6a:	d202      	bcs.n	8000e72 <SPI_WIFI_ResetModule+0x7a>
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d007      	beq.n	8000e82 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8000e72:	2201      	movs	r2, #1
 8000e74:	2101      	movs	r1, #1
 8000e76:	4816      	ldr	r0, [pc, #88]	; (8000ed0 <SPI_WIFI_ResetModule+0xd8>)
 8000e78:	f001 fb4a 	bl	8002510 <HAL_GPIO_WritePin>
      return -1;
 8000e7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e80:	e021      	b.n	8000ec6 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8000e82:	2102      	movs	r1, #2
 8000e84:	4812      	ldr	r0, [pc, #72]	; (8000ed0 <SPI_WIFI_ResetModule+0xd8>)
 8000e86:	f001 fb2b 	bl	80024e0 <HAL_GPIO_ReadPin>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d0d7      	beq.n	8000e40 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8000e90:	2201      	movs	r2, #1
 8000e92:	2101      	movs	r1, #1
 8000e94:	480e      	ldr	r0, [pc, #56]	; (8000ed0 <SPI_WIFI_ResetModule+0xd8>)
 8000e96:	f001 fb3b 	bl	8002510 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8000e9a:	783b      	ldrb	r3, [r7, #0]
 8000e9c:	2b15      	cmp	r3, #21
 8000e9e:	d10e      	bne.n	8000ebe <SPI_WIFI_ResetModule+0xc6>
 8000ea0:	787b      	ldrb	r3, [r7, #1]
 8000ea2:	2b15      	cmp	r3, #21
 8000ea4:	d10b      	bne.n	8000ebe <SPI_WIFI_ResetModule+0xc6>
 8000ea6:	78bb      	ldrb	r3, [r7, #2]
 8000ea8:	2b0d      	cmp	r3, #13
 8000eaa:	d108      	bne.n	8000ebe <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8000eac:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8000eae:	2b0a      	cmp	r3, #10
 8000eb0:	d105      	bne.n	8000ebe <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8000eb2:	793b      	ldrb	r3, [r7, #4]
 8000eb4:	2b3e      	cmp	r3, #62	; 0x3e
 8000eb6:	d102      	bne.n	8000ebe <SPI_WIFI_ResetModule+0xc6>
 8000eb8:	797b      	ldrb	r3, [r7, #5]
 8000eba:	2b20      	cmp	r3, #32
 8000ebc:	d002      	beq.n	8000ec4 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ec2:	e000      	b.n	8000ec6 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	48001000 	.word	0x48001000
 8000ed4:	2000009c 	.word	0x2000009c

08000ed8 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi3 );
 8000edc:	4802      	ldr	r0, [pc, #8]	; (8000ee8 <SPI_WIFI_DeInit+0x10>)
 8000ede:	f003 f8aa 	bl	8004036 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8000ee2:	2300      	movs	r3, #0
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	2000009c 	.word	0x2000009c

08000eec <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8000ef4:	f000 fe9e 	bl	8001c34 <HAL_GetTick>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8000efc:	e00a      	b.n	8000f14 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8000efe:	f000 fe99 	bl	8001c34 <HAL_GetTick>
 8000f02:	4602      	mov	r2, r0
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	1ad2      	subs	r2, r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d902      	bls.n	8000f14 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8000f0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f12:	e007      	b.n	8000f24 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8000f14:	2102      	movs	r1, #2
 8000f16:	4805      	ldr	r0, [pc, #20]	; (8000f2c <wait_cmddata_rdy_high+0x40>)
 8000f18:	f001 fae2 	bl	80024e0 <HAL_GPIO_ReadPin>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d1ed      	bne.n	8000efe <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	48001000 	.word	0x48001000

08000f30 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8000f38:	f000 fe7c 	bl	8001c34 <HAL_GetTick>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8000f40:	e00a      	b.n	8000f58 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8000f42:	f000 fe77 	bl	8001c34 <HAL_GetTick>
 8000f46:	4602      	mov	r2, r0
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	1ad2      	subs	r2, r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	d902      	bls.n	8000f58 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f56:	e004      	b.n	8000f62 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8000f58:	4b04      	ldr	r3, [pc, #16]	; (8000f6c <wait_cmddata_rdy_rising_event+0x3c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d0f0      	beq.n	8000f42 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8000f60:	2300      	movs	r3, #0
#endif
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000094 	.word	0x20000094

08000f70 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8000f78:	f000 fe5c 	bl	8001c34 <HAL_GetTick>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8000f80:	e00a      	b.n	8000f98 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8000f82:	f000 fe57 	bl	8001c34 <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	1ad2      	subs	r2, r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d902      	bls.n	8000f98 <wait_spi_rx_event+0x28>
    {
      return -1;
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f96:	e004      	b.n	8000fa2 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <wait_spi_rx_event+0x3c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d0f0      	beq.n	8000f82 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8000fa0:	2300      	movs	r3, #0
#endif
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	2000008c 	.word	0x2000008c

08000fb0 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8000fb8:	f000 fe3c 	bl	8001c34 <HAL_GetTick>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8000fc0:	e00a      	b.n	8000fd8 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8000fc2:	f000 fe37 	bl	8001c34 <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	1ad2      	subs	r2, r2, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d902      	bls.n	8000fd8 <wait_spi_tx_event+0x28>
    {
      return -1;
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fd6:	e004      	b.n	8000fe2 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <wait_spi_tx_event+0x3c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d0f0      	beq.n	8000fc2 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8000fe0:	2300      	movs	r3, #0
#endif
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000090 	.word	0x20000090

08000ff0 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	607a      	str	r2, [r7, #4]
 8000ffc:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8000ffe:	2300      	movs	r3, #0
 8001000:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8001002:	2201      	movs	r2, #1
 8001004:	2101      	movs	r1, #1
 8001006:	4834      	ldr	r0, [pc, #208]	; (80010d8 <SPI_WIFI_ReceiveData+0xe8>)
 8001008:	f001 fa82 	bl	8002510 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 800100c:	2003      	movs	r0, #3
 800100e:	f000 f8e3 	bl	80011d8 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ff8b 	bl	8000f30 <wait_cmddata_rdy_rising_event>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	da02      	bge.n	8001026 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8001020:	f06f 0302 	mvn.w	r3, #2
 8001024:	e054      	b.n	80010d0 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8001026:	2200      	movs	r2, #0
 8001028:	2101      	movs	r1, #1
 800102a:	482b      	ldr	r0, [pc, #172]	; (80010d8 <SPI_WIFI_ReceiveData+0xe8>)
 800102c:	f001 fa70 	bl	8002510 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8001030:	200f      	movs	r0, #15
 8001032:	f000 f8d1 	bl	80011d8 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8001036:	e03d      	b.n	80010b4 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8001038:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800103c:	897b      	ldrh	r3, [r7, #10]
 800103e:	429a      	cmp	r2, r3
 8001040:	db02      	blt.n	8001048 <SPI_WIFI_ReceiveData+0x58>
 8001042:	897b      	ldrh	r3, [r7, #10]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d13c      	bne.n	80010c2 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8001048:	4b24      	ldr	r3, [pc, #144]	; (80010dc <SPI_WIFI_ReceiveData+0xec>)
 800104a:	2201      	movs	r2, #1
 800104c:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi3, tmp, 1) != HAL_OK) {
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	2201      	movs	r2, #1
 8001054:	4619      	mov	r1, r3
 8001056:	4822      	ldr	r0, [pc, #136]	; (80010e0 <SPI_WIFI_ReceiveData+0xf0>)
 8001058:	f003 fbe6 	bl	8004828 <HAL_SPI_Receive_IT>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d007      	beq.n	8001072 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8001062:	2201      	movs	r2, #1
 8001064:	2101      	movs	r1, #1
 8001066:	481c      	ldr	r0, [pc, #112]	; (80010d8 <SPI_WIFI_ReceiveData+0xe8>)
 8001068:	f001 fa52 	bl	8002510 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 800106c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001070:	e02e      	b.n	80010d0 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff7b 	bl	8000f70 <wait_spi_rx_event>

      pData[0] = tmp[0];
 800107a:	7d3a      	ldrb	r2, [r7, #20]
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	3301      	adds	r3, #1
 8001084:	7d7a      	ldrb	r2, [r7, #21]
 8001086:	701a      	strb	r2, [r3, #0]
      length += 2;
 8001088:	8afb      	ldrh	r3, [r7, #22]
 800108a:	3302      	adds	r3, #2
 800108c:	b29b      	uxth	r3, r3
 800108e:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	3302      	adds	r3, #2
 8001094:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 8001096:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800109a:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800109e:	db09      	blt.n	80010b4 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 80010a0:	2201      	movs	r2, #1
 80010a2:	2101      	movs	r1, #1
 80010a4:	480c      	ldr	r0, [pc, #48]	; (80010d8 <SPI_WIFI_ReceiveData+0xe8>)
 80010a6:	f001 fa33 	bl	8002510 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 80010aa:	f7ff fea5 	bl	8000df8 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 80010ae:	f06f 0303 	mvn.w	r3, #3
 80010b2:	e00d      	b.n	80010d0 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 80010b4:	2102      	movs	r1, #2
 80010b6:	4808      	ldr	r0, [pc, #32]	; (80010d8 <SPI_WIFI_ReceiveData+0xe8>)
 80010b8:	f001 fa12 	bl	80024e0 <HAL_GPIO_ReadPin>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d0ba      	beq.n	8001038 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 80010c2:	2201      	movs	r2, #1
 80010c4:	2101      	movs	r1, #1
 80010c6:	4804      	ldr	r0, [pc, #16]	; (80010d8 <SPI_WIFI_ReceiveData+0xe8>)
 80010c8:	f001 fa22 	bl	8002510 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 80010cc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3718      	adds	r7, #24
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	48001000 	.word	0x48001000
 80010dc:	2000008c 	.word	0x2000008c
 80010e0:	2000009c 	.word	0x2000009c

080010e4 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	460b      	mov	r3, r1
 80010ee:	607a      	str	r2, [r7, #4]
 80010f0:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff fef9 	bl	8000eec <wait_cmddata_rdy_high>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	da02      	bge.n	8001106 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8001100:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001104:	e04f      	b.n	80011a6 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 8001106:	4b2a      	ldr	r3, [pc, #168]	; (80011b0 <SPI_WIFI_SendData+0xcc>)
 8001108:	2201      	movs	r2, #1
 800110a:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800110c:	2200      	movs	r2, #0
 800110e:	2101      	movs	r1, #1
 8001110:	4828      	ldr	r0, [pc, #160]	; (80011b4 <SPI_WIFI_SendData+0xd0>)
 8001112:	f001 f9fd 	bl	8002510 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8001116:	200f      	movs	r0, #15
 8001118:	f000 f85e 	bl	80011d8 <SPI_WIFI_DelayUs>
  if (len > 1)
 800111c:	897b      	ldrh	r3, [r7, #10]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d919      	bls.n	8001156 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 8001122:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <SPI_WIFI_SendData+0xd4>)
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi3, (uint8_t *)pdata , len/2) != HAL_OK)
 8001128:	897b      	ldrh	r3, [r7, #10]
 800112a:	085b      	lsrs	r3, r3, #1
 800112c:	b29b      	uxth	r3, r3
 800112e:	461a      	mov	r2, r3
 8001130:	68f9      	ldr	r1, [r7, #12]
 8001132:	4822      	ldr	r0, [pc, #136]	; (80011bc <SPI_WIFI_SendData+0xd8>)
 8001134:	f003 faea 	bl	800470c <HAL_SPI_Transmit_IT>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d007      	beq.n	800114e <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 800113e:	2201      	movs	r2, #1
 8001140:	2101      	movs	r1, #1
 8001142:	481c      	ldr	r0, [pc, #112]	; (80011b4 <SPI_WIFI_SendData+0xd0>)
 8001144:	f001 f9e4 	bl	8002510 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8001148:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800114c:	e02b      	b.n	80011a6 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ff2d 	bl	8000fb0 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 8001156:	897b      	ldrh	r3, [r7, #10]
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	2b00      	cmp	r3, #0
 800115e:	d020      	beq.n	80011a2 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 8001160:	897b      	ldrh	r3, [r7, #10]
 8001162:	3b01      	subs	r3, #1
 8001164:	68fa      	ldr	r2, [r7, #12]
 8001166:	4413      	add	r3, r2
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 800116c:	230a      	movs	r3, #10
 800116e:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8001170:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <SPI_WIFI_SendData+0xd4>)
 8001172:	2201      	movs	r2, #1
 8001174:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi3, Padding, 1) != HAL_OK)
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	2201      	movs	r2, #1
 800117c:	4619      	mov	r1, r3
 800117e:	480f      	ldr	r0, [pc, #60]	; (80011bc <SPI_WIFI_SendData+0xd8>)
 8001180:	f003 fac4 	bl	800470c <HAL_SPI_Transmit_IT>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d007      	beq.n	800119a <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 800118a:	2201      	movs	r2, #1
 800118c:	2101      	movs	r1, #1
 800118e:	4809      	ldr	r0, [pc, #36]	; (80011b4 <SPI_WIFI_SendData+0xd0>)
 8001190:	f001 f9be 	bl	8002510 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8001194:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001198:	e005      	b.n	80011a6 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff ff07 	bl	8000fb0 <wait_spi_tx_event>
    
  }
  return len;
 80011a2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000094 	.word	0x20000094
 80011b4:	48001000 	.word	0x48001000
 80011b8:	20000090 	.word	0x20000090
 80011bc:	2000009c 	.word	0x2000009c

080011c0 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f000 fd3f 	bl	8001c4c <HAL_Delay>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
	...

080011d8 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 80011e8:	4b20      	ldr	r3, [pc, #128]	; (800126c <SPI_WIFI_DelayUs+0x94>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d122      	bne.n	8001236 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 80011f0:	4b1f      	ldr	r3, [pc, #124]	; (8001270 <SPI_WIFI_DelayUs+0x98>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a1f      	ldr	r2, [pc, #124]	; (8001274 <SPI_WIFI_DelayUs+0x9c>)
 80011f6:	fba2 2303 	umull	r2, r3, r2, r3
 80011fa:	099b      	lsrs	r3, r3, #6
 80011fc:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8001206:	f000 fd15 	bl	8001c34 <HAL_GetTick>
 800120a:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 800120c:	e002      	b.n	8001214 <SPI_WIFI_DelayUs+0x3c>
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	3b01      	subs	r3, #1
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1f9      	bne.n	800120e <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 800121a:	f000 fd0b 	bl	8001c34 <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	4a11      	ldr	r2, [pc, #68]	; (800126c <SPI_WIFI_DelayUs+0x94>)
 8001226:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8001228:	4b10      	ldr	r3, [pc, #64]	; (800126c <SPI_WIFI_DelayUs+0x94>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d102      	bne.n	8001236 <SPI_WIFI_DelayUs+0x5e>
 8001230:	4b0e      	ldr	r3, [pc, #56]	; (800126c <SPI_WIFI_DelayUs+0x94>)
 8001232:	2201      	movs	r2, #1
 8001234:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8001236:	4b0e      	ldr	r3, [pc, #56]	; (8001270 <SPI_WIFI_DelayUs+0x98>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a0f      	ldr	r2, [pc, #60]	; (8001278 <SPI_WIFI_DelayUs+0xa0>)
 800123c:	fba2 2303 	umull	r2, r3, r2, r3
 8001240:	0c9a      	lsrs	r2, r3, #18
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <SPI_WIFI_DelayUs+0x94>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	fbb2 f3f3 	udiv	r3, r2, r3
 800124a:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	697a      	ldr	r2, [r7, #20]
 8001250:	fb02 f303 	mul.w	r3, r2, r3
 8001254:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8001256:	e002      	b.n	800125e <SPI_WIFI_DelayUs+0x86>
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	3b01      	subs	r3, #1
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1f9      	bne.n	8001258 <SPI_WIFI_DelayUs+0x80>
  return;
 8001264:	bf00      	nop
}
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000098 	.word	0x20000098
 8001270:	20000000 	.word	0x20000000
 8001274:	10624dd3 	.word	0x10624dd3
 8001278:	431bde83 	.word	0x431bde83

0800127c <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi3)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <HAL_SPI_RxCpltCallback+0x24>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d002      	beq.n	8001292 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 800128c:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <HAL_SPI_RxCpltCallback+0x24>)
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
  }
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	2000008c 	.word	0x2000008c

080012a4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi3: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi3)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <HAL_SPI_TxCpltCallback+0x24>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d002      	beq.n	80012ba <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 80012b4:	4b04      	ldr	r3, [pc, #16]	; (80012c8 <HAL_SPI_TxCpltCallback+0x24>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
  }
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	20000090 	.word	0x20000090

080012cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b0a2      	sub	sp, #136	; 0x88
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d2:	f000 fc46 	bl	8001b62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d6:	f000 f869 	bl	80013ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012da:	f000 f943 	bl	8001564 <MX_GPIO_Init>
  MX_SPI3_Init();
 80012de:	f000 f8b7 	bl	8001450 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80012e2:	f000 f8f3 	bl	80014cc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // WIFI Setup
  char buffer[128];
  int length;
  WIFI_Status_t wifi_status = WIFI_Init();
 80012e6:	f000 fbc5 	bl	8001a74 <WIFI_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87



  if (wifi_status == WIFI_STATUS_ERROR) {
 80012f0:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d10f      	bne.n	8001318 <main+0x4c>
	  length = sprintf(buffer, "WIFI Init Error. Check STM hardware and software configuration\n");
 80012f8:	463b      	mov	r3, r7
 80012fa:	4925      	ldr	r1, [pc, #148]	; (8001390 <main+0xc4>)
 80012fc:	4618      	mov	r0, r3
 80012fe:	f005 f803 	bl	8006308 <siprintf>
 8001302:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
	  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, length, 100);
 8001306:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800130a:	b29a      	uxth	r2, r3
 800130c:	4639      	mov	r1, r7
 800130e:	2364      	movs	r3, #100	; 0x64
 8001310:	4820      	ldr	r0, [pc, #128]	; (8001394 <main+0xc8>)
 8001312:	f004 f96e 	bl	80055f2 <HAL_UART_Transmit>
 8001316:	e039      	b.n	800138c <main+0xc0>
  }
  else {
	  length = sprintf(buffer, "Successful WIFI Init\n");
 8001318:	463b      	mov	r3, r7
 800131a:	491f      	ldr	r1, [pc, #124]	; (8001398 <main+0xcc>)
 800131c:	4618      	mov	r0, r3
 800131e:	f004 fff3 	bl	8006308 <siprintf>
 8001322:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
	  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, length, 100);
 8001326:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800132a:	b29a      	uxth	r2, r3
 800132c:	4639      	mov	r1, r7
 800132e:	2364      	movs	r3, #100	; 0x64
 8001330:	4818      	ldr	r0, [pc, #96]	; (8001394 <main+0xc8>)
 8001332:	f004 f95e 	bl	80055f2 <HAL_UART_Transmit>

	  // Connect to a WIFI AP
	  wifi_status = WIFI_Connect("MayoBoy", "paulpower", WIFI_ECN_WPA_WPA2_PSK);
 8001336:	2204      	movs	r2, #4
 8001338:	4918      	ldr	r1, [pc, #96]	; (800139c <main+0xd0>)
 800133a:	4819      	ldr	r0, [pc, #100]	; (80013a0 <main+0xd4>)
 800133c:	f000 fbc6 	bl	8001acc <WIFI_Connect>
 8001340:	4603      	mov	r3, r0
 8001342:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	  if (wifi_status == WIFI_STATUS_ERROR) {
 8001346:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800134a:	2b01      	cmp	r3, #1
 800134c:	d10f      	bne.n	800136e <main+0xa2>
		  length = sprintf(buffer, "WIFI Connection Error. Check SSID/Password/Encryption Type\n");
 800134e:	463b      	mov	r3, r7
 8001350:	4914      	ldr	r1, [pc, #80]	; (80013a4 <main+0xd8>)
 8001352:	4618      	mov	r0, r3
 8001354:	f004 ffd8 	bl	8006308 <siprintf>
 8001358:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
		  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, length, 100);
 800135c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001360:	b29a      	uxth	r2, r3
 8001362:	4639      	mov	r1, r7
 8001364:	2364      	movs	r3, #100	; 0x64
 8001366:	480b      	ldr	r0, [pc, #44]	; (8001394 <main+0xc8>)
 8001368:	f004 f943 	bl	80055f2 <HAL_UART_Transmit>
 800136c:	e00e      	b.n	800138c <main+0xc0>
	  }
	  else {
		  length = sprintf(buffer, "Successful WIFI Connection\n");
 800136e:	463b      	mov	r3, r7
 8001370:	490d      	ldr	r1, [pc, #52]	; (80013a8 <main+0xdc>)
 8001372:	4618      	mov	r0, r3
 8001374:	f004 ffc8 	bl	8006308 <siprintf>
 8001378:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
		  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, length, 100);
 800137c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001380:	b29a      	uxth	r2, r3
 8001382:	4639      	mov	r1, r7
 8001384:	2364      	movs	r3, #100	; 0x64
 8001386:	4803      	ldr	r0, [pc, #12]	; (8001394 <main+0xc8>)
 8001388:	f004 f933 	bl	80055f2 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800138c:	e7fe      	b.n	800138c <main+0xc0>
 800138e:	bf00      	nop
 8001390:	08007a60 	.word	0x08007a60
 8001394:	20000100 	.word	0x20000100
 8001398:	08007aa0 	.word	0x08007aa0
 800139c:	08007ab8 	.word	0x08007ab8
 80013a0:	08007ac4 	.word	0x08007ac4
 80013a4:	08007acc 	.word	0x08007acc
 80013a8:	08007b08 	.word	0x08007b08

080013ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b096      	sub	sp, #88	; 0x58
 80013b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	f107 0314 	add.w	r3, r7, #20
 80013b6:	2244      	movs	r2, #68	; 0x44
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f004 ff9c 	bl	80062f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c0:	463b      	mov	r3, r7
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
 80013cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80013ce:	2000      	movs	r0, #0
 80013d0:	f001 f8fa 	bl	80025c8 <HAL_PWREx_ControlVoltageScaling>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <SystemClock_Config+0x32>
  {
    Error_Handler();
 80013da:	f000 f941 	bl	8001660 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80013de:	2310      	movs	r3, #16
 80013e0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013e2:	2301      	movs	r3, #1
 80013e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013ea:	2360      	movs	r3, #96	; 0x60
 80013ec:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ee:	2302      	movs	r3, #2
 80013f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013f2:	2301      	movs	r3, #1
 80013f4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013f6:	2301      	movs	r3, #1
 80013f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80013fa:	233c      	movs	r3, #60	; 0x3c
 80013fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013fe:	2302      	movs	r3, #2
 8001400:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001402:	2302      	movs	r3, #2
 8001404:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001406:	2302      	movs	r3, #2
 8001408:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	4618      	mov	r0, r3
 8001410:	f001 f97e 	bl	8002710 <HAL_RCC_OscConfig>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800141a:	f000 f921 	bl	8001660 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800141e:	230f      	movs	r3, #15
 8001420:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001422:	2303      	movs	r3, #3
 8001424:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001426:	2300      	movs	r3, #0
 8001428:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800142e:	2300      	movs	r3, #0
 8001430:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001432:	463b      	mov	r3, r7
 8001434:	2105      	movs	r1, #5
 8001436:	4618      	mov	r0, r3
 8001438:	f001 fd84 	bl	8002f44 <HAL_RCC_ClockConfig>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001442:	f000 f90d 	bl	8001660 <Error_Handler>
  }
}
 8001446:	bf00      	nop
 8001448:	3758      	adds	r7, #88	; 0x58
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
	...

08001450 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001454:	4b1b      	ldr	r3, [pc, #108]	; (80014c4 <MX_SPI3_Init+0x74>)
 8001456:	4a1c      	ldr	r2, [pc, #112]	; (80014c8 <MX_SPI3_Init+0x78>)
 8001458:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800145a:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <MX_SPI3_Init+0x74>)
 800145c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001460:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001462:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <MX_SPI3_Init+0x74>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001468:	4b16      	ldr	r3, [pc, #88]	; (80014c4 <MX_SPI3_Init+0x74>)
 800146a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800146e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001470:	4b14      	ldr	r3, [pc, #80]	; (80014c4 <MX_SPI3_Init+0x74>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001476:	4b13      	ldr	r3, [pc, #76]	; (80014c4 <MX_SPI3_Init+0x74>)
 8001478:	2200      	movs	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800147c:	4b11      	ldr	r3, [pc, #68]	; (80014c4 <MX_SPI3_Init+0x74>)
 800147e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001482:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001484:	4b0f      	ldr	r3, [pc, #60]	; (80014c4 <MX_SPI3_Init+0x74>)
 8001486:	2200      	movs	r2, #0
 8001488:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <MX_SPI3_Init+0x74>)
 800148c:	2200      	movs	r2, #0
 800148e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001490:	4b0c      	ldr	r3, [pc, #48]	; (80014c4 <MX_SPI3_Init+0x74>)
 8001492:	2200      	movs	r2, #0
 8001494:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001496:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <MX_SPI3_Init+0x74>)
 8001498:	2200      	movs	r2, #0
 800149a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800149c:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <MX_SPI3_Init+0x74>)
 800149e:	2207      	movs	r2, #7
 80014a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014a2:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <MX_SPI3_Init+0x74>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014a8:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <MX_SPI3_Init+0x74>)
 80014aa:	2208      	movs	r2, #8
 80014ac:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80014ae:	4805      	ldr	r0, [pc, #20]	; (80014c4 <MX_SPI3_Init+0x74>)
 80014b0:	f002 fd1e 	bl	8003ef0 <HAL_SPI_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80014ba:	f000 f8d1 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	2000009c 	.word	0x2000009c
 80014c8:	40003c00 	.word	0x40003c00

080014cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014d0:	4b22      	ldr	r3, [pc, #136]	; (800155c <MX_USART1_UART_Init+0x90>)
 80014d2:	4a23      	ldr	r2, [pc, #140]	; (8001560 <MX_USART1_UART_Init+0x94>)
 80014d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014d6:	4b21      	ldr	r3, [pc, #132]	; (800155c <MX_USART1_UART_Init+0x90>)
 80014d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014de:	4b1f      	ldr	r3, [pc, #124]	; (800155c <MX_USART1_UART_Init+0x90>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014e4:	4b1d      	ldr	r3, [pc, #116]	; (800155c <MX_USART1_UART_Init+0x90>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014ea:	4b1c      	ldr	r3, [pc, #112]	; (800155c <MX_USART1_UART_Init+0x90>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014f0:	4b1a      	ldr	r3, [pc, #104]	; (800155c <MX_USART1_UART_Init+0x90>)
 80014f2:	220c      	movs	r2, #12
 80014f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014f6:	4b19      	ldr	r3, [pc, #100]	; (800155c <MX_USART1_UART_Init+0x90>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014fc:	4b17      	ldr	r3, [pc, #92]	; (800155c <MX_USART1_UART_Init+0x90>)
 80014fe:	2200      	movs	r2, #0
 8001500:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001502:	4b16      	ldr	r3, [pc, #88]	; (800155c <MX_USART1_UART_Init+0x90>)
 8001504:	2200      	movs	r2, #0
 8001506:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001508:	4b14      	ldr	r3, [pc, #80]	; (800155c <MX_USART1_UART_Init+0x90>)
 800150a:	2200      	movs	r2, #0
 800150c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800150e:	4b13      	ldr	r3, [pc, #76]	; (800155c <MX_USART1_UART_Init+0x90>)
 8001510:	2200      	movs	r2, #0
 8001512:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001514:	4811      	ldr	r0, [pc, #68]	; (800155c <MX_USART1_UART_Init+0x90>)
 8001516:	f004 f81c 	bl	8005552 <HAL_UART_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001520:	f000 f89e 	bl	8001660 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001524:	2100      	movs	r1, #0
 8001526:	480d      	ldr	r0, [pc, #52]	; (800155c <MX_USART1_UART_Init+0x90>)
 8001528:	f004 fde4 	bl	80060f4 <HAL_UARTEx_SetTxFifoThreshold>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001532:	f000 f895 	bl	8001660 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001536:	2100      	movs	r1, #0
 8001538:	4808      	ldr	r0, [pc, #32]	; (800155c <MX_USART1_UART_Init+0x90>)
 800153a:	f004 fe19 	bl	8006170 <HAL_UARTEx_SetRxFifoThreshold>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001544:	f000 f88c 	bl	8001660 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001548:	4804      	ldr	r0, [pc, #16]	; (800155c <MX_USART1_UART_Init+0x90>)
 800154a:	f004 fd9a 	bl	8006082 <HAL_UARTEx_DisableFifoMode>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001554:	f000 f884 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001558:	bf00      	nop
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000100 	.word	0x20000100
 8001560:	40013800 	.word	0x40013800

08001564 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b088      	sub	sp, #32
 8001568:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156a:	f107 030c 	add.w	r3, r7, #12
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
 8001578:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800157a:	4b36      	ldr	r3, [pc, #216]	; (8001654 <MX_GPIO_Init+0xf0>)
 800157c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157e:	4a35      	ldr	r2, [pc, #212]	; (8001654 <MX_GPIO_Init+0xf0>)
 8001580:	f043 0310 	orr.w	r3, r3, #16
 8001584:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001586:	4b33      	ldr	r3, [pc, #204]	; (8001654 <MX_GPIO_Init+0xf0>)
 8001588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158a:	f003 0310 	and.w	r3, r3, #16
 800158e:	60bb      	str	r3, [r7, #8]
 8001590:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001592:	4b30      	ldr	r3, [pc, #192]	; (8001654 <MX_GPIO_Init+0xf0>)
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	4a2f      	ldr	r2, [pc, #188]	; (8001654 <MX_GPIO_Init+0xf0>)
 8001598:	f043 0302 	orr.w	r3, r3, #2
 800159c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800159e:	4b2d      	ldr	r3, [pc, #180]	; (8001654 <MX_GPIO_Init+0xf0>)
 80015a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015aa:	4b2a      	ldr	r3, [pc, #168]	; (8001654 <MX_GPIO_Init+0xf0>)
 80015ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ae:	4a29      	ldr	r2, [pc, #164]	; (8001654 <MX_GPIO_Init+0xf0>)
 80015b0:	f043 0304 	orr.w	r3, r3, #4
 80015b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b6:	4b27      	ldr	r3, [pc, #156]	; (8001654 <MX_GPIO_Init+0xf0>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 80015c2:	2200      	movs	r2, #0
 80015c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015c8:	4823      	ldr	r0, [pc, #140]	; (8001658 <MX_GPIO_Init+0xf4>)
 80015ca:	f000 ffa1 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80015ce:	2200      	movs	r2, #0
 80015d0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80015d4:	4821      	ldr	r0, [pc, #132]	; (800165c <MX_GPIO_Init+0xf8>)
 80015d6:	f000 ff9b 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_SET);
 80015da:	2201      	movs	r2, #1
 80015dc:	2101      	movs	r1, #1
 80015de:	481e      	ldr	r0, [pc, #120]	; (8001658 <MX_GPIO_Init+0xf4>)
 80015e0:	f000 ff96 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE8 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_0;
 80015e4:	f240 1301 	movw	r3, #257	; 0x101
 80015e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	2301      	movs	r3, #1
 80015ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015f6:	f107 030c 	add.w	r3, r7, #12
 80015fa:	4619      	mov	r1, r3
 80015fc:	4816      	ldr	r0, [pc, #88]	; (8001658 <MX_GPIO_Init+0xf4>)
 80015fe:	f000 fceb 	bl	8001fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001602:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001606:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001614:	f107 030c 	add.w	r3, r7, #12
 8001618:	4619      	mov	r1, r3
 800161a:	4810      	ldr	r0, [pc, #64]	; (800165c <MX_GPIO_Init+0xf8>)
 800161c:	f000 fcdc 	bl	8001fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001620:	2302      	movs	r3, #2
 8001622:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001624:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800162e:	f107 030c 	add.w	r3, r7, #12
 8001632:	4619      	mov	r1, r3
 8001634:	4808      	ldr	r0, [pc, #32]	; (8001658 <MX_GPIO_Init+0xf4>)
 8001636:	f000 fccf 	bl	8001fd8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2105      	movs	r1, #5
 800163e:	2007      	movs	r0, #7
 8001640:	f000 fc27 	bl	8001e92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001644:	2007      	movs	r0, #7
 8001646:	f000 fc40 	bl	8001eca <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800164a:	bf00      	nop
 800164c:	3720      	adds	r7, #32
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40021000 	.word	0x40021000
 8001658:	48001000 	.word	0x48001000
 800165c:	48000400 	.word	0x48000400

08001660 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001664:	b672      	cpsid	i
}
 8001666:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001668:	e7fe      	b.n	8001668 <Error_Handler+0x8>
	...

0800166c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <HAL_MspInit+0x44>)
 8001674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001676:	4a0e      	ldr	r2, [pc, #56]	; (80016b0 <HAL_MspInit+0x44>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6613      	str	r3, [r2, #96]	; 0x60
 800167e:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <HAL_MspInit+0x44>)
 8001680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	607b      	str	r3, [r7, #4]
 8001688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <HAL_MspInit+0x44>)
 800168c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168e:	4a08      	ldr	r2, [pc, #32]	; (80016b0 <HAL_MspInit+0x44>)
 8001690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001694:	6593      	str	r3, [r2, #88]	; 0x58
 8001696:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <HAL_MspInit+0x44>)
 8001698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169e:	603b      	str	r3, [r7, #0]
 80016a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a2:	bf00      	nop
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	40021000 	.word	0x40021000

080016b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	; 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a1b      	ldr	r2, [pc, #108]	; (8001740 <HAL_SPI_MspInit+0x8c>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d130      	bne.n	8001738 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016d6:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <HAL_SPI_MspInit+0x90>)
 80016d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016da:	4a1a      	ldr	r2, [pc, #104]	; (8001744 <HAL_SPI_MspInit+0x90>)
 80016dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016e0:	6593      	str	r3, [r2, #88]	; 0x58
 80016e2:	4b18      	ldr	r3, [pc, #96]	; (8001744 <HAL_SPI_MspInit+0x90>)
 80016e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016ea:	613b      	str	r3, [r7, #16]
 80016ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <HAL_SPI_MspInit+0x90>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f2:	4a14      	ldr	r2, [pc, #80]	; (8001744 <HAL_SPI_MspInit+0x90>)
 80016f4:	f043 0304 	orr.w	r3, r3, #4
 80016f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016fa:	4b12      	ldr	r3, [pc, #72]	; (8001744 <HAL_SPI_MspInit+0x90>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fe:	f003 0304 	and.w	r3, r3, #4
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001706:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800170a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170c:	2302      	movs	r3, #2
 800170e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001714:	2303      	movs	r3, #3
 8001716:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001718:	2306      	movs	r3, #6
 800171a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	4619      	mov	r1, r3
 8001722:	4809      	ldr	r0, [pc, #36]	; (8001748 <HAL_SPI_MspInit+0x94>)
 8001724:	f000 fc58 	bl	8001fd8 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 6, 0);
 8001728:	2200      	movs	r2, #0
 800172a:	2106      	movs	r1, #6
 800172c:	2033      	movs	r0, #51	; 0x33
 800172e:	f000 fbb0 	bl	8001e92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001732:	2033      	movs	r0, #51	; 0x33
 8001734:	f000 fbc9 	bl	8001eca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001738:	bf00      	nop
 800173a:	3728      	adds	r7, #40	; 0x28
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40003c00 	.word	0x40003c00
 8001744:	40021000 	.word	0x40021000
 8001748:	48000800 	.word	0x48000800

0800174c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a0a      	ldr	r2, [pc, #40]	; (8001784 <HAL_SPI_MspDeInit+0x38>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d10d      	bne.n	800177a <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 800175e:	4b0a      	ldr	r3, [pc, #40]	; (8001788 <HAL_SPI_MspDeInit+0x3c>)
 8001760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001762:	4a09      	ldr	r2, [pc, #36]	; (8001788 <HAL_SPI_MspDeInit+0x3c>)
 8001764:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001768:	6593      	str	r3, [r2, #88]	; 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 800176a:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800176e:	4807      	ldr	r0, [pc, #28]	; (800178c <HAL_SPI_MspDeInit+0x40>)
 8001770:	f000 fdc4 	bl	80022fc <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8001774:	2033      	movs	r0, #51	; 0x33
 8001776:	f000 fbb6 	bl	8001ee6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40003c00 	.word	0x40003c00
 8001788:	40021000 	.word	0x40021000
 800178c:	48000800 	.word	0x48000800

08001790 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b0ae      	sub	sp, #184	; 0xb8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017a8:	f107 0310 	add.w	r3, r7, #16
 80017ac:	2294      	movs	r2, #148	; 0x94
 80017ae:	2100      	movs	r1, #0
 80017b0:	4618      	mov	r0, r3
 80017b2:	f004 fda1 	bl	80062f8 <memset>
  if(huart->Instance==USART1)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a21      	ldr	r2, [pc, #132]	; (8001840 <HAL_UART_MspInit+0xb0>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d13a      	bne.n	8001836 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80017c0:	2301      	movs	r3, #1
 80017c2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80017c4:	2300      	movs	r3, #0
 80017c6:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017c8:	f107 0310 	add.w	r3, r7, #16
 80017cc:	4618      	mov	r0, r3
 80017ce:	f001 fe77 	bl	80034c0 <HAL_RCCEx_PeriphCLKConfig>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80017d8:	f7ff ff42 	bl	8001660 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017dc:	4b19      	ldr	r3, [pc, #100]	; (8001844 <HAL_UART_MspInit+0xb4>)
 80017de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e0:	4a18      	ldr	r2, [pc, #96]	; (8001844 <HAL_UART_MspInit+0xb4>)
 80017e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017e6:	6613      	str	r3, [r2, #96]	; 0x60
 80017e8:	4b16      	ldr	r3, [pc, #88]	; (8001844 <HAL_UART_MspInit+0xb4>)
 80017ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f4:	4b13      	ldr	r3, [pc, #76]	; (8001844 <HAL_UART_MspInit+0xb4>)
 80017f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f8:	4a12      	ldr	r2, [pc, #72]	; (8001844 <HAL_UART_MspInit+0xb4>)
 80017fa:	f043 0302 	orr.w	r3, r3, #2
 80017fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001800:	4b10      	ldr	r3, [pc, #64]	; (8001844 <HAL_UART_MspInit+0xb4>)
 8001802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	60bb      	str	r3, [r7, #8]
 800180a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800180c:	23c0      	movs	r3, #192	; 0xc0
 800180e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181e:	2303      	movs	r3, #3
 8001820:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001824:	2307      	movs	r3, #7
 8001826:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800182e:	4619      	mov	r1, r3
 8001830:	4805      	ldr	r0, [pc, #20]	; (8001848 <HAL_UART_MspInit+0xb8>)
 8001832:	f000 fbd1 	bl	8001fd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001836:	bf00      	nop
 8001838:	37b8      	adds	r7, #184	; 0xb8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40013800 	.word	0x40013800
 8001844:	40021000 	.word	0x40021000
 8001848:	48000400 	.word	0x48000400

0800184c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001850:	e7fe      	b.n	8001850 <NMI_Handler+0x4>

08001852 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001856:	e7fe      	b.n	8001856 <HardFault_Handler+0x4>

08001858 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800185c:	e7fe      	b.n	800185c <MemManage_Handler+0x4>

0800185e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001862:	e7fe      	b.n	8001862 <BusFault_Handler+0x4>

08001864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001868:	e7fe      	b.n	8001868 <UsageFault_Handler+0x4>

0800186a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001898:	f000 f9b8 	bl	8001c0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}

080018a0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80018a4:	2002      	movs	r0, #2
 80018a6:	f000 fe4b 	bl	8002540 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80018b4:	4802      	ldr	r0, [pc, #8]	; (80018c0 <SPI3_IRQHandler+0x10>)
 80018b6:	f003 f917 	bl	8004ae8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	2000009c 	.word	0x2000009c

080018c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return 1;
 80018c8:	2301      	movs	r3, #1
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <_kill>:

int _kill(int pid, int sig)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018de:	f004 fcd3 	bl	8006288 <__errno>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2216      	movs	r2, #22
 80018e6:	601a      	str	r2, [r3, #0]
  return -1;
 80018e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <_exit>:

void _exit (int status)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff ffe7 	bl	80018d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001906:	e7fe      	b.n	8001906 <_exit+0x12>

08001908 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
 8001918:	e00a      	b.n	8001930 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800191a:	f3af 8000 	nop.w
 800191e:	4601      	mov	r1, r0
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	1c5a      	adds	r2, r3, #1
 8001924:	60ba      	str	r2, [r7, #8]
 8001926:	b2ca      	uxtb	r2, r1
 8001928:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	3301      	adds	r3, #1
 800192e:	617b      	str	r3, [r7, #20]
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	429a      	cmp	r2, r3
 8001936:	dbf0      	blt.n	800191a <_read+0x12>
  }

  return len;
 8001938:	687b      	ldr	r3, [r7, #4]
}
 800193a:	4618      	mov	r0, r3
 800193c:	3718      	adds	r7, #24
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b086      	sub	sp, #24
 8001946:	af00      	add	r7, sp, #0
 8001948:	60f8      	str	r0, [r7, #12]
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194e:	2300      	movs	r3, #0
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	e009      	b.n	8001968 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	1c5a      	adds	r2, r3, #1
 8001958:	60ba      	str	r2, [r7, #8]
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	4618      	mov	r0, r3
 800195e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3301      	adds	r3, #1
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	697a      	ldr	r2, [r7, #20]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	429a      	cmp	r2, r3
 800196e:	dbf1      	blt.n	8001954 <_write+0x12>
  }
  return len;
 8001970:	687b      	ldr	r3, [r7, #4]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3718      	adds	r7, #24
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <_close>:

int _close(int file)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001982:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001986:	4618      	mov	r0, r3
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001992:	b480      	push	{r7}
 8001994:	b083      	sub	sp, #12
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019a2:	605a      	str	r2, [r3, #4]
  return 0;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <_isatty>:

int _isatty(int file)
{
 80019b2:	b480      	push	{r7}
 80019b4:	b083      	sub	sp, #12
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
	...

080019e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019ec:	4a14      	ldr	r2, [pc, #80]	; (8001a40 <_sbrk+0x5c>)
 80019ee:	4b15      	ldr	r3, [pc, #84]	; (8001a44 <_sbrk+0x60>)
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019f8:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <_sbrk+0x64>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d102      	bne.n	8001a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a00:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <_sbrk+0x64>)
 8001a02:	4a12      	ldr	r2, [pc, #72]	; (8001a4c <_sbrk+0x68>)
 8001a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <_sbrk+0x64>)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d207      	bcs.n	8001a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a14:	f004 fc38 	bl	8006288 <__errno>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	220c      	movs	r2, #12
 8001a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a22:	e009      	b.n	8001a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a24:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <_sbrk+0x64>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a2a:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <_sbrk+0x64>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	4a05      	ldr	r2, [pc, #20]	; (8001a48 <_sbrk+0x64>)
 8001a34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a36:	68fb      	ldr	r3, [r7, #12]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	200a0000 	.word	0x200a0000
 8001a44:	00000400 	.word	0x00000400
 8001a48:	20000190 	.word	0x20000190
 8001a4c:	20000850 	.word	0x20000850

08001a50 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a54:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <SystemInit+0x20>)
 8001a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a5a:	4a05      	ldr	r2, [pc, #20]	; (8001a70 <SystemInit+0x20>)
 8001a5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001a64:	bf00      	nop
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	; (8001ab4 <WIFI_Init+0x40>)
 8001a80:	9301      	str	r3, [sp, #4]
 8001a82:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <WIFI_Init+0x44>)
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	4b0d      	ldr	r3, [pc, #52]	; (8001abc <WIFI_Init+0x48>)
 8001a88:	4a0d      	ldr	r2, [pc, #52]	; (8001ac0 <WIFI_Init+0x4c>)
 8001a8a:	490e      	ldr	r1, [pc, #56]	; (8001ac4 <WIFI_Init+0x50>)
 8001a8c:	480e      	ldr	r0, [pc, #56]	; (8001ac8 <WIFI_Init+0x54>)
 8001a8e:	f7fe ffbb 	bl	8000a08 <ES_WIFI_RegisterBusIO>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d107      	bne.n	8001aa8 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8001a98:	480b      	ldr	r0, [pc, #44]	; (8001ac8 <WIFI_Init+0x54>)
 8001a9a:	f7fe ff87 	bl	80009ac <ES_WIFI_Init>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	08000ff1 	.word	0x08000ff1
 8001ab8:	080010e5 	.word	0x080010e5
 8001abc:	080011c1 	.word	0x080011c1
 8001ac0:	08000ed9 	.word	0x08000ed9
 8001ac4:	08000d3d 	.word	0x08000d3d
 8001ac8:	20000194 	.word	0x20000194

08001acc <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	68ba      	ldr	r2, [r7, #8]
 8001ae2:	68f9      	ldr	r1, [r7, #12]
 8001ae4:	4809      	ldr	r0, [pc, #36]	; (8001b0c <WIFI_Connect+0x40>)
 8001ae6:	f7fe ffc3 	bl	8000a70 <ES_WIFI_Connect>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d107      	bne.n	8001b00 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8001af0:	4806      	ldr	r0, [pc, #24]	; (8001b0c <WIFI_Connect+0x40>)
 8001af2:	f7ff f83d 	bl	8000b70 <ES_WIFI_GetNetworkSettings>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d101      	bne.n	8001b00 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8001afc:	2300      	movs	r3, #0
 8001afe:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8001b00:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000194 	.word	0x20000194

08001b10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b14:	f7ff ff9c 	bl	8001a50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b18:	480c      	ldr	r0, [pc, #48]	; (8001b4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001b1a:	490d      	ldr	r1, [pc, #52]	; (8001b50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	; (8001b54 <LoopForever+0xe>)
  movs r3, #0
 8001b1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b20:	e002      	b.n	8001b28 <LoopCopyDataInit>

08001b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b26:	3304      	adds	r3, #4

08001b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b2c:	d3f9      	bcc.n	8001b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b30:	4c0a      	ldr	r4, [pc, #40]	; (8001b5c <LoopForever+0x16>)
  movs r3, #0
 8001b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b34:	e001      	b.n	8001b3a <LoopFillZerobss>

08001b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b38:	3204      	adds	r2, #4

08001b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b3c:	d3fb      	bcc.n	8001b36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b3e:	f004 fba9 	bl	8006294 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b42:	f7ff fbc3 	bl	80012cc <main>

08001b46 <LoopForever>:

LoopForever:
    b LoopForever
 8001b46:	e7fe      	b.n	8001b46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b48:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b50:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001b54:	08007cec 	.word	0x08007cec
  ldr r2, =_sbss
 8001b58:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001b5c:	20000850 	.word	0x20000850

08001b60 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b60:	e7fe      	b.n	8001b60 <ADC1_IRQHandler>

08001b62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b6c:	2003      	movs	r0, #3
 8001b6e:	f000 f985 	bl	8001e7c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b72:	2000      	movs	r0, #0
 8001b74:	f000 f80e 	bl	8001b94 <HAL_InitTick>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	71fb      	strb	r3, [r7, #7]
 8001b82:	e001      	b.n	8001b88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b84:	f7ff fd72 	bl	800166c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b88:	79fb      	ldrb	r3, [r7, #7]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
	...

08001b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ba0:	4b17      	ldr	r3, [pc, #92]	; (8001c00 <HAL_InitTick+0x6c>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d023      	beq.n	8001bf0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ba8:	4b16      	ldr	r3, [pc, #88]	; (8001c04 <HAL_InitTick+0x70>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b14      	ldr	r3, [pc, #80]	; (8001c00 <HAL_InitTick+0x6c>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f000 f99f 	bl	8001f02 <HAL_SYSTICK_Config>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d10f      	bne.n	8001bea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2b0f      	cmp	r3, #15
 8001bce:	d809      	bhi.n	8001be4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bd8:	f000 f95b 	bl	8001e92 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bdc:	4a0a      	ldr	r2, [pc, #40]	; (8001c08 <HAL_InitTick+0x74>)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6013      	str	r3, [r2, #0]
 8001be2:	e007      	b.n	8001bf4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	73fb      	strb	r3, [r7, #15]
 8001be8:	e004      	b.n	8001bf4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	73fb      	strb	r3, [r7, #15]
 8001bee:	e001      	b.n	8001bf4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20000008 	.word	0x20000008
 8001c04:	20000000 	.word	0x20000000
 8001c08:	20000004 	.word	0x20000004

08001c0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c10:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <HAL_IncTick+0x20>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	461a      	mov	r2, r3
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <HAL_IncTick+0x24>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	4a04      	ldr	r2, [pc, #16]	; (8001c30 <HAL_IncTick+0x24>)
 8001c1e:	6013      	str	r3, [r2, #0]
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	20000008 	.word	0x20000008
 8001c30:	2000083c 	.word	0x2000083c

08001c34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  return uwTick;
 8001c38:	4b03      	ldr	r3, [pc, #12]	; (8001c48 <HAL_GetTick+0x14>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	2000083c 	.word	0x2000083c

08001c4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c54:	f7ff ffee 	bl	8001c34 <HAL_GetTick>
 8001c58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c64:	d005      	beq.n	8001c72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c66:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <HAL_Delay+0x44>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4413      	add	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c72:	bf00      	nop
 8001c74:	f7ff ffde 	bl	8001c34 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d8f7      	bhi.n	8001c74 <HAL_Delay+0x28>
  {
  }
}
 8001c84:	bf00      	nop
 8001c86:	bf00      	nop
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000008 	.word	0x20000008

08001c94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001caa:	68ba      	ldr	r2, [r7, #8]
 8001cac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cc6:	4a04      	ldr	r2, [pc, #16]	; (8001cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	60d3      	str	r3, [r2, #12]
}
 8001ccc:	bf00      	nop
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce0:	4b04      	ldr	r3, [pc, #16]	; (8001cf4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	0a1b      	lsrs	r3, r3, #8
 8001ce6:	f003 0307 	and.w	r3, r3, #7
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	db0b      	blt.n	8001d22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	f003 021f 	and.w	r2, r3, #31
 8001d10:	4907      	ldr	r1, [pc, #28]	; (8001d30 <__NVIC_EnableIRQ+0x38>)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	095b      	lsrs	r3, r3, #5
 8001d18:	2001      	movs	r0, #1
 8001d1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000e100 	.word	0xe000e100

08001d34 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	db12      	blt.n	8001d6c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	f003 021f 	and.w	r2, r3, #31
 8001d4c:	490a      	ldr	r1, [pc, #40]	; (8001d78 <__NVIC_DisableIRQ+0x44>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	2001      	movs	r0, #1
 8001d56:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5a:	3320      	adds	r3, #32
 8001d5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001d60:	f3bf 8f4f 	dsb	sy
}
 8001d64:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d66:	f3bf 8f6f 	isb	sy
}
 8001d6a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr
 8001d78:	e000e100 	.word	0xe000e100

08001d7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	6039      	str	r1, [r7, #0]
 8001d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	db0a      	blt.n	8001da6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	490c      	ldr	r1, [pc, #48]	; (8001dc8 <__NVIC_SetPriority+0x4c>)
 8001d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9a:	0112      	lsls	r2, r2, #4
 8001d9c:	b2d2      	uxtb	r2, r2
 8001d9e:	440b      	add	r3, r1
 8001da0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001da4:	e00a      	b.n	8001dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	4908      	ldr	r1, [pc, #32]	; (8001dcc <__NVIC_SetPriority+0x50>)
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	f003 030f 	and.w	r3, r3, #15
 8001db2:	3b04      	subs	r3, #4
 8001db4:	0112      	lsls	r2, r2, #4
 8001db6:	b2d2      	uxtb	r2, r2
 8001db8:	440b      	add	r3, r1
 8001dba:	761a      	strb	r2, [r3, #24]
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	e000e100 	.word	0xe000e100
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b089      	sub	sp, #36	; 0x24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f1c3 0307 	rsb	r3, r3, #7
 8001dea:	2b04      	cmp	r3, #4
 8001dec:	bf28      	it	cs
 8001dee:	2304      	movcs	r3, #4
 8001df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	3304      	adds	r3, #4
 8001df6:	2b06      	cmp	r3, #6
 8001df8:	d902      	bls.n	8001e00 <NVIC_EncodePriority+0x30>
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	3b03      	subs	r3, #3
 8001dfe:	e000      	b.n	8001e02 <NVIC_EncodePriority+0x32>
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0e:	43da      	mvns	r2, r3
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	401a      	ands	r2, r3
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e22:	43d9      	mvns	r1, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e28:	4313      	orrs	r3, r2
         );
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3724      	adds	r7, #36	; 0x24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3b01      	subs	r3, #1
 8001e44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e48:	d301      	bcc.n	8001e4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e00f      	b.n	8001e6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e4e:	4a0a      	ldr	r2, [pc, #40]	; (8001e78 <SysTick_Config+0x40>)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3b01      	subs	r3, #1
 8001e54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e56:	210f      	movs	r1, #15
 8001e58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e5c:	f7ff ff8e 	bl	8001d7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e60:	4b05      	ldr	r3, [pc, #20]	; (8001e78 <SysTick_Config+0x40>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e66:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <SysTick_Config+0x40>)
 8001e68:	2207      	movs	r2, #7
 8001e6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	e000e010 	.word	0xe000e010

08001e7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f7ff ff05 	bl	8001c94 <__NVIC_SetPriorityGrouping>
}
 8001e8a:	bf00      	nop
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b086      	sub	sp, #24
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	4603      	mov	r3, r0
 8001e9a:	60b9      	str	r1, [r7, #8]
 8001e9c:	607a      	str	r2, [r7, #4]
 8001e9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ea4:	f7ff ff1a 	bl	8001cdc <__NVIC_GetPriorityGrouping>
 8001ea8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	68b9      	ldr	r1, [r7, #8]
 8001eae:	6978      	ldr	r0, [r7, #20]
 8001eb0:	f7ff ff8e 	bl	8001dd0 <NVIC_EncodePriority>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eba:	4611      	mov	r1, r2
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff ff5d 	bl	8001d7c <__NVIC_SetPriority>
}
 8001ec2:	bf00      	nop
 8001ec4:	3718      	adds	r7, #24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff ff0d 	bl	8001cf8 <__NVIC_EnableIRQ>
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b082      	sub	sp, #8
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	4603      	mov	r3, r0
 8001eee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ff1d 	bl	8001d34 <__NVIC_DisableIRQ>
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff ff94 	bl	8001e38 <SysTick_Config>
 8001f10:	4603      	mov	r3, r0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b084      	sub	sp, #16
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f22:	2300      	movs	r3, #0
 8001f24:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d005      	beq.n	8001f3e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2204      	movs	r2, #4
 8001f36:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	73fb      	strb	r3, [r7, #15]
 8001f3c:	e047      	b.n	8001fce <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 020e 	bic.w	r2, r2, #14
 8001f4c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f022 0201 	bic.w	r2, r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f6c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f72:	f003 021c 	and.w	r2, r3, #28
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f80:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f8a:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d00c      	beq.n	8001fae <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f9e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fa2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001fac:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	4798      	blx	r3
    }
  }
  return status;
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b087      	sub	sp, #28
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fe6:	e166      	b.n	80022b6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	2101      	movs	r1, #1
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 8158 	beq.w	80022b0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f003 0303 	and.w	r3, r3, #3
 8002008:	2b01      	cmp	r3, #1
 800200a:	d005      	beq.n	8002018 <HAL_GPIO_Init+0x40>
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 0303 	and.w	r3, r3, #3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d130      	bne.n	800207a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	2203      	movs	r2, #3
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4013      	ands	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	68da      	ldr	r2, [r3, #12]
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	693a      	ldr	r2, [r7, #16]
 800203e:	4313      	orrs	r3, r2
 8002040:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800204e:	2201      	movs	r2, #1
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4013      	ands	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	091b      	lsrs	r3, r3, #4
 8002064:	f003 0201 	and.w	r2, r3, #1
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f003 0303 	and.w	r3, r3, #3
 8002082:	2b03      	cmp	r3, #3
 8002084:	d017      	beq.n	80020b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	2203      	movs	r2, #3
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4013      	ands	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	689a      	ldr	r2, [r3, #8]
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d123      	bne.n	800210a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	08da      	lsrs	r2, r3, #3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3208      	adds	r2, #8
 80020ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	f003 0307 	and.w	r3, r3, #7
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	220f      	movs	r2, #15
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43db      	mvns	r3, r3
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	4013      	ands	r3, r2
 80020e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	691a      	ldr	r2, [r3, #16]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	f003 0307 	and.w	r3, r3, #7
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	08da      	lsrs	r2, r3, #3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3208      	adds	r2, #8
 8002104:	6939      	ldr	r1, [r7, #16]
 8002106:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	2203      	movs	r2, #3
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	43db      	mvns	r3, r3
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	4013      	ands	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 0203 	and.w	r2, r3, #3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	4313      	orrs	r3, r2
 8002136:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002146:	2b00      	cmp	r3, #0
 8002148:	f000 80b2 	beq.w	80022b0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800214c:	4b61      	ldr	r3, [pc, #388]	; (80022d4 <HAL_GPIO_Init+0x2fc>)
 800214e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002150:	4a60      	ldr	r2, [pc, #384]	; (80022d4 <HAL_GPIO_Init+0x2fc>)
 8002152:	f043 0301 	orr.w	r3, r3, #1
 8002156:	6613      	str	r3, [r2, #96]	; 0x60
 8002158:	4b5e      	ldr	r3, [pc, #376]	; (80022d4 <HAL_GPIO_Init+0x2fc>)
 800215a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002164:	4a5c      	ldr	r2, [pc, #368]	; (80022d8 <HAL_GPIO_Init+0x300>)
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	089b      	lsrs	r3, r3, #2
 800216a:	3302      	adds	r3, #2
 800216c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002170:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f003 0303 	and.w	r3, r3, #3
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	220f      	movs	r2, #15
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	43db      	mvns	r3, r3
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	4013      	ands	r3, r2
 8002186:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800218e:	d02b      	beq.n	80021e8 <HAL_GPIO_Init+0x210>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a52      	ldr	r2, [pc, #328]	; (80022dc <HAL_GPIO_Init+0x304>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d025      	beq.n	80021e4 <HAL_GPIO_Init+0x20c>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a51      	ldr	r2, [pc, #324]	; (80022e0 <HAL_GPIO_Init+0x308>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d01f      	beq.n	80021e0 <HAL_GPIO_Init+0x208>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a50      	ldr	r2, [pc, #320]	; (80022e4 <HAL_GPIO_Init+0x30c>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d019      	beq.n	80021dc <HAL_GPIO_Init+0x204>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a4f      	ldr	r2, [pc, #316]	; (80022e8 <HAL_GPIO_Init+0x310>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d013      	beq.n	80021d8 <HAL_GPIO_Init+0x200>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a4e      	ldr	r2, [pc, #312]	; (80022ec <HAL_GPIO_Init+0x314>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d00d      	beq.n	80021d4 <HAL_GPIO_Init+0x1fc>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a4d      	ldr	r2, [pc, #308]	; (80022f0 <HAL_GPIO_Init+0x318>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d007      	beq.n	80021d0 <HAL_GPIO_Init+0x1f8>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a4c      	ldr	r2, [pc, #304]	; (80022f4 <HAL_GPIO_Init+0x31c>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d101      	bne.n	80021cc <HAL_GPIO_Init+0x1f4>
 80021c8:	2307      	movs	r3, #7
 80021ca:	e00e      	b.n	80021ea <HAL_GPIO_Init+0x212>
 80021cc:	2308      	movs	r3, #8
 80021ce:	e00c      	b.n	80021ea <HAL_GPIO_Init+0x212>
 80021d0:	2306      	movs	r3, #6
 80021d2:	e00a      	b.n	80021ea <HAL_GPIO_Init+0x212>
 80021d4:	2305      	movs	r3, #5
 80021d6:	e008      	b.n	80021ea <HAL_GPIO_Init+0x212>
 80021d8:	2304      	movs	r3, #4
 80021da:	e006      	b.n	80021ea <HAL_GPIO_Init+0x212>
 80021dc:	2303      	movs	r3, #3
 80021de:	e004      	b.n	80021ea <HAL_GPIO_Init+0x212>
 80021e0:	2302      	movs	r3, #2
 80021e2:	e002      	b.n	80021ea <HAL_GPIO_Init+0x212>
 80021e4:	2301      	movs	r3, #1
 80021e6:	e000      	b.n	80021ea <HAL_GPIO_Init+0x212>
 80021e8:	2300      	movs	r3, #0
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	f002 0203 	and.w	r2, r2, #3
 80021f0:	0092      	lsls	r2, r2, #2
 80021f2:	4093      	lsls	r3, r2
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021fa:	4937      	ldr	r1, [pc, #220]	; (80022d8 <HAL_GPIO_Init+0x300>)
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	089b      	lsrs	r3, r3, #2
 8002200:	3302      	adds	r3, #2
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002208:	4b3b      	ldr	r3, [pc, #236]	; (80022f8 <HAL_GPIO_Init+0x320>)
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	43db      	mvns	r3, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4013      	ands	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800222c:	4a32      	ldr	r2, [pc, #200]	; (80022f8 <HAL_GPIO_Init+0x320>)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002232:	4b31      	ldr	r3, [pc, #196]	; (80022f8 <HAL_GPIO_Init+0x320>)
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	43db      	mvns	r3, r3
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	4013      	ands	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4313      	orrs	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002256:	4a28      	ldr	r2, [pc, #160]	; (80022f8 <HAL_GPIO_Init+0x320>)
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800225c:	4b26      	ldr	r3, [pc, #152]	; (80022f8 <HAL_GPIO_Init+0x320>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	43db      	mvns	r3, r3
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4013      	ands	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d003      	beq.n	8002280 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	4313      	orrs	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002280:	4a1d      	ldr	r2, [pc, #116]	; (80022f8 <HAL_GPIO_Init+0x320>)
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002286:	4b1c      	ldr	r3, [pc, #112]	; (80022f8 <HAL_GPIO_Init+0x320>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	43db      	mvns	r3, r3
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	4013      	ands	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022aa:	4a13      	ldr	r2, [pc, #76]	; (80022f8 <HAL_GPIO_Init+0x320>)
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	3301      	adds	r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	fa22 f303 	lsr.w	r3, r2, r3
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f47f ae91 	bne.w	8001fe8 <HAL_GPIO_Init+0x10>
  }
}
 80022c6:	bf00      	nop
 80022c8:	bf00      	nop
 80022ca:	371c      	adds	r7, #28
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	40021000 	.word	0x40021000
 80022d8:	40010000 	.word	0x40010000
 80022dc:	48000400 	.word	0x48000400
 80022e0:	48000800 	.word	0x48000800
 80022e4:	48000c00 	.word	0x48000c00
 80022e8:	48001000 	.word	0x48001000
 80022ec:	48001400 	.word	0x48001400
 80022f0:	48001800 	.word	0x48001800
 80022f4:	48001c00 	.word	0x48001c00
 80022f8:	40010400 	.word	0x40010400

080022fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b087      	sub	sp, #28
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800230a:	e0c9      	b.n	80024a0 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800230c:	2201      	movs	r2, #1
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	4013      	ands	r3, r2
 8002318:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	2b00      	cmp	r3, #0
 800231e:	f000 80bc 	beq.w	800249a <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002322:	4a66      	ldr	r2, [pc, #408]	; (80024bc <HAL_GPIO_DeInit+0x1c0>)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	089b      	lsrs	r3, r3, #2
 8002328:	3302      	adds	r3, #2
 800232a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800232e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	f003 0303 	and.w	r3, r3, #3
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	220f      	movs	r2, #15
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	4013      	ands	r3, r2
 8002342:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800234a:	d02b      	beq.n	80023a4 <HAL_GPIO_DeInit+0xa8>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a5c      	ldr	r2, [pc, #368]	; (80024c0 <HAL_GPIO_DeInit+0x1c4>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d025      	beq.n	80023a0 <HAL_GPIO_DeInit+0xa4>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a5b      	ldr	r2, [pc, #364]	; (80024c4 <HAL_GPIO_DeInit+0x1c8>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d01f      	beq.n	800239c <HAL_GPIO_DeInit+0xa0>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a5a      	ldr	r2, [pc, #360]	; (80024c8 <HAL_GPIO_DeInit+0x1cc>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d019      	beq.n	8002398 <HAL_GPIO_DeInit+0x9c>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a59      	ldr	r2, [pc, #356]	; (80024cc <HAL_GPIO_DeInit+0x1d0>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d013      	beq.n	8002394 <HAL_GPIO_DeInit+0x98>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a58      	ldr	r2, [pc, #352]	; (80024d0 <HAL_GPIO_DeInit+0x1d4>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d00d      	beq.n	8002390 <HAL_GPIO_DeInit+0x94>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	4a57      	ldr	r2, [pc, #348]	; (80024d4 <HAL_GPIO_DeInit+0x1d8>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d007      	beq.n	800238c <HAL_GPIO_DeInit+0x90>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a56      	ldr	r2, [pc, #344]	; (80024d8 <HAL_GPIO_DeInit+0x1dc>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d101      	bne.n	8002388 <HAL_GPIO_DeInit+0x8c>
 8002384:	2307      	movs	r3, #7
 8002386:	e00e      	b.n	80023a6 <HAL_GPIO_DeInit+0xaa>
 8002388:	2308      	movs	r3, #8
 800238a:	e00c      	b.n	80023a6 <HAL_GPIO_DeInit+0xaa>
 800238c:	2306      	movs	r3, #6
 800238e:	e00a      	b.n	80023a6 <HAL_GPIO_DeInit+0xaa>
 8002390:	2305      	movs	r3, #5
 8002392:	e008      	b.n	80023a6 <HAL_GPIO_DeInit+0xaa>
 8002394:	2304      	movs	r3, #4
 8002396:	e006      	b.n	80023a6 <HAL_GPIO_DeInit+0xaa>
 8002398:	2303      	movs	r3, #3
 800239a:	e004      	b.n	80023a6 <HAL_GPIO_DeInit+0xaa>
 800239c:	2302      	movs	r3, #2
 800239e:	e002      	b.n	80023a6 <HAL_GPIO_DeInit+0xaa>
 80023a0:	2301      	movs	r3, #1
 80023a2:	e000      	b.n	80023a6 <HAL_GPIO_DeInit+0xaa>
 80023a4:	2300      	movs	r3, #0
 80023a6:	697a      	ldr	r2, [r7, #20]
 80023a8:	f002 0203 	and.w	r2, r2, #3
 80023ac:	0092      	lsls	r2, r2, #2
 80023ae:	4093      	lsls	r3, r2
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d132      	bne.n	800241c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80023b6:	4b49      	ldr	r3, [pc, #292]	; (80024dc <HAL_GPIO_DeInit+0x1e0>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	43db      	mvns	r3, r3
 80023be:	4947      	ldr	r1, [pc, #284]	; (80024dc <HAL_GPIO_DeInit+0x1e0>)
 80023c0:	4013      	ands	r3, r2
 80023c2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80023c4:	4b45      	ldr	r3, [pc, #276]	; (80024dc <HAL_GPIO_DeInit+0x1e0>)
 80023c6:	685a      	ldr	r2, [r3, #4]
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	43db      	mvns	r3, r3
 80023cc:	4943      	ldr	r1, [pc, #268]	; (80024dc <HAL_GPIO_DeInit+0x1e0>)
 80023ce:	4013      	ands	r3, r2
 80023d0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80023d2:	4b42      	ldr	r3, [pc, #264]	; (80024dc <HAL_GPIO_DeInit+0x1e0>)
 80023d4:	68da      	ldr	r2, [r3, #12]
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	43db      	mvns	r3, r3
 80023da:	4940      	ldr	r1, [pc, #256]	; (80024dc <HAL_GPIO_DeInit+0x1e0>)
 80023dc:	4013      	ands	r3, r2
 80023de:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80023e0:	4b3e      	ldr	r3, [pc, #248]	; (80024dc <HAL_GPIO_DeInit+0x1e0>)
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	493c      	ldr	r1, [pc, #240]	; (80024dc <HAL_GPIO_DeInit+0x1e0>)
 80023ea:	4013      	ands	r3, r2
 80023ec:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	f003 0303 	and.w	r3, r3, #3
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	220f      	movs	r2, #15
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80023fe:	4a2f      	ldr	r2, [pc, #188]	; (80024bc <HAL_GPIO_DeInit+0x1c0>)
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	089b      	lsrs	r3, r3, #2
 8002404:	3302      	adds	r3, #2
 8002406:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	43da      	mvns	r2, r3
 800240e:	482b      	ldr	r0, [pc, #172]	; (80024bc <HAL_GPIO_DeInit+0x1c0>)
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	089b      	lsrs	r3, r3, #2
 8002414:	400a      	ands	r2, r1
 8002416:	3302      	adds	r3, #2
 8002418:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	2103      	movs	r1, #3
 8002426:	fa01 f303 	lsl.w	r3, r1, r3
 800242a:	431a      	orrs	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	08da      	lsrs	r2, r3, #3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3208      	adds	r2, #8
 8002438:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	220f      	movs	r2, #15
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43db      	mvns	r3, r3
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	08d2      	lsrs	r2, r2, #3
 8002450:	4019      	ands	r1, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3208      	adds	r2, #8
 8002456:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	689a      	ldr	r2, [r3, #8]
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	2103      	movs	r1, #3
 8002464:	fa01 f303 	lsl.w	r3, r1, r3
 8002468:	43db      	mvns	r3, r3
 800246a:	401a      	ands	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	2101      	movs	r1, #1
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	fa01 f303 	lsl.w	r3, r1, r3
 800247c:	43db      	mvns	r3, r3
 800247e:	401a      	ands	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68da      	ldr	r2, [r3, #12]
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	2103      	movs	r1, #3
 800248e:	fa01 f303 	lsl.w	r3, r1, r3
 8002492:	43db      	mvns	r3, r3
 8002494:	401a      	ands	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	3301      	adds	r3, #1
 800249e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80024a0:	683a      	ldr	r2, [r7, #0]
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	fa22 f303 	lsr.w	r3, r2, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f47f af2f 	bne.w	800230c <HAL_GPIO_DeInit+0x10>
  }
}
 80024ae:	bf00      	nop
 80024b0:	bf00      	nop
 80024b2:	371c      	adds	r7, #28
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	40010000 	.word	0x40010000
 80024c0:	48000400 	.word	0x48000400
 80024c4:	48000800 	.word	0x48000800
 80024c8:	48000c00 	.word	0x48000c00
 80024cc:	48001000 	.word	0x48001000
 80024d0:	48001400 	.word	0x48001400
 80024d4:	48001800 	.word	0x48001800
 80024d8:	48001c00 	.word	0x48001c00
 80024dc:	40010400 	.word	0x40010400

080024e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691a      	ldr	r2, [r3, #16]
 80024f0:	887b      	ldrh	r3, [r7, #2]
 80024f2:	4013      	ands	r3, r2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d002      	beq.n	80024fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024f8:	2301      	movs	r3, #1
 80024fa:	73fb      	strb	r3, [r7, #15]
 80024fc:	e001      	b.n	8002502 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002502:	7bfb      	ldrb	r3, [r7, #15]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	460b      	mov	r3, r1
 800251a:	807b      	strh	r3, [r7, #2]
 800251c:	4613      	mov	r3, r2
 800251e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002520:	787b      	ldrb	r3, [r7, #1]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002526:	887a      	ldrh	r2, [r7, #2]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800252c:	e002      	b.n	8002534 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800252e:	887a      	ldrh	r2, [r7, #2]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800254a:	4b08      	ldr	r3, [pc, #32]	; (800256c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800254c:	695a      	ldr	r2, [r3, #20]
 800254e:	88fb      	ldrh	r3, [r7, #6]
 8002550:	4013      	ands	r3, r2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d006      	beq.n	8002564 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002556:	4a05      	ldr	r2, [pc, #20]	; (800256c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002558:	88fb      	ldrh	r3, [r7, #6]
 800255a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800255c:	88fb      	ldrh	r3, [r7, #6]
 800255e:	4618      	mov	r0, r3
 8002560:	f000 f806 	bl	8002570 <HAL_GPIO_EXTI_Callback>
  }
}
 8002564:	bf00      	nop
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40010400 	.word	0x40010400

08002570 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	4603      	mov	r3, r0
 8002578:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
	...

08002588 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800258c:	4b0d      	ldr	r3, [pc, #52]	; (80025c4 <HAL_PWREx_GetVoltageRange+0x3c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002598:	d102      	bne.n	80025a0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800259a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800259e:	e00b      	b.n	80025b8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80025a0:	4b08      	ldr	r3, [pc, #32]	; (80025c4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80025a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025ae:	d102      	bne.n	80025b6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80025b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025b4:	e000      	b.n	80025b8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80025b6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	40007000 	.word	0x40007000

080025c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d141      	bne.n	800265a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025d6:	4b4b      	ldr	r3, [pc, #300]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80025de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025e2:	d131      	bne.n	8002648 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025e4:	4b47      	ldr	r3, [pc, #284]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025ea:	4a46      	ldr	r2, [pc, #280]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025f4:	4b43      	ldr	r3, [pc, #268]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025fc:	4a41      	ldr	r2, [pc, #260]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002602:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002604:	4b40      	ldr	r3, [pc, #256]	; (8002708 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2232      	movs	r2, #50	; 0x32
 800260a:	fb02 f303 	mul.w	r3, r2, r3
 800260e:	4a3f      	ldr	r2, [pc, #252]	; (800270c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002610:	fba2 2303 	umull	r2, r3, r2, r3
 8002614:	0c9b      	lsrs	r3, r3, #18
 8002616:	3301      	adds	r3, #1
 8002618:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800261a:	e002      	b.n	8002622 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	3b01      	subs	r3, #1
 8002620:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002622:	4b38      	ldr	r3, [pc, #224]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800262a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800262e:	d102      	bne.n	8002636 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f2      	bne.n	800261c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002636:	4b33      	ldr	r3, [pc, #204]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800263e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002642:	d158      	bne.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e057      	b.n	80026f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002648:	4b2e      	ldr	r3, [pc, #184]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800264a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800264e:	4a2d      	ldr	r2, [pc, #180]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002650:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002654:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002658:	e04d      	b.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002660:	d141      	bne.n	80026e6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002662:	4b28      	ldr	r3, [pc, #160]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800266a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800266e:	d131      	bne.n	80026d4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002670:	4b24      	ldr	r3, [pc, #144]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002672:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002676:	4a23      	ldr	r2, [pc, #140]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800267c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002680:	4b20      	ldr	r3, [pc, #128]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002688:	4a1e      	ldr	r2, [pc, #120]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800268e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002690:	4b1d      	ldr	r3, [pc, #116]	; (8002708 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2232      	movs	r2, #50	; 0x32
 8002696:	fb02 f303 	mul.w	r3, r2, r3
 800269a:	4a1c      	ldr	r2, [pc, #112]	; (800270c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800269c:	fba2 2303 	umull	r2, r3, r2, r3
 80026a0:	0c9b      	lsrs	r3, r3, #18
 80026a2:	3301      	adds	r3, #1
 80026a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026a6:	e002      	b.n	80026ae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026ae:	4b15      	ldr	r3, [pc, #84]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026ba:	d102      	bne.n	80026c2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f2      	bne.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026c2:	4b10      	ldr	r3, [pc, #64]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026ce:	d112      	bne.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e011      	b.n	80026f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026d4:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026da:	4a0a      	ldr	r2, [pc, #40]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80026e4:	e007      	b.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026e6:	4b07      	ldr	r3, [pc, #28]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026ee:	4a05      	ldr	r2, [pc, #20]	; (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026f4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	40007000 	.word	0x40007000
 8002708:	20000000 	.word	0x20000000
 800270c:	431bde83 	.word	0x431bde83

08002710 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b088      	sub	sp, #32
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d102      	bne.n	8002724 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	f000 bc08 	b.w	8002f34 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002724:	4b96      	ldr	r3, [pc, #600]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f003 030c 	and.w	r3, r3, #12
 800272c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800272e:	4b94      	ldr	r3, [pc, #592]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0310 	and.w	r3, r3, #16
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 80e4 	beq.w	800290e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d007      	beq.n	800275c <HAL_RCC_OscConfig+0x4c>
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	2b0c      	cmp	r3, #12
 8002750:	f040 808b 	bne.w	800286a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2b01      	cmp	r3, #1
 8002758:	f040 8087 	bne.w	800286a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800275c:	4b88      	ldr	r3, [pc, #544]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d005      	beq.n	8002774 <HAL_RCC_OscConfig+0x64>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e3df      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a1a      	ldr	r2, [r3, #32]
 8002778:	4b81      	ldr	r3, [pc, #516]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	2b00      	cmp	r3, #0
 8002782:	d004      	beq.n	800278e <HAL_RCC_OscConfig+0x7e>
 8002784:	4b7e      	ldr	r3, [pc, #504]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800278c:	e005      	b.n	800279a <HAL_RCC_OscConfig+0x8a>
 800278e:	4b7c      	ldr	r3, [pc, #496]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002790:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002794:	091b      	lsrs	r3, r3, #4
 8002796:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800279a:	4293      	cmp	r3, r2
 800279c:	d223      	bcs.n	80027e6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f000 fdcc 	bl	8003340 <RCC_SetFlashLatencyFromMSIRange>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e3c0      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027b2:	4b73      	ldr	r3, [pc, #460]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a72      	ldr	r2, [pc, #456]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80027b8:	f043 0308 	orr.w	r3, r3, #8
 80027bc:	6013      	str	r3, [r2, #0]
 80027be:	4b70      	ldr	r3, [pc, #448]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	496d      	ldr	r1, [pc, #436]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027d0:	4b6b      	ldr	r3, [pc, #428]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	69db      	ldr	r3, [r3, #28]
 80027dc:	021b      	lsls	r3, r3, #8
 80027de:	4968      	ldr	r1, [pc, #416]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	604b      	str	r3, [r1, #4]
 80027e4:	e025      	b.n	8002832 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027e6:	4b66      	ldr	r3, [pc, #408]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a65      	ldr	r2, [pc, #404]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80027ec:	f043 0308 	orr.w	r3, r3, #8
 80027f0:	6013      	str	r3, [r2, #0]
 80027f2:	4b63      	ldr	r3, [pc, #396]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a1b      	ldr	r3, [r3, #32]
 80027fe:	4960      	ldr	r1, [pc, #384]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002800:	4313      	orrs	r3, r2
 8002802:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002804:	4b5e      	ldr	r3, [pc, #376]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	69db      	ldr	r3, [r3, #28]
 8002810:	021b      	lsls	r3, r3, #8
 8002812:	495b      	ldr	r1, [pc, #364]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002814:	4313      	orrs	r3, r2
 8002816:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d109      	bne.n	8002832 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	4618      	mov	r0, r3
 8002824:	f000 fd8c 	bl	8003340 <RCC_SetFlashLatencyFromMSIRange>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e380      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002832:	f000 fcc1 	bl	80031b8 <HAL_RCC_GetSysClockFreq>
 8002836:	4602      	mov	r2, r0
 8002838:	4b51      	ldr	r3, [pc, #324]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	091b      	lsrs	r3, r3, #4
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	4950      	ldr	r1, [pc, #320]	; (8002984 <HAL_RCC_OscConfig+0x274>)
 8002844:	5ccb      	ldrb	r3, [r1, r3]
 8002846:	f003 031f 	and.w	r3, r3, #31
 800284a:	fa22 f303 	lsr.w	r3, r2, r3
 800284e:	4a4e      	ldr	r2, [pc, #312]	; (8002988 <HAL_RCC_OscConfig+0x278>)
 8002850:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002852:	4b4e      	ldr	r3, [pc, #312]	; (800298c <HAL_RCC_OscConfig+0x27c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff f99c 	bl	8001b94 <HAL_InitTick>
 800285c:	4603      	mov	r3, r0
 800285e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002860:	7bfb      	ldrb	r3, [r7, #15]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d052      	beq.n	800290c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002866:	7bfb      	ldrb	r3, [r7, #15]
 8002868:	e364      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d032      	beq.n	80028d8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002872:	4b43      	ldr	r3, [pc, #268]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a42      	ldr	r2, [pc, #264]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800287e:	f7ff f9d9 	bl	8001c34 <HAL_GetTick>
 8002882:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002884:	e008      	b.n	8002898 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002886:	f7ff f9d5 	bl	8001c34 <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b02      	cmp	r3, #2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e34d      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002898:	4b39      	ldr	r3, [pc, #228]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0f0      	beq.n	8002886 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028a4:	4b36      	ldr	r3, [pc, #216]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a35      	ldr	r2, [pc, #212]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80028aa:	f043 0308 	orr.w	r3, r3, #8
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	4b33      	ldr	r3, [pc, #204]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	4930      	ldr	r1, [pc, #192]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028c2:	4b2f      	ldr	r3, [pc, #188]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	021b      	lsls	r3, r3, #8
 80028d0:	492b      	ldr	r1, [pc, #172]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	604b      	str	r3, [r1, #4]
 80028d6:	e01a      	b.n	800290e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80028d8:	4b29      	ldr	r3, [pc, #164]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a28      	ldr	r2, [pc, #160]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 80028de:	f023 0301 	bic.w	r3, r3, #1
 80028e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028e4:	f7ff f9a6 	bl	8001c34 <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028ea:	e008      	b.n	80028fe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028ec:	f7ff f9a2 	bl	8001c34 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e31a      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028fe:	4b20      	ldr	r3, [pc, #128]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f0      	bne.n	80028ec <HAL_RCC_OscConfig+0x1dc>
 800290a:	e000      	b.n	800290e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800290c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d073      	beq.n	8002a02 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	2b08      	cmp	r3, #8
 800291e:	d005      	beq.n	800292c <HAL_RCC_OscConfig+0x21c>
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	2b0c      	cmp	r3, #12
 8002924:	d10e      	bne.n	8002944 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	2b03      	cmp	r3, #3
 800292a:	d10b      	bne.n	8002944 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800292c:	4b14      	ldr	r3, [pc, #80]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d063      	beq.n	8002a00 <HAL_RCC_OscConfig+0x2f0>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d15f      	bne.n	8002a00 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e2f7      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800294c:	d106      	bne.n	800295c <HAL_RCC_OscConfig+0x24c>
 800294e:	4b0c      	ldr	r3, [pc, #48]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a0b      	ldr	r2, [pc, #44]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002954:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002958:	6013      	str	r3, [r2, #0]
 800295a:	e025      	b.n	80029a8 <HAL_RCC_OscConfig+0x298>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002964:	d114      	bne.n	8002990 <HAL_RCC_OscConfig+0x280>
 8002966:	4b06      	ldr	r3, [pc, #24]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a05      	ldr	r2, [pc, #20]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 800296c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002970:	6013      	str	r3, [r2, #0]
 8002972:	4b03      	ldr	r3, [pc, #12]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a02      	ldr	r2, [pc, #8]	; (8002980 <HAL_RCC_OscConfig+0x270>)
 8002978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800297c:	6013      	str	r3, [r2, #0]
 800297e:	e013      	b.n	80029a8 <HAL_RCC_OscConfig+0x298>
 8002980:	40021000 	.word	0x40021000
 8002984:	08007b24 	.word	0x08007b24
 8002988:	20000000 	.word	0x20000000
 800298c:	20000004 	.word	0x20000004
 8002990:	4ba0      	ldr	r3, [pc, #640]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a9f      	ldr	r2, [pc, #636]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002996:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800299a:	6013      	str	r3, [r2, #0]
 800299c:	4b9d      	ldr	r3, [pc, #628]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a9c      	ldr	r2, [pc, #624]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 80029a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d013      	beq.n	80029d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b0:	f7ff f940 	bl	8001c34 <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029b8:	f7ff f93c 	bl	8001c34 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b64      	cmp	r3, #100	; 0x64
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e2b4      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ca:	4b92      	ldr	r3, [pc, #584]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f0      	beq.n	80029b8 <HAL_RCC_OscConfig+0x2a8>
 80029d6:	e014      	b.n	8002a02 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d8:	f7ff f92c 	bl	8001c34 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029e0:	f7ff f928 	bl	8001c34 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b64      	cmp	r3, #100	; 0x64
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e2a0      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029f2:	4b88      	ldr	r3, [pc, #544]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1f0      	bne.n	80029e0 <HAL_RCC_OscConfig+0x2d0>
 80029fe:	e000      	b.n	8002a02 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d060      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	2b04      	cmp	r3, #4
 8002a12:	d005      	beq.n	8002a20 <HAL_RCC_OscConfig+0x310>
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	2b0c      	cmp	r3, #12
 8002a18:	d119      	bne.n	8002a4e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d116      	bne.n	8002a4e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a20:	4b7c      	ldr	r3, [pc, #496]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <HAL_RCC_OscConfig+0x328>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e27d      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a38:	4b76      	ldr	r3, [pc, #472]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	061b      	lsls	r3, r3, #24
 8002a46:	4973      	ldr	r1, [pc, #460]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a4c:	e040      	b.n	8002ad0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d023      	beq.n	8002a9e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a56:	4b6f      	ldr	r3, [pc, #444]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a6e      	ldr	r2, [pc, #440]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a62:	f7ff f8e7 	bl	8001c34 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a68:	e008      	b.n	8002a7c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a6a:	f7ff f8e3 	bl	8001c34 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e25b      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a7c:	4b65      	ldr	r3, [pc, #404]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d0f0      	beq.n	8002a6a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a88:	4b62      	ldr	r3, [pc, #392]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	061b      	lsls	r3, r3, #24
 8002a96:	495f      	ldr	r1, [pc, #380]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	604b      	str	r3, [r1, #4]
 8002a9c:	e018      	b.n	8002ad0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a9e:	4b5d      	ldr	r3, [pc, #372]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a5c      	ldr	r2, [pc, #368]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002aa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002aa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aaa:	f7ff f8c3 	bl	8001c34 <HAL_GetTick>
 8002aae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ab0:	e008      	b.n	8002ac4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ab2:	f7ff f8bf 	bl	8001c34 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e237      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ac4:	4b53      	ldr	r3, [pc, #332]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1f0      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d03c      	beq.n	8002b56 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	695b      	ldr	r3, [r3, #20]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d01c      	beq.n	8002b1e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ae4:	4b4b      	ldr	r3, [pc, #300]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aea:	4a4a      	ldr	r2, [pc, #296]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002aec:	f043 0301 	orr.w	r3, r3, #1
 8002af0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af4:	f7ff f89e 	bl	8001c34 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002afc:	f7ff f89a 	bl	8001c34 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e212      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b0e:	4b41      	ldr	r3, [pc, #260]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002b10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d0ef      	beq.n	8002afc <HAL_RCC_OscConfig+0x3ec>
 8002b1c:	e01b      	b.n	8002b56 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b1e:	4b3d      	ldr	r3, [pc, #244]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002b20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b24:	4a3b      	ldr	r2, [pc, #236]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002b26:	f023 0301 	bic.w	r3, r3, #1
 8002b2a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b2e:	f7ff f881 	bl	8001c34 <HAL_GetTick>
 8002b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b34:	e008      	b.n	8002b48 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b36:	f7ff f87d 	bl	8001c34 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e1f5      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b48:	4b32      	ldr	r3, [pc, #200]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1ef      	bne.n	8002b36 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 80a6 	beq.w	8002cb0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b64:	2300      	movs	r3, #0
 8002b66:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b68:	4b2a      	ldr	r3, [pc, #168]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10d      	bne.n	8002b90 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b74:	4b27      	ldr	r3, [pc, #156]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b78:	4a26      	ldr	r2, [pc, #152]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002b7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b7e:	6593      	str	r3, [r2, #88]	; 0x58
 8002b80:	4b24      	ldr	r3, [pc, #144]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b90:	4b21      	ldr	r3, [pc, #132]	; (8002c18 <HAL_RCC_OscConfig+0x508>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d118      	bne.n	8002bce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b9c:	4b1e      	ldr	r3, [pc, #120]	; (8002c18 <HAL_RCC_OscConfig+0x508>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a1d      	ldr	r2, [pc, #116]	; (8002c18 <HAL_RCC_OscConfig+0x508>)
 8002ba2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ba6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ba8:	f7ff f844 	bl	8001c34 <HAL_GetTick>
 8002bac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bb0:	f7ff f840 	bl	8001c34 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e1b8      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bc2:	4b15      	ldr	r3, [pc, #84]	; (8002c18 <HAL_RCC_OscConfig+0x508>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d0f0      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d108      	bne.n	8002be8 <HAL_RCC_OscConfig+0x4d8>
 8002bd6:	4b0f      	ldr	r3, [pc, #60]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bdc:	4a0d      	ldr	r2, [pc, #52]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002bde:	f043 0301 	orr.w	r3, r3, #1
 8002be2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002be6:	e029      	b.n	8002c3c <HAL_RCC_OscConfig+0x52c>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	2b05      	cmp	r3, #5
 8002bee:	d115      	bne.n	8002c1c <HAL_RCC_OscConfig+0x50c>
 8002bf0:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf6:	4a07      	ldr	r2, [pc, #28]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002bf8:	f043 0304 	orr.w	r3, r3, #4
 8002bfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c00:	4b04      	ldr	r3, [pc, #16]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c06:	4a03      	ldr	r2, [pc, #12]	; (8002c14 <HAL_RCC_OscConfig+0x504>)
 8002c08:	f043 0301 	orr.w	r3, r3, #1
 8002c0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c10:	e014      	b.n	8002c3c <HAL_RCC_OscConfig+0x52c>
 8002c12:	bf00      	nop
 8002c14:	40021000 	.word	0x40021000
 8002c18:	40007000 	.word	0x40007000
 8002c1c:	4b9d      	ldr	r3, [pc, #628]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c22:	4a9c      	ldr	r2, [pc, #624]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002c24:	f023 0301 	bic.w	r3, r3, #1
 8002c28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c2c:	4b99      	ldr	r3, [pc, #612]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c32:	4a98      	ldr	r2, [pc, #608]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002c34:	f023 0304 	bic.w	r3, r3, #4
 8002c38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d016      	beq.n	8002c72 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c44:	f7fe fff6 	bl	8001c34 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c4a:	e00a      	b.n	8002c62 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c4c:	f7fe fff2 	bl	8001c34 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e168      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c62:	4b8c      	ldr	r3, [pc, #560]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d0ed      	beq.n	8002c4c <HAL_RCC_OscConfig+0x53c>
 8002c70:	e015      	b.n	8002c9e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c72:	f7fe ffdf 	bl	8001c34 <HAL_GetTick>
 8002c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c78:	e00a      	b.n	8002c90 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c7a:	f7fe ffdb 	bl	8001c34 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e151      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c90:	4b80      	ldr	r3, [pc, #512]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1ed      	bne.n	8002c7a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c9e:	7ffb      	ldrb	r3, [r7, #31]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d105      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ca4:	4b7b      	ldr	r3, [pc, #492]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca8:	4a7a      	ldr	r2, [pc, #488]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002caa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0320 	and.w	r3, r3, #32
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d03c      	beq.n	8002d36 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d01c      	beq.n	8002cfe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cc4:	4b73      	ldr	r3, [pc, #460]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002cc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cca:	4a72      	ldr	r2, [pc, #456]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002ccc:	f043 0301 	orr.w	r3, r3, #1
 8002cd0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd4:	f7fe ffae 	bl	8001c34 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cdc:	f7fe ffaa 	bl	8001c34 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e122      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cee:	4b69      	ldr	r3, [pc, #420]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002cf0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cf4:	f003 0302 	and.w	r3, r3, #2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0ef      	beq.n	8002cdc <HAL_RCC_OscConfig+0x5cc>
 8002cfc:	e01b      	b.n	8002d36 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cfe:	4b65      	ldr	r3, [pc, #404]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002d00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d04:	4a63      	ldr	r2, [pc, #396]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002d06:	f023 0301 	bic.w	r3, r3, #1
 8002d0a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0e:	f7fe ff91 	bl	8001c34 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d16:	f7fe ff8d 	bl	8001c34 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e105      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d28:	4b5a      	ldr	r3, [pc, #360]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002d2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1ef      	bne.n	8002d16 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 80f9 	beq.w	8002f32 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	f040 80cf 	bne.w	8002ee8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d4a:	4b52      	ldr	r3, [pc, #328]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	f003 0203 	and.w	r2, r3, #3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d12c      	bne.n	8002db8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d123      	bne.n	8002db8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d7a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d11b      	bne.n	8002db8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d113      	bne.n	8002db8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d9a:	085b      	lsrs	r3, r3, #1
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d109      	bne.n	8002db8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	085b      	lsrs	r3, r3, #1
 8002db0:	3b01      	subs	r3, #1
 8002db2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d071      	beq.n	8002e9c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	2b0c      	cmp	r3, #12
 8002dbc:	d068      	beq.n	8002e90 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002dbe:	4b35      	ldr	r3, [pc, #212]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d105      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002dca:	4b32      	ldr	r3, [pc, #200]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e0ac      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002dda:	4b2e      	ldr	r3, [pc, #184]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a2d      	ldr	r2, [pc, #180]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002de0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002de4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002de6:	f7fe ff25 	bl	8001c34 <HAL_GetTick>
 8002dea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dec:	e008      	b.n	8002e00 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dee:	f7fe ff21 	bl	8001c34 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e099      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e00:	4b24      	ldr	r3, [pc, #144]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1f0      	bne.n	8002dee <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e0c:	4b21      	ldr	r3, [pc, #132]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002e0e:	68da      	ldr	r2, [r3, #12]
 8002e10:	4b21      	ldr	r3, [pc, #132]	; (8002e98 <HAL_RCC_OscConfig+0x788>)
 8002e12:	4013      	ands	r3, r2
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e1c:	3a01      	subs	r2, #1
 8002e1e:	0112      	lsls	r2, r2, #4
 8002e20:	4311      	orrs	r1, r2
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e26:	0212      	lsls	r2, r2, #8
 8002e28:	4311      	orrs	r1, r2
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002e2e:	0852      	lsrs	r2, r2, #1
 8002e30:	3a01      	subs	r2, #1
 8002e32:	0552      	lsls	r2, r2, #21
 8002e34:	4311      	orrs	r1, r2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e3a:	0852      	lsrs	r2, r2, #1
 8002e3c:	3a01      	subs	r2, #1
 8002e3e:	0652      	lsls	r2, r2, #25
 8002e40:	4311      	orrs	r1, r2
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e46:	06d2      	lsls	r2, r2, #27
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	4912      	ldr	r1, [pc, #72]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e50:	4b10      	ldr	r3, [pc, #64]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a0f      	ldr	r2, [pc, #60]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002e56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e5a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e5c:	4b0d      	ldr	r3, [pc, #52]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	4a0c      	ldr	r2, [pc, #48]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002e62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e66:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e68:	f7fe fee4 	bl	8001c34 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e70:	f7fe fee0 	bl	8001c34 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e058      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e82:	4b04      	ldr	r3, [pc, #16]	; (8002e94 <HAL_RCC_OscConfig+0x784>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f0      	beq.n	8002e70 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e8e:	e050      	b.n	8002f32 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e04f      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
 8002e94:	40021000 	.word	0x40021000
 8002e98:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e9c:	4b27      	ldr	r3, [pc, #156]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d144      	bne.n	8002f32 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ea8:	4b24      	ldr	r3, [pc, #144]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a23      	ldr	r2, [pc, #140]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002eae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eb2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002eb4:	4b21      	ldr	r3, [pc, #132]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	4a20      	ldr	r2, [pc, #128]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002eba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ebe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ec0:	f7fe feb8 	bl	8001c34 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec8:	f7fe feb4 	bl	8001c34 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e02c      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eda:	4b18      	ldr	r3, [pc, #96]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0f0      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x7b8>
 8002ee6:	e024      	b.n	8002f32 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	2b0c      	cmp	r3, #12
 8002eec:	d01f      	beq.n	8002f2e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eee:	4b13      	ldr	r3, [pc, #76]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a12      	ldr	r2, [pc, #72]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002ef4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ef8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efa:	f7fe fe9b 	bl	8001c34 <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f00:	e008      	b.n	8002f14 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f02:	f7fe fe97 	bl	8001c34 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e00f      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f14:	4b09      	ldr	r3, [pc, #36]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1f0      	bne.n	8002f02 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f20:	4b06      	ldr	r3, [pc, #24]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	4905      	ldr	r1, [pc, #20]	; (8002f3c <HAL_RCC_OscConfig+0x82c>)
 8002f26:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <HAL_RCC_OscConfig+0x830>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	60cb      	str	r3, [r1, #12]
 8002f2c:	e001      	b.n	8002f32 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e000      	b.n	8002f34 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3720      	adds	r7, #32
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	feeefffc 	.word	0xfeeefffc

08002f44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e11d      	b.n	8003198 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f5c:	4b90      	ldr	r3, [pc, #576]	; (80031a0 <HAL_RCC_ClockConfig+0x25c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 030f 	and.w	r3, r3, #15
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d910      	bls.n	8002f8c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6a:	4b8d      	ldr	r3, [pc, #564]	; (80031a0 <HAL_RCC_ClockConfig+0x25c>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f023 020f 	bic.w	r2, r3, #15
 8002f72:	498b      	ldr	r1, [pc, #556]	; (80031a0 <HAL_RCC_ClockConfig+0x25c>)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f7a:	4b89      	ldr	r3, [pc, #548]	; (80031a0 <HAL_RCC_ClockConfig+0x25c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 030f 	and.w	r3, r3, #15
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d001      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e105      	b.n	8003198 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d010      	beq.n	8002fba <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	4b81      	ldr	r3, [pc, #516]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d908      	bls.n	8002fba <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa8:	4b7e      	ldr	r3, [pc, #504]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	497b      	ldr	r1, [pc, #492]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d079      	beq.n	80030ba <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d11e      	bne.n	800300c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fce:	4b75      	ldr	r3, [pc, #468]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e0dc      	b.n	8003198 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002fde:	f000 fa09 	bl	80033f4 <RCC_GetSysClockFreqFromPLLSource>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	4a70      	ldr	r2, [pc, #448]	; (80031a8 <HAL_RCC_ClockConfig+0x264>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d946      	bls.n	8003078 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002fea:	4b6e      	ldr	r3, [pc, #440]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d140      	bne.n	8003078 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ff6:	4b6b      	ldr	r3, [pc, #428]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ffe:	4a69      	ldr	r2, [pc, #420]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8003000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003004:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003006:	2380      	movs	r3, #128	; 0x80
 8003008:	617b      	str	r3, [r7, #20]
 800300a:	e035      	b.n	8003078 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2b02      	cmp	r3, #2
 8003012:	d107      	bne.n	8003024 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003014:	4b63      	ldr	r3, [pc, #396]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d115      	bne.n	800304c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e0b9      	b.n	8003198 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d107      	bne.n	800303c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800302c:	4b5d      	ldr	r3, [pc, #372]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d109      	bne.n	800304c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0ad      	b.n	8003198 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800303c:	4b59      	ldr	r3, [pc, #356]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0a5      	b.n	8003198 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800304c:	f000 f8b4 	bl	80031b8 <HAL_RCC_GetSysClockFreq>
 8003050:	4603      	mov	r3, r0
 8003052:	4a55      	ldr	r2, [pc, #340]	; (80031a8 <HAL_RCC_ClockConfig+0x264>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d90f      	bls.n	8003078 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003058:	4b52      	ldr	r3, [pc, #328]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d109      	bne.n	8003078 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003064:	4b4f      	ldr	r3, [pc, #316]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800306c:	4a4d      	ldr	r2, [pc, #308]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 800306e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003072:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003074:	2380      	movs	r3, #128	; 0x80
 8003076:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003078:	4b4a      	ldr	r3, [pc, #296]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f023 0203 	bic.w	r2, r3, #3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	4947      	ldr	r1, [pc, #284]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8003086:	4313      	orrs	r3, r2
 8003088:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800308a:	f7fe fdd3 	bl	8001c34 <HAL_GetTick>
 800308e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003090:	e00a      	b.n	80030a8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003092:	f7fe fdcf 	bl	8001c34 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e077      	b.n	8003198 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a8:	4b3e      	ldr	r3, [pc, #248]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f003 020c 	and.w	r2, r3, #12
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d1eb      	bne.n	8003092 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	2b80      	cmp	r3, #128	; 0x80
 80030be:	d105      	bne.n	80030cc <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80030c0:	4b38      	ldr	r3, [pc, #224]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	4a37      	ldr	r2, [pc, #220]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 80030c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030ca:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0302 	and.w	r3, r3, #2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d010      	beq.n	80030fa <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	4b31      	ldr	r3, [pc, #196]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d208      	bcs.n	80030fa <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030e8:	4b2e      	ldr	r3, [pc, #184]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	492b      	ldr	r1, [pc, #172]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030fa:	4b29      	ldr	r3, [pc, #164]	; (80031a0 <HAL_RCC_ClockConfig+0x25c>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 030f 	and.w	r3, r3, #15
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d210      	bcs.n	800312a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003108:	4b25      	ldr	r3, [pc, #148]	; (80031a0 <HAL_RCC_ClockConfig+0x25c>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f023 020f 	bic.w	r2, r3, #15
 8003110:	4923      	ldr	r1, [pc, #140]	; (80031a0 <HAL_RCC_ClockConfig+0x25c>)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	4313      	orrs	r3, r2
 8003116:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003118:	4b21      	ldr	r3, [pc, #132]	; (80031a0 <HAL_RCC_ClockConfig+0x25c>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 030f 	and.w	r3, r3, #15
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	d001      	beq.n	800312a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e036      	b.n	8003198 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b00      	cmp	r3, #0
 8003134:	d008      	beq.n	8003148 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003136:	4b1b      	ldr	r3, [pc, #108]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	4918      	ldr	r1, [pc, #96]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8003144:	4313      	orrs	r3, r2
 8003146:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0308 	and.w	r3, r3, #8
 8003150:	2b00      	cmp	r3, #0
 8003152:	d009      	beq.n	8003168 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003154:	4b13      	ldr	r3, [pc, #76]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	00db      	lsls	r3, r3, #3
 8003162:	4910      	ldr	r1, [pc, #64]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8003164:	4313      	orrs	r3, r2
 8003166:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003168:	f000 f826 	bl	80031b8 <HAL_RCC_GetSysClockFreq>
 800316c:	4602      	mov	r2, r0
 800316e:	4b0d      	ldr	r3, [pc, #52]	; (80031a4 <HAL_RCC_ClockConfig+0x260>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	091b      	lsrs	r3, r3, #4
 8003174:	f003 030f 	and.w	r3, r3, #15
 8003178:	490c      	ldr	r1, [pc, #48]	; (80031ac <HAL_RCC_ClockConfig+0x268>)
 800317a:	5ccb      	ldrb	r3, [r1, r3]
 800317c:	f003 031f 	and.w	r3, r3, #31
 8003180:	fa22 f303 	lsr.w	r3, r2, r3
 8003184:	4a0a      	ldr	r2, [pc, #40]	; (80031b0 <HAL_RCC_ClockConfig+0x26c>)
 8003186:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003188:	4b0a      	ldr	r3, [pc, #40]	; (80031b4 <HAL_RCC_ClockConfig+0x270>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4618      	mov	r0, r3
 800318e:	f7fe fd01 	bl	8001b94 <HAL_InitTick>
 8003192:	4603      	mov	r3, r0
 8003194:	73fb      	strb	r3, [r7, #15]

  return status;
 8003196:	7bfb      	ldrb	r3, [r7, #15]
}
 8003198:	4618      	mov	r0, r3
 800319a:	3718      	adds	r7, #24
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	40022000 	.word	0x40022000
 80031a4:	40021000 	.word	0x40021000
 80031a8:	04c4b400 	.word	0x04c4b400
 80031ac:	08007b24 	.word	0x08007b24
 80031b0:	20000000 	.word	0x20000000
 80031b4:	20000004 	.word	0x20000004

080031b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b089      	sub	sp, #36	; 0x24
 80031bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80031be:	2300      	movs	r3, #0
 80031c0:	61fb      	str	r3, [r7, #28]
 80031c2:	2300      	movs	r3, #0
 80031c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031c6:	4b3e      	ldr	r3, [pc, #248]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031d0:	4b3b      	ldr	r3, [pc, #236]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	f003 0303 	and.w	r3, r3, #3
 80031d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d005      	beq.n	80031ec <HAL_RCC_GetSysClockFreq+0x34>
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	2b0c      	cmp	r3, #12
 80031e4:	d121      	bne.n	800322a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d11e      	bne.n	800322a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80031ec:	4b34      	ldr	r3, [pc, #208]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0308 	and.w	r3, r3, #8
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d107      	bne.n	8003208 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80031f8:	4b31      	ldr	r3, [pc, #196]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031fe:	0a1b      	lsrs	r3, r3, #8
 8003200:	f003 030f 	and.w	r3, r3, #15
 8003204:	61fb      	str	r3, [r7, #28]
 8003206:	e005      	b.n	8003214 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003208:	4b2d      	ldr	r3, [pc, #180]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	091b      	lsrs	r3, r3, #4
 800320e:	f003 030f 	and.w	r3, r3, #15
 8003212:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003214:	4a2b      	ldr	r2, [pc, #172]	; (80032c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800321c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d10d      	bne.n	8003240 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003228:	e00a      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	2b04      	cmp	r3, #4
 800322e:	d102      	bne.n	8003236 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003230:	4b25      	ldr	r3, [pc, #148]	; (80032c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003232:	61bb      	str	r3, [r7, #24]
 8003234:	e004      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	2b08      	cmp	r3, #8
 800323a:	d101      	bne.n	8003240 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800323c:	4b23      	ldr	r3, [pc, #140]	; (80032cc <HAL_RCC_GetSysClockFreq+0x114>)
 800323e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	2b0c      	cmp	r3, #12
 8003244:	d134      	bne.n	80032b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003246:	4b1e      	ldr	r3, [pc, #120]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f003 0303 	and.w	r3, r3, #3
 800324e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b02      	cmp	r3, #2
 8003254:	d003      	beq.n	800325e <HAL_RCC_GetSysClockFreq+0xa6>
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	2b03      	cmp	r3, #3
 800325a:	d003      	beq.n	8003264 <HAL_RCC_GetSysClockFreq+0xac>
 800325c:	e005      	b.n	800326a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800325e:	4b1a      	ldr	r3, [pc, #104]	; (80032c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003260:	617b      	str	r3, [r7, #20]
      break;
 8003262:	e005      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003264:	4b19      	ldr	r3, [pc, #100]	; (80032cc <HAL_RCC_GetSysClockFreq+0x114>)
 8003266:	617b      	str	r3, [r7, #20]
      break;
 8003268:	e002      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	617b      	str	r3, [r7, #20]
      break;
 800326e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003270:	4b13      	ldr	r3, [pc, #76]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	091b      	lsrs	r3, r3, #4
 8003276:	f003 030f 	and.w	r3, r3, #15
 800327a:	3301      	adds	r3, #1
 800327c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800327e:	4b10      	ldr	r3, [pc, #64]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	0a1b      	lsrs	r3, r3, #8
 8003284:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	fb03 f202 	mul.w	r2, r3, r2
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	fbb2 f3f3 	udiv	r3, r2, r3
 8003294:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003296:	4b0a      	ldr	r3, [pc, #40]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	0e5b      	lsrs	r3, r3, #25
 800329c:	f003 0303 	and.w	r3, r3, #3
 80032a0:	3301      	adds	r3, #1
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80032b0:	69bb      	ldr	r3, [r7, #24]
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3724      	adds	r7, #36	; 0x24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	40021000 	.word	0x40021000
 80032c4:	08007b3c 	.word	0x08007b3c
 80032c8:	00f42400 	.word	0x00f42400
 80032cc:	007a1200 	.word	0x007a1200

080032d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032d4:	4b03      	ldr	r3, [pc, #12]	; (80032e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80032d6:	681b      	ldr	r3, [r3, #0]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	20000000 	.word	0x20000000

080032e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80032ec:	f7ff fff0 	bl	80032d0 <HAL_RCC_GetHCLKFreq>
 80032f0:	4602      	mov	r2, r0
 80032f2:	4b06      	ldr	r3, [pc, #24]	; (800330c <HAL_RCC_GetPCLK1Freq+0x24>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	0a1b      	lsrs	r3, r3, #8
 80032f8:	f003 0307 	and.w	r3, r3, #7
 80032fc:	4904      	ldr	r1, [pc, #16]	; (8003310 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032fe:	5ccb      	ldrb	r3, [r1, r3]
 8003300:	f003 031f 	and.w	r3, r3, #31
 8003304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003308:	4618      	mov	r0, r3
 800330a:	bd80      	pop	{r7, pc}
 800330c:	40021000 	.word	0x40021000
 8003310:	08007b34 	.word	0x08007b34

08003314 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003318:	f7ff ffda 	bl	80032d0 <HAL_RCC_GetHCLKFreq>
 800331c:	4602      	mov	r2, r0
 800331e:	4b06      	ldr	r3, [pc, #24]	; (8003338 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	0adb      	lsrs	r3, r3, #11
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	4904      	ldr	r1, [pc, #16]	; (800333c <HAL_RCC_GetPCLK2Freq+0x28>)
 800332a:	5ccb      	ldrb	r3, [r1, r3]
 800332c:	f003 031f 	and.w	r3, r3, #31
 8003330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003334:	4618      	mov	r0, r3
 8003336:	bd80      	pop	{r7, pc}
 8003338:	40021000 	.word	0x40021000
 800333c:	08007b34 	.word	0x08007b34

08003340 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003348:	2300      	movs	r3, #0
 800334a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800334c:	4b27      	ldr	r3, [pc, #156]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800334e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003350:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d003      	beq.n	8003360 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003358:	f7ff f916 	bl	8002588 <HAL_PWREx_GetVoltageRange>
 800335c:	6178      	str	r0, [r7, #20]
 800335e:	e014      	b.n	800338a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003360:	4b22      	ldr	r3, [pc, #136]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003364:	4a21      	ldr	r2, [pc, #132]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003366:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800336a:	6593      	str	r3, [r2, #88]	; 0x58
 800336c:	4b1f      	ldr	r3, [pc, #124]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800336e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003374:	60fb      	str	r3, [r7, #12]
 8003376:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003378:	f7ff f906 	bl	8002588 <HAL_PWREx_GetVoltageRange>
 800337c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800337e:	4b1b      	ldr	r3, [pc, #108]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003382:	4a1a      	ldr	r2, [pc, #104]	; (80033ec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003384:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003388:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003390:	d10b      	bne.n	80033aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b80      	cmp	r3, #128	; 0x80
 8003396:	d913      	bls.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2ba0      	cmp	r3, #160	; 0xa0
 800339c:	d902      	bls.n	80033a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800339e:	2302      	movs	r3, #2
 80033a0:	613b      	str	r3, [r7, #16]
 80033a2:	e00d      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033a4:	2301      	movs	r3, #1
 80033a6:	613b      	str	r3, [r7, #16]
 80033a8:	e00a      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2b7f      	cmp	r3, #127	; 0x7f
 80033ae:	d902      	bls.n	80033b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80033b0:	2302      	movs	r3, #2
 80033b2:	613b      	str	r3, [r7, #16]
 80033b4:	e004      	b.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b70      	cmp	r3, #112	; 0x70
 80033ba:	d101      	bne.n	80033c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033bc:	2301      	movs	r3, #1
 80033be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033c0:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f023 020f 	bic.w	r2, r3, #15
 80033c8:	4909      	ldr	r1, [pc, #36]	; (80033f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80033d0:	4b07      	ldr	r3, [pc, #28]	; (80033f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 030f 	and.w	r3, r3, #15
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d001      	beq.n	80033e2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40022000 	.word	0x40022000

080033f4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b087      	sub	sp, #28
 80033f8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033fa:	4b2d      	ldr	r3, [pc, #180]	; (80034b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	f003 0303 	and.w	r3, r3, #3
 8003402:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2b03      	cmp	r3, #3
 8003408:	d00b      	beq.n	8003422 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2b03      	cmp	r3, #3
 800340e:	d825      	bhi.n	800345c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d008      	beq.n	8003428 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b02      	cmp	r3, #2
 800341a:	d11f      	bne.n	800345c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800341c:	4b25      	ldr	r3, [pc, #148]	; (80034b4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800341e:	613b      	str	r3, [r7, #16]
    break;
 8003420:	e01f      	b.n	8003462 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003422:	4b25      	ldr	r3, [pc, #148]	; (80034b8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003424:	613b      	str	r3, [r7, #16]
    break;
 8003426:	e01c      	b.n	8003462 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003428:	4b21      	ldr	r3, [pc, #132]	; (80034b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b00      	cmp	r3, #0
 8003432:	d107      	bne.n	8003444 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003434:	4b1e      	ldr	r3, [pc, #120]	; (80034b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003436:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800343a:	0a1b      	lsrs	r3, r3, #8
 800343c:	f003 030f 	and.w	r3, r3, #15
 8003440:	617b      	str	r3, [r7, #20]
 8003442:	e005      	b.n	8003450 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003444:	4b1a      	ldr	r3, [pc, #104]	; (80034b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	091b      	lsrs	r3, r3, #4
 800344a:	f003 030f 	and.w	r3, r3, #15
 800344e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003450:	4a1a      	ldr	r2, [pc, #104]	; (80034bc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003458:	613b      	str	r3, [r7, #16]
    break;
 800345a:	e002      	b.n	8003462 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800345c:	2300      	movs	r3, #0
 800345e:	613b      	str	r3, [r7, #16]
    break;
 8003460:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003462:	4b13      	ldr	r3, [pc, #76]	; (80034b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	091b      	lsrs	r3, r3, #4
 8003468:	f003 030f 	and.w	r3, r3, #15
 800346c:	3301      	adds	r3, #1
 800346e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003470:	4b0f      	ldr	r3, [pc, #60]	; (80034b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	0a1b      	lsrs	r3, r3, #8
 8003476:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	fb03 f202 	mul.w	r2, r3, r2
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	fbb2 f3f3 	udiv	r3, r2, r3
 8003486:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003488:	4b09      	ldr	r3, [pc, #36]	; (80034b0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	0e5b      	lsrs	r3, r3, #25
 800348e:	f003 0303 	and.w	r3, r3, #3
 8003492:	3301      	adds	r3, #1
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80034a2:	683b      	ldr	r3, [r7, #0]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	371c      	adds	r7, #28
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	40021000 	.word	0x40021000
 80034b4:	00f42400 	.word	0x00f42400
 80034b8:	007a1200 	.word	0x007a1200
 80034bc:	08007b3c 	.word	0x08007b3c

080034c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034c8:	2300      	movs	r3, #0
 80034ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034cc:	2300      	movs	r3, #0
 80034ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d040      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034e0:	2b80      	cmp	r3, #128	; 0x80
 80034e2:	d02a      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80034e4:	2b80      	cmp	r3, #128	; 0x80
 80034e6:	d825      	bhi.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80034e8:	2b60      	cmp	r3, #96	; 0x60
 80034ea:	d026      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80034ec:	2b60      	cmp	r3, #96	; 0x60
 80034ee:	d821      	bhi.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80034f0:	2b40      	cmp	r3, #64	; 0x40
 80034f2:	d006      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80034f4:	2b40      	cmp	r3, #64	; 0x40
 80034f6:	d81d      	bhi.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d009      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80034fc:	2b20      	cmp	r3, #32
 80034fe:	d010      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003500:	e018      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003502:	4b89      	ldr	r3, [pc, #548]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	4a88      	ldr	r2, [pc, #544]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003508:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800350c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800350e:	e015      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3304      	adds	r3, #4
 8003514:	2100      	movs	r1, #0
 8003516:	4618      	mov	r0, r3
 8003518:	f000 fb02 	bl	8003b20 <RCCEx_PLLSAI1_Config>
 800351c:	4603      	mov	r3, r0
 800351e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003520:	e00c      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	3320      	adds	r3, #32
 8003526:	2100      	movs	r1, #0
 8003528:	4618      	mov	r0, r3
 800352a:	f000 fbed 	bl	8003d08 <RCCEx_PLLSAI2_Config>
 800352e:	4603      	mov	r3, r0
 8003530:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003532:	e003      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	74fb      	strb	r3, [r7, #19]
      break;
 8003538:	e000      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800353a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800353c:	7cfb      	ldrb	r3, [r7, #19]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d10b      	bne.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003542:	4b79      	ldr	r3, [pc, #484]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003544:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003548:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003550:	4975      	ldr	r1, [pc, #468]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003552:	4313      	orrs	r3, r2
 8003554:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003558:	e001      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800355a:	7cfb      	ldrb	r3, [r7, #19]
 800355c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d047      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800356e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003572:	d030      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003574:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003578:	d82a      	bhi.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800357a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800357e:	d02a      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003580:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003584:	d824      	bhi.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003586:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800358a:	d008      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800358c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003590:	d81e      	bhi.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00a      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003596:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800359a:	d010      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800359c:	e018      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800359e:	4b62      	ldr	r3, [pc, #392]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	4a61      	ldr	r2, [pc, #388]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035a8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035aa:	e015      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3304      	adds	r3, #4
 80035b0:	2100      	movs	r1, #0
 80035b2:	4618      	mov	r0, r3
 80035b4:	f000 fab4 	bl	8003b20 <RCCEx_PLLSAI1_Config>
 80035b8:	4603      	mov	r3, r0
 80035ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035bc:	e00c      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3320      	adds	r3, #32
 80035c2:	2100      	movs	r1, #0
 80035c4:	4618      	mov	r0, r3
 80035c6:	f000 fb9f 	bl	8003d08 <RCCEx_PLLSAI2_Config>
 80035ca:	4603      	mov	r3, r0
 80035cc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035ce:	e003      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	74fb      	strb	r3, [r7, #19]
      break;
 80035d4:	e000      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80035d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035d8:	7cfb      	ldrb	r3, [r7, #19]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10b      	bne.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80035de:	4b52      	ldr	r3, [pc, #328]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80035e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ec:	494e      	ldr	r1, [pc, #312]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80035f4:	e001      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035f6:	7cfb      	ldrb	r3, [r7, #19]
 80035f8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003602:	2b00      	cmp	r3, #0
 8003604:	f000 809f 	beq.w	8003746 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003608:	2300      	movs	r3, #0
 800360a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800360c:	4b46      	ldr	r3, [pc, #280]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800360e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d101      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003618:	2301      	movs	r3, #1
 800361a:	e000      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800361c:	2300      	movs	r3, #0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00d      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003622:	4b41      	ldr	r3, [pc, #260]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003626:	4a40      	ldr	r2, [pc, #256]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800362c:	6593      	str	r3, [r2, #88]	; 0x58
 800362e:	4b3e      	ldr	r3, [pc, #248]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003636:	60bb      	str	r3, [r7, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800363a:	2301      	movs	r3, #1
 800363c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800363e:	4b3b      	ldr	r3, [pc, #236]	; (800372c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a3a      	ldr	r2, [pc, #232]	; (800372c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003648:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800364a:	f7fe faf3 	bl	8001c34 <HAL_GetTick>
 800364e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003650:	e009      	b.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003652:	f7fe faef 	bl	8001c34 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d902      	bls.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	74fb      	strb	r3, [r7, #19]
        break;
 8003664:	e005      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003666:	4b31      	ldr	r3, [pc, #196]	; (800372c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0ef      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003672:	7cfb      	ldrb	r3, [r7, #19]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d15b      	bne.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003678:	4b2b      	ldr	r3, [pc, #172]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800367a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800367e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003682:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d01f      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003690:	697a      	ldr	r2, [r7, #20]
 8003692:	429a      	cmp	r2, r3
 8003694:	d019      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003696:	4b24      	ldr	r3, [pc, #144]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003698:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800369c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036a2:	4b21      	ldr	r3, [pc, #132]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a8:	4a1f      	ldr	r2, [pc, #124]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036b2:	4b1d      	ldr	r3, [pc, #116]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b8:	4a1b      	ldr	r2, [pc, #108]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036c2:	4a19      	ldr	r2, [pc, #100]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d016      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d4:	f7fe faae 	bl	8001c34 <HAL_GetTick>
 80036d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036da:	e00b      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036dc:	f7fe faaa 	bl	8001c34 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d902      	bls.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	74fb      	strb	r3, [r7, #19]
            break;
 80036f2:	e006      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036f4:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80036f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0ec      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003702:	7cfb      	ldrb	r3, [r7, #19]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10c      	bne.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003708:	4b07      	ldr	r3, [pc, #28]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800370a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800370e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003718:	4903      	ldr	r1, [pc, #12]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800371a:	4313      	orrs	r3, r2
 800371c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003720:	e008      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003722:	7cfb      	ldrb	r3, [r7, #19]
 8003724:	74bb      	strb	r3, [r7, #18]
 8003726:	e005      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003728:	40021000 	.word	0x40021000
 800372c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003730:	7cfb      	ldrb	r3, [r7, #19]
 8003732:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003734:	7c7b      	ldrb	r3, [r7, #17]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d105      	bne.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800373a:	4ba0      	ldr	r3, [pc, #640]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800373c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800373e:	4a9f      	ldr	r2, [pc, #636]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003740:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003744:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00a      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003752:	4b9a      	ldr	r3, [pc, #616]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003758:	f023 0203 	bic.w	r2, r3, #3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003760:	4996      	ldr	r1, [pc, #600]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003762:	4313      	orrs	r3, r2
 8003764:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0302 	and.w	r3, r3, #2
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00a      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003774:	4b91      	ldr	r3, [pc, #580]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800377a:	f023 020c 	bic.w	r2, r3, #12
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003782:	498e      	ldr	r1, [pc, #568]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003784:	4313      	orrs	r3, r2
 8003786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0304 	and.w	r3, r3, #4
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00a      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003796:	4b89      	ldr	r3, [pc, #548]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800379c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a4:	4985      	ldr	r1, [pc, #532]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0308 	and.w	r3, r3, #8
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00a      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037b8:	4b80      	ldr	r3, [pc, #512]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c6:	497d      	ldr	r1, [pc, #500]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0310 	and.w	r3, r3, #16
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00a      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80037da:	4b78      	ldr	r3, [pc, #480]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e8:	4974      	ldr	r1, [pc, #464]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0320 	and.w	r3, r3, #32
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d00a      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037fc:	4b6f      	ldr	r3, [pc, #444]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003802:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800380a:	496c      	ldr	r1, [pc, #432]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800380c:	4313      	orrs	r3, r2
 800380e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800381a:	2b00      	cmp	r3, #0
 800381c:	d00a      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800381e:	4b67      	ldr	r3, [pc, #412]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003824:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800382c:	4963      	ldr	r1, [pc, #396]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800382e:	4313      	orrs	r3, r2
 8003830:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00a      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003840:	4b5e      	ldr	r3, [pc, #376]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003846:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800384e:	495b      	ldr	r1, [pc, #364]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003850:	4313      	orrs	r3, r2
 8003852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00a      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003862:	4b56      	ldr	r3, [pc, #344]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003868:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003870:	4952      	ldr	r1, [pc, #328]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003872:	4313      	orrs	r3, r2
 8003874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00a      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003884:	4b4d      	ldr	r3, [pc, #308]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800388a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003892:	494a      	ldr	r1, [pc, #296]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003894:	4313      	orrs	r3, r2
 8003896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00a      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038a6:	4b45      	ldr	r3, [pc, #276]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b4:	4941      	ldr	r1, [pc, #260]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80038c8:	4b3c      	ldr	r3, [pc, #240]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038ce:	f023 0203 	bic.w	r2, r3, #3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038d6:	4939      	ldr	r1, [pc, #228]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d028      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038ea:	4b34      	ldr	r3, [pc, #208]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038f8:	4930      	ldr	r1, [pc, #192]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003904:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003908:	d106      	bne.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800390a:	4b2c      	ldr	r3, [pc, #176]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	4a2b      	ldr	r2, [pc, #172]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003910:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003914:	60d3      	str	r3, [r2, #12]
 8003916:	e011      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800391c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003920:	d10c      	bne.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	3304      	adds	r3, #4
 8003926:	2101      	movs	r1, #1
 8003928:	4618      	mov	r0, r3
 800392a:	f000 f8f9 	bl	8003b20 <RCCEx_PLLSAI1_Config>
 800392e:	4603      	mov	r3, r0
 8003930:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003932:	7cfb      	ldrb	r3, [r7, #19]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003938:	7cfb      	ldrb	r3, [r7, #19]
 800393a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d04d      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800394c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003950:	d108      	bne.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003952:	4b1a      	ldr	r3, [pc, #104]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003954:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003958:	4a18      	ldr	r2, [pc, #96]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800395a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800395e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003962:	e012      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003964:	4b15      	ldr	r3, [pc, #84]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003966:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800396a:	4a14      	ldr	r2, [pc, #80]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800396c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003970:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003974:	4b11      	ldr	r3, [pc, #68]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800397a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003982:	490e      	ldr	r1, [pc, #56]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003984:	4313      	orrs	r3, r2
 8003986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800398e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003992:	d106      	bne.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003994:	4b09      	ldr	r3, [pc, #36]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	4a08      	ldr	r2, [pc, #32]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800399a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800399e:	60d3      	str	r3, [r2, #12]
 80039a0:	e020      	b.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039aa:	d109      	bne.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039ac:	4b03      	ldr	r3, [pc, #12]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	4a02      	ldr	r2, [pc, #8]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80039b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039b6:	60d3      	str	r3, [r2, #12]
 80039b8:	e014      	b.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80039ba:	bf00      	nop
 80039bc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039c8:	d10c      	bne.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	3304      	adds	r3, #4
 80039ce:	2101      	movs	r1, #1
 80039d0:	4618      	mov	r0, r3
 80039d2:	f000 f8a5 	bl	8003b20 <RCCEx_PLLSAI1_Config>
 80039d6:	4603      	mov	r3, r0
 80039d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039da:	7cfb      	ldrb	r3, [r7, #19]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80039e0:	7cfb      	ldrb	r3, [r7, #19]
 80039e2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d028      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039f0:	4b4a      	ldr	r3, [pc, #296]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039fe:	4947      	ldr	r1, [pc, #284]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a0e:	d106      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a10:	4b42      	ldr	r3, [pc, #264]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	4a41      	ldr	r2, [pc, #260]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a1a:	60d3      	str	r3, [r2, #12]
 8003a1c:	e011      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a26:	d10c      	bne.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3304      	adds	r3, #4
 8003a2c:	2101      	movs	r1, #1
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 f876 	bl	8003b20 <RCCEx_PLLSAI1_Config>
 8003a34:	4603      	mov	r3, r0
 8003a36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a38:	7cfb      	ldrb	r3, [r7, #19]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003a3e:	7cfb      	ldrb	r3, [r7, #19]
 8003a40:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d01e      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a4e:	4b33      	ldr	r3, [pc, #204]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a54:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a5e:	492f      	ldr	r1, [pc, #188]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a70:	d10c      	bne.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	3304      	adds	r3, #4
 8003a76:	2102      	movs	r1, #2
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f000 f851 	bl	8003b20 <RCCEx_PLLSAI1_Config>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a82:	7cfb      	ldrb	r3, [r7, #19]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d001      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003a88:	7cfb      	ldrb	r3, [r7, #19]
 8003a8a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00b      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a98:	4b20      	ldr	r3, [pc, #128]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a9e:	f023 0204 	bic.w	r2, r3, #4
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003aa8:	491c      	ldr	r1, [pc, #112]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00b      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003abc:	4b17      	ldr	r3, [pc, #92]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003abe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ac2:	f023 0218 	bic.w	r2, r3, #24
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003acc:	4913      	ldr	r1, [pc, #76]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d017      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003ae0:	4b0e      	ldr	r3, [pc, #56]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ae2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ae6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003af0:	490a      	ldr	r1, [pc, #40]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003afe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b02:	d105      	bne.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b04:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	4a04      	ldr	r2, [pc, #16]	; (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b0e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b10:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3718      	adds	r7, #24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	40021000 	.word	0x40021000

08003b20 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b2e:	4b72      	ldr	r3, [pc, #456]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	f003 0303 	and.w	r3, r3, #3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00e      	beq.n	8003b58 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b3a:	4b6f      	ldr	r3, [pc, #444]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f003 0203 	and.w	r2, r3, #3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d103      	bne.n	8003b52 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
       ||
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d142      	bne.n	8003bd8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	73fb      	strb	r3, [r7, #15]
 8003b56:	e03f      	b.n	8003bd8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2b03      	cmp	r3, #3
 8003b5e:	d018      	beq.n	8003b92 <RCCEx_PLLSAI1_Config+0x72>
 8003b60:	2b03      	cmp	r3, #3
 8003b62:	d825      	bhi.n	8003bb0 <RCCEx_PLLSAI1_Config+0x90>
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d002      	beq.n	8003b6e <RCCEx_PLLSAI1_Config+0x4e>
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d009      	beq.n	8003b80 <RCCEx_PLLSAI1_Config+0x60>
 8003b6c:	e020      	b.n	8003bb0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b6e:	4b62      	ldr	r3, [pc, #392]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d11d      	bne.n	8003bb6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b7e:	e01a      	b.n	8003bb6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b80:	4b5d      	ldr	r3, [pc, #372]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d116      	bne.n	8003bba <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b90:	e013      	b.n	8003bba <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b92:	4b59      	ldr	r3, [pc, #356]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10f      	bne.n	8003bbe <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b9e:	4b56      	ldr	r3, [pc, #344]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d109      	bne.n	8003bbe <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bae:	e006      	b.n	8003bbe <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bb4:	e004      	b.n	8003bc0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003bb6:	bf00      	nop
 8003bb8:	e002      	b.n	8003bc0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003bba:	bf00      	nop
 8003bbc:	e000      	b.n	8003bc0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003bbe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003bc0:	7bfb      	ldrb	r3, [r7, #15]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d108      	bne.n	8003bd8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003bc6:	4b4c      	ldr	r3, [pc, #304]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	f023 0203 	bic.w	r2, r3, #3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4949      	ldr	r1, [pc, #292]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f040 8086 	bne.w	8003cec <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003be0:	4b45      	ldr	r3, [pc, #276]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a44      	ldr	r2, [pc, #272]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003be6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003bea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bec:	f7fe f822 	bl	8001c34 <HAL_GetTick>
 8003bf0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003bf2:	e009      	b.n	8003c08 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bf4:	f7fe f81e 	bl	8001c34 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d902      	bls.n	8003c08 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	73fb      	strb	r3, [r7, #15]
        break;
 8003c06:	e005      	b.n	8003c14 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c08:	4b3b      	ldr	r3, [pc, #236]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1ef      	bne.n	8003bf4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003c14:	7bfb      	ldrb	r3, [r7, #15]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d168      	bne.n	8003cec <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d113      	bne.n	8003c48 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c20:	4b35      	ldr	r3, [pc, #212]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c22:	691a      	ldr	r2, [r3, #16]
 8003c24:	4b35      	ldr	r3, [pc, #212]	; (8003cfc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003c26:	4013      	ands	r3, r2
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	6892      	ldr	r2, [r2, #8]
 8003c2c:	0211      	lsls	r1, r2, #8
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	68d2      	ldr	r2, [r2, #12]
 8003c32:	06d2      	lsls	r2, r2, #27
 8003c34:	4311      	orrs	r1, r2
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6852      	ldr	r2, [r2, #4]
 8003c3a:	3a01      	subs	r2, #1
 8003c3c:	0112      	lsls	r2, r2, #4
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	492d      	ldr	r1, [pc, #180]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	610b      	str	r3, [r1, #16]
 8003c46:	e02d      	b.n	8003ca4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d115      	bne.n	8003c7a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c4e:	4b2a      	ldr	r3, [pc, #168]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c50:	691a      	ldr	r2, [r3, #16]
 8003c52:	4b2b      	ldr	r3, [pc, #172]	; (8003d00 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6892      	ldr	r2, [r2, #8]
 8003c5a:	0211      	lsls	r1, r2, #8
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6912      	ldr	r2, [r2, #16]
 8003c60:	0852      	lsrs	r2, r2, #1
 8003c62:	3a01      	subs	r2, #1
 8003c64:	0552      	lsls	r2, r2, #21
 8003c66:	4311      	orrs	r1, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6852      	ldr	r2, [r2, #4]
 8003c6c:	3a01      	subs	r2, #1
 8003c6e:	0112      	lsls	r2, r2, #4
 8003c70:	430a      	orrs	r2, r1
 8003c72:	4921      	ldr	r1, [pc, #132]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	610b      	str	r3, [r1, #16]
 8003c78:	e014      	b.n	8003ca4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c7a:	4b1f      	ldr	r3, [pc, #124]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c7c:	691a      	ldr	r2, [r3, #16]
 8003c7e:	4b21      	ldr	r3, [pc, #132]	; (8003d04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c80:	4013      	ands	r3, r2
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6892      	ldr	r2, [r2, #8]
 8003c86:	0211      	lsls	r1, r2, #8
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6952      	ldr	r2, [r2, #20]
 8003c8c:	0852      	lsrs	r2, r2, #1
 8003c8e:	3a01      	subs	r2, #1
 8003c90:	0652      	lsls	r2, r2, #25
 8003c92:	4311      	orrs	r1, r2
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6852      	ldr	r2, [r2, #4]
 8003c98:	3a01      	subs	r2, #1
 8003c9a:	0112      	lsls	r2, r2, #4
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	4916      	ldr	r1, [pc, #88]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003ca4:	4b14      	ldr	r3, [pc, #80]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a13      	ldr	r2, [pc, #76]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003caa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003cae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb0:	f7fd ffc0 	bl	8001c34 <HAL_GetTick>
 8003cb4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cb6:	e009      	b.n	8003ccc <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cb8:	f7fd ffbc 	bl	8001c34 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d902      	bls.n	8003ccc <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	73fb      	strb	r3, [r7, #15]
          break;
 8003cca:	e005      	b.n	8003cd8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ccc:	4b0a      	ldr	r3, [pc, #40]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d0ef      	beq.n	8003cb8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003cd8:	7bfb      	ldrb	r3, [r7, #15]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d106      	bne.n	8003cec <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003cde:	4b06      	ldr	r3, [pc, #24]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ce0:	691a      	ldr	r2, [r3, #16]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	4904      	ldr	r1, [pc, #16]	; (8003cf8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	07ff800f 	.word	0x07ff800f
 8003d00:	ff9f800f 	.word	0xff9f800f
 8003d04:	f9ff800f 	.word	0xf9ff800f

08003d08 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d12:	2300      	movs	r3, #0
 8003d14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d16:	4b72      	ldr	r3, [pc, #456]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	f003 0303 	and.w	r3, r3, #3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00e      	beq.n	8003d40 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003d22:	4b6f      	ldr	r3, [pc, #444]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f003 0203 	and.w	r2, r3, #3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d103      	bne.n	8003d3a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
       ||
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d142      	bne.n	8003dc0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	73fb      	strb	r3, [r7, #15]
 8003d3e:	e03f      	b.n	8003dc0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	d018      	beq.n	8003d7a <RCCEx_PLLSAI2_Config+0x72>
 8003d48:	2b03      	cmp	r3, #3
 8003d4a:	d825      	bhi.n	8003d98 <RCCEx_PLLSAI2_Config+0x90>
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d002      	beq.n	8003d56 <RCCEx_PLLSAI2_Config+0x4e>
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d009      	beq.n	8003d68 <RCCEx_PLLSAI2_Config+0x60>
 8003d54:	e020      	b.n	8003d98 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d56:	4b62      	ldr	r3, [pc, #392]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d11d      	bne.n	8003d9e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d66:	e01a      	b.n	8003d9e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d68:	4b5d      	ldr	r3, [pc, #372]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d116      	bne.n	8003da2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d78:	e013      	b.n	8003da2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d7a:	4b59      	ldr	r3, [pc, #356]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d10f      	bne.n	8003da6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d86:	4b56      	ldr	r3, [pc, #344]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d109      	bne.n	8003da6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d96:	e006      	b.n	8003da6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d9c:	e004      	b.n	8003da8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003d9e:	bf00      	nop
 8003da0:	e002      	b.n	8003da8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003da2:	bf00      	nop
 8003da4:	e000      	b.n	8003da8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003da6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003da8:	7bfb      	ldrb	r3, [r7, #15]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d108      	bne.n	8003dc0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003dae:	4b4c      	ldr	r3, [pc, #304]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	f023 0203 	bic.w	r2, r3, #3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4949      	ldr	r1, [pc, #292]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f040 8086 	bne.w	8003ed4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003dc8:	4b45      	ldr	r3, [pc, #276]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a44      	ldr	r2, [pc, #272]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003dce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dd4:	f7fd ff2e 	bl	8001c34 <HAL_GetTick>
 8003dd8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003dda:	e009      	b.n	8003df0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ddc:	f7fd ff2a 	bl	8001c34 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d902      	bls.n	8003df0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	73fb      	strb	r3, [r7, #15]
        break;
 8003dee:	e005      	b.n	8003dfc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003df0:	4b3b      	ldr	r3, [pc, #236]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1ef      	bne.n	8003ddc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d168      	bne.n	8003ed4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d113      	bne.n	8003e30 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e08:	4b35      	ldr	r3, [pc, #212]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e0a:	695a      	ldr	r2, [r3, #20]
 8003e0c:	4b35      	ldr	r3, [pc, #212]	; (8003ee4 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003e0e:	4013      	ands	r3, r2
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	6892      	ldr	r2, [r2, #8]
 8003e14:	0211      	lsls	r1, r2, #8
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	68d2      	ldr	r2, [r2, #12]
 8003e1a:	06d2      	lsls	r2, r2, #27
 8003e1c:	4311      	orrs	r1, r2
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	6852      	ldr	r2, [r2, #4]
 8003e22:	3a01      	subs	r2, #1
 8003e24:	0112      	lsls	r2, r2, #4
 8003e26:	430a      	orrs	r2, r1
 8003e28:	492d      	ldr	r1, [pc, #180]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	614b      	str	r3, [r1, #20]
 8003e2e:	e02d      	b.n	8003e8c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d115      	bne.n	8003e62 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e36:	4b2a      	ldr	r3, [pc, #168]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e38:	695a      	ldr	r2, [r3, #20]
 8003e3a:	4b2b      	ldr	r3, [pc, #172]	; (8003ee8 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	6892      	ldr	r2, [r2, #8]
 8003e42:	0211      	lsls	r1, r2, #8
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	6912      	ldr	r2, [r2, #16]
 8003e48:	0852      	lsrs	r2, r2, #1
 8003e4a:	3a01      	subs	r2, #1
 8003e4c:	0552      	lsls	r2, r2, #21
 8003e4e:	4311      	orrs	r1, r2
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	6852      	ldr	r2, [r2, #4]
 8003e54:	3a01      	subs	r2, #1
 8003e56:	0112      	lsls	r2, r2, #4
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	4921      	ldr	r1, [pc, #132]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	614b      	str	r3, [r1, #20]
 8003e60:	e014      	b.n	8003e8c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e62:	4b1f      	ldr	r3, [pc, #124]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	4b21      	ldr	r3, [pc, #132]	; (8003eec <RCCEx_PLLSAI2_Config+0x1e4>)
 8003e68:	4013      	ands	r3, r2
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	6892      	ldr	r2, [r2, #8]
 8003e6e:	0211      	lsls	r1, r2, #8
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6952      	ldr	r2, [r2, #20]
 8003e74:	0852      	lsrs	r2, r2, #1
 8003e76:	3a01      	subs	r2, #1
 8003e78:	0652      	lsls	r2, r2, #25
 8003e7a:	4311      	orrs	r1, r2
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	6852      	ldr	r2, [r2, #4]
 8003e80:	3a01      	subs	r2, #1
 8003e82:	0112      	lsls	r2, r2, #4
 8003e84:	430a      	orrs	r2, r1
 8003e86:	4916      	ldr	r1, [pc, #88]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e8c:	4b14      	ldr	r3, [pc, #80]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a13      	ldr	r2, [pc, #76]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e98:	f7fd fecc 	bl	8001c34 <HAL_GetTick>
 8003e9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e9e:	e009      	b.n	8003eb4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ea0:	f7fd fec8 	bl	8001c34 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d902      	bls.n	8003eb4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	73fb      	strb	r3, [r7, #15]
          break;
 8003eb2:	e005      	b.n	8003ec0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003eb4:	4b0a      	ldr	r3, [pc, #40]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d0ef      	beq.n	8003ea0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d106      	bne.n	8003ed4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003ec6:	4b06      	ldr	r3, [pc, #24]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ec8:	695a      	ldr	r2, [r3, #20]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	4904      	ldr	r1, [pc, #16]	; (8003ee0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	07ff800f 	.word	0x07ff800f
 8003ee8:	ff9f800f 	.word	0xff9f800f
 8003eec:	f9ff800f 	.word	0xf9ff800f

08003ef0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e095      	b.n	800402e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d108      	bne.n	8003f1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f12:	d009      	beq.n	8003f28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	61da      	str	r2, [r3, #28]
 8003f1a:	e005      	b.n	8003f28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d106      	bne.n	8003f48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7fd fbb6 	bl	80016b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f68:	d902      	bls.n	8003f70 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	e002      	b.n	8003f76 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f74:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003f7e:	d007      	beq.n	8003f90 <HAL_SPI_Init+0xa0>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f88:	d002      	beq.n	8003f90 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003fa0:	431a      	orrs	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fbe:	431a      	orrs	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003fc8:	431a      	orrs	r2, r3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fd2:	ea42 0103 	orr.w	r1, r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fda:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	430a      	orrs	r2, r1
 8003fe4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	0c1b      	lsrs	r3, r3, #16
 8003fec:	f003 0204 	and.w	r2, r3, #4
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff4:	f003 0310 	and.w	r3, r3, #16
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ffe:	f003 0308 	and.w	r3, r3, #8
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800400c:	ea42 0103 	orr.w	r1, r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b082      	sub	sp, #8
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d101      	bne.n	8004048 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e01a      	b.n	800407e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800405e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f7fd fb73 	bl	800174c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b088      	sub	sp, #32
 800408a:	af02      	add	r7, sp, #8
 800408c:	60f8      	str	r0, [r7, #12]
 800408e:	60b9      	str	r1, [r7, #8]
 8004090:	603b      	str	r3, [r7, #0]
 8004092:	4613      	mov	r3, r2
 8004094:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004096:	2300      	movs	r3, #0
 8004098:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040a2:	d112      	bne.n	80040ca <HAL_SPI_Receive+0x44>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10e      	bne.n	80040ca <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2204      	movs	r2, #4
 80040b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80040b4:	88fa      	ldrh	r2, [r7, #6]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	9300      	str	r3, [sp, #0]
 80040ba:	4613      	mov	r3, r2
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	68b9      	ldr	r1, [r7, #8]
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 f910 	bl	80042e6 <HAL_SPI_TransmitReceive>
 80040c6:	4603      	mov	r3, r0
 80040c8:	e109      	b.n	80042de <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d101      	bne.n	80040d8 <HAL_SPI_Receive+0x52>
 80040d4:	2302      	movs	r3, #2
 80040d6:	e102      	b.n	80042de <HAL_SPI_Receive+0x258>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040e0:	f7fd fda8 	bl	8001c34 <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d002      	beq.n	80040f8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80040f2:	2302      	movs	r3, #2
 80040f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80040f6:	e0e9      	b.n	80042cc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <HAL_SPI_Receive+0x7e>
 80040fe:	88fb      	ldrh	r3, [r7, #6]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d102      	bne.n	800410a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004108:	e0e0      	b.n	80042cc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2204      	movs	r2, #4
 800410e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	88fa      	ldrh	r2, [r7, #6]
 8004122:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	88fa      	ldrh	r2, [r7, #6]
 800412a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004154:	d908      	bls.n	8004168 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004164:	605a      	str	r2, [r3, #4]
 8004166:	e007      	b.n	8004178 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685a      	ldr	r2, [r3, #4]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004176:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004180:	d10f      	bne.n	80041a2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004190:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80041a0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ac:	2b40      	cmp	r3, #64	; 0x40
 80041ae:	d007      	beq.n	80041c0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041be:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80041c8:	d867      	bhi.n	800429a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80041ca:	e030      	b.n	800422e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d117      	bne.n	800420a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f103 020c 	add.w	r2, r3, #12
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	7812      	ldrb	r2, [r2, #0]
 80041e8:	b2d2      	uxtb	r2, r2
 80041ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f0:	1c5a      	adds	r2, r3, #1
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	3b01      	subs	r3, #1
 8004200:	b29a      	uxth	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004208:	e011      	b.n	800422e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800420a:	f7fd fd13 	bl	8001c34 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	683a      	ldr	r2, [r7, #0]
 8004216:	429a      	cmp	r2, r3
 8004218:	d803      	bhi.n	8004222 <HAL_SPI_Receive+0x19c>
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004220:	d102      	bne.n	8004228 <HAL_SPI_Receive+0x1a2>
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d102      	bne.n	800422e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800422c:	e04e      	b.n	80042cc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004234:	b29b      	uxth	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1c8      	bne.n	80041cc <HAL_SPI_Receive+0x146>
 800423a:	e034      	b.n	80042a6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b01      	cmp	r3, #1
 8004248:	d115      	bne.n	8004276 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68da      	ldr	r2, [r3, #12]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004254:	b292      	uxth	r2, r2
 8004256:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425c:	1c9a      	adds	r2, r3, #2
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004268:	b29b      	uxth	r3, r3
 800426a:	3b01      	subs	r3, #1
 800426c:	b29a      	uxth	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004274:	e011      	b.n	800429a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004276:	f7fd fcdd 	bl	8001c34 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	429a      	cmp	r2, r3
 8004284:	d803      	bhi.n	800428e <HAL_SPI_Receive+0x208>
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800428c:	d102      	bne.n	8004294 <HAL_SPI_Receive+0x20e>
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d102      	bne.n	800429a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004298:	e018      	b.n	80042cc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1ca      	bne.n	800423c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	6839      	ldr	r1, [r7, #0]
 80042aa:	68f8      	ldr	r0, [r7, #12]
 80042ac:	f001 f802 	bl	80052b4 <SPI_EndRxTransaction>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2220      	movs	r2, #32
 80042ba:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	75fb      	strb	r3, [r7, #23]
 80042c8:	e000      	b.n	80042cc <HAL_SPI_Receive+0x246>
  }

error :
 80042ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80042dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3718      	adds	r7, #24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b08a      	sub	sp, #40	; 0x28
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	60f8      	str	r0, [r7, #12]
 80042ee:	60b9      	str	r1, [r7, #8]
 80042f0:	607a      	str	r2, [r7, #4]
 80042f2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80042f4:	2301      	movs	r3, #1
 80042f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80042f8:	2300      	movs	r3, #0
 80042fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004304:	2b01      	cmp	r3, #1
 8004306:	d101      	bne.n	800430c <HAL_SPI_TransmitReceive+0x26>
 8004308:	2302      	movs	r3, #2
 800430a:	e1fb      	b.n	8004704 <HAL_SPI_TransmitReceive+0x41e>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004314:	f7fd fc8e 	bl	8001c34 <HAL_GetTick>
 8004318:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004320:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004328:	887b      	ldrh	r3, [r7, #2]
 800432a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800432c:	887b      	ldrh	r3, [r7, #2]
 800432e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004330:	7efb      	ldrb	r3, [r7, #27]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d00e      	beq.n	8004354 <HAL_SPI_TransmitReceive+0x6e>
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800433c:	d106      	bne.n	800434c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d102      	bne.n	800434c <HAL_SPI_TransmitReceive+0x66>
 8004346:	7efb      	ldrb	r3, [r7, #27]
 8004348:	2b04      	cmp	r3, #4
 800434a:	d003      	beq.n	8004354 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800434c:	2302      	movs	r3, #2
 800434e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004352:	e1cd      	b.n	80046f0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d005      	beq.n	8004366 <HAL_SPI_TransmitReceive+0x80>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d002      	beq.n	8004366 <HAL_SPI_TransmitReceive+0x80>
 8004360:	887b      	ldrh	r3, [r7, #2]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d103      	bne.n	800436e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800436c:	e1c0      	b.n	80046f0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b04      	cmp	r3, #4
 8004378:	d003      	beq.n	8004382 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2205      	movs	r2, #5
 800437e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	887a      	ldrh	r2, [r7, #2]
 8004392:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	887a      	ldrh	r2, [r7, #2]
 800439a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	887a      	ldrh	r2, [r7, #2]
 80043a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	887a      	ldrh	r2, [r7, #2]
 80043ae:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80043c4:	d802      	bhi.n	80043cc <HAL_SPI_TransmitReceive+0xe6>
 80043c6:	8a3b      	ldrh	r3, [r7, #16]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d908      	bls.n	80043de <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80043da:	605a      	str	r2, [r3, #4]
 80043dc:	e007      	b.n	80043ee <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	685a      	ldr	r2, [r3, #4]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80043ec:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f8:	2b40      	cmp	r3, #64	; 0x40
 80043fa:	d007      	beq.n	800440c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800440a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004414:	d97c      	bls.n	8004510 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d002      	beq.n	8004424 <HAL_SPI_TransmitReceive+0x13e>
 800441e:	8a7b      	ldrh	r3, [r7, #18]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d169      	bne.n	80044f8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004428:	881a      	ldrh	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004434:	1c9a      	adds	r2, r3, #2
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800443e:	b29b      	uxth	r3, r3
 8004440:	3b01      	subs	r3, #1
 8004442:	b29a      	uxth	r2, r3
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004448:	e056      	b.n	80044f8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b02      	cmp	r3, #2
 8004456:	d11b      	bne.n	8004490 <HAL_SPI_TransmitReceive+0x1aa>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800445c:	b29b      	uxth	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d016      	beq.n	8004490 <HAL_SPI_TransmitReceive+0x1aa>
 8004462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004464:	2b01      	cmp	r3, #1
 8004466:	d113      	bne.n	8004490 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446c:	881a      	ldrh	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004478:	1c9a      	adds	r2, r3, #2
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004482:	b29b      	uxth	r3, r3
 8004484:	3b01      	subs	r3, #1
 8004486:	b29a      	uxth	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800448c:	2300      	movs	r3, #0
 800448e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b01      	cmp	r3, #1
 800449c:	d11c      	bne.n	80044d8 <HAL_SPI_TransmitReceive+0x1f2>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d016      	beq.n	80044d8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68da      	ldr	r2, [r3, #12]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b4:	b292      	uxth	r2, r2
 80044b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044bc:	1c9a      	adds	r2, r3, #2
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	3b01      	subs	r3, #1
 80044cc:	b29a      	uxth	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80044d4:	2301      	movs	r3, #1
 80044d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80044d8:	f7fd fbac 	bl	8001c34 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d807      	bhi.n	80044f8 <HAL_SPI_TransmitReceive+0x212>
 80044e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044ee:	d003      	beq.n	80044f8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80044f6:	e0fb      	b.n	80046f0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1a3      	bne.n	800444a <HAL_SPI_TransmitReceive+0x164>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004508:	b29b      	uxth	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d19d      	bne.n	800444a <HAL_SPI_TransmitReceive+0x164>
 800450e:	e0df      	b.n	80046d0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d003      	beq.n	8004520 <HAL_SPI_TransmitReceive+0x23a>
 8004518:	8a7b      	ldrh	r3, [r7, #18]
 800451a:	2b01      	cmp	r3, #1
 800451c:	f040 80cb 	bne.w	80046b6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004524:	b29b      	uxth	r3, r3
 8004526:	2b01      	cmp	r3, #1
 8004528:	d912      	bls.n	8004550 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452e:	881a      	ldrh	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800453a:	1c9a      	adds	r2, r3, #2
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004544:	b29b      	uxth	r3, r3
 8004546:	3b02      	subs	r3, #2
 8004548:	b29a      	uxth	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800454e:	e0b2      	b.n	80046b6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	330c      	adds	r3, #12
 800455a:	7812      	ldrb	r2, [r2, #0]
 800455c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004562:	1c5a      	adds	r2, r3, #1
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800456c:	b29b      	uxth	r3, r3
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004576:	e09e      	b.n	80046b6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b02      	cmp	r3, #2
 8004584:	d134      	bne.n	80045f0 <HAL_SPI_TransmitReceive+0x30a>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800458a:	b29b      	uxth	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	d02f      	beq.n	80045f0 <HAL_SPI_TransmitReceive+0x30a>
 8004590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004592:	2b01      	cmp	r3, #1
 8004594:	d12c      	bne.n	80045f0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800459a:	b29b      	uxth	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	d912      	bls.n	80045c6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a4:	881a      	ldrh	r2, [r3, #0]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b0:	1c9a      	adds	r2, r3, #2
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b02      	subs	r3, #2
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045c4:	e012      	b.n	80045ec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	330c      	adds	r3, #12
 80045d0:	7812      	ldrb	r2, [r2, #0]
 80045d2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045ec:	2300      	movs	r3, #0
 80045ee:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d148      	bne.n	8004690 <HAL_SPI_TransmitReceive+0x3aa>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004604:	b29b      	uxth	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d042      	beq.n	8004690 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004610:	b29b      	uxth	r3, r3
 8004612:	2b01      	cmp	r3, #1
 8004614:	d923      	bls.n	800465e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68da      	ldr	r2, [r3, #12]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004620:	b292      	uxth	r2, r2
 8004622:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004628:	1c9a      	adds	r2, r3, #2
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004634:	b29b      	uxth	r3, r3
 8004636:	3b02      	subs	r3, #2
 8004638:	b29a      	uxth	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004646:	b29b      	uxth	r3, r3
 8004648:	2b01      	cmp	r3, #1
 800464a:	d81f      	bhi.n	800468c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800465a:	605a      	str	r2, [r3, #4]
 800465c:	e016      	b.n	800468c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f103 020c 	add.w	r2, r3, #12
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	7812      	ldrb	r2, [r2, #0]
 800466c:	b2d2      	uxtb	r2, r2
 800466e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004674:	1c5a      	adds	r2, r3, #1
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004680:	b29b      	uxth	r3, r3
 8004682:	3b01      	subs	r3, #1
 8004684:	b29a      	uxth	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800468c:	2301      	movs	r3, #1
 800468e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004690:	f7fd fad0 	bl	8001c34 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800469c:	429a      	cmp	r2, r3
 800469e:	d803      	bhi.n	80046a8 <HAL_SPI_TransmitReceive+0x3c2>
 80046a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046a6:	d102      	bne.n	80046ae <HAL_SPI_TransmitReceive+0x3c8>
 80046a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d103      	bne.n	80046b6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80046b4:	e01c      	b.n	80046f0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f47f af5b 	bne.w	8004578 <HAL_SPI_TransmitReceive+0x292>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	f47f af54 	bne.w	8004578 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046d0:	69fa      	ldr	r2, [r7, #28]
 80046d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f000 fe45 	bl	8005364 <SPI_EndRxTxTransaction>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d006      	beq.n	80046ee <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2220      	movs	r2, #32
 80046ea:	661a      	str	r2, [r3, #96]	; 0x60
 80046ec:	e000      	b.n	80046f0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80046ee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004700:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004704:	4618      	mov	r0, r3
 8004706:	3728      	adds	r7, #40	; 0x28
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800470c:	b480      	push	{r7}
 800470e:	b087      	sub	sp, #28
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	4613      	mov	r3, r2
 8004718:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800471a:	2300      	movs	r3, #0
 800471c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004724:	2b01      	cmp	r3, #1
 8004726:	d101      	bne.n	800472c <HAL_SPI_Transmit_IT+0x20>
 8004728:	2302      	movs	r3, #2
 800472a:	e072      	b.n	8004812 <HAL_SPI_Transmit_IT+0x106>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <HAL_SPI_Transmit_IT+0x34>
 800473a:	88fb      	ldrh	r3, [r7, #6]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d102      	bne.n	8004746 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004744:	e060      	b.n	8004808 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b01      	cmp	r3, #1
 8004750:	d002      	beq.n	8004758 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8004752:	2302      	movs	r3, #2
 8004754:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004756:	e057      	b.n	8004808 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2203      	movs	r2, #3
 800475c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	88fa      	ldrh	r2, [r7, #6]
 8004770:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	88fa      	ldrh	r2, [r7, #6]
 8004776:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800479c:	d903      	bls.n	80047a6 <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	4a1f      	ldr	r2, [pc, #124]	; (8004820 <HAL_SPI_Transmit_IT+0x114>)
 80047a2:	651a      	str	r2, [r3, #80]	; 0x50
 80047a4:	e002      	b.n	80047ac <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	4a1e      	ldr	r2, [pc, #120]	; (8004824 <HAL_SPI_Transmit_IT+0x118>)
 80047aa:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047b4:	d10f      	bne.n	80047d6 <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80047e4:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f0:	2b40      	cmp	r3, #64	; 0x40
 80047f2:	d008      	beq.n	8004806 <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	e000      	b.n	8004808 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 8004806:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004810:	7dfb      	ldrb	r3, [r7, #23]
}
 8004812:	4618      	mov	r0, r3
 8004814:	371c      	adds	r7, #28
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	08005033 	.word	0x08005033
 8004824:	08004fed 	.word	0x08004fed

08004828 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	4613      	mov	r3, r2
 8004834:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004836:	2300      	movs	r3, #0
 8004838:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d110      	bne.n	8004864 <HAL_SPI_Receive_IT+0x3c>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800484a:	d10b      	bne.n	8004864 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2204      	movs	r2, #4
 8004850:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8004854:	88fb      	ldrh	r3, [r7, #6]
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	68b9      	ldr	r1, [r7, #8]
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 f894 	bl	8004988 <HAL_SPI_TransmitReceive_IT>
 8004860:	4603      	mov	r3, r0
 8004862:	e089      	b.n	8004978 <HAL_SPI_Receive_IT+0x150>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800486a:	2b01      	cmp	r3, #1
 800486c:	d101      	bne.n	8004872 <HAL_SPI_Receive_IT+0x4a>
 800486e:	2302      	movs	r3, #2
 8004870:	e082      	b.n	8004978 <HAL_SPI_Receive_IT+0x150>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b01      	cmp	r3, #1
 8004884:	d002      	beq.n	800488c <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8004886:	2302      	movs	r3, #2
 8004888:	75fb      	strb	r3, [r7, #23]
    goto error;
 800488a:	e070      	b.n	800496e <HAL_SPI_Receive_IT+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d002      	beq.n	8004898 <HAL_SPI_Receive_IT+0x70>
 8004892:	88fb      	ldrh	r3, [r7, #6]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d102      	bne.n	800489e <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800489c:	e067      	b.n	800496e <HAL_SPI_Receive_IT+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2204      	movs	r2, #4
 80048a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	88fa      	ldrh	r2, [r7, #6]
 80048b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	88fa      	ldrh	r2, [r7, #6]
 80048be:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048e2:	d90b      	bls.n	80048fc <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685a      	ldr	r2, [r3, #4]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80048f2:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	4a22      	ldr	r2, [pc, #136]	; (8004980 <HAL_SPI_Receive_IT+0x158>)
 80048f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80048fa:	e00a      	b.n	8004912 <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800490a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4a1d      	ldr	r2, [pc, #116]	; (8004984 <HAL_SPI_Receive_IT+0x15c>)
 8004910:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800491a:	d10f      	bne.n	800493c <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800492a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800493a:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800494a:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004956:	2b40      	cmp	r3, #64	; 0x40
 8004958:	d008      	beq.n	800496c <HAL_SPI_Receive_IT+0x144>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004968:	601a      	str	r2, [r3, #0]
 800496a:	e000      	b.n	800496e <HAL_SPI_Receive_IT+0x146>
  }

error :
 800496c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004976:	7dfb      	ldrb	r3, [r7, #23]
}
 8004978:	4618      	mov	r0, r3
 800497a:	3718      	adds	r7, #24
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	08004fa1 	.word	0x08004fa1
 8004984:	08004f51 	.word	0x08004f51

08004988 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]
 8004994:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004996:	2300      	movs	r3, #0
 8004998:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d101      	bne.n	80049a8 <HAL_SPI_TransmitReceive_IT+0x20>
 80049a4:	2302      	movs	r3, #2
 80049a6:	e091      	b.n	8004acc <HAL_SPI_TransmitReceive_IT+0x144>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80049b6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80049be:	7dbb      	ldrb	r3, [r7, #22]
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d00d      	beq.n	80049e0 <HAL_SPI_TransmitReceive_IT+0x58>
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049ca:	d106      	bne.n	80049da <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d102      	bne.n	80049da <HAL_SPI_TransmitReceive_IT+0x52>
 80049d4:	7dbb      	ldrb	r3, [r7, #22]
 80049d6:	2b04      	cmp	r3, #4
 80049d8:	d002      	beq.n	80049e0 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80049da:	2302      	movs	r3, #2
 80049dc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80049de:	e070      	b.n	8004ac2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d005      	beq.n	80049f2 <HAL_SPI_TransmitReceive_IT+0x6a>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d002      	beq.n	80049f2 <HAL_SPI_TransmitReceive_IT+0x6a>
 80049ec:	887b      	ldrh	r3, [r7, #2]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d102      	bne.n	80049f8 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80049f6:	e064      	b.n	8004ac2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b04      	cmp	r3, #4
 8004a02:	d003      	beq.n	8004a0c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2205      	movs	r2, #5
 8004a08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	887a      	ldrh	r2, [r7, #2]
 8004a1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	887a      	ldrh	r2, [r7, #2]
 8004a22:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	887a      	ldrh	r2, [r7, #2]
 8004a2e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	887a      	ldrh	r2, [r7, #2]
 8004a36:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a42:	d906      	bls.n	8004a52 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	4a24      	ldr	r2, [pc, #144]	; (8004ad8 <HAL_SPI_TransmitReceive_IT+0x150>)
 8004a48:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	4a23      	ldr	r2, [pc, #140]	; (8004adc <HAL_SPI_TransmitReceive_IT+0x154>)
 8004a4e:	651a      	str	r2, [r3, #80]	; 0x50
 8004a50:	e005      	b.n	8004a5e <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	4a22      	ldr	r2, [pc, #136]	; (8004ae0 <HAL_SPI_TransmitReceive_IT+0x158>)
 8004a56:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	4a22      	ldr	r2, [pc, #136]	; (8004ae4 <HAL_SPI_TransmitReceive_IT+0x15c>)
 8004a5c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a66:	d802      	bhi.n	8004a6e <HAL_SPI_TransmitReceive_IT+0xe6>
 8004a68:	887b      	ldrh	r3, [r7, #2]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d908      	bls.n	8004a80 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a7c:	605a      	str	r2, [r3, #4]
 8004a7e:	e007      	b.n	8004a90 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685a      	ldr	r2, [r3, #4]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a8e:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685a      	ldr	r2, [r3, #4]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004a9e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aaa:	2b40      	cmp	r3, #64	; 0x40
 8004aac:	d008      	beq.n	8004ac0 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004abc:	601a      	str	r2, [r3, #0]
 8004abe:	e000      	b.n	8004ac2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 8004ac0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004aca:	7dfb      	ldrb	r3, [r7, #23]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	371c      	adds	r7, #28
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr
 8004ad8:	08004e8b 	.word	0x08004e8b
 8004adc:	08004ef1 	.word	0x08004ef1
 8004ae0:	08004d3b 	.word	0x08004d3b
 8004ae4:	08004df9 	.word	0x08004df9

08004ae8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b088      	sub	sp, #32
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	099b      	lsrs	r3, r3, #6
 8004b04:	f003 0301 	and.w	r3, r3, #1
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10f      	bne.n	8004b2c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00a      	beq.n	8004b2c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	099b      	lsrs	r3, r3, #6
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d004      	beq.n	8004b2c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	4798      	blx	r3
    return;
 8004b2a:	e0d7      	b.n	8004cdc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	085b      	lsrs	r3, r3, #1
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00a      	beq.n	8004b4e <HAL_SPI_IRQHandler+0x66>
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	09db      	lsrs	r3, r3, #7
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d004      	beq.n	8004b4e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	4798      	blx	r3
    return;
 8004b4c:	e0c6      	b.n	8004cdc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	095b      	lsrs	r3, r3, #5
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10c      	bne.n	8004b74 <HAL_SPI_IRQHandler+0x8c>
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	099b      	lsrs	r3, r3, #6
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d106      	bne.n	8004b74 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	0a1b      	lsrs	r3, r3, #8
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f000 80b4 	beq.w	8004cdc <HAL_SPI_IRQHandler+0x1f4>
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	095b      	lsrs	r3, r3, #5
 8004b78:	f003 0301 	and.w	r3, r3, #1
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f000 80ad 	beq.w	8004cdc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	099b      	lsrs	r3, r3, #6
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d023      	beq.n	8004bd6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b03      	cmp	r3, #3
 8004b98:	d011      	beq.n	8004bbe <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b9e:	f043 0204 	orr.w	r2, r3, #4
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	617b      	str	r3, [r7, #20]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	617b      	str	r3, [r7, #20]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	617b      	str	r3, [r7, #20]
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	e00b      	b.n	8004bd6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	613b      	str	r3, [r7, #16]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	613b      	str	r3, [r7, #16]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	613b      	str	r3, [r7, #16]
 8004bd2:	693b      	ldr	r3, [r7, #16]
        return;
 8004bd4:	e082      	b.n	8004cdc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	095b      	lsrs	r3, r3, #5
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d014      	beq.n	8004c0c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004be6:	f043 0201 	orr.w	r2, r3, #1
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004bee:	2300      	movs	r3, #0
 8004bf0:	60fb      	str	r3, [r7, #12]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	60fb      	str	r3, [r7, #12]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	0a1b      	lsrs	r3, r3, #8
 8004c10:	f003 0301 	and.w	r3, r3, #1
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00c      	beq.n	8004c32 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c1c:	f043 0208 	orr.w	r2, r3, #8
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004c24:	2300      	movs	r3, #0
 8004c26:	60bb      	str	r3, [r7, #8]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	60bb      	str	r3, [r7, #8]
 8004c30:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d04f      	beq.n	8004cda <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685a      	ldr	r2, [r3, #4]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c48:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d104      	bne.n	8004c66 <HAL_SPI_IRQHandler+0x17e>
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d034      	beq.n	8004cd0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	685a      	ldr	r2, [r3, #4]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f022 0203 	bic.w	r2, r2, #3
 8004c74:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d011      	beq.n	8004ca2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c82:	4a18      	ldr	r2, [pc, #96]	; (8004ce4 <HAL_SPI_IRQHandler+0x1fc>)
 8004c84:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7fd f945 	bl	8001f1a <HAL_DMA_Abort_IT>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d005      	beq.n	8004ca2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d016      	beq.n	8004cd8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cae:	4a0d      	ldr	r2, [pc, #52]	; (8004ce4 <HAL_SPI_IRQHandler+0x1fc>)
 8004cb0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7fd f92f 	bl	8001f1a <HAL_DMA_Abort_IT>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00a      	beq.n	8004cd8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004cce:	e003      	b.n	8004cd8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f813 	bl	8004cfc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004cd6:	e000      	b.n	8004cda <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004cd8:	bf00      	nop
    return;
 8004cda:	bf00      	nop
  }
}
 8004cdc:	3720      	adds	r7, #32
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	08004d11 	.word	0x08004d11

08004ce8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004d04:	bf00      	nop
 8004d06:	370c      	adds	r7, #12
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d1c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f7ff ffe5 	bl	8004cfc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d32:	bf00      	nop
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b082      	sub	sp, #8
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d923      	bls.n	8004d96 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68da      	ldr	r2, [r3, #12]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d58:	b292      	uxth	r2, r2
 8004d5a:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d60:	1c9a      	adds	r2, r3, #2
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	3b02      	subs	r3, #2
 8004d70:	b29a      	uxth	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d11f      	bne.n	8004dc4 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685a      	ldr	r2, [r3, #4]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004d92:	605a      	str	r2, [r3, #4]
 8004d94:	e016      	b.n	8004dc4 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f103 020c 	add.w	r2, r3, #12
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da2:	7812      	ldrb	r2, [r2, #0]
 8004da4:	b2d2      	uxtb	r2, r2
 8004da6:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dac:	1c5a      	adds	r2, r3, #1
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	b29a      	uxth	r2, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10f      	bne.n	8004df0 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	685a      	ldr	r2, [r3, #4]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004dde:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d102      	bne.n	8004df0 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 fb00 	bl	80053f0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004df0:	bf00      	nop
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d912      	bls.n	8004e30 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e0e:	881a      	ldrh	r2, [r3, #0]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e1a:	1c9a      	adds	r2, r3, #2
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	3b02      	subs	r3, #2
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e2e:	e012      	b.n	8004e56 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	330c      	adds	r3, #12
 8004e3a:	7812      	ldrb	r2, [r2, #0]
 8004e3c:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e42:	1c5a      	adds	r2, r3, #1
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	b29a      	uxth	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d110      	bne.n	8004e82 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e6e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d102      	bne.n	8004e82 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 fab7 	bl	80053f0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004e82:	bf00      	nop
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b082      	sub	sp, #8
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68da      	ldr	r2, [r3, #12]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9c:	b292      	uxth	r2, r2
 8004e9e:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	1c9a      	adds	r2, r3, #2
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d10f      	bne.n	8004ee8 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ed6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d102      	bne.n	8004ee8 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 fa84 	bl	80053f0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004ee8:	bf00      	nop
 8004eea:	3708      	adds	r7, #8
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004efc:	881a      	ldrh	r2, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f08:	1c9a      	adds	r2, r3, #2
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	3b01      	subs	r3, #1
 8004f16:	b29a      	uxth	r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d110      	bne.n	8004f48 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	685a      	ldr	r2, [r3, #4]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f34:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d102      	bne.n	8004f48 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 fa54 	bl	80053f0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004f48:	bf00      	nop
 8004f4a:	3708      	adds	r7, #8
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f103 020c 	add.w	r2, r3, #12
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f64:	7812      	ldrb	r2, [r2, #0]
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6e:	1c5a      	adds	r2, r3, #1
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d102      	bne.n	8004f98 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fa6e 	bl	8005474 <SPI_CloseRx_ISR>
  }
}
 8004f98:	bf00      	nop
 8004f9a:	3708      	adds	r7, #8
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb2:	b292      	uxth	r2, r2
 8004fb4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fba:	1c9a      	adds	r2, r3, #2
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d102      	bne.n	8004fe4 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fa48 	bl	8005474 <SPI_CloseRx_ISR>
  }
}
 8004fe4:	bf00      	nop
 8004fe6:	3708      	adds	r7, #8
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	330c      	adds	r3, #12
 8004ffe:	7812      	ldrb	r2, [r2, #0]
 8005000:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005010:	b29b      	uxth	r3, r3
 8005012:	3b01      	subs	r3, #1
 8005014:	b29a      	uxth	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800501e:	b29b      	uxth	r3, r3
 8005020:	2b00      	cmp	r3, #0
 8005022:	d102      	bne.n	800502a <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 fa55 	bl	80054d4 <SPI_CloseTx_ISR>
  }
}
 800502a:	bf00      	nop
 800502c:	3708      	adds	r7, #8
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005032:	b580      	push	{r7, lr}
 8005034:	b082      	sub	sp, #8
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503e:	881a      	ldrh	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504a:	1c9a      	adds	r2, r3, #2
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005062:	b29b      	uxth	r3, r3
 8005064:	2b00      	cmp	r3, #0
 8005066:	d102      	bne.n	800506e <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 fa33 	bl	80054d4 <SPI_CloseTx_ISR>
  }
}
 800506e:	bf00      	nop
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
	...

08005078 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b088      	sub	sp, #32
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	603b      	str	r3, [r7, #0]
 8005084:	4613      	mov	r3, r2
 8005086:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005088:	f7fc fdd4 	bl	8001c34 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005090:	1a9b      	subs	r3, r3, r2
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	4413      	add	r3, r2
 8005096:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005098:	f7fc fdcc 	bl	8001c34 <HAL_GetTick>
 800509c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800509e:	4b39      	ldr	r3, [pc, #228]	; (8005184 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	015b      	lsls	r3, r3, #5
 80050a4:	0d1b      	lsrs	r3, r3, #20
 80050a6:	69fa      	ldr	r2, [r7, #28]
 80050a8:	fb02 f303 	mul.w	r3, r2, r3
 80050ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050ae:	e054      	b.n	800515a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050b6:	d050      	beq.n	800515a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050b8:	f7fc fdbc 	bl	8001c34 <HAL_GetTick>
 80050bc:	4602      	mov	r2, r0
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	69fa      	ldr	r2, [r7, #28]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d902      	bls.n	80050ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d13d      	bne.n	800514a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050e6:	d111      	bne.n	800510c <SPI_WaitFlagStateUntilTimeout+0x94>
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050f0:	d004      	beq.n	80050fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050fa:	d107      	bne.n	800510c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800510a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005110:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005114:	d10f      	bne.n	8005136 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005124:	601a      	str	r2, [r3, #0]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005134:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e017      	b.n	800517a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d101      	bne.n	8005154 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005150:	2300      	movs	r3, #0
 8005152:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	3b01      	subs	r3, #1
 8005158:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	689a      	ldr	r2, [r3, #8]
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	4013      	ands	r3, r2
 8005164:	68ba      	ldr	r2, [r7, #8]
 8005166:	429a      	cmp	r2, r3
 8005168:	bf0c      	ite	eq
 800516a:	2301      	moveq	r3, #1
 800516c:	2300      	movne	r3, #0
 800516e:	b2db      	uxtb	r3, r3
 8005170:	461a      	mov	r2, r3
 8005172:	79fb      	ldrb	r3, [r7, #7]
 8005174:	429a      	cmp	r2, r3
 8005176:	d19b      	bne.n	80050b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3720      	adds	r7, #32
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	20000000 	.word	0x20000000

08005188 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b08a      	sub	sp, #40	; 0x28
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
 8005194:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005196:	2300      	movs	r3, #0
 8005198:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800519a:	f7fc fd4b 	bl	8001c34 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a2:	1a9b      	subs	r3, r3, r2
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	4413      	add	r3, r2
 80051a8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80051aa:	f7fc fd43 	bl	8001c34 <HAL_GetTick>
 80051ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	330c      	adds	r3, #12
 80051b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80051b8:	4b3d      	ldr	r3, [pc, #244]	; (80052b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	4613      	mov	r3, r2
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	4413      	add	r3, r2
 80051c2:	00da      	lsls	r2, r3, #3
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	0d1b      	lsrs	r3, r3, #20
 80051c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051ca:	fb02 f303 	mul.w	r3, r2, r3
 80051ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80051d0:	e060      	b.n	8005294 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80051d8:	d107      	bne.n	80051ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d104      	bne.n	80051ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80051e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051f0:	d050      	beq.n	8005294 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051f2:	f7fc fd1f 	bl	8001c34 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	6a3b      	ldr	r3, [r7, #32]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051fe:	429a      	cmp	r2, r3
 8005200:	d902      	bls.n	8005208 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005204:	2b00      	cmp	r3, #0
 8005206:	d13d      	bne.n	8005284 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005216:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005220:	d111      	bne.n	8005246 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800522a:	d004      	beq.n	8005236 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005234:	d107      	bne.n	8005246 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005244:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800524a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800524e:	d10f      	bne.n	8005270 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800525e:	601a      	str	r2, [r3, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800526e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e010      	b.n	80052a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800528a:	2300      	movs	r3, #0
 800528c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	3b01      	subs	r3, #1
 8005292:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689a      	ldr	r2, [r3, #8]
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	4013      	ands	r3, r2
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d196      	bne.n	80051d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3728      	adds	r7, #40	; 0x28
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	20000000 	.word	0x20000000

080052b4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af02      	add	r7, sp, #8
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052c8:	d111      	bne.n	80052ee <SPI_EndRxTransaction+0x3a>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052d2:	d004      	beq.n	80052de <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052dc:	d107      	bne.n	80052ee <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052ec:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2200      	movs	r2, #0
 80052f6:	2180      	movs	r1, #128	; 0x80
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f7ff febd 	bl	8005078 <SPI_WaitFlagStateUntilTimeout>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d007      	beq.n	8005314 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005308:	f043 0220 	orr.w	r2, r3, #32
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005310:	2303      	movs	r3, #3
 8005312:	e023      	b.n	800535c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800531c:	d11d      	bne.n	800535a <SPI_EndRxTransaction+0xa6>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005326:	d004      	beq.n	8005332 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005330:	d113      	bne.n	800535a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	2200      	movs	r2, #0
 800533a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f7ff ff22 	bl	8005188 <SPI_WaitFifoStateUntilTimeout>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d007      	beq.n	800535a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800534e:	f043 0220 	orr.w	r2, r3, #32
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e000      	b.n	800535c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3710      	adds	r7, #16
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af02      	add	r7, sp, #8
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	9300      	str	r3, [sp, #0]
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2200      	movs	r2, #0
 8005378:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f7ff ff03 	bl	8005188 <SPI_WaitFifoStateUntilTimeout>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d007      	beq.n	8005398 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800538c:	f043 0220 	orr.w	r2, r3, #32
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e027      	b.n	80053e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	9300      	str	r3, [sp, #0]
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	2200      	movs	r2, #0
 80053a0:	2180      	movs	r1, #128	; 0x80
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f7ff fe68 	bl	8005078 <SPI_WaitFlagStateUntilTimeout>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d007      	beq.n	80053be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053b2:	f043 0220 	orr.w	r2, r3, #32
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e014      	b.n	80053e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	9300      	str	r3, [sp, #0]
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80053ca:	68f8      	ldr	r0, [r7, #12]
 80053cc:	f7ff fedc 	bl	8005188 <SPI_WaitFifoStateUntilTimeout>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d007      	beq.n	80053e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053da:	f043 0220 	orr.w	r2, r3, #32
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80053e2:	2303      	movs	r3, #3
 80053e4:	e000      	b.n	80053e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053f8:	f7fc fc1c 	bl	8001c34 <HAL_GetTick>
 80053fc:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	685a      	ldr	r2, [r3, #4]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f022 0220 	bic.w	r2, r2, #32
 800540c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	2164      	movs	r1, #100	; 0x64
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f7ff ffa6 	bl	8005364 <SPI_EndRxTxTransaction>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d005      	beq.n	800542a <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005422:	f043 0220 	orr.w	r2, r3, #32
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800542e:	2b00      	cmp	r3, #0
 8005430:	d115      	bne.n	800545e <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b04      	cmp	r3, #4
 800543c:	d107      	bne.n	800544e <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7fb ff18 	bl	800127c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800544c:	e00e      	b.n	800546c <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f7ff fc46 	bl	8004ce8 <HAL_SPI_TxRxCpltCallback>
}
 800545c:	e006      	b.n	800546c <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f7ff fc48 	bl	8004cfc <HAL_SPI_ErrorCallback>
}
 800546c:	bf00      	nop
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	685a      	ldr	r2, [r3, #4]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800548a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800548c:	f7fc fbd2 	bl	8001c34 <HAL_GetTick>
 8005490:	4603      	mov	r3, r0
 8005492:	461a      	mov	r2, r3
 8005494:	2164      	movs	r1, #100	; 0x64
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f7ff ff0c 	bl	80052b4 <SPI_EndRxTransaction>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d005      	beq.n	80054ae <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054a6:	f043 0220 	orr.w	r2, r3, #32
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d103      	bne.n	80054c6 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f7fb fedc 	bl	800127c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80054c4:	e002      	b.n	80054cc <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f7ff fc18 	bl	8004cfc <HAL_SPI_ErrorCallback>
}
 80054cc:	bf00      	nop
 80054ce:	3708      	adds	r7, #8
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054dc:	f7fc fbaa 	bl	8001c34 <HAL_GetTick>
 80054e0:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80054f0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	2164      	movs	r1, #100	; 0x64
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7ff ff34 	bl	8005364 <SPI_EndRxTxTransaction>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d005      	beq.n	800550e <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005506:	f043 0220 	orr.w	r2, r3, #32
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10a      	bne.n	800552c <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005516:	2300      	movs	r3, #0
 8005518:	60bb      	str	r3, [r7, #8]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	60bb      	str	r3, [r7, #8]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	60bb      	str	r3, [r7, #8]
 800552a:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005538:	2b00      	cmp	r3, #0
 800553a:	d003      	beq.n	8005544 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7ff fbdd 	bl	8004cfc <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8005542:	e002      	b.n	800554a <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7fb fead 	bl	80012a4 <HAL_SPI_TxCpltCallback>
}
 800554a:	bf00      	nop
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b082      	sub	sp, #8
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e042      	b.n	80055ea <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800556a:	2b00      	cmp	r3, #0
 800556c:	d106      	bne.n	800557c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7fc f90a 	bl	8001790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2224      	movs	r2, #36	; 0x24
 8005580:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 0201 	bic.w	r2, r2, #1
 8005592:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 f8c3 	bl	8005720 <UART_SetConfig>
 800559a:	4603      	mov	r3, r0
 800559c:	2b01      	cmp	r3, #1
 800559e:	d101      	bne.n	80055a4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e022      	b.n	80055ea <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fbb3 	bl	8005d18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	689a      	ldr	r2, [r3, #8]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80055d0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f042 0201 	orr.w	r2, r2, #1
 80055e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 fc3a 	bl	8005e5c <UART_CheckIdleState>
 80055e8:	4603      	mov	r3, r0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3708      	adds	r7, #8
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}

080055f2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b08a      	sub	sp, #40	; 0x28
 80055f6:	af02      	add	r7, sp, #8
 80055f8:	60f8      	str	r0, [r7, #12]
 80055fa:	60b9      	str	r1, [r7, #8]
 80055fc:	603b      	str	r3, [r7, #0]
 80055fe:	4613      	mov	r3, r2
 8005600:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005608:	2b20      	cmp	r3, #32
 800560a:	f040 8084 	bne.w	8005716 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d002      	beq.n	800561a <HAL_UART_Transmit+0x28>
 8005614:	88fb      	ldrh	r3, [r7, #6]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e07c      	b.n	8005718 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005624:	2b01      	cmp	r3, #1
 8005626:	d101      	bne.n	800562c <HAL_UART_Transmit+0x3a>
 8005628:	2302      	movs	r3, #2
 800562a:	e075      	b.n	8005718 <HAL_UART_Transmit+0x126>
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2221      	movs	r2, #33	; 0x21
 8005640:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005644:	f7fc faf6 	bl	8001c34 <HAL_GetTick>
 8005648:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	88fa      	ldrh	r2, [r7, #6]
 800564e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	88fa      	ldrh	r2, [r7, #6]
 8005656:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005662:	d108      	bne.n	8005676 <HAL_UART_Transmit+0x84>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d104      	bne.n	8005676 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800566c:	2300      	movs	r3, #0
 800566e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	61bb      	str	r3, [r7, #24]
 8005674:	e003      	b.n	800567e <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800567a:	2300      	movs	r3, #0
 800567c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005686:	e02d      	b.n	80056e4 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	9300      	str	r3, [sp, #0]
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	2200      	movs	r2, #0
 8005690:	2180      	movs	r1, #128	; 0x80
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f000 fc2d 	bl	8005ef2 <UART_WaitOnFlagUntilTimeout>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e03a      	b.n	8005718 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d10b      	bne.n	80056c0 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	881a      	ldrh	r2, [r3, #0]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056b4:	b292      	uxth	r2, r2
 80056b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	3302      	adds	r3, #2
 80056bc:	61bb      	str	r3, [r7, #24]
 80056be:	e008      	b.n	80056d2 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	781a      	ldrb	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	b292      	uxth	r2, r2
 80056ca:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	3301      	adds	r3, #1
 80056d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80056d8:	b29b      	uxth	r3, r3
 80056da:	3b01      	subs	r3, #1
 80056dc:	b29a      	uxth	r2, r3
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1cb      	bne.n	8005688 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	9300      	str	r3, [sp, #0]
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	2200      	movs	r2, #0
 80056f8:	2140      	movs	r1, #64	; 0x40
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f000 fbf9 	bl	8005ef2 <UART_WaitOnFlagUntilTimeout>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e006      	b.n	8005718 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2220      	movs	r2, #32
 800570e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005712:	2300      	movs	r3, #0
 8005714:	e000      	b.n	8005718 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005716:	2302      	movs	r3, #2
  }
}
 8005718:	4618      	mov	r0, r3
 800571a:	3720      	adds	r7, #32
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005724:	b08c      	sub	sp, #48	; 0x30
 8005726:	af00      	add	r7, sp, #0
 8005728:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800572a:	2300      	movs	r3, #0
 800572c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	689a      	ldr	r2, [r3, #8]
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	431a      	orrs	r2, r3
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	431a      	orrs	r2, r3
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	69db      	ldr	r3, [r3, #28]
 8005744:	4313      	orrs	r3, r2
 8005746:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	4baa      	ldr	r3, [pc, #680]	; (80059f8 <UART_SetConfig+0x2d8>)
 8005750:	4013      	ands	r3, r2
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	6812      	ldr	r2, [r2, #0]
 8005756:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005758:	430b      	orrs	r3, r1
 800575a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	68da      	ldr	r2, [r3, #12]
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	430a      	orrs	r2, r1
 8005770:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a9f      	ldr	r2, [pc, #636]	; (80059fc <UART_SetConfig+0x2dc>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d004      	beq.n	800578c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005788:	4313      	orrs	r3, r2
 800578a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005796:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	6812      	ldr	r2, [r2, #0]
 800579e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80057a0:	430b      	orrs	r3, r1
 80057a2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057aa:	f023 010f 	bic.w	r1, r3, #15
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a90      	ldr	r2, [pc, #576]	; (8005a00 <UART_SetConfig+0x2e0>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d125      	bne.n	8005810 <UART_SetConfig+0xf0>
 80057c4:	4b8f      	ldr	r3, [pc, #572]	; (8005a04 <UART_SetConfig+0x2e4>)
 80057c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ca:	f003 0303 	and.w	r3, r3, #3
 80057ce:	2b03      	cmp	r3, #3
 80057d0:	d81a      	bhi.n	8005808 <UART_SetConfig+0xe8>
 80057d2:	a201      	add	r2, pc, #4	; (adr r2, 80057d8 <UART_SetConfig+0xb8>)
 80057d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d8:	080057e9 	.word	0x080057e9
 80057dc:	080057f9 	.word	0x080057f9
 80057e0:	080057f1 	.word	0x080057f1
 80057e4:	08005801 	.word	0x08005801
 80057e8:	2301      	movs	r3, #1
 80057ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ee:	e116      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80057f0:	2302      	movs	r3, #2
 80057f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057f6:	e112      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80057f8:	2304      	movs	r3, #4
 80057fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057fe:	e10e      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005800:	2308      	movs	r3, #8
 8005802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005806:	e10a      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005808:	2310      	movs	r3, #16
 800580a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800580e:	e106      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a7c      	ldr	r2, [pc, #496]	; (8005a08 <UART_SetConfig+0x2e8>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d138      	bne.n	800588c <UART_SetConfig+0x16c>
 800581a:	4b7a      	ldr	r3, [pc, #488]	; (8005a04 <UART_SetConfig+0x2e4>)
 800581c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005820:	f003 030c 	and.w	r3, r3, #12
 8005824:	2b0c      	cmp	r3, #12
 8005826:	d82d      	bhi.n	8005884 <UART_SetConfig+0x164>
 8005828:	a201      	add	r2, pc, #4	; (adr r2, 8005830 <UART_SetConfig+0x110>)
 800582a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800582e:	bf00      	nop
 8005830:	08005865 	.word	0x08005865
 8005834:	08005885 	.word	0x08005885
 8005838:	08005885 	.word	0x08005885
 800583c:	08005885 	.word	0x08005885
 8005840:	08005875 	.word	0x08005875
 8005844:	08005885 	.word	0x08005885
 8005848:	08005885 	.word	0x08005885
 800584c:	08005885 	.word	0x08005885
 8005850:	0800586d 	.word	0x0800586d
 8005854:	08005885 	.word	0x08005885
 8005858:	08005885 	.word	0x08005885
 800585c:	08005885 	.word	0x08005885
 8005860:	0800587d 	.word	0x0800587d
 8005864:	2300      	movs	r3, #0
 8005866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800586a:	e0d8      	b.n	8005a1e <UART_SetConfig+0x2fe>
 800586c:	2302      	movs	r3, #2
 800586e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005872:	e0d4      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005874:	2304      	movs	r3, #4
 8005876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800587a:	e0d0      	b.n	8005a1e <UART_SetConfig+0x2fe>
 800587c:	2308      	movs	r3, #8
 800587e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005882:	e0cc      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005884:	2310      	movs	r3, #16
 8005886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800588a:	e0c8      	b.n	8005a1e <UART_SetConfig+0x2fe>
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a5e      	ldr	r2, [pc, #376]	; (8005a0c <UART_SetConfig+0x2ec>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d125      	bne.n	80058e2 <UART_SetConfig+0x1c2>
 8005896:	4b5b      	ldr	r3, [pc, #364]	; (8005a04 <UART_SetConfig+0x2e4>)
 8005898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800589c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80058a0:	2b30      	cmp	r3, #48	; 0x30
 80058a2:	d016      	beq.n	80058d2 <UART_SetConfig+0x1b2>
 80058a4:	2b30      	cmp	r3, #48	; 0x30
 80058a6:	d818      	bhi.n	80058da <UART_SetConfig+0x1ba>
 80058a8:	2b20      	cmp	r3, #32
 80058aa:	d00a      	beq.n	80058c2 <UART_SetConfig+0x1a2>
 80058ac:	2b20      	cmp	r3, #32
 80058ae:	d814      	bhi.n	80058da <UART_SetConfig+0x1ba>
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d002      	beq.n	80058ba <UART_SetConfig+0x19a>
 80058b4:	2b10      	cmp	r3, #16
 80058b6:	d008      	beq.n	80058ca <UART_SetConfig+0x1aa>
 80058b8:	e00f      	b.n	80058da <UART_SetConfig+0x1ba>
 80058ba:	2300      	movs	r3, #0
 80058bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058c0:	e0ad      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80058c2:	2302      	movs	r3, #2
 80058c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058c8:	e0a9      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80058ca:	2304      	movs	r3, #4
 80058cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058d0:	e0a5      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80058d2:	2308      	movs	r3, #8
 80058d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058d8:	e0a1      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80058da:	2310      	movs	r3, #16
 80058dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058e0:	e09d      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a4a      	ldr	r2, [pc, #296]	; (8005a10 <UART_SetConfig+0x2f0>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d125      	bne.n	8005938 <UART_SetConfig+0x218>
 80058ec:	4b45      	ldr	r3, [pc, #276]	; (8005a04 <UART_SetConfig+0x2e4>)
 80058ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058f2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80058f6:	2bc0      	cmp	r3, #192	; 0xc0
 80058f8:	d016      	beq.n	8005928 <UART_SetConfig+0x208>
 80058fa:	2bc0      	cmp	r3, #192	; 0xc0
 80058fc:	d818      	bhi.n	8005930 <UART_SetConfig+0x210>
 80058fe:	2b80      	cmp	r3, #128	; 0x80
 8005900:	d00a      	beq.n	8005918 <UART_SetConfig+0x1f8>
 8005902:	2b80      	cmp	r3, #128	; 0x80
 8005904:	d814      	bhi.n	8005930 <UART_SetConfig+0x210>
 8005906:	2b00      	cmp	r3, #0
 8005908:	d002      	beq.n	8005910 <UART_SetConfig+0x1f0>
 800590a:	2b40      	cmp	r3, #64	; 0x40
 800590c:	d008      	beq.n	8005920 <UART_SetConfig+0x200>
 800590e:	e00f      	b.n	8005930 <UART_SetConfig+0x210>
 8005910:	2300      	movs	r3, #0
 8005912:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005916:	e082      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005918:	2302      	movs	r3, #2
 800591a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800591e:	e07e      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005920:	2304      	movs	r3, #4
 8005922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005926:	e07a      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005928:	2308      	movs	r3, #8
 800592a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800592e:	e076      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005930:	2310      	movs	r3, #16
 8005932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005936:	e072      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a35      	ldr	r2, [pc, #212]	; (8005a14 <UART_SetConfig+0x2f4>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d12a      	bne.n	8005998 <UART_SetConfig+0x278>
 8005942:	4b30      	ldr	r3, [pc, #192]	; (8005a04 <UART_SetConfig+0x2e4>)
 8005944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005948:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800594c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005950:	d01a      	beq.n	8005988 <UART_SetConfig+0x268>
 8005952:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005956:	d81b      	bhi.n	8005990 <UART_SetConfig+0x270>
 8005958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800595c:	d00c      	beq.n	8005978 <UART_SetConfig+0x258>
 800595e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005962:	d815      	bhi.n	8005990 <UART_SetConfig+0x270>
 8005964:	2b00      	cmp	r3, #0
 8005966:	d003      	beq.n	8005970 <UART_SetConfig+0x250>
 8005968:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800596c:	d008      	beq.n	8005980 <UART_SetConfig+0x260>
 800596e:	e00f      	b.n	8005990 <UART_SetConfig+0x270>
 8005970:	2300      	movs	r3, #0
 8005972:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005976:	e052      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005978:	2302      	movs	r3, #2
 800597a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800597e:	e04e      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005980:	2304      	movs	r3, #4
 8005982:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005986:	e04a      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005988:	2308      	movs	r3, #8
 800598a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800598e:	e046      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005990:	2310      	movs	r3, #16
 8005992:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005996:	e042      	b.n	8005a1e <UART_SetConfig+0x2fe>
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a17      	ldr	r2, [pc, #92]	; (80059fc <UART_SetConfig+0x2dc>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d13a      	bne.n	8005a18 <UART_SetConfig+0x2f8>
 80059a2:	4b18      	ldr	r3, [pc, #96]	; (8005a04 <UART_SetConfig+0x2e4>)
 80059a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80059ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059b0:	d01a      	beq.n	80059e8 <UART_SetConfig+0x2c8>
 80059b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059b6:	d81b      	bhi.n	80059f0 <UART_SetConfig+0x2d0>
 80059b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059bc:	d00c      	beq.n	80059d8 <UART_SetConfig+0x2b8>
 80059be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059c2:	d815      	bhi.n	80059f0 <UART_SetConfig+0x2d0>
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d003      	beq.n	80059d0 <UART_SetConfig+0x2b0>
 80059c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059cc:	d008      	beq.n	80059e0 <UART_SetConfig+0x2c0>
 80059ce:	e00f      	b.n	80059f0 <UART_SetConfig+0x2d0>
 80059d0:	2300      	movs	r3, #0
 80059d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059d6:	e022      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80059d8:	2302      	movs	r3, #2
 80059da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059de:	e01e      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80059e0:	2304      	movs	r3, #4
 80059e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059e6:	e01a      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80059e8:	2308      	movs	r3, #8
 80059ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059ee:	e016      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80059f0:	2310      	movs	r3, #16
 80059f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059f6:	e012      	b.n	8005a1e <UART_SetConfig+0x2fe>
 80059f8:	cfff69f3 	.word	0xcfff69f3
 80059fc:	40008000 	.word	0x40008000
 8005a00:	40013800 	.word	0x40013800
 8005a04:	40021000 	.word	0x40021000
 8005a08:	40004400 	.word	0x40004400
 8005a0c:	40004800 	.word	0x40004800
 8005a10:	40004c00 	.word	0x40004c00
 8005a14:	40005000 	.word	0x40005000
 8005a18:	2310      	movs	r3, #16
 8005a1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4aae      	ldr	r2, [pc, #696]	; (8005cdc <UART_SetConfig+0x5bc>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	f040 8097 	bne.w	8005b58 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a2e:	2b08      	cmp	r3, #8
 8005a30:	d823      	bhi.n	8005a7a <UART_SetConfig+0x35a>
 8005a32:	a201      	add	r2, pc, #4	; (adr r2, 8005a38 <UART_SetConfig+0x318>)
 8005a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a38:	08005a5d 	.word	0x08005a5d
 8005a3c:	08005a7b 	.word	0x08005a7b
 8005a40:	08005a65 	.word	0x08005a65
 8005a44:	08005a7b 	.word	0x08005a7b
 8005a48:	08005a6b 	.word	0x08005a6b
 8005a4c:	08005a7b 	.word	0x08005a7b
 8005a50:	08005a7b 	.word	0x08005a7b
 8005a54:	08005a7b 	.word	0x08005a7b
 8005a58:	08005a73 	.word	0x08005a73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a5c:	f7fd fc44 	bl	80032e8 <HAL_RCC_GetPCLK1Freq>
 8005a60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a62:	e010      	b.n	8005a86 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a64:	4b9e      	ldr	r3, [pc, #632]	; (8005ce0 <UART_SetConfig+0x5c0>)
 8005a66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a68:	e00d      	b.n	8005a86 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a6a:	f7fd fba5 	bl	80031b8 <HAL_RCC_GetSysClockFreq>
 8005a6e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a70:	e009      	b.n	8005a86 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a78:	e005      	b.n	8005a86 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005a84:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f000 8130 	beq.w	8005cee <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a92:	4a94      	ldr	r2, [pc, #592]	; (8005ce4 <UART_SetConfig+0x5c4>)
 8005a94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a98:	461a      	mov	r2, r3
 8005a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005aa0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	4413      	add	r3, r2
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d305      	bcc.n	8005abe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ab8:	69ba      	ldr	r2, [r7, #24]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d903      	bls.n	8005ac6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005ac4:	e113      	b.n	8005cee <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac8:	2200      	movs	r2, #0
 8005aca:	60bb      	str	r3, [r7, #8]
 8005acc:	60fa      	str	r2, [r7, #12]
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad2:	4a84      	ldr	r2, [pc, #528]	; (8005ce4 <UART_SetConfig+0x5c4>)
 8005ad4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	2200      	movs	r2, #0
 8005adc:	603b      	str	r3, [r7, #0]
 8005ade:	607a      	str	r2, [r7, #4]
 8005ae0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ae4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ae8:	f7fa fbe2 	bl	80002b0 <__aeabi_uldivmod>
 8005aec:	4602      	mov	r2, r0
 8005aee:	460b      	mov	r3, r1
 8005af0:	4610      	mov	r0, r2
 8005af2:	4619      	mov	r1, r3
 8005af4:	f04f 0200 	mov.w	r2, #0
 8005af8:	f04f 0300 	mov.w	r3, #0
 8005afc:	020b      	lsls	r3, r1, #8
 8005afe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005b02:	0202      	lsls	r2, r0, #8
 8005b04:	6979      	ldr	r1, [r7, #20]
 8005b06:	6849      	ldr	r1, [r1, #4]
 8005b08:	0849      	lsrs	r1, r1, #1
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	460c      	mov	r4, r1
 8005b0e:	4605      	mov	r5, r0
 8005b10:	eb12 0804 	adds.w	r8, r2, r4
 8005b14:	eb43 0905 	adc.w	r9, r3, r5
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	469a      	mov	sl, r3
 8005b20:	4693      	mov	fp, r2
 8005b22:	4652      	mov	r2, sl
 8005b24:	465b      	mov	r3, fp
 8005b26:	4640      	mov	r0, r8
 8005b28:	4649      	mov	r1, r9
 8005b2a:	f7fa fbc1 	bl	80002b0 <__aeabi_uldivmod>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	460b      	mov	r3, r1
 8005b32:	4613      	mov	r3, r2
 8005b34:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b3c:	d308      	bcc.n	8005b50 <UART_SetConfig+0x430>
 8005b3e:	6a3b      	ldr	r3, [r7, #32]
 8005b40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b44:	d204      	bcs.n	8005b50 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6a3a      	ldr	r2, [r7, #32]
 8005b4c:	60da      	str	r2, [r3, #12]
 8005b4e:	e0ce      	b.n	8005cee <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005b56:	e0ca      	b.n	8005cee <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	69db      	ldr	r3, [r3, #28]
 8005b5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b60:	d166      	bne.n	8005c30 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005b62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005b66:	2b08      	cmp	r3, #8
 8005b68:	d827      	bhi.n	8005bba <UART_SetConfig+0x49a>
 8005b6a:	a201      	add	r2, pc, #4	; (adr r2, 8005b70 <UART_SetConfig+0x450>)
 8005b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b70:	08005b95 	.word	0x08005b95
 8005b74:	08005b9d 	.word	0x08005b9d
 8005b78:	08005ba5 	.word	0x08005ba5
 8005b7c:	08005bbb 	.word	0x08005bbb
 8005b80:	08005bab 	.word	0x08005bab
 8005b84:	08005bbb 	.word	0x08005bbb
 8005b88:	08005bbb 	.word	0x08005bbb
 8005b8c:	08005bbb 	.word	0x08005bbb
 8005b90:	08005bb3 	.word	0x08005bb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b94:	f7fd fba8 	bl	80032e8 <HAL_RCC_GetPCLK1Freq>
 8005b98:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b9a:	e014      	b.n	8005bc6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b9c:	f7fd fbba 	bl	8003314 <HAL_RCC_GetPCLK2Freq>
 8005ba0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ba2:	e010      	b.n	8005bc6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ba4:	4b4e      	ldr	r3, [pc, #312]	; (8005ce0 <UART_SetConfig+0x5c0>)
 8005ba6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005ba8:	e00d      	b.n	8005bc6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005baa:	f7fd fb05 	bl	80031b8 <HAL_RCC_GetSysClockFreq>
 8005bae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005bb0:	e009      	b.n	8005bc6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bb6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005bb8:	e005      	b.n	8005bc6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005bc4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f000 8090 	beq.w	8005cee <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd2:	4a44      	ldr	r2, [pc, #272]	; (8005ce4 <UART_SetConfig+0x5c4>)
 8005bd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bd8:	461a      	mov	r2, r3
 8005bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bdc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005be0:	005a      	lsls	r2, r3, #1
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	085b      	lsrs	r3, r3, #1
 8005be8:	441a      	add	r2, r3
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bf2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bf4:	6a3b      	ldr	r3, [r7, #32]
 8005bf6:	2b0f      	cmp	r3, #15
 8005bf8:	d916      	bls.n	8005c28 <UART_SetConfig+0x508>
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c00:	d212      	bcs.n	8005c28 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c02:	6a3b      	ldr	r3, [r7, #32]
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	f023 030f 	bic.w	r3, r3, #15
 8005c0a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	085b      	lsrs	r3, r3, #1
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	f003 0307 	and.w	r3, r3, #7
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	8bfb      	ldrh	r3, [r7, #30]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	8bfa      	ldrh	r2, [r7, #30]
 8005c24:	60da      	str	r2, [r3, #12]
 8005c26:	e062      	b.n	8005cee <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005c2e:	e05e      	b.n	8005cee <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c30:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005c34:	2b08      	cmp	r3, #8
 8005c36:	d828      	bhi.n	8005c8a <UART_SetConfig+0x56a>
 8005c38:	a201      	add	r2, pc, #4	; (adr r2, 8005c40 <UART_SetConfig+0x520>)
 8005c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c3e:	bf00      	nop
 8005c40:	08005c65 	.word	0x08005c65
 8005c44:	08005c6d 	.word	0x08005c6d
 8005c48:	08005c75 	.word	0x08005c75
 8005c4c:	08005c8b 	.word	0x08005c8b
 8005c50:	08005c7b 	.word	0x08005c7b
 8005c54:	08005c8b 	.word	0x08005c8b
 8005c58:	08005c8b 	.word	0x08005c8b
 8005c5c:	08005c8b 	.word	0x08005c8b
 8005c60:	08005c83 	.word	0x08005c83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c64:	f7fd fb40 	bl	80032e8 <HAL_RCC_GetPCLK1Freq>
 8005c68:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c6a:	e014      	b.n	8005c96 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c6c:	f7fd fb52 	bl	8003314 <HAL_RCC_GetPCLK2Freq>
 8005c70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c72:	e010      	b.n	8005c96 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c74:	4b1a      	ldr	r3, [pc, #104]	; (8005ce0 <UART_SetConfig+0x5c0>)
 8005c76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c78:	e00d      	b.n	8005c96 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c7a:	f7fd fa9d 	bl	80031b8 <HAL_RCC_GetSysClockFreq>
 8005c7e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c80:	e009      	b.n	8005c96 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c86:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c88:	e005      	b.n	8005c96 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005c94:	bf00      	nop
    }

    if (pclk != 0U)
 8005c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d028      	beq.n	8005cee <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca0:	4a10      	ldr	r2, [pc, #64]	; (8005ce4 <UART_SetConfig+0x5c4>)
 8005ca2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005caa:	fbb3 f2f2 	udiv	r2, r3, r2
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	085b      	lsrs	r3, r3, #1
 8005cb4:	441a      	add	r2, r3
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cbe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cc0:	6a3b      	ldr	r3, [r7, #32]
 8005cc2:	2b0f      	cmp	r3, #15
 8005cc4:	d910      	bls.n	8005ce8 <UART_SetConfig+0x5c8>
 8005cc6:	6a3b      	ldr	r3, [r7, #32]
 8005cc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ccc:	d20c      	bcs.n	8005ce8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005cce:	6a3b      	ldr	r3, [r7, #32]
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	60da      	str	r2, [r3, #12]
 8005cd8:	e009      	b.n	8005cee <UART_SetConfig+0x5ce>
 8005cda:	bf00      	nop
 8005cdc:	40008000 	.word	0x40008000
 8005ce0:	00f42400 	.word	0x00f42400
 8005ce4:	08007b6c 	.word	0x08007b6c
      }
      else
      {
        ret = HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	2200      	movs	r2, #0
 8005d02:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	2200      	movs	r2, #0
 8005d08:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005d0a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3730      	adds	r7, #48	; 0x30
 8005d12:	46bd      	mov	sp, r7
 8005d14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005d18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d24:	f003 0301 	and.w	r3, r3, #1
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00a      	beq.n	8005d42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d46:	f003 0302 	and.w	r3, r3, #2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00a      	beq.n	8005d64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	430a      	orrs	r2, r1
 8005d62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d68:	f003 0304 	and.w	r3, r3, #4
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00a      	beq.n	8005d86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8a:	f003 0308 	and.w	r3, r3, #8
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00a      	beq.n	8005da8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dac:	f003 0310 	and.w	r3, r3, #16
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00a      	beq.n	8005dca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dce:	f003 0320 	and.w	r3, r3, #32
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00a      	beq.n	8005dec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d01a      	beq.n	8005e2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e16:	d10a      	bne.n	8005e2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d00a      	beq.n	8005e50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	430a      	orrs	r2, r1
 8005e4e:	605a      	str	r2, [r3, #4]
  }
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af02      	add	r7, sp, #8
 8005e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e6c:	f7fb fee2 	bl	8001c34 <HAL_GetTick>
 8005e70:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0308 	and.w	r3, r3, #8
 8005e7c:	2b08      	cmp	r3, #8
 8005e7e:	d10e      	bne.n	8005e9e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e84:	9300      	str	r3, [sp, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f82f 	bl	8005ef2 <UART_WaitOnFlagUntilTimeout>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d001      	beq.n	8005e9e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e025      	b.n	8005eea <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0304 	and.w	r3, r3, #4
 8005ea8:	2b04      	cmp	r3, #4
 8005eaa:	d10e      	bne.n	8005eca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005eac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 f819 	bl	8005ef2 <UART_WaitOnFlagUntilTimeout>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e00f      	b.n	8005eea <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2220      	movs	r2, #32
 8005ece:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b09c      	sub	sp, #112	; 0x70
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	60f8      	str	r0, [r7, #12]
 8005efa:	60b9      	str	r1, [r7, #8]
 8005efc:	603b      	str	r3, [r7, #0]
 8005efe:	4613      	mov	r3, r2
 8005f00:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f02:	e0a9      	b.n	8006058 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f0a:	f000 80a5 	beq.w	8006058 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f0e:	f7fb fe91 	bl	8001c34 <HAL_GetTick>
 8005f12:	4602      	mov	r2, r0
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d302      	bcc.n	8005f24 <UART_WaitOnFlagUntilTimeout+0x32>
 8005f1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d140      	bne.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f2c:	e853 3f00 	ldrex	r3, [r3]
 8005f30:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005f32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f34:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f38:	667b      	str	r3, [r7, #100]	; 0x64
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f42:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f44:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f46:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005f48:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005f4a:	e841 2300 	strex	r3, r2, [r1]
 8005f4e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005f50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1e6      	bne.n	8005f24 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	3308      	adds	r3, #8
 8005f5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f60:	e853 3f00 	ldrex	r3, [r3]
 8005f64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f68:	f023 0301 	bic.w	r3, r3, #1
 8005f6c:	663b      	str	r3, [r7, #96]	; 0x60
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	3308      	adds	r3, #8
 8005f74:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005f76:	64ba      	str	r2, [r7, #72]	; 0x48
 8005f78:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f7a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005f7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f7e:	e841 2300 	strex	r3, r2, [r1]
 8005f82:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005f84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d1e5      	bne.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2220      	movs	r2, #32
 8005f8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2220      	movs	r2, #32
 8005f96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e069      	b.n	800607a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0304 	and.w	r3, r3, #4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d051      	beq.n	8006058 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	69db      	ldr	r3, [r3, #28]
 8005fba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fc2:	d149      	bne.n	8006058 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fcc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fd6:	e853 3f00 	ldrex	r3, [r3]
 8005fda:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fde:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005fe2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	461a      	mov	r2, r3
 8005fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fec:	637b      	str	r3, [r7, #52]	; 0x34
 8005fee:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ff2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ff4:	e841 2300 	strex	r3, r2, [r1]
 8005ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1e6      	bne.n	8005fce <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	3308      	adds	r3, #8
 8006006:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	e853 3f00 	ldrex	r3, [r3]
 800600e:	613b      	str	r3, [r7, #16]
   return(result);
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f023 0301 	bic.w	r3, r3, #1
 8006016:	66bb      	str	r3, [r7, #104]	; 0x68
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	3308      	adds	r3, #8
 800601e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006020:	623a      	str	r2, [r7, #32]
 8006022:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006024:	69f9      	ldr	r1, [r7, #28]
 8006026:	6a3a      	ldr	r2, [r7, #32]
 8006028:	e841 2300 	strex	r3, r2, [r1]
 800602c:	61bb      	str	r3, [r7, #24]
   return(result);
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1e5      	bne.n	8006000 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2220      	movs	r2, #32
 8006038:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2220      	movs	r2, #32
 8006040:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2220      	movs	r2, #32
 8006048:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006054:	2303      	movs	r3, #3
 8006056:	e010      	b.n	800607a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	69da      	ldr	r2, [r3, #28]
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	4013      	ands	r3, r2
 8006062:	68ba      	ldr	r2, [r7, #8]
 8006064:	429a      	cmp	r2, r3
 8006066:	bf0c      	ite	eq
 8006068:	2301      	moveq	r3, #1
 800606a:	2300      	movne	r3, #0
 800606c:	b2db      	uxtb	r3, r3
 800606e:	461a      	mov	r2, r3
 8006070:	79fb      	ldrb	r3, [r7, #7]
 8006072:	429a      	cmp	r2, r3
 8006074:	f43f af46 	beq.w	8005f04 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3770      	adds	r7, #112	; 0x70
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006082:	b480      	push	{r7}
 8006084:	b085      	sub	sp, #20
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006090:	2b01      	cmp	r3, #1
 8006092:	d101      	bne.n	8006098 <HAL_UARTEx_DisableFifoMode+0x16>
 8006094:	2302      	movs	r3, #2
 8006096:	e027      	b.n	80060e8 <HAL_UARTEx_DisableFifoMode+0x66>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2224      	movs	r2, #36	; 0x24
 80060a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f022 0201 	bic.w	r2, r2, #1
 80060be:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80060c6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2220      	movs	r2, #32
 80060da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006104:	2b01      	cmp	r3, #1
 8006106:	d101      	bne.n	800610c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006108:	2302      	movs	r3, #2
 800610a:	e02d      	b.n	8006168 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2224      	movs	r2, #36	; 0x24
 8006118:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f022 0201 	bic.w	r2, r2, #1
 8006132:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	430a      	orrs	r2, r1
 8006146:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 f84f 	bl	80061ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2220      	movs	r2, #32
 800615a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006180:	2b01      	cmp	r3, #1
 8006182:	d101      	bne.n	8006188 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006184:	2302      	movs	r3, #2
 8006186:	e02d      	b.n	80061e4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2224      	movs	r2, #36	; 0x24
 8006194:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f022 0201 	bic.w	r2, r2, #1
 80061ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	683a      	ldr	r2, [r7, #0]
 80061c0:	430a      	orrs	r2, r1
 80061c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f811 	bl	80061ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2220      	movs	r2, #32
 80061d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d108      	bne.n	800620e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800620c:	e031      	b.n	8006272 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800620e:	2308      	movs	r3, #8
 8006210:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006212:	2308      	movs	r3, #8
 8006214:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	0e5b      	lsrs	r3, r3, #25
 800621e:	b2db      	uxtb	r3, r3
 8006220:	f003 0307 	and.w	r3, r3, #7
 8006224:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	0f5b      	lsrs	r3, r3, #29
 800622e:	b2db      	uxtb	r3, r3
 8006230:	f003 0307 	and.w	r3, r3, #7
 8006234:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006236:	7bbb      	ldrb	r3, [r7, #14]
 8006238:	7b3a      	ldrb	r2, [r7, #12]
 800623a:	4911      	ldr	r1, [pc, #68]	; (8006280 <UARTEx_SetNbDataToProcess+0x94>)
 800623c:	5c8a      	ldrb	r2, [r1, r2]
 800623e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006242:	7b3a      	ldrb	r2, [r7, #12]
 8006244:	490f      	ldr	r1, [pc, #60]	; (8006284 <UARTEx_SetNbDataToProcess+0x98>)
 8006246:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006248:	fb93 f3f2 	sdiv	r3, r3, r2
 800624c:	b29a      	uxth	r2, r3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006254:	7bfb      	ldrb	r3, [r7, #15]
 8006256:	7b7a      	ldrb	r2, [r7, #13]
 8006258:	4909      	ldr	r1, [pc, #36]	; (8006280 <UARTEx_SetNbDataToProcess+0x94>)
 800625a:	5c8a      	ldrb	r2, [r1, r2]
 800625c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006260:	7b7a      	ldrb	r2, [r7, #13]
 8006262:	4908      	ldr	r1, [pc, #32]	; (8006284 <UARTEx_SetNbDataToProcess+0x98>)
 8006264:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006266:	fb93 f3f2 	sdiv	r3, r3, r2
 800626a:	b29a      	uxth	r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006272:	bf00      	nop
 8006274:	3714      	adds	r7, #20
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	08007b84 	.word	0x08007b84
 8006284:	08007b8c 	.word	0x08007b8c

08006288 <__errno>:
 8006288:	4b01      	ldr	r3, [pc, #4]	; (8006290 <__errno+0x8>)
 800628a:	6818      	ldr	r0, [r3, #0]
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	2000000c 	.word	0x2000000c

08006294 <__libc_init_array>:
 8006294:	b570      	push	{r4, r5, r6, lr}
 8006296:	4d0d      	ldr	r5, [pc, #52]	; (80062cc <__libc_init_array+0x38>)
 8006298:	4c0d      	ldr	r4, [pc, #52]	; (80062d0 <__libc_init_array+0x3c>)
 800629a:	1b64      	subs	r4, r4, r5
 800629c:	10a4      	asrs	r4, r4, #2
 800629e:	2600      	movs	r6, #0
 80062a0:	42a6      	cmp	r6, r4
 80062a2:	d109      	bne.n	80062b8 <__libc_init_array+0x24>
 80062a4:	4d0b      	ldr	r5, [pc, #44]	; (80062d4 <__libc_init_array+0x40>)
 80062a6:	4c0c      	ldr	r4, [pc, #48]	; (80062d8 <__libc_init_array+0x44>)
 80062a8:	f001 fa7c 	bl	80077a4 <_init>
 80062ac:	1b64      	subs	r4, r4, r5
 80062ae:	10a4      	asrs	r4, r4, #2
 80062b0:	2600      	movs	r6, #0
 80062b2:	42a6      	cmp	r6, r4
 80062b4:	d105      	bne.n	80062c2 <__libc_init_array+0x2e>
 80062b6:	bd70      	pop	{r4, r5, r6, pc}
 80062b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80062bc:	4798      	blx	r3
 80062be:	3601      	adds	r6, #1
 80062c0:	e7ee      	b.n	80062a0 <__libc_init_array+0xc>
 80062c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80062c6:	4798      	blx	r3
 80062c8:	3601      	adds	r6, #1
 80062ca:	e7f2      	b.n	80062b2 <__libc_init_array+0x1e>
 80062cc:	08007ce4 	.word	0x08007ce4
 80062d0:	08007ce4 	.word	0x08007ce4
 80062d4:	08007ce4 	.word	0x08007ce4
 80062d8:	08007ce8 	.word	0x08007ce8

080062dc <memcpy>:
 80062dc:	440a      	add	r2, r1
 80062de:	4291      	cmp	r1, r2
 80062e0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80062e4:	d100      	bne.n	80062e8 <memcpy+0xc>
 80062e6:	4770      	bx	lr
 80062e8:	b510      	push	{r4, lr}
 80062ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062f2:	4291      	cmp	r1, r2
 80062f4:	d1f9      	bne.n	80062ea <memcpy+0xe>
 80062f6:	bd10      	pop	{r4, pc}

080062f8 <memset>:
 80062f8:	4402      	add	r2, r0
 80062fa:	4603      	mov	r3, r0
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d100      	bne.n	8006302 <memset+0xa>
 8006300:	4770      	bx	lr
 8006302:	f803 1b01 	strb.w	r1, [r3], #1
 8006306:	e7f9      	b.n	80062fc <memset+0x4>

08006308 <siprintf>:
 8006308:	b40e      	push	{r1, r2, r3}
 800630a:	b500      	push	{lr}
 800630c:	b09c      	sub	sp, #112	; 0x70
 800630e:	ab1d      	add	r3, sp, #116	; 0x74
 8006310:	9002      	str	r0, [sp, #8]
 8006312:	9006      	str	r0, [sp, #24]
 8006314:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006318:	4809      	ldr	r0, [pc, #36]	; (8006340 <siprintf+0x38>)
 800631a:	9107      	str	r1, [sp, #28]
 800631c:	9104      	str	r1, [sp, #16]
 800631e:	4909      	ldr	r1, [pc, #36]	; (8006344 <siprintf+0x3c>)
 8006320:	f853 2b04 	ldr.w	r2, [r3], #4
 8006324:	9105      	str	r1, [sp, #20]
 8006326:	6800      	ldr	r0, [r0, #0]
 8006328:	9301      	str	r3, [sp, #4]
 800632a:	a902      	add	r1, sp, #8
 800632c:	f000 fa06 	bl	800673c <_svfiprintf_r>
 8006330:	9b02      	ldr	r3, [sp, #8]
 8006332:	2200      	movs	r2, #0
 8006334:	701a      	strb	r2, [r3, #0]
 8006336:	b01c      	add	sp, #112	; 0x70
 8006338:	f85d eb04 	ldr.w	lr, [sp], #4
 800633c:	b003      	add	sp, #12
 800633e:	4770      	bx	lr
 8006340:	2000000c 	.word	0x2000000c
 8006344:	ffff0208 	.word	0xffff0208

08006348 <strncpy>:
 8006348:	b510      	push	{r4, lr}
 800634a:	3901      	subs	r1, #1
 800634c:	4603      	mov	r3, r0
 800634e:	b132      	cbz	r2, 800635e <strncpy+0x16>
 8006350:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006354:	f803 4b01 	strb.w	r4, [r3], #1
 8006358:	3a01      	subs	r2, #1
 800635a:	2c00      	cmp	r4, #0
 800635c:	d1f7      	bne.n	800634e <strncpy+0x6>
 800635e:	441a      	add	r2, r3
 8006360:	2100      	movs	r1, #0
 8006362:	4293      	cmp	r3, r2
 8006364:	d100      	bne.n	8006368 <strncpy+0x20>
 8006366:	bd10      	pop	{r4, pc}
 8006368:	f803 1b01 	strb.w	r1, [r3], #1
 800636c:	e7f9      	b.n	8006362 <strncpy+0x1a>

0800636e <strstr>:
 800636e:	780a      	ldrb	r2, [r1, #0]
 8006370:	b570      	push	{r4, r5, r6, lr}
 8006372:	b96a      	cbnz	r2, 8006390 <strstr+0x22>
 8006374:	bd70      	pop	{r4, r5, r6, pc}
 8006376:	429a      	cmp	r2, r3
 8006378:	d109      	bne.n	800638e <strstr+0x20>
 800637a:	460c      	mov	r4, r1
 800637c:	4605      	mov	r5, r0
 800637e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006382:	2b00      	cmp	r3, #0
 8006384:	d0f6      	beq.n	8006374 <strstr+0x6>
 8006386:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800638a:	429e      	cmp	r6, r3
 800638c:	d0f7      	beq.n	800637e <strstr+0x10>
 800638e:	3001      	adds	r0, #1
 8006390:	7803      	ldrb	r3, [r0, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d1ef      	bne.n	8006376 <strstr+0x8>
 8006396:	4618      	mov	r0, r3
 8006398:	e7ec      	b.n	8006374 <strstr+0x6>
	...

0800639c <strtok>:
 800639c:	4b16      	ldr	r3, [pc, #88]	; (80063f8 <strtok+0x5c>)
 800639e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80063a0:	681e      	ldr	r6, [r3, #0]
 80063a2:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80063a4:	4605      	mov	r5, r0
 80063a6:	b9fc      	cbnz	r4, 80063e8 <strtok+0x4c>
 80063a8:	2050      	movs	r0, #80	; 0x50
 80063aa:	9101      	str	r1, [sp, #4]
 80063ac:	f000 f882 	bl	80064b4 <malloc>
 80063b0:	9901      	ldr	r1, [sp, #4]
 80063b2:	65b0      	str	r0, [r6, #88]	; 0x58
 80063b4:	4602      	mov	r2, r0
 80063b6:	b920      	cbnz	r0, 80063c2 <strtok+0x26>
 80063b8:	4b10      	ldr	r3, [pc, #64]	; (80063fc <strtok+0x60>)
 80063ba:	4811      	ldr	r0, [pc, #68]	; (8006400 <strtok+0x64>)
 80063bc:	2157      	movs	r1, #87	; 0x57
 80063be:	f000 f849 	bl	8006454 <__assert_func>
 80063c2:	e9c0 4400 	strd	r4, r4, [r0]
 80063c6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80063ca:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80063ce:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80063d2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80063d6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80063da:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80063de:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80063e2:	6184      	str	r4, [r0, #24]
 80063e4:	7704      	strb	r4, [r0, #28]
 80063e6:	6244      	str	r4, [r0, #36]	; 0x24
 80063e8:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80063ea:	2301      	movs	r3, #1
 80063ec:	4628      	mov	r0, r5
 80063ee:	b002      	add	sp, #8
 80063f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80063f4:	f000 b806 	b.w	8006404 <__strtok_r>
 80063f8:	2000000c 	.word	0x2000000c
 80063fc:	08007b98 	.word	0x08007b98
 8006400:	08007baf 	.word	0x08007baf

08006404 <__strtok_r>:
 8006404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006406:	b908      	cbnz	r0, 800640c <__strtok_r+0x8>
 8006408:	6810      	ldr	r0, [r2, #0]
 800640a:	b188      	cbz	r0, 8006430 <__strtok_r+0x2c>
 800640c:	4604      	mov	r4, r0
 800640e:	4620      	mov	r0, r4
 8006410:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006414:	460f      	mov	r7, r1
 8006416:	f817 6b01 	ldrb.w	r6, [r7], #1
 800641a:	b91e      	cbnz	r6, 8006424 <__strtok_r+0x20>
 800641c:	b965      	cbnz	r5, 8006438 <__strtok_r+0x34>
 800641e:	6015      	str	r5, [r2, #0]
 8006420:	4628      	mov	r0, r5
 8006422:	e005      	b.n	8006430 <__strtok_r+0x2c>
 8006424:	42b5      	cmp	r5, r6
 8006426:	d1f6      	bne.n	8006416 <__strtok_r+0x12>
 8006428:	2b00      	cmp	r3, #0
 800642a:	d1f0      	bne.n	800640e <__strtok_r+0xa>
 800642c:	6014      	str	r4, [r2, #0]
 800642e:	7003      	strb	r3, [r0, #0]
 8006430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006432:	461c      	mov	r4, r3
 8006434:	e00c      	b.n	8006450 <__strtok_r+0x4c>
 8006436:	b915      	cbnz	r5, 800643e <__strtok_r+0x3a>
 8006438:	f814 3b01 	ldrb.w	r3, [r4], #1
 800643c:	460e      	mov	r6, r1
 800643e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006442:	42ab      	cmp	r3, r5
 8006444:	d1f7      	bne.n	8006436 <__strtok_r+0x32>
 8006446:	2b00      	cmp	r3, #0
 8006448:	d0f3      	beq.n	8006432 <__strtok_r+0x2e>
 800644a:	2300      	movs	r3, #0
 800644c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006450:	6014      	str	r4, [r2, #0]
 8006452:	e7ed      	b.n	8006430 <__strtok_r+0x2c>

08006454 <__assert_func>:
 8006454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006456:	4614      	mov	r4, r2
 8006458:	461a      	mov	r2, r3
 800645a:	4b09      	ldr	r3, [pc, #36]	; (8006480 <__assert_func+0x2c>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4605      	mov	r5, r0
 8006460:	68d8      	ldr	r0, [r3, #12]
 8006462:	b14c      	cbz	r4, 8006478 <__assert_func+0x24>
 8006464:	4b07      	ldr	r3, [pc, #28]	; (8006484 <__assert_func+0x30>)
 8006466:	9100      	str	r1, [sp, #0]
 8006468:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800646c:	4906      	ldr	r1, [pc, #24]	; (8006488 <__assert_func+0x34>)
 800646e:	462b      	mov	r3, r5
 8006470:	f000 f80e 	bl	8006490 <fiprintf>
 8006474:	f000 fe20 	bl	80070b8 <abort>
 8006478:	4b04      	ldr	r3, [pc, #16]	; (800648c <__assert_func+0x38>)
 800647a:	461c      	mov	r4, r3
 800647c:	e7f3      	b.n	8006466 <__assert_func+0x12>
 800647e:	bf00      	nop
 8006480:	2000000c 	.word	0x2000000c
 8006484:	08007c0c 	.word	0x08007c0c
 8006488:	08007c19 	.word	0x08007c19
 800648c:	08007c47 	.word	0x08007c47

08006490 <fiprintf>:
 8006490:	b40e      	push	{r1, r2, r3}
 8006492:	b503      	push	{r0, r1, lr}
 8006494:	4601      	mov	r1, r0
 8006496:	ab03      	add	r3, sp, #12
 8006498:	4805      	ldr	r0, [pc, #20]	; (80064b0 <fiprintf+0x20>)
 800649a:	f853 2b04 	ldr.w	r2, [r3], #4
 800649e:	6800      	ldr	r0, [r0, #0]
 80064a0:	9301      	str	r3, [sp, #4]
 80064a2:	f000 fa75 	bl	8006990 <_vfiprintf_r>
 80064a6:	b002      	add	sp, #8
 80064a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80064ac:	b003      	add	sp, #12
 80064ae:	4770      	bx	lr
 80064b0:	2000000c 	.word	0x2000000c

080064b4 <malloc>:
 80064b4:	4b02      	ldr	r3, [pc, #8]	; (80064c0 <malloc+0xc>)
 80064b6:	4601      	mov	r1, r0
 80064b8:	6818      	ldr	r0, [r3, #0]
 80064ba:	f000 b86f 	b.w	800659c <_malloc_r>
 80064be:	bf00      	nop
 80064c0:	2000000c 	.word	0x2000000c

080064c4 <_free_r>:
 80064c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80064c6:	2900      	cmp	r1, #0
 80064c8:	d044      	beq.n	8006554 <_free_r+0x90>
 80064ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064ce:	9001      	str	r0, [sp, #4]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f1a1 0404 	sub.w	r4, r1, #4
 80064d6:	bfb8      	it	lt
 80064d8:	18e4      	addlt	r4, r4, r3
 80064da:	f001 f82f 	bl	800753c <__malloc_lock>
 80064de:	4a1e      	ldr	r2, [pc, #120]	; (8006558 <_free_r+0x94>)
 80064e0:	9801      	ldr	r0, [sp, #4]
 80064e2:	6813      	ldr	r3, [r2, #0]
 80064e4:	b933      	cbnz	r3, 80064f4 <_free_r+0x30>
 80064e6:	6063      	str	r3, [r4, #4]
 80064e8:	6014      	str	r4, [r2, #0]
 80064ea:	b003      	add	sp, #12
 80064ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064f0:	f001 b82a 	b.w	8007548 <__malloc_unlock>
 80064f4:	42a3      	cmp	r3, r4
 80064f6:	d908      	bls.n	800650a <_free_r+0x46>
 80064f8:	6825      	ldr	r5, [r4, #0]
 80064fa:	1961      	adds	r1, r4, r5
 80064fc:	428b      	cmp	r3, r1
 80064fe:	bf01      	itttt	eq
 8006500:	6819      	ldreq	r1, [r3, #0]
 8006502:	685b      	ldreq	r3, [r3, #4]
 8006504:	1949      	addeq	r1, r1, r5
 8006506:	6021      	streq	r1, [r4, #0]
 8006508:	e7ed      	b.n	80064e6 <_free_r+0x22>
 800650a:	461a      	mov	r2, r3
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	b10b      	cbz	r3, 8006514 <_free_r+0x50>
 8006510:	42a3      	cmp	r3, r4
 8006512:	d9fa      	bls.n	800650a <_free_r+0x46>
 8006514:	6811      	ldr	r1, [r2, #0]
 8006516:	1855      	adds	r5, r2, r1
 8006518:	42a5      	cmp	r5, r4
 800651a:	d10b      	bne.n	8006534 <_free_r+0x70>
 800651c:	6824      	ldr	r4, [r4, #0]
 800651e:	4421      	add	r1, r4
 8006520:	1854      	adds	r4, r2, r1
 8006522:	42a3      	cmp	r3, r4
 8006524:	6011      	str	r1, [r2, #0]
 8006526:	d1e0      	bne.n	80064ea <_free_r+0x26>
 8006528:	681c      	ldr	r4, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	6053      	str	r3, [r2, #4]
 800652e:	4421      	add	r1, r4
 8006530:	6011      	str	r1, [r2, #0]
 8006532:	e7da      	b.n	80064ea <_free_r+0x26>
 8006534:	d902      	bls.n	800653c <_free_r+0x78>
 8006536:	230c      	movs	r3, #12
 8006538:	6003      	str	r3, [r0, #0]
 800653a:	e7d6      	b.n	80064ea <_free_r+0x26>
 800653c:	6825      	ldr	r5, [r4, #0]
 800653e:	1961      	adds	r1, r4, r5
 8006540:	428b      	cmp	r3, r1
 8006542:	bf04      	itt	eq
 8006544:	6819      	ldreq	r1, [r3, #0]
 8006546:	685b      	ldreq	r3, [r3, #4]
 8006548:	6063      	str	r3, [r4, #4]
 800654a:	bf04      	itt	eq
 800654c:	1949      	addeq	r1, r1, r5
 800654e:	6021      	streq	r1, [r4, #0]
 8006550:	6054      	str	r4, [r2, #4]
 8006552:	e7ca      	b.n	80064ea <_free_r+0x26>
 8006554:	b003      	add	sp, #12
 8006556:	bd30      	pop	{r4, r5, pc}
 8006558:	20000840 	.word	0x20000840

0800655c <sbrk_aligned>:
 800655c:	b570      	push	{r4, r5, r6, lr}
 800655e:	4e0e      	ldr	r6, [pc, #56]	; (8006598 <sbrk_aligned+0x3c>)
 8006560:	460c      	mov	r4, r1
 8006562:	6831      	ldr	r1, [r6, #0]
 8006564:	4605      	mov	r5, r0
 8006566:	b911      	cbnz	r1, 800656e <sbrk_aligned+0x12>
 8006568:	f000 fcd6 	bl	8006f18 <_sbrk_r>
 800656c:	6030      	str	r0, [r6, #0]
 800656e:	4621      	mov	r1, r4
 8006570:	4628      	mov	r0, r5
 8006572:	f000 fcd1 	bl	8006f18 <_sbrk_r>
 8006576:	1c43      	adds	r3, r0, #1
 8006578:	d00a      	beq.n	8006590 <sbrk_aligned+0x34>
 800657a:	1cc4      	adds	r4, r0, #3
 800657c:	f024 0403 	bic.w	r4, r4, #3
 8006580:	42a0      	cmp	r0, r4
 8006582:	d007      	beq.n	8006594 <sbrk_aligned+0x38>
 8006584:	1a21      	subs	r1, r4, r0
 8006586:	4628      	mov	r0, r5
 8006588:	f000 fcc6 	bl	8006f18 <_sbrk_r>
 800658c:	3001      	adds	r0, #1
 800658e:	d101      	bne.n	8006594 <sbrk_aligned+0x38>
 8006590:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006594:	4620      	mov	r0, r4
 8006596:	bd70      	pop	{r4, r5, r6, pc}
 8006598:	20000844 	.word	0x20000844

0800659c <_malloc_r>:
 800659c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065a0:	1ccd      	adds	r5, r1, #3
 80065a2:	f025 0503 	bic.w	r5, r5, #3
 80065a6:	3508      	adds	r5, #8
 80065a8:	2d0c      	cmp	r5, #12
 80065aa:	bf38      	it	cc
 80065ac:	250c      	movcc	r5, #12
 80065ae:	2d00      	cmp	r5, #0
 80065b0:	4607      	mov	r7, r0
 80065b2:	db01      	blt.n	80065b8 <_malloc_r+0x1c>
 80065b4:	42a9      	cmp	r1, r5
 80065b6:	d905      	bls.n	80065c4 <_malloc_r+0x28>
 80065b8:	230c      	movs	r3, #12
 80065ba:	603b      	str	r3, [r7, #0]
 80065bc:	2600      	movs	r6, #0
 80065be:	4630      	mov	r0, r6
 80065c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065c4:	4e2e      	ldr	r6, [pc, #184]	; (8006680 <_malloc_r+0xe4>)
 80065c6:	f000 ffb9 	bl	800753c <__malloc_lock>
 80065ca:	6833      	ldr	r3, [r6, #0]
 80065cc:	461c      	mov	r4, r3
 80065ce:	bb34      	cbnz	r4, 800661e <_malloc_r+0x82>
 80065d0:	4629      	mov	r1, r5
 80065d2:	4638      	mov	r0, r7
 80065d4:	f7ff ffc2 	bl	800655c <sbrk_aligned>
 80065d8:	1c43      	adds	r3, r0, #1
 80065da:	4604      	mov	r4, r0
 80065dc:	d14d      	bne.n	800667a <_malloc_r+0xde>
 80065de:	6834      	ldr	r4, [r6, #0]
 80065e0:	4626      	mov	r6, r4
 80065e2:	2e00      	cmp	r6, #0
 80065e4:	d140      	bne.n	8006668 <_malloc_r+0xcc>
 80065e6:	6823      	ldr	r3, [r4, #0]
 80065e8:	4631      	mov	r1, r6
 80065ea:	4638      	mov	r0, r7
 80065ec:	eb04 0803 	add.w	r8, r4, r3
 80065f0:	f000 fc92 	bl	8006f18 <_sbrk_r>
 80065f4:	4580      	cmp	r8, r0
 80065f6:	d13a      	bne.n	800666e <_malloc_r+0xd2>
 80065f8:	6821      	ldr	r1, [r4, #0]
 80065fa:	3503      	adds	r5, #3
 80065fc:	1a6d      	subs	r5, r5, r1
 80065fe:	f025 0503 	bic.w	r5, r5, #3
 8006602:	3508      	adds	r5, #8
 8006604:	2d0c      	cmp	r5, #12
 8006606:	bf38      	it	cc
 8006608:	250c      	movcc	r5, #12
 800660a:	4629      	mov	r1, r5
 800660c:	4638      	mov	r0, r7
 800660e:	f7ff ffa5 	bl	800655c <sbrk_aligned>
 8006612:	3001      	adds	r0, #1
 8006614:	d02b      	beq.n	800666e <_malloc_r+0xd2>
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	442b      	add	r3, r5
 800661a:	6023      	str	r3, [r4, #0]
 800661c:	e00e      	b.n	800663c <_malloc_r+0xa0>
 800661e:	6822      	ldr	r2, [r4, #0]
 8006620:	1b52      	subs	r2, r2, r5
 8006622:	d41e      	bmi.n	8006662 <_malloc_r+0xc6>
 8006624:	2a0b      	cmp	r2, #11
 8006626:	d916      	bls.n	8006656 <_malloc_r+0xba>
 8006628:	1961      	adds	r1, r4, r5
 800662a:	42a3      	cmp	r3, r4
 800662c:	6025      	str	r5, [r4, #0]
 800662e:	bf18      	it	ne
 8006630:	6059      	strne	r1, [r3, #4]
 8006632:	6863      	ldr	r3, [r4, #4]
 8006634:	bf08      	it	eq
 8006636:	6031      	streq	r1, [r6, #0]
 8006638:	5162      	str	r2, [r4, r5]
 800663a:	604b      	str	r3, [r1, #4]
 800663c:	4638      	mov	r0, r7
 800663e:	f104 060b 	add.w	r6, r4, #11
 8006642:	f000 ff81 	bl	8007548 <__malloc_unlock>
 8006646:	f026 0607 	bic.w	r6, r6, #7
 800664a:	1d23      	adds	r3, r4, #4
 800664c:	1af2      	subs	r2, r6, r3
 800664e:	d0b6      	beq.n	80065be <_malloc_r+0x22>
 8006650:	1b9b      	subs	r3, r3, r6
 8006652:	50a3      	str	r3, [r4, r2]
 8006654:	e7b3      	b.n	80065be <_malloc_r+0x22>
 8006656:	6862      	ldr	r2, [r4, #4]
 8006658:	42a3      	cmp	r3, r4
 800665a:	bf0c      	ite	eq
 800665c:	6032      	streq	r2, [r6, #0]
 800665e:	605a      	strne	r2, [r3, #4]
 8006660:	e7ec      	b.n	800663c <_malloc_r+0xa0>
 8006662:	4623      	mov	r3, r4
 8006664:	6864      	ldr	r4, [r4, #4]
 8006666:	e7b2      	b.n	80065ce <_malloc_r+0x32>
 8006668:	4634      	mov	r4, r6
 800666a:	6876      	ldr	r6, [r6, #4]
 800666c:	e7b9      	b.n	80065e2 <_malloc_r+0x46>
 800666e:	230c      	movs	r3, #12
 8006670:	603b      	str	r3, [r7, #0]
 8006672:	4638      	mov	r0, r7
 8006674:	f000 ff68 	bl	8007548 <__malloc_unlock>
 8006678:	e7a1      	b.n	80065be <_malloc_r+0x22>
 800667a:	6025      	str	r5, [r4, #0]
 800667c:	e7de      	b.n	800663c <_malloc_r+0xa0>
 800667e:	bf00      	nop
 8006680:	20000840 	.word	0x20000840

08006684 <__ssputs_r>:
 8006684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006688:	688e      	ldr	r6, [r1, #8]
 800668a:	429e      	cmp	r6, r3
 800668c:	4682      	mov	sl, r0
 800668e:	460c      	mov	r4, r1
 8006690:	4690      	mov	r8, r2
 8006692:	461f      	mov	r7, r3
 8006694:	d838      	bhi.n	8006708 <__ssputs_r+0x84>
 8006696:	898a      	ldrh	r2, [r1, #12]
 8006698:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800669c:	d032      	beq.n	8006704 <__ssputs_r+0x80>
 800669e:	6825      	ldr	r5, [r4, #0]
 80066a0:	6909      	ldr	r1, [r1, #16]
 80066a2:	eba5 0901 	sub.w	r9, r5, r1
 80066a6:	6965      	ldr	r5, [r4, #20]
 80066a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80066ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80066b0:	3301      	adds	r3, #1
 80066b2:	444b      	add	r3, r9
 80066b4:	106d      	asrs	r5, r5, #1
 80066b6:	429d      	cmp	r5, r3
 80066b8:	bf38      	it	cc
 80066ba:	461d      	movcc	r5, r3
 80066bc:	0553      	lsls	r3, r2, #21
 80066be:	d531      	bpl.n	8006724 <__ssputs_r+0xa0>
 80066c0:	4629      	mov	r1, r5
 80066c2:	f7ff ff6b 	bl	800659c <_malloc_r>
 80066c6:	4606      	mov	r6, r0
 80066c8:	b950      	cbnz	r0, 80066e0 <__ssputs_r+0x5c>
 80066ca:	230c      	movs	r3, #12
 80066cc:	f8ca 3000 	str.w	r3, [sl]
 80066d0:	89a3      	ldrh	r3, [r4, #12]
 80066d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066d6:	81a3      	strh	r3, [r4, #12]
 80066d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066e0:	6921      	ldr	r1, [r4, #16]
 80066e2:	464a      	mov	r2, r9
 80066e4:	f7ff fdfa 	bl	80062dc <memcpy>
 80066e8:	89a3      	ldrh	r3, [r4, #12]
 80066ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80066ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066f2:	81a3      	strh	r3, [r4, #12]
 80066f4:	6126      	str	r6, [r4, #16]
 80066f6:	6165      	str	r5, [r4, #20]
 80066f8:	444e      	add	r6, r9
 80066fa:	eba5 0509 	sub.w	r5, r5, r9
 80066fe:	6026      	str	r6, [r4, #0]
 8006700:	60a5      	str	r5, [r4, #8]
 8006702:	463e      	mov	r6, r7
 8006704:	42be      	cmp	r6, r7
 8006706:	d900      	bls.n	800670a <__ssputs_r+0x86>
 8006708:	463e      	mov	r6, r7
 800670a:	6820      	ldr	r0, [r4, #0]
 800670c:	4632      	mov	r2, r6
 800670e:	4641      	mov	r1, r8
 8006710:	f000 fefa 	bl	8007508 <memmove>
 8006714:	68a3      	ldr	r3, [r4, #8]
 8006716:	1b9b      	subs	r3, r3, r6
 8006718:	60a3      	str	r3, [r4, #8]
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	4433      	add	r3, r6
 800671e:	6023      	str	r3, [r4, #0]
 8006720:	2000      	movs	r0, #0
 8006722:	e7db      	b.n	80066dc <__ssputs_r+0x58>
 8006724:	462a      	mov	r2, r5
 8006726:	f000 ff15 	bl	8007554 <_realloc_r>
 800672a:	4606      	mov	r6, r0
 800672c:	2800      	cmp	r0, #0
 800672e:	d1e1      	bne.n	80066f4 <__ssputs_r+0x70>
 8006730:	6921      	ldr	r1, [r4, #16]
 8006732:	4650      	mov	r0, sl
 8006734:	f7ff fec6 	bl	80064c4 <_free_r>
 8006738:	e7c7      	b.n	80066ca <__ssputs_r+0x46>
	...

0800673c <_svfiprintf_r>:
 800673c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006740:	4698      	mov	r8, r3
 8006742:	898b      	ldrh	r3, [r1, #12]
 8006744:	061b      	lsls	r3, r3, #24
 8006746:	b09d      	sub	sp, #116	; 0x74
 8006748:	4607      	mov	r7, r0
 800674a:	460d      	mov	r5, r1
 800674c:	4614      	mov	r4, r2
 800674e:	d50e      	bpl.n	800676e <_svfiprintf_r+0x32>
 8006750:	690b      	ldr	r3, [r1, #16]
 8006752:	b963      	cbnz	r3, 800676e <_svfiprintf_r+0x32>
 8006754:	2140      	movs	r1, #64	; 0x40
 8006756:	f7ff ff21 	bl	800659c <_malloc_r>
 800675a:	6028      	str	r0, [r5, #0]
 800675c:	6128      	str	r0, [r5, #16]
 800675e:	b920      	cbnz	r0, 800676a <_svfiprintf_r+0x2e>
 8006760:	230c      	movs	r3, #12
 8006762:	603b      	str	r3, [r7, #0]
 8006764:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006768:	e0d1      	b.n	800690e <_svfiprintf_r+0x1d2>
 800676a:	2340      	movs	r3, #64	; 0x40
 800676c:	616b      	str	r3, [r5, #20]
 800676e:	2300      	movs	r3, #0
 8006770:	9309      	str	r3, [sp, #36]	; 0x24
 8006772:	2320      	movs	r3, #32
 8006774:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006778:	f8cd 800c 	str.w	r8, [sp, #12]
 800677c:	2330      	movs	r3, #48	; 0x30
 800677e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006928 <_svfiprintf_r+0x1ec>
 8006782:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006786:	f04f 0901 	mov.w	r9, #1
 800678a:	4623      	mov	r3, r4
 800678c:	469a      	mov	sl, r3
 800678e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006792:	b10a      	cbz	r2, 8006798 <_svfiprintf_r+0x5c>
 8006794:	2a25      	cmp	r2, #37	; 0x25
 8006796:	d1f9      	bne.n	800678c <_svfiprintf_r+0x50>
 8006798:	ebba 0b04 	subs.w	fp, sl, r4
 800679c:	d00b      	beq.n	80067b6 <_svfiprintf_r+0x7a>
 800679e:	465b      	mov	r3, fp
 80067a0:	4622      	mov	r2, r4
 80067a2:	4629      	mov	r1, r5
 80067a4:	4638      	mov	r0, r7
 80067a6:	f7ff ff6d 	bl	8006684 <__ssputs_r>
 80067aa:	3001      	adds	r0, #1
 80067ac:	f000 80aa 	beq.w	8006904 <_svfiprintf_r+0x1c8>
 80067b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067b2:	445a      	add	r2, fp
 80067b4:	9209      	str	r2, [sp, #36]	; 0x24
 80067b6:	f89a 3000 	ldrb.w	r3, [sl]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f000 80a2 	beq.w	8006904 <_svfiprintf_r+0x1c8>
 80067c0:	2300      	movs	r3, #0
 80067c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80067c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067ca:	f10a 0a01 	add.w	sl, sl, #1
 80067ce:	9304      	str	r3, [sp, #16]
 80067d0:	9307      	str	r3, [sp, #28]
 80067d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80067d6:	931a      	str	r3, [sp, #104]	; 0x68
 80067d8:	4654      	mov	r4, sl
 80067da:	2205      	movs	r2, #5
 80067dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067e0:	4851      	ldr	r0, [pc, #324]	; (8006928 <_svfiprintf_r+0x1ec>)
 80067e2:	f7f9 fd15 	bl	8000210 <memchr>
 80067e6:	9a04      	ldr	r2, [sp, #16]
 80067e8:	b9d8      	cbnz	r0, 8006822 <_svfiprintf_r+0xe6>
 80067ea:	06d0      	lsls	r0, r2, #27
 80067ec:	bf44      	itt	mi
 80067ee:	2320      	movmi	r3, #32
 80067f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067f4:	0711      	lsls	r1, r2, #28
 80067f6:	bf44      	itt	mi
 80067f8:	232b      	movmi	r3, #43	; 0x2b
 80067fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067fe:	f89a 3000 	ldrb.w	r3, [sl]
 8006802:	2b2a      	cmp	r3, #42	; 0x2a
 8006804:	d015      	beq.n	8006832 <_svfiprintf_r+0xf6>
 8006806:	9a07      	ldr	r2, [sp, #28]
 8006808:	4654      	mov	r4, sl
 800680a:	2000      	movs	r0, #0
 800680c:	f04f 0c0a 	mov.w	ip, #10
 8006810:	4621      	mov	r1, r4
 8006812:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006816:	3b30      	subs	r3, #48	; 0x30
 8006818:	2b09      	cmp	r3, #9
 800681a:	d94e      	bls.n	80068ba <_svfiprintf_r+0x17e>
 800681c:	b1b0      	cbz	r0, 800684c <_svfiprintf_r+0x110>
 800681e:	9207      	str	r2, [sp, #28]
 8006820:	e014      	b.n	800684c <_svfiprintf_r+0x110>
 8006822:	eba0 0308 	sub.w	r3, r0, r8
 8006826:	fa09 f303 	lsl.w	r3, r9, r3
 800682a:	4313      	orrs	r3, r2
 800682c:	9304      	str	r3, [sp, #16]
 800682e:	46a2      	mov	sl, r4
 8006830:	e7d2      	b.n	80067d8 <_svfiprintf_r+0x9c>
 8006832:	9b03      	ldr	r3, [sp, #12]
 8006834:	1d19      	adds	r1, r3, #4
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	9103      	str	r1, [sp, #12]
 800683a:	2b00      	cmp	r3, #0
 800683c:	bfbb      	ittet	lt
 800683e:	425b      	neglt	r3, r3
 8006840:	f042 0202 	orrlt.w	r2, r2, #2
 8006844:	9307      	strge	r3, [sp, #28]
 8006846:	9307      	strlt	r3, [sp, #28]
 8006848:	bfb8      	it	lt
 800684a:	9204      	strlt	r2, [sp, #16]
 800684c:	7823      	ldrb	r3, [r4, #0]
 800684e:	2b2e      	cmp	r3, #46	; 0x2e
 8006850:	d10c      	bne.n	800686c <_svfiprintf_r+0x130>
 8006852:	7863      	ldrb	r3, [r4, #1]
 8006854:	2b2a      	cmp	r3, #42	; 0x2a
 8006856:	d135      	bne.n	80068c4 <_svfiprintf_r+0x188>
 8006858:	9b03      	ldr	r3, [sp, #12]
 800685a:	1d1a      	adds	r2, r3, #4
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	9203      	str	r2, [sp, #12]
 8006860:	2b00      	cmp	r3, #0
 8006862:	bfb8      	it	lt
 8006864:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006868:	3402      	adds	r4, #2
 800686a:	9305      	str	r3, [sp, #20]
 800686c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006938 <_svfiprintf_r+0x1fc>
 8006870:	7821      	ldrb	r1, [r4, #0]
 8006872:	2203      	movs	r2, #3
 8006874:	4650      	mov	r0, sl
 8006876:	f7f9 fccb 	bl	8000210 <memchr>
 800687a:	b140      	cbz	r0, 800688e <_svfiprintf_r+0x152>
 800687c:	2340      	movs	r3, #64	; 0x40
 800687e:	eba0 000a 	sub.w	r0, r0, sl
 8006882:	fa03 f000 	lsl.w	r0, r3, r0
 8006886:	9b04      	ldr	r3, [sp, #16]
 8006888:	4303      	orrs	r3, r0
 800688a:	3401      	adds	r4, #1
 800688c:	9304      	str	r3, [sp, #16]
 800688e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006892:	4826      	ldr	r0, [pc, #152]	; (800692c <_svfiprintf_r+0x1f0>)
 8006894:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006898:	2206      	movs	r2, #6
 800689a:	f7f9 fcb9 	bl	8000210 <memchr>
 800689e:	2800      	cmp	r0, #0
 80068a0:	d038      	beq.n	8006914 <_svfiprintf_r+0x1d8>
 80068a2:	4b23      	ldr	r3, [pc, #140]	; (8006930 <_svfiprintf_r+0x1f4>)
 80068a4:	bb1b      	cbnz	r3, 80068ee <_svfiprintf_r+0x1b2>
 80068a6:	9b03      	ldr	r3, [sp, #12]
 80068a8:	3307      	adds	r3, #7
 80068aa:	f023 0307 	bic.w	r3, r3, #7
 80068ae:	3308      	adds	r3, #8
 80068b0:	9303      	str	r3, [sp, #12]
 80068b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b4:	4433      	add	r3, r6
 80068b6:	9309      	str	r3, [sp, #36]	; 0x24
 80068b8:	e767      	b.n	800678a <_svfiprintf_r+0x4e>
 80068ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80068be:	460c      	mov	r4, r1
 80068c0:	2001      	movs	r0, #1
 80068c2:	e7a5      	b.n	8006810 <_svfiprintf_r+0xd4>
 80068c4:	2300      	movs	r3, #0
 80068c6:	3401      	adds	r4, #1
 80068c8:	9305      	str	r3, [sp, #20]
 80068ca:	4619      	mov	r1, r3
 80068cc:	f04f 0c0a 	mov.w	ip, #10
 80068d0:	4620      	mov	r0, r4
 80068d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068d6:	3a30      	subs	r2, #48	; 0x30
 80068d8:	2a09      	cmp	r2, #9
 80068da:	d903      	bls.n	80068e4 <_svfiprintf_r+0x1a8>
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d0c5      	beq.n	800686c <_svfiprintf_r+0x130>
 80068e0:	9105      	str	r1, [sp, #20]
 80068e2:	e7c3      	b.n	800686c <_svfiprintf_r+0x130>
 80068e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80068e8:	4604      	mov	r4, r0
 80068ea:	2301      	movs	r3, #1
 80068ec:	e7f0      	b.n	80068d0 <_svfiprintf_r+0x194>
 80068ee:	ab03      	add	r3, sp, #12
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	462a      	mov	r2, r5
 80068f4:	4b0f      	ldr	r3, [pc, #60]	; (8006934 <_svfiprintf_r+0x1f8>)
 80068f6:	a904      	add	r1, sp, #16
 80068f8:	4638      	mov	r0, r7
 80068fa:	f3af 8000 	nop.w
 80068fe:	1c42      	adds	r2, r0, #1
 8006900:	4606      	mov	r6, r0
 8006902:	d1d6      	bne.n	80068b2 <_svfiprintf_r+0x176>
 8006904:	89ab      	ldrh	r3, [r5, #12]
 8006906:	065b      	lsls	r3, r3, #25
 8006908:	f53f af2c 	bmi.w	8006764 <_svfiprintf_r+0x28>
 800690c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800690e:	b01d      	add	sp, #116	; 0x74
 8006910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006914:	ab03      	add	r3, sp, #12
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	462a      	mov	r2, r5
 800691a:	4b06      	ldr	r3, [pc, #24]	; (8006934 <_svfiprintf_r+0x1f8>)
 800691c:	a904      	add	r1, sp, #16
 800691e:	4638      	mov	r0, r7
 8006920:	f000 f9d4 	bl	8006ccc <_printf_i>
 8006924:	e7eb      	b.n	80068fe <_svfiprintf_r+0x1c2>
 8006926:	bf00      	nop
 8006928:	08007c48 	.word	0x08007c48
 800692c:	08007c52 	.word	0x08007c52
 8006930:	00000000 	.word	0x00000000
 8006934:	08006685 	.word	0x08006685
 8006938:	08007c4e 	.word	0x08007c4e

0800693c <__sfputc_r>:
 800693c:	6893      	ldr	r3, [r2, #8]
 800693e:	3b01      	subs	r3, #1
 8006940:	2b00      	cmp	r3, #0
 8006942:	b410      	push	{r4}
 8006944:	6093      	str	r3, [r2, #8]
 8006946:	da08      	bge.n	800695a <__sfputc_r+0x1e>
 8006948:	6994      	ldr	r4, [r2, #24]
 800694a:	42a3      	cmp	r3, r4
 800694c:	db01      	blt.n	8006952 <__sfputc_r+0x16>
 800694e:	290a      	cmp	r1, #10
 8006950:	d103      	bne.n	800695a <__sfputc_r+0x1e>
 8006952:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006956:	f000 baef 	b.w	8006f38 <__swbuf_r>
 800695a:	6813      	ldr	r3, [r2, #0]
 800695c:	1c58      	adds	r0, r3, #1
 800695e:	6010      	str	r0, [r2, #0]
 8006960:	7019      	strb	r1, [r3, #0]
 8006962:	4608      	mov	r0, r1
 8006964:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006968:	4770      	bx	lr

0800696a <__sfputs_r>:
 800696a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800696c:	4606      	mov	r6, r0
 800696e:	460f      	mov	r7, r1
 8006970:	4614      	mov	r4, r2
 8006972:	18d5      	adds	r5, r2, r3
 8006974:	42ac      	cmp	r4, r5
 8006976:	d101      	bne.n	800697c <__sfputs_r+0x12>
 8006978:	2000      	movs	r0, #0
 800697a:	e007      	b.n	800698c <__sfputs_r+0x22>
 800697c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006980:	463a      	mov	r2, r7
 8006982:	4630      	mov	r0, r6
 8006984:	f7ff ffda 	bl	800693c <__sfputc_r>
 8006988:	1c43      	adds	r3, r0, #1
 800698a:	d1f3      	bne.n	8006974 <__sfputs_r+0xa>
 800698c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006990 <_vfiprintf_r>:
 8006990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006994:	460d      	mov	r5, r1
 8006996:	b09d      	sub	sp, #116	; 0x74
 8006998:	4614      	mov	r4, r2
 800699a:	4698      	mov	r8, r3
 800699c:	4606      	mov	r6, r0
 800699e:	b118      	cbz	r0, 80069a8 <_vfiprintf_r+0x18>
 80069a0:	6983      	ldr	r3, [r0, #24]
 80069a2:	b90b      	cbnz	r3, 80069a8 <_vfiprintf_r+0x18>
 80069a4:	f000 fcaa 	bl	80072fc <__sinit>
 80069a8:	4b89      	ldr	r3, [pc, #548]	; (8006bd0 <_vfiprintf_r+0x240>)
 80069aa:	429d      	cmp	r5, r3
 80069ac:	d11b      	bne.n	80069e6 <_vfiprintf_r+0x56>
 80069ae:	6875      	ldr	r5, [r6, #4]
 80069b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069b2:	07d9      	lsls	r1, r3, #31
 80069b4:	d405      	bmi.n	80069c2 <_vfiprintf_r+0x32>
 80069b6:	89ab      	ldrh	r3, [r5, #12]
 80069b8:	059a      	lsls	r2, r3, #22
 80069ba:	d402      	bmi.n	80069c2 <_vfiprintf_r+0x32>
 80069bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069be:	f000 fd3b 	bl	8007438 <__retarget_lock_acquire_recursive>
 80069c2:	89ab      	ldrh	r3, [r5, #12]
 80069c4:	071b      	lsls	r3, r3, #28
 80069c6:	d501      	bpl.n	80069cc <_vfiprintf_r+0x3c>
 80069c8:	692b      	ldr	r3, [r5, #16]
 80069ca:	b9eb      	cbnz	r3, 8006a08 <_vfiprintf_r+0x78>
 80069cc:	4629      	mov	r1, r5
 80069ce:	4630      	mov	r0, r6
 80069d0:	f000 fb04 	bl	8006fdc <__swsetup_r>
 80069d4:	b1c0      	cbz	r0, 8006a08 <_vfiprintf_r+0x78>
 80069d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069d8:	07dc      	lsls	r4, r3, #31
 80069da:	d50e      	bpl.n	80069fa <_vfiprintf_r+0x6a>
 80069dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069e0:	b01d      	add	sp, #116	; 0x74
 80069e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e6:	4b7b      	ldr	r3, [pc, #492]	; (8006bd4 <_vfiprintf_r+0x244>)
 80069e8:	429d      	cmp	r5, r3
 80069ea:	d101      	bne.n	80069f0 <_vfiprintf_r+0x60>
 80069ec:	68b5      	ldr	r5, [r6, #8]
 80069ee:	e7df      	b.n	80069b0 <_vfiprintf_r+0x20>
 80069f0:	4b79      	ldr	r3, [pc, #484]	; (8006bd8 <_vfiprintf_r+0x248>)
 80069f2:	429d      	cmp	r5, r3
 80069f4:	bf08      	it	eq
 80069f6:	68f5      	ldreq	r5, [r6, #12]
 80069f8:	e7da      	b.n	80069b0 <_vfiprintf_r+0x20>
 80069fa:	89ab      	ldrh	r3, [r5, #12]
 80069fc:	0598      	lsls	r0, r3, #22
 80069fe:	d4ed      	bmi.n	80069dc <_vfiprintf_r+0x4c>
 8006a00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a02:	f000 fd1a 	bl	800743a <__retarget_lock_release_recursive>
 8006a06:	e7e9      	b.n	80069dc <_vfiprintf_r+0x4c>
 8006a08:	2300      	movs	r3, #0
 8006a0a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a0c:	2320      	movs	r3, #32
 8006a0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a12:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a16:	2330      	movs	r3, #48	; 0x30
 8006a18:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006bdc <_vfiprintf_r+0x24c>
 8006a1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a20:	f04f 0901 	mov.w	r9, #1
 8006a24:	4623      	mov	r3, r4
 8006a26:	469a      	mov	sl, r3
 8006a28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a2c:	b10a      	cbz	r2, 8006a32 <_vfiprintf_r+0xa2>
 8006a2e:	2a25      	cmp	r2, #37	; 0x25
 8006a30:	d1f9      	bne.n	8006a26 <_vfiprintf_r+0x96>
 8006a32:	ebba 0b04 	subs.w	fp, sl, r4
 8006a36:	d00b      	beq.n	8006a50 <_vfiprintf_r+0xc0>
 8006a38:	465b      	mov	r3, fp
 8006a3a:	4622      	mov	r2, r4
 8006a3c:	4629      	mov	r1, r5
 8006a3e:	4630      	mov	r0, r6
 8006a40:	f7ff ff93 	bl	800696a <__sfputs_r>
 8006a44:	3001      	adds	r0, #1
 8006a46:	f000 80aa 	beq.w	8006b9e <_vfiprintf_r+0x20e>
 8006a4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a4c:	445a      	add	r2, fp
 8006a4e:	9209      	str	r2, [sp, #36]	; 0x24
 8006a50:	f89a 3000 	ldrb.w	r3, [sl]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f000 80a2 	beq.w	8006b9e <_vfiprintf_r+0x20e>
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a64:	f10a 0a01 	add.w	sl, sl, #1
 8006a68:	9304      	str	r3, [sp, #16]
 8006a6a:	9307      	str	r3, [sp, #28]
 8006a6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a70:	931a      	str	r3, [sp, #104]	; 0x68
 8006a72:	4654      	mov	r4, sl
 8006a74:	2205      	movs	r2, #5
 8006a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a7a:	4858      	ldr	r0, [pc, #352]	; (8006bdc <_vfiprintf_r+0x24c>)
 8006a7c:	f7f9 fbc8 	bl	8000210 <memchr>
 8006a80:	9a04      	ldr	r2, [sp, #16]
 8006a82:	b9d8      	cbnz	r0, 8006abc <_vfiprintf_r+0x12c>
 8006a84:	06d1      	lsls	r1, r2, #27
 8006a86:	bf44      	itt	mi
 8006a88:	2320      	movmi	r3, #32
 8006a8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a8e:	0713      	lsls	r3, r2, #28
 8006a90:	bf44      	itt	mi
 8006a92:	232b      	movmi	r3, #43	; 0x2b
 8006a94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a98:	f89a 3000 	ldrb.w	r3, [sl]
 8006a9c:	2b2a      	cmp	r3, #42	; 0x2a
 8006a9e:	d015      	beq.n	8006acc <_vfiprintf_r+0x13c>
 8006aa0:	9a07      	ldr	r2, [sp, #28]
 8006aa2:	4654      	mov	r4, sl
 8006aa4:	2000      	movs	r0, #0
 8006aa6:	f04f 0c0a 	mov.w	ip, #10
 8006aaa:	4621      	mov	r1, r4
 8006aac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ab0:	3b30      	subs	r3, #48	; 0x30
 8006ab2:	2b09      	cmp	r3, #9
 8006ab4:	d94e      	bls.n	8006b54 <_vfiprintf_r+0x1c4>
 8006ab6:	b1b0      	cbz	r0, 8006ae6 <_vfiprintf_r+0x156>
 8006ab8:	9207      	str	r2, [sp, #28]
 8006aba:	e014      	b.n	8006ae6 <_vfiprintf_r+0x156>
 8006abc:	eba0 0308 	sub.w	r3, r0, r8
 8006ac0:	fa09 f303 	lsl.w	r3, r9, r3
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	9304      	str	r3, [sp, #16]
 8006ac8:	46a2      	mov	sl, r4
 8006aca:	e7d2      	b.n	8006a72 <_vfiprintf_r+0xe2>
 8006acc:	9b03      	ldr	r3, [sp, #12]
 8006ace:	1d19      	adds	r1, r3, #4
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	9103      	str	r1, [sp, #12]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	bfbb      	ittet	lt
 8006ad8:	425b      	neglt	r3, r3
 8006ada:	f042 0202 	orrlt.w	r2, r2, #2
 8006ade:	9307      	strge	r3, [sp, #28]
 8006ae0:	9307      	strlt	r3, [sp, #28]
 8006ae2:	bfb8      	it	lt
 8006ae4:	9204      	strlt	r2, [sp, #16]
 8006ae6:	7823      	ldrb	r3, [r4, #0]
 8006ae8:	2b2e      	cmp	r3, #46	; 0x2e
 8006aea:	d10c      	bne.n	8006b06 <_vfiprintf_r+0x176>
 8006aec:	7863      	ldrb	r3, [r4, #1]
 8006aee:	2b2a      	cmp	r3, #42	; 0x2a
 8006af0:	d135      	bne.n	8006b5e <_vfiprintf_r+0x1ce>
 8006af2:	9b03      	ldr	r3, [sp, #12]
 8006af4:	1d1a      	adds	r2, r3, #4
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	9203      	str	r2, [sp, #12]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	bfb8      	it	lt
 8006afe:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006b02:	3402      	adds	r4, #2
 8006b04:	9305      	str	r3, [sp, #20]
 8006b06:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006bec <_vfiprintf_r+0x25c>
 8006b0a:	7821      	ldrb	r1, [r4, #0]
 8006b0c:	2203      	movs	r2, #3
 8006b0e:	4650      	mov	r0, sl
 8006b10:	f7f9 fb7e 	bl	8000210 <memchr>
 8006b14:	b140      	cbz	r0, 8006b28 <_vfiprintf_r+0x198>
 8006b16:	2340      	movs	r3, #64	; 0x40
 8006b18:	eba0 000a 	sub.w	r0, r0, sl
 8006b1c:	fa03 f000 	lsl.w	r0, r3, r0
 8006b20:	9b04      	ldr	r3, [sp, #16]
 8006b22:	4303      	orrs	r3, r0
 8006b24:	3401      	adds	r4, #1
 8006b26:	9304      	str	r3, [sp, #16]
 8006b28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b2c:	482c      	ldr	r0, [pc, #176]	; (8006be0 <_vfiprintf_r+0x250>)
 8006b2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b32:	2206      	movs	r2, #6
 8006b34:	f7f9 fb6c 	bl	8000210 <memchr>
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	d03f      	beq.n	8006bbc <_vfiprintf_r+0x22c>
 8006b3c:	4b29      	ldr	r3, [pc, #164]	; (8006be4 <_vfiprintf_r+0x254>)
 8006b3e:	bb1b      	cbnz	r3, 8006b88 <_vfiprintf_r+0x1f8>
 8006b40:	9b03      	ldr	r3, [sp, #12]
 8006b42:	3307      	adds	r3, #7
 8006b44:	f023 0307 	bic.w	r3, r3, #7
 8006b48:	3308      	adds	r3, #8
 8006b4a:	9303      	str	r3, [sp, #12]
 8006b4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b4e:	443b      	add	r3, r7
 8006b50:	9309      	str	r3, [sp, #36]	; 0x24
 8006b52:	e767      	b.n	8006a24 <_vfiprintf_r+0x94>
 8006b54:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b58:	460c      	mov	r4, r1
 8006b5a:	2001      	movs	r0, #1
 8006b5c:	e7a5      	b.n	8006aaa <_vfiprintf_r+0x11a>
 8006b5e:	2300      	movs	r3, #0
 8006b60:	3401      	adds	r4, #1
 8006b62:	9305      	str	r3, [sp, #20]
 8006b64:	4619      	mov	r1, r3
 8006b66:	f04f 0c0a 	mov.w	ip, #10
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b70:	3a30      	subs	r2, #48	; 0x30
 8006b72:	2a09      	cmp	r2, #9
 8006b74:	d903      	bls.n	8006b7e <_vfiprintf_r+0x1ee>
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d0c5      	beq.n	8006b06 <_vfiprintf_r+0x176>
 8006b7a:	9105      	str	r1, [sp, #20]
 8006b7c:	e7c3      	b.n	8006b06 <_vfiprintf_r+0x176>
 8006b7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b82:	4604      	mov	r4, r0
 8006b84:	2301      	movs	r3, #1
 8006b86:	e7f0      	b.n	8006b6a <_vfiprintf_r+0x1da>
 8006b88:	ab03      	add	r3, sp, #12
 8006b8a:	9300      	str	r3, [sp, #0]
 8006b8c:	462a      	mov	r2, r5
 8006b8e:	4b16      	ldr	r3, [pc, #88]	; (8006be8 <_vfiprintf_r+0x258>)
 8006b90:	a904      	add	r1, sp, #16
 8006b92:	4630      	mov	r0, r6
 8006b94:	f3af 8000 	nop.w
 8006b98:	4607      	mov	r7, r0
 8006b9a:	1c78      	adds	r0, r7, #1
 8006b9c:	d1d6      	bne.n	8006b4c <_vfiprintf_r+0x1bc>
 8006b9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ba0:	07d9      	lsls	r1, r3, #31
 8006ba2:	d405      	bmi.n	8006bb0 <_vfiprintf_r+0x220>
 8006ba4:	89ab      	ldrh	r3, [r5, #12]
 8006ba6:	059a      	lsls	r2, r3, #22
 8006ba8:	d402      	bmi.n	8006bb0 <_vfiprintf_r+0x220>
 8006baa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bac:	f000 fc45 	bl	800743a <__retarget_lock_release_recursive>
 8006bb0:	89ab      	ldrh	r3, [r5, #12]
 8006bb2:	065b      	lsls	r3, r3, #25
 8006bb4:	f53f af12 	bmi.w	80069dc <_vfiprintf_r+0x4c>
 8006bb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bba:	e711      	b.n	80069e0 <_vfiprintf_r+0x50>
 8006bbc:	ab03      	add	r3, sp, #12
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	462a      	mov	r2, r5
 8006bc2:	4b09      	ldr	r3, [pc, #36]	; (8006be8 <_vfiprintf_r+0x258>)
 8006bc4:	a904      	add	r1, sp, #16
 8006bc6:	4630      	mov	r0, r6
 8006bc8:	f000 f880 	bl	8006ccc <_printf_i>
 8006bcc:	e7e4      	b.n	8006b98 <_vfiprintf_r+0x208>
 8006bce:	bf00      	nop
 8006bd0:	08007c9c 	.word	0x08007c9c
 8006bd4:	08007cbc 	.word	0x08007cbc
 8006bd8:	08007c7c 	.word	0x08007c7c
 8006bdc:	08007c48 	.word	0x08007c48
 8006be0:	08007c52 	.word	0x08007c52
 8006be4:	00000000 	.word	0x00000000
 8006be8:	0800696b 	.word	0x0800696b
 8006bec:	08007c4e 	.word	0x08007c4e

08006bf0 <_printf_common>:
 8006bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf4:	4616      	mov	r6, r2
 8006bf6:	4699      	mov	r9, r3
 8006bf8:	688a      	ldr	r2, [r1, #8]
 8006bfa:	690b      	ldr	r3, [r1, #16]
 8006bfc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c00:	4293      	cmp	r3, r2
 8006c02:	bfb8      	it	lt
 8006c04:	4613      	movlt	r3, r2
 8006c06:	6033      	str	r3, [r6, #0]
 8006c08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c0c:	4607      	mov	r7, r0
 8006c0e:	460c      	mov	r4, r1
 8006c10:	b10a      	cbz	r2, 8006c16 <_printf_common+0x26>
 8006c12:	3301      	adds	r3, #1
 8006c14:	6033      	str	r3, [r6, #0]
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	0699      	lsls	r1, r3, #26
 8006c1a:	bf42      	ittt	mi
 8006c1c:	6833      	ldrmi	r3, [r6, #0]
 8006c1e:	3302      	addmi	r3, #2
 8006c20:	6033      	strmi	r3, [r6, #0]
 8006c22:	6825      	ldr	r5, [r4, #0]
 8006c24:	f015 0506 	ands.w	r5, r5, #6
 8006c28:	d106      	bne.n	8006c38 <_printf_common+0x48>
 8006c2a:	f104 0a19 	add.w	sl, r4, #25
 8006c2e:	68e3      	ldr	r3, [r4, #12]
 8006c30:	6832      	ldr	r2, [r6, #0]
 8006c32:	1a9b      	subs	r3, r3, r2
 8006c34:	42ab      	cmp	r3, r5
 8006c36:	dc26      	bgt.n	8006c86 <_printf_common+0x96>
 8006c38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c3c:	1e13      	subs	r3, r2, #0
 8006c3e:	6822      	ldr	r2, [r4, #0]
 8006c40:	bf18      	it	ne
 8006c42:	2301      	movne	r3, #1
 8006c44:	0692      	lsls	r2, r2, #26
 8006c46:	d42b      	bmi.n	8006ca0 <_printf_common+0xb0>
 8006c48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c4c:	4649      	mov	r1, r9
 8006c4e:	4638      	mov	r0, r7
 8006c50:	47c0      	blx	r8
 8006c52:	3001      	adds	r0, #1
 8006c54:	d01e      	beq.n	8006c94 <_printf_common+0xa4>
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	68e5      	ldr	r5, [r4, #12]
 8006c5a:	6832      	ldr	r2, [r6, #0]
 8006c5c:	f003 0306 	and.w	r3, r3, #6
 8006c60:	2b04      	cmp	r3, #4
 8006c62:	bf08      	it	eq
 8006c64:	1aad      	subeq	r5, r5, r2
 8006c66:	68a3      	ldr	r3, [r4, #8]
 8006c68:	6922      	ldr	r2, [r4, #16]
 8006c6a:	bf0c      	ite	eq
 8006c6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c70:	2500      	movne	r5, #0
 8006c72:	4293      	cmp	r3, r2
 8006c74:	bfc4      	itt	gt
 8006c76:	1a9b      	subgt	r3, r3, r2
 8006c78:	18ed      	addgt	r5, r5, r3
 8006c7a:	2600      	movs	r6, #0
 8006c7c:	341a      	adds	r4, #26
 8006c7e:	42b5      	cmp	r5, r6
 8006c80:	d11a      	bne.n	8006cb8 <_printf_common+0xc8>
 8006c82:	2000      	movs	r0, #0
 8006c84:	e008      	b.n	8006c98 <_printf_common+0xa8>
 8006c86:	2301      	movs	r3, #1
 8006c88:	4652      	mov	r2, sl
 8006c8a:	4649      	mov	r1, r9
 8006c8c:	4638      	mov	r0, r7
 8006c8e:	47c0      	blx	r8
 8006c90:	3001      	adds	r0, #1
 8006c92:	d103      	bne.n	8006c9c <_printf_common+0xac>
 8006c94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c9c:	3501      	adds	r5, #1
 8006c9e:	e7c6      	b.n	8006c2e <_printf_common+0x3e>
 8006ca0:	18e1      	adds	r1, r4, r3
 8006ca2:	1c5a      	adds	r2, r3, #1
 8006ca4:	2030      	movs	r0, #48	; 0x30
 8006ca6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006caa:	4422      	add	r2, r4
 8006cac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cb0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cb4:	3302      	adds	r3, #2
 8006cb6:	e7c7      	b.n	8006c48 <_printf_common+0x58>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	4622      	mov	r2, r4
 8006cbc:	4649      	mov	r1, r9
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	47c0      	blx	r8
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	d0e6      	beq.n	8006c94 <_printf_common+0xa4>
 8006cc6:	3601      	adds	r6, #1
 8006cc8:	e7d9      	b.n	8006c7e <_printf_common+0x8e>
	...

08006ccc <_printf_i>:
 8006ccc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cd0:	7e0f      	ldrb	r7, [r1, #24]
 8006cd2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006cd4:	2f78      	cmp	r7, #120	; 0x78
 8006cd6:	4691      	mov	r9, r2
 8006cd8:	4680      	mov	r8, r0
 8006cda:	460c      	mov	r4, r1
 8006cdc:	469a      	mov	sl, r3
 8006cde:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006ce2:	d807      	bhi.n	8006cf4 <_printf_i+0x28>
 8006ce4:	2f62      	cmp	r7, #98	; 0x62
 8006ce6:	d80a      	bhi.n	8006cfe <_printf_i+0x32>
 8006ce8:	2f00      	cmp	r7, #0
 8006cea:	f000 80d8 	beq.w	8006e9e <_printf_i+0x1d2>
 8006cee:	2f58      	cmp	r7, #88	; 0x58
 8006cf0:	f000 80a3 	beq.w	8006e3a <_printf_i+0x16e>
 8006cf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cf8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006cfc:	e03a      	b.n	8006d74 <_printf_i+0xa8>
 8006cfe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d02:	2b15      	cmp	r3, #21
 8006d04:	d8f6      	bhi.n	8006cf4 <_printf_i+0x28>
 8006d06:	a101      	add	r1, pc, #4	; (adr r1, 8006d0c <_printf_i+0x40>)
 8006d08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d0c:	08006d65 	.word	0x08006d65
 8006d10:	08006d79 	.word	0x08006d79
 8006d14:	08006cf5 	.word	0x08006cf5
 8006d18:	08006cf5 	.word	0x08006cf5
 8006d1c:	08006cf5 	.word	0x08006cf5
 8006d20:	08006cf5 	.word	0x08006cf5
 8006d24:	08006d79 	.word	0x08006d79
 8006d28:	08006cf5 	.word	0x08006cf5
 8006d2c:	08006cf5 	.word	0x08006cf5
 8006d30:	08006cf5 	.word	0x08006cf5
 8006d34:	08006cf5 	.word	0x08006cf5
 8006d38:	08006e85 	.word	0x08006e85
 8006d3c:	08006da9 	.word	0x08006da9
 8006d40:	08006e67 	.word	0x08006e67
 8006d44:	08006cf5 	.word	0x08006cf5
 8006d48:	08006cf5 	.word	0x08006cf5
 8006d4c:	08006ea7 	.word	0x08006ea7
 8006d50:	08006cf5 	.word	0x08006cf5
 8006d54:	08006da9 	.word	0x08006da9
 8006d58:	08006cf5 	.word	0x08006cf5
 8006d5c:	08006cf5 	.word	0x08006cf5
 8006d60:	08006e6f 	.word	0x08006e6f
 8006d64:	682b      	ldr	r3, [r5, #0]
 8006d66:	1d1a      	adds	r2, r3, #4
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	602a      	str	r2, [r5, #0]
 8006d6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d74:	2301      	movs	r3, #1
 8006d76:	e0a3      	b.n	8006ec0 <_printf_i+0x1f4>
 8006d78:	6820      	ldr	r0, [r4, #0]
 8006d7a:	6829      	ldr	r1, [r5, #0]
 8006d7c:	0606      	lsls	r6, r0, #24
 8006d7e:	f101 0304 	add.w	r3, r1, #4
 8006d82:	d50a      	bpl.n	8006d9a <_printf_i+0xce>
 8006d84:	680e      	ldr	r6, [r1, #0]
 8006d86:	602b      	str	r3, [r5, #0]
 8006d88:	2e00      	cmp	r6, #0
 8006d8a:	da03      	bge.n	8006d94 <_printf_i+0xc8>
 8006d8c:	232d      	movs	r3, #45	; 0x2d
 8006d8e:	4276      	negs	r6, r6
 8006d90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d94:	485e      	ldr	r0, [pc, #376]	; (8006f10 <_printf_i+0x244>)
 8006d96:	230a      	movs	r3, #10
 8006d98:	e019      	b.n	8006dce <_printf_i+0x102>
 8006d9a:	680e      	ldr	r6, [r1, #0]
 8006d9c:	602b      	str	r3, [r5, #0]
 8006d9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006da2:	bf18      	it	ne
 8006da4:	b236      	sxthne	r6, r6
 8006da6:	e7ef      	b.n	8006d88 <_printf_i+0xbc>
 8006da8:	682b      	ldr	r3, [r5, #0]
 8006daa:	6820      	ldr	r0, [r4, #0]
 8006dac:	1d19      	adds	r1, r3, #4
 8006dae:	6029      	str	r1, [r5, #0]
 8006db0:	0601      	lsls	r1, r0, #24
 8006db2:	d501      	bpl.n	8006db8 <_printf_i+0xec>
 8006db4:	681e      	ldr	r6, [r3, #0]
 8006db6:	e002      	b.n	8006dbe <_printf_i+0xf2>
 8006db8:	0646      	lsls	r6, r0, #25
 8006dba:	d5fb      	bpl.n	8006db4 <_printf_i+0xe8>
 8006dbc:	881e      	ldrh	r6, [r3, #0]
 8006dbe:	4854      	ldr	r0, [pc, #336]	; (8006f10 <_printf_i+0x244>)
 8006dc0:	2f6f      	cmp	r7, #111	; 0x6f
 8006dc2:	bf0c      	ite	eq
 8006dc4:	2308      	moveq	r3, #8
 8006dc6:	230a      	movne	r3, #10
 8006dc8:	2100      	movs	r1, #0
 8006dca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006dce:	6865      	ldr	r5, [r4, #4]
 8006dd0:	60a5      	str	r5, [r4, #8]
 8006dd2:	2d00      	cmp	r5, #0
 8006dd4:	bfa2      	ittt	ge
 8006dd6:	6821      	ldrge	r1, [r4, #0]
 8006dd8:	f021 0104 	bicge.w	r1, r1, #4
 8006ddc:	6021      	strge	r1, [r4, #0]
 8006dde:	b90e      	cbnz	r6, 8006de4 <_printf_i+0x118>
 8006de0:	2d00      	cmp	r5, #0
 8006de2:	d04d      	beq.n	8006e80 <_printf_i+0x1b4>
 8006de4:	4615      	mov	r5, r2
 8006de6:	fbb6 f1f3 	udiv	r1, r6, r3
 8006dea:	fb03 6711 	mls	r7, r3, r1, r6
 8006dee:	5dc7      	ldrb	r7, [r0, r7]
 8006df0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006df4:	4637      	mov	r7, r6
 8006df6:	42bb      	cmp	r3, r7
 8006df8:	460e      	mov	r6, r1
 8006dfa:	d9f4      	bls.n	8006de6 <_printf_i+0x11a>
 8006dfc:	2b08      	cmp	r3, #8
 8006dfe:	d10b      	bne.n	8006e18 <_printf_i+0x14c>
 8006e00:	6823      	ldr	r3, [r4, #0]
 8006e02:	07de      	lsls	r6, r3, #31
 8006e04:	d508      	bpl.n	8006e18 <_printf_i+0x14c>
 8006e06:	6923      	ldr	r3, [r4, #16]
 8006e08:	6861      	ldr	r1, [r4, #4]
 8006e0a:	4299      	cmp	r1, r3
 8006e0c:	bfde      	ittt	le
 8006e0e:	2330      	movle	r3, #48	; 0x30
 8006e10:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e14:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006e18:	1b52      	subs	r2, r2, r5
 8006e1a:	6122      	str	r2, [r4, #16]
 8006e1c:	f8cd a000 	str.w	sl, [sp]
 8006e20:	464b      	mov	r3, r9
 8006e22:	aa03      	add	r2, sp, #12
 8006e24:	4621      	mov	r1, r4
 8006e26:	4640      	mov	r0, r8
 8006e28:	f7ff fee2 	bl	8006bf0 <_printf_common>
 8006e2c:	3001      	adds	r0, #1
 8006e2e:	d14c      	bne.n	8006eca <_printf_i+0x1fe>
 8006e30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e34:	b004      	add	sp, #16
 8006e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e3a:	4835      	ldr	r0, [pc, #212]	; (8006f10 <_printf_i+0x244>)
 8006e3c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006e40:	6829      	ldr	r1, [r5, #0]
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e48:	6029      	str	r1, [r5, #0]
 8006e4a:	061d      	lsls	r5, r3, #24
 8006e4c:	d514      	bpl.n	8006e78 <_printf_i+0x1ac>
 8006e4e:	07df      	lsls	r7, r3, #31
 8006e50:	bf44      	itt	mi
 8006e52:	f043 0320 	orrmi.w	r3, r3, #32
 8006e56:	6023      	strmi	r3, [r4, #0]
 8006e58:	b91e      	cbnz	r6, 8006e62 <_printf_i+0x196>
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	f023 0320 	bic.w	r3, r3, #32
 8006e60:	6023      	str	r3, [r4, #0]
 8006e62:	2310      	movs	r3, #16
 8006e64:	e7b0      	b.n	8006dc8 <_printf_i+0xfc>
 8006e66:	6823      	ldr	r3, [r4, #0]
 8006e68:	f043 0320 	orr.w	r3, r3, #32
 8006e6c:	6023      	str	r3, [r4, #0]
 8006e6e:	2378      	movs	r3, #120	; 0x78
 8006e70:	4828      	ldr	r0, [pc, #160]	; (8006f14 <_printf_i+0x248>)
 8006e72:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e76:	e7e3      	b.n	8006e40 <_printf_i+0x174>
 8006e78:	0659      	lsls	r1, r3, #25
 8006e7a:	bf48      	it	mi
 8006e7c:	b2b6      	uxthmi	r6, r6
 8006e7e:	e7e6      	b.n	8006e4e <_printf_i+0x182>
 8006e80:	4615      	mov	r5, r2
 8006e82:	e7bb      	b.n	8006dfc <_printf_i+0x130>
 8006e84:	682b      	ldr	r3, [r5, #0]
 8006e86:	6826      	ldr	r6, [r4, #0]
 8006e88:	6961      	ldr	r1, [r4, #20]
 8006e8a:	1d18      	adds	r0, r3, #4
 8006e8c:	6028      	str	r0, [r5, #0]
 8006e8e:	0635      	lsls	r5, r6, #24
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	d501      	bpl.n	8006e98 <_printf_i+0x1cc>
 8006e94:	6019      	str	r1, [r3, #0]
 8006e96:	e002      	b.n	8006e9e <_printf_i+0x1d2>
 8006e98:	0670      	lsls	r0, r6, #25
 8006e9a:	d5fb      	bpl.n	8006e94 <_printf_i+0x1c8>
 8006e9c:	8019      	strh	r1, [r3, #0]
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	6123      	str	r3, [r4, #16]
 8006ea2:	4615      	mov	r5, r2
 8006ea4:	e7ba      	b.n	8006e1c <_printf_i+0x150>
 8006ea6:	682b      	ldr	r3, [r5, #0]
 8006ea8:	1d1a      	adds	r2, r3, #4
 8006eaa:	602a      	str	r2, [r5, #0]
 8006eac:	681d      	ldr	r5, [r3, #0]
 8006eae:	6862      	ldr	r2, [r4, #4]
 8006eb0:	2100      	movs	r1, #0
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	f7f9 f9ac 	bl	8000210 <memchr>
 8006eb8:	b108      	cbz	r0, 8006ebe <_printf_i+0x1f2>
 8006eba:	1b40      	subs	r0, r0, r5
 8006ebc:	6060      	str	r0, [r4, #4]
 8006ebe:	6863      	ldr	r3, [r4, #4]
 8006ec0:	6123      	str	r3, [r4, #16]
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ec8:	e7a8      	b.n	8006e1c <_printf_i+0x150>
 8006eca:	6923      	ldr	r3, [r4, #16]
 8006ecc:	462a      	mov	r2, r5
 8006ece:	4649      	mov	r1, r9
 8006ed0:	4640      	mov	r0, r8
 8006ed2:	47d0      	blx	sl
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	d0ab      	beq.n	8006e30 <_printf_i+0x164>
 8006ed8:	6823      	ldr	r3, [r4, #0]
 8006eda:	079b      	lsls	r3, r3, #30
 8006edc:	d413      	bmi.n	8006f06 <_printf_i+0x23a>
 8006ede:	68e0      	ldr	r0, [r4, #12]
 8006ee0:	9b03      	ldr	r3, [sp, #12]
 8006ee2:	4298      	cmp	r0, r3
 8006ee4:	bfb8      	it	lt
 8006ee6:	4618      	movlt	r0, r3
 8006ee8:	e7a4      	b.n	8006e34 <_printf_i+0x168>
 8006eea:	2301      	movs	r3, #1
 8006eec:	4632      	mov	r2, r6
 8006eee:	4649      	mov	r1, r9
 8006ef0:	4640      	mov	r0, r8
 8006ef2:	47d0      	blx	sl
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	d09b      	beq.n	8006e30 <_printf_i+0x164>
 8006ef8:	3501      	adds	r5, #1
 8006efa:	68e3      	ldr	r3, [r4, #12]
 8006efc:	9903      	ldr	r1, [sp, #12]
 8006efe:	1a5b      	subs	r3, r3, r1
 8006f00:	42ab      	cmp	r3, r5
 8006f02:	dcf2      	bgt.n	8006eea <_printf_i+0x21e>
 8006f04:	e7eb      	b.n	8006ede <_printf_i+0x212>
 8006f06:	2500      	movs	r5, #0
 8006f08:	f104 0619 	add.w	r6, r4, #25
 8006f0c:	e7f5      	b.n	8006efa <_printf_i+0x22e>
 8006f0e:	bf00      	nop
 8006f10:	08007c59 	.word	0x08007c59
 8006f14:	08007c6a 	.word	0x08007c6a

08006f18 <_sbrk_r>:
 8006f18:	b538      	push	{r3, r4, r5, lr}
 8006f1a:	4d06      	ldr	r5, [pc, #24]	; (8006f34 <_sbrk_r+0x1c>)
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	4604      	mov	r4, r0
 8006f20:	4608      	mov	r0, r1
 8006f22:	602b      	str	r3, [r5, #0]
 8006f24:	f7fa fd5e 	bl	80019e4 <_sbrk>
 8006f28:	1c43      	adds	r3, r0, #1
 8006f2a:	d102      	bne.n	8006f32 <_sbrk_r+0x1a>
 8006f2c:	682b      	ldr	r3, [r5, #0]
 8006f2e:	b103      	cbz	r3, 8006f32 <_sbrk_r+0x1a>
 8006f30:	6023      	str	r3, [r4, #0]
 8006f32:	bd38      	pop	{r3, r4, r5, pc}
 8006f34:	2000084c 	.word	0x2000084c

08006f38 <__swbuf_r>:
 8006f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f3a:	460e      	mov	r6, r1
 8006f3c:	4614      	mov	r4, r2
 8006f3e:	4605      	mov	r5, r0
 8006f40:	b118      	cbz	r0, 8006f4a <__swbuf_r+0x12>
 8006f42:	6983      	ldr	r3, [r0, #24]
 8006f44:	b90b      	cbnz	r3, 8006f4a <__swbuf_r+0x12>
 8006f46:	f000 f9d9 	bl	80072fc <__sinit>
 8006f4a:	4b21      	ldr	r3, [pc, #132]	; (8006fd0 <__swbuf_r+0x98>)
 8006f4c:	429c      	cmp	r4, r3
 8006f4e:	d12b      	bne.n	8006fa8 <__swbuf_r+0x70>
 8006f50:	686c      	ldr	r4, [r5, #4]
 8006f52:	69a3      	ldr	r3, [r4, #24]
 8006f54:	60a3      	str	r3, [r4, #8]
 8006f56:	89a3      	ldrh	r3, [r4, #12]
 8006f58:	071a      	lsls	r2, r3, #28
 8006f5a:	d52f      	bpl.n	8006fbc <__swbuf_r+0x84>
 8006f5c:	6923      	ldr	r3, [r4, #16]
 8006f5e:	b36b      	cbz	r3, 8006fbc <__swbuf_r+0x84>
 8006f60:	6923      	ldr	r3, [r4, #16]
 8006f62:	6820      	ldr	r0, [r4, #0]
 8006f64:	1ac0      	subs	r0, r0, r3
 8006f66:	6963      	ldr	r3, [r4, #20]
 8006f68:	b2f6      	uxtb	r6, r6
 8006f6a:	4283      	cmp	r3, r0
 8006f6c:	4637      	mov	r7, r6
 8006f6e:	dc04      	bgt.n	8006f7a <__swbuf_r+0x42>
 8006f70:	4621      	mov	r1, r4
 8006f72:	4628      	mov	r0, r5
 8006f74:	f000 f92e 	bl	80071d4 <_fflush_r>
 8006f78:	bb30      	cbnz	r0, 8006fc8 <__swbuf_r+0x90>
 8006f7a:	68a3      	ldr	r3, [r4, #8]
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	60a3      	str	r3, [r4, #8]
 8006f80:	6823      	ldr	r3, [r4, #0]
 8006f82:	1c5a      	adds	r2, r3, #1
 8006f84:	6022      	str	r2, [r4, #0]
 8006f86:	701e      	strb	r6, [r3, #0]
 8006f88:	6963      	ldr	r3, [r4, #20]
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	4283      	cmp	r3, r0
 8006f8e:	d004      	beq.n	8006f9a <__swbuf_r+0x62>
 8006f90:	89a3      	ldrh	r3, [r4, #12]
 8006f92:	07db      	lsls	r3, r3, #31
 8006f94:	d506      	bpl.n	8006fa4 <__swbuf_r+0x6c>
 8006f96:	2e0a      	cmp	r6, #10
 8006f98:	d104      	bne.n	8006fa4 <__swbuf_r+0x6c>
 8006f9a:	4621      	mov	r1, r4
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	f000 f919 	bl	80071d4 <_fflush_r>
 8006fa2:	b988      	cbnz	r0, 8006fc8 <__swbuf_r+0x90>
 8006fa4:	4638      	mov	r0, r7
 8006fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fa8:	4b0a      	ldr	r3, [pc, #40]	; (8006fd4 <__swbuf_r+0x9c>)
 8006faa:	429c      	cmp	r4, r3
 8006fac:	d101      	bne.n	8006fb2 <__swbuf_r+0x7a>
 8006fae:	68ac      	ldr	r4, [r5, #8]
 8006fb0:	e7cf      	b.n	8006f52 <__swbuf_r+0x1a>
 8006fb2:	4b09      	ldr	r3, [pc, #36]	; (8006fd8 <__swbuf_r+0xa0>)
 8006fb4:	429c      	cmp	r4, r3
 8006fb6:	bf08      	it	eq
 8006fb8:	68ec      	ldreq	r4, [r5, #12]
 8006fba:	e7ca      	b.n	8006f52 <__swbuf_r+0x1a>
 8006fbc:	4621      	mov	r1, r4
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	f000 f80c 	bl	8006fdc <__swsetup_r>
 8006fc4:	2800      	cmp	r0, #0
 8006fc6:	d0cb      	beq.n	8006f60 <__swbuf_r+0x28>
 8006fc8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006fcc:	e7ea      	b.n	8006fa4 <__swbuf_r+0x6c>
 8006fce:	bf00      	nop
 8006fd0:	08007c9c 	.word	0x08007c9c
 8006fd4:	08007cbc 	.word	0x08007cbc
 8006fd8:	08007c7c 	.word	0x08007c7c

08006fdc <__swsetup_r>:
 8006fdc:	4b32      	ldr	r3, [pc, #200]	; (80070a8 <__swsetup_r+0xcc>)
 8006fde:	b570      	push	{r4, r5, r6, lr}
 8006fe0:	681d      	ldr	r5, [r3, #0]
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	b125      	cbz	r5, 8006ff2 <__swsetup_r+0x16>
 8006fe8:	69ab      	ldr	r3, [r5, #24]
 8006fea:	b913      	cbnz	r3, 8006ff2 <__swsetup_r+0x16>
 8006fec:	4628      	mov	r0, r5
 8006fee:	f000 f985 	bl	80072fc <__sinit>
 8006ff2:	4b2e      	ldr	r3, [pc, #184]	; (80070ac <__swsetup_r+0xd0>)
 8006ff4:	429c      	cmp	r4, r3
 8006ff6:	d10f      	bne.n	8007018 <__swsetup_r+0x3c>
 8006ff8:	686c      	ldr	r4, [r5, #4]
 8006ffa:	89a3      	ldrh	r3, [r4, #12]
 8006ffc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007000:	0719      	lsls	r1, r3, #28
 8007002:	d42c      	bmi.n	800705e <__swsetup_r+0x82>
 8007004:	06dd      	lsls	r5, r3, #27
 8007006:	d411      	bmi.n	800702c <__swsetup_r+0x50>
 8007008:	2309      	movs	r3, #9
 800700a:	6033      	str	r3, [r6, #0]
 800700c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007010:	81a3      	strh	r3, [r4, #12]
 8007012:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007016:	e03e      	b.n	8007096 <__swsetup_r+0xba>
 8007018:	4b25      	ldr	r3, [pc, #148]	; (80070b0 <__swsetup_r+0xd4>)
 800701a:	429c      	cmp	r4, r3
 800701c:	d101      	bne.n	8007022 <__swsetup_r+0x46>
 800701e:	68ac      	ldr	r4, [r5, #8]
 8007020:	e7eb      	b.n	8006ffa <__swsetup_r+0x1e>
 8007022:	4b24      	ldr	r3, [pc, #144]	; (80070b4 <__swsetup_r+0xd8>)
 8007024:	429c      	cmp	r4, r3
 8007026:	bf08      	it	eq
 8007028:	68ec      	ldreq	r4, [r5, #12]
 800702a:	e7e6      	b.n	8006ffa <__swsetup_r+0x1e>
 800702c:	0758      	lsls	r0, r3, #29
 800702e:	d512      	bpl.n	8007056 <__swsetup_r+0x7a>
 8007030:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007032:	b141      	cbz	r1, 8007046 <__swsetup_r+0x6a>
 8007034:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007038:	4299      	cmp	r1, r3
 800703a:	d002      	beq.n	8007042 <__swsetup_r+0x66>
 800703c:	4630      	mov	r0, r6
 800703e:	f7ff fa41 	bl	80064c4 <_free_r>
 8007042:	2300      	movs	r3, #0
 8007044:	6363      	str	r3, [r4, #52]	; 0x34
 8007046:	89a3      	ldrh	r3, [r4, #12]
 8007048:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800704c:	81a3      	strh	r3, [r4, #12]
 800704e:	2300      	movs	r3, #0
 8007050:	6063      	str	r3, [r4, #4]
 8007052:	6923      	ldr	r3, [r4, #16]
 8007054:	6023      	str	r3, [r4, #0]
 8007056:	89a3      	ldrh	r3, [r4, #12]
 8007058:	f043 0308 	orr.w	r3, r3, #8
 800705c:	81a3      	strh	r3, [r4, #12]
 800705e:	6923      	ldr	r3, [r4, #16]
 8007060:	b94b      	cbnz	r3, 8007076 <__swsetup_r+0x9a>
 8007062:	89a3      	ldrh	r3, [r4, #12]
 8007064:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007068:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800706c:	d003      	beq.n	8007076 <__swsetup_r+0x9a>
 800706e:	4621      	mov	r1, r4
 8007070:	4630      	mov	r0, r6
 8007072:	f000 fa09 	bl	8007488 <__smakebuf_r>
 8007076:	89a0      	ldrh	r0, [r4, #12]
 8007078:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800707c:	f010 0301 	ands.w	r3, r0, #1
 8007080:	d00a      	beq.n	8007098 <__swsetup_r+0xbc>
 8007082:	2300      	movs	r3, #0
 8007084:	60a3      	str	r3, [r4, #8]
 8007086:	6963      	ldr	r3, [r4, #20]
 8007088:	425b      	negs	r3, r3
 800708a:	61a3      	str	r3, [r4, #24]
 800708c:	6923      	ldr	r3, [r4, #16]
 800708e:	b943      	cbnz	r3, 80070a2 <__swsetup_r+0xc6>
 8007090:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007094:	d1ba      	bne.n	800700c <__swsetup_r+0x30>
 8007096:	bd70      	pop	{r4, r5, r6, pc}
 8007098:	0781      	lsls	r1, r0, #30
 800709a:	bf58      	it	pl
 800709c:	6963      	ldrpl	r3, [r4, #20]
 800709e:	60a3      	str	r3, [r4, #8]
 80070a0:	e7f4      	b.n	800708c <__swsetup_r+0xb0>
 80070a2:	2000      	movs	r0, #0
 80070a4:	e7f7      	b.n	8007096 <__swsetup_r+0xba>
 80070a6:	bf00      	nop
 80070a8:	2000000c 	.word	0x2000000c
 80070ac:	08007c9c 	.word	0x08007c9c
 80070b0:	08007cbc 	.word	0x08007cbc
 80070b4:	08007c7c 	.word	0x08007c7c

080070b8 <abort>:
 80070b8:	b508      	push	{r3, lr}
 80070ba:	2006      	movs	r0, #6
 80070bc:	f000 faa2 	bl	8007604 <raise>
 80070c0:	2001      	movs	r0, #1
 80070c2:	f7fa fc17 	bl	80018f4 <_exit>
	...

080070c8 <__sflush_r>:
 80070c8:	898a      	ldrh	r2, [r1, #12]
 80070ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070ce:	4605      	mov	r5, r0
 80070d0:	0710      	lsls	r0, r2, #28
 80070d2:	460c      	mov	r4, r1
 80070d4:	d458      	bmi.n	8007188 <__sflush_r+0xc0>
 80070d6:	684b      	ldr	r3, [r1, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	dc05      	bgt.n	80070e8 <__sflush_r+0x20>
 80070dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80070de:	2b00      	cmp	r3, #0
 80070e0:	dc02      	bgt.n	80070e8 <__sflush_r+0x20>
 80070e2:	2000      	movs	r0, #0
 80070e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80070ea:	2e00      	cmp	r6, #0
 80070ec:	d0f9      	beq.n	80070e2 <__sflush_r+0x1a>
 80070ee:	2300      	movs	r3, #0
 80070f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80070f4:	682f      	ldr	r7, [r5, #0]
 80070f6:	602b      	str	r3, [r5, #0]
 80070f8:	d032      	beq.n	8007160 <__sflush_r+0x98>
 80070fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80070fc:	89a3      	ldrh	r3, [r4, #12]
 80070fe:	075a      	lsls	r2, r3, #29
 8007100:	d505      	bpl.n	800710e <__sflush_r+0x46>
 8007102:	6863      	ldr	r3, [r4, #4]
 8007104:	1ac0      	subs	r0, r0, r3
 8007106:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007108:	b10b      	cbz	r3, 800710e <__sflush_r+0x46>
 800710a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800710c:	1ac0      	subs	r0, r0, r3
 800710e:	2300      	movs	r3, #0
 8007110:	4602      	mov	r2, r0
 8007112:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007114:	6a21      	ldr	r1, [r4, #32]
 8007116:	4628      	mov	r0, r5
 8007118:	47b0      	blx	r6
 800711a:	1c43      	adds	r3, r0, #1
 800711c:	89a3      	ldrh	r3, [r4, #12]
 800711e:	d106      	bne.n	800712e <__sflush_r+0x66>
 8007120:	6829      	ldr	r1, [r5, #0]
 8007122:	291d      	cmp	r1, #29
 8007124:	d82c      	bhi.n	8007180 <__sflush_r+0xb8>
 8007126:	4a2a      	ldr	r2, [pc, #168]	; (80071d0 <__sflush_r+0x108>)
 8007128:	40ca      	lsrs	r2, r1
 800712a:	07d6      	lsls	r6, r2, #31
 800712c:	d528      	bpl.n	8007180 <__sflush_r+0xb8>
 800712e:	2200      	movs	r2, #0
 8007130:	6062      	str	r2, [r4, #4]
 8007132:	04d9      	lsls	r1, r3, #19
 8007134:	6922      	ldr	r2, [r4, #16]
 8007136:	6022      	str	r2, [r4, #0]
 8007138:	d504      	bpl.n	8007144 <__sflush_r+0x7c>
 800713a:	1c42      	adds	r2, r0, #1
 800713c:	d101      	bne.n	8007142 <__sflush_r+0x7a>
 800713e:	682b      	ldr	r3, [r5, #0]
 8007140:	b903      	cbnz	r3, 8007144 <__sflush_r+0x7c>
 8007142:	6560      	str	r0, [r4, #84]	; 0x54
 8007144:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007146:	602f      	str	r7, [r5, #0]
 8007148:	2900      	cmp	r1, #0
 800714a:	d0ca      	beq.n	80070e2 <__sflush_r+0x1a>
 800714c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007150:	4299      	cmp	r1, r3
 8007152:	d002      	beq.n	800715a <__sflush_r+0x92>
 8007154:	4628      	mov	r0, r5
 8007156:	f7ff f9b5 	bl	80064c4 <_free_r>
 800715a:	2000      	movs	r0, #0
 800715c:	6360      	str	r0, [r4, #52]	; 0x34
 800715e:	e7c1      	b.n	80070e4 <__sflush_r+0x1c>
 8007160:	6a21      	ldr	r1, [r4, #32]
 8007162:	2301      	movs	r3, #1
 8007164:	4628      	mov	r0, r5
 8007166:	47b0      	blx	r6
 8007168:	1c41      	adds	r1, r0, #1
 800716a:	d1c7      	bne.n	80070fc <__sflush_r+0x34>
 800716c:	682b      	ldr	r3, [r5, #0]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d0c4      	beq.n	80070fc <__sflush_r+0x34>
 8007172:	2b1d      	cmp	r3, #29
 8007174:	d001      	beq.n	800717a <__sflush_r+0xb2>
 8007176:	2b16      	cmp	r3, #22
 8007178:	d101      	bne.n	800717e <__sflush_r+0xb6>
 800717a:	602f      	str	r7, [r5, #0]
 800717c:	e7b1      	b.n	80070e2 <__sflush_r+0x1a>
 800717e:	89a3      	ldrh	r3, [r4, #12]
 8007180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007184:	81a3      	strh	r3, [r4, #12]
 8007186:	e7ad      	b.n	80070e4 <__sflush_r+0x1c>
 8007188:	690f      	ldr	r7, [r1, #16]
 800718a:	2f00      	cmp	r7, #0
 800718c:	d0a9      	beq.n	80070e2 <__sflush_r+0x1a>
 800718e:	0793      	lsls	r3, r2, #30
 8007190:	680e      	ldr	r6, [r1, #0]
 8007192:	bf08      	it	eq
 8007194:	694b      	ldreq	r3, [r1, #20]
 8007196:	600f      	str	r7, [r1, #0]
 8007198:	bf18      	it	ne
 800719a:	2300      	movne	r3, #0
 800719c:	eba6 0807 	sub.w	r8, r6, r7
 80071a0:	608b      	str	r3, [r1, #8]
 80071a2:	f1b8 0f00 	cmp.w	r8, #0
 80071a6:	dd9c      	ble.n	80070e2 <__sflush_r+0x1a>
 80071a8:	6a21      	ldr	r1, [r4, #32]
 80071aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80071ac:	4643      	mov	r3, r8
 80071ae:	463a      	mov	r2, r7
 80071b0:	4628      	mov	r0, r5
 80071b2:	47b0      	blx	r6
 80071b4:	2800      	cmp	r0, #0
 80071b6:	dc06      	bgt.n	80071c6 <__sflush_r+0xfe>
 80071b8:	89a3      	ldrh	r3, [r4, #12]
 80071ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071be:	81a3      	strh	r3, [r4, #12]
 80071c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071c4:	e78e      	b.n	80070e4 <__sflush_r+0x1c>
 80071c6:	4407      	add	r7, r0
 80071c8:	eba8 0800 	sub.w	r8, r8, r0
 80071cc:	e7e9      	b.n	80071a2 <__sflush_r+0xda>
 80071ce:	bf00      	nop
 80071d0:	20400001 	.word	0x20400001

080071d4 <_fflush_r>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	690b      	ldr	r3, [r1, #16]
 80071d8:	4605      	mov	r5, r0
 80071da:	460c      	mov	r4, r1
 80071dc:	b913      	cbnz	r3, 80071e4 <_fflush_r+0x10>
 80071de:	2500      	movs	r5, #0
 80071e0:	4628      	mov	r0, r5
 80071e2:	bd38      	pop	{r3, r4, r5, pc}
 80071e4:	b118      	cbz	r0, 80071ee <_fflush_r+0x1a>
 80071e6:	6983      	ldr	r3, [r0, #24]
 80071e8:	b90b      	cbnz	r3, 80071ee <_fflush_r+0x1a>
 80071ea:	f000 f887 	bl	80072fc <__sinit>
 80071ee:	4b14      	ldr	r3, [pc, #80]	; (8007240 <_fflush_r+0x6c>)
 80071f0:	429c      	cmp	r4, r3
 80071f2:	d11b      	bne.n	800722c <_fflush_r+0x58>
 80071f4:	686c      	ldr	r4, [r5, #4]
 80071f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d0ef      	beq.n	80071de <_fflush_r+0xa>
 80071fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007200:	07d0      	lsls	r0, r2, #31
 8007202:	d404      	bmi.n	800720e <_fflush_r+0x3a>
 8007204:	0599      	lsls	r1, r3, #22
 8007206:	d402      	bmi.n	800720e <_fflush_r+0x3a>
 8007208:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800720a:	f000 f915 	bl	8007438 <__retarget_lock_acquire_recursive>
 800720e:	4628      	mov	r0, r5
 8007210:	4621      	mov	r1, r4
 8007212:	f7ff ff59 	bl	80070c8 <__sflush_r>
 8007216:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007218:	07da      	lsls	r2, r3, #31
 800721a:	4605      	mov	r5, r0
 800721c:	d4e0      	bmi.n	80071e0 <_fflush_r+0xc>
 800721e:	89a3      	ldrh	r3, [r4, #12]
 8007220:	059b      	lsls	r3, r3, #22
 8007222:	d4dd      	bmi.n	80071e0 <_fflush_r+0xc>
 8007224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007226:	f000 f908 	bl	800743a <__retarget_lock_release_recursive>
 800722a:	e7d9      	b.n	80071e0 <_fflush_r+0xc>
 800722c:	4b05      	ldr	r3, [pc, #20]	; (8007244 <_fflush_r+0x70>)
 800722e:	429c      	cmp	r4, r3
 8007230:	d101      	bne.n	8007236 <_fflush_r+0x62>
 8007232:	68ac      	ldr	r4, [r5, #8]
 8007234:	e7df      	b.n	80071f6 <_fflush_r+0x22>
 8007236:	4b04      	ldr	r3, [pc, #16]	; (8007248 <_fflush_r+0x74>)
 8007238:	429c      	cmp	r4, r3
 800723a:	bf08      	it	eq
 800723c:	68ec      	ldreq	r4, [r5, #12]
 800723e:	e7da      	b.n	80071f6 <_fflush_r+0x22>
 8007240:	08007c9c 	.word	0x08007c9c
 8007244:	08007cbc 	.word	0x08007cbc
 8007248:	08007c7c 	.word	0x08007c7c

0800724c <std>:
 800724c:	2300      	movs	r3, #0
 800724e:	b510      	push	{r4, lr}
 8007250:	4604      	mov	r4, r0
 8007252:	e9c0 3300 	strd	r3, r3, [r0]
 8007256:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800725a:	6083      	str	r3, [r0, #8]
 800725c:	8181      	strh	r1, [r0, #12]
 800725e:	6643      	str	r3, [r0, #100]	; 0x64
 8007260:	81c2      	strh	r2, [r0, #14]
 8007262:	6183      	str	r3, [r0, #24]
 8007264:	4619      	mov	r1, r3
 8007266:	2208      	movs	r2, #8
 8007268:	305c      	adds	r0, #92	; 0x5c
 800726a:	f7ff f845 	bl	80062f8 <memset>
 800726e:	4b05      	ldr	r3, [pc, #20]	; (8007284 <std+0x38>)
 8007270:	6263      	str	r3, [r4, #36]	; 0x24
 8007272:	4b05      	ldr	r3, [pc, #20]	; (8007288 <std+0x3c>)
 8007274:	62a3      	str	r3, [r4, #40]	; 0x28
 8007276:	4b05      	ldr	r3, [pc, #20]	; (800728c <std+0x40>)
 8007278:	62e3      	str	r3, [r4, #44]	; 0x2c
 800727a:	4b05      	ldr	r3, [pc, #20]	; (8007290 <std+0x44>)
 800727c:	6224      	str	r4, [r4, #32]
 800727e:	6323      	str	r3, [r4, #48]	; 0x30
 8007280:	bd10      	pop	{r4, pc}
 8007282:	bf00      	nop
 8007284:	0800763d 	.word	0x0800763d
 8007288:	0800765f 	.word	0x0800765f
 800728c:	08007697 	.word	0x08007697
 8007290:	080076bb 	.word	0x080076bb

08007294 <_cleanup_r>:
 8007294:	4901      	ldr	r1, [pc, #4]	; (800729c <_cleanup_r+0x8>)
 8007296:	f000 b8af 	b.w	80073f8 <_fwalk_reent>
 800729a:	bf00      	nop
 800729c:	080071d5 	.word	0x080071d5

080072a0 <__sfmoreglue>:
 80072a0:	b570      	push	{r4, r5, r6, lr}
 80072a2:	2268      	movs	r2, #104	; 0x68
 80072a4:	1e4d      	subs	r5, r1, #1
 80072a6:	4355      	muls	r5, r2
 80072a8:	460e      	mov	r6, r1
 80072aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80072ae:	f7ff f975 	bl	800659c <_malloc_r>
 80072b2:	4604      	mov	r4, r0
 80072b4:	b140      	cbz	r0, 80072c8 <__sfmoreglue+0x28>
 80072b6:	2100      	movs	r1, #0
 80072b8:	e9c0 1600 	strd	r1, r6, [r0]
 80072bc:	300c      	adds	r0, #12
 80072be:	60a0      	str	r0, [r4, #8]
 80072c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80072c4:	f7ff f818 	bl	80062f8 <memset>
 80072c8:	4620      	mov	r0, r4
 80072ca:	bd70      	pop	{r4, r5, r6, pc}

080072cc <__sfp_lock_acquire>:
 80072cc:	4801      	ldr	r0, [pc, #4]	; (80072d4 <__sfp_lock_acquire+0x8>)
 80072ce:	f000 b8b3 	b.w	8007438 <__retarget_lock_acquire_recursive>
 80072d2:	bf00      	nop
 80072d4:	20000849 	.word	0x20000849

080072d8 <__sfp_lock_release>:
 80072d8:	4801      	ldr	r0, [pc, #4]	; (80072e0 <__sfp_lock_release+0x8>)
 80072da:	f000 b8ae 	b.w	800743a <__retarget_lock_release_recursive>
 80072de:	bf00      	nop
 80072e0:	20000849 	.word	0x20000849

080072e4 <__sinit_lock_acquire>:
 80072e4:	4801      	ldr	r0, [pc, #4]	; (80072ec <__sinit_lock_acquire+0x8>)
 80072e6:	f000 b8a7 	b.w	8007438 <__retarget_lock_acquire_recursive>
 80072ea:	bf00      	nop
 80072ec:	2000084a 	.word	0x2000084a

080072f0 <__sinit_lock_release>:
 80072f0:	4801      	ldr	r0, [pc, #4]	; (80072f8 <__sinit_lock_release+0x8>)
 80072f2:	f000 b8a2 	b.w	800743a <__retarget_lock_release_recursive>
 80072f6:	bf00      	nop
 80072f8:	2000084a 	.word	0x2000084a

080072fc <__sinit>:
 80072fc:	b510      	push	{r4, lr}
 80072fe:	4604      	mov	r4, r0
 8007300:	f7ff fff0 	bl	80072e4 <__sinit_lock_acquire>
 8007304:	69a3      	ldr	r3, [r4, #24]
 8007306:	b11b      	cbz	r3, 8007310 <__sinit+0x14>
 8007308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800730c:	f7ff bff0 	b.w	80072f0 <__sinit_lock_release>
 8007310:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007314:	6523      	str	r3, [r4, #80]	; 0x50
 8007316:	4b13      	ldr	r3, [pc, #76]	; (8007364 <__sinit+0x68>)
 8007318:	4a13      	ldr	r2, [pc, #76]	; (8007368 <__sinit+0x6c>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	62a2      	str	r2, [r4, #40]	; 0x28
 800731e:	42a3      	cmp	r3, r4
 8007320:	bf04      	itt	eq
 8007322:	2301      	moveq	r3, #1
 8007324:	61a3      	streq	r3, [r4, #24]
 8007326:	4620      	mov	r0, r4
 8007328:	f000 f820 	bl	800736c <__sfp>
 800732c:	6060      	str	r0, [r4, #4]
 800732e:	4620      	mov	r0, r4
 8007330:	f000 f81c 	bl	800736c <__sfp>
 8007334:	60a0      	str	r0, [r4, #8]
 8007336:	4620      	mov	r0, r4
 8007338:	f000 f818 	bl	800736c <__sfp>
 800733c:	2200      	movs	r2, #0
 800733e:	60e0      	str	r0, [r4, #12]
 8007340:	2104      	movs	r1, #4
 8007342:	6860      	ldr	r0, [r4, #4]
 8007344:	f7ff ff82 	bl	800724c <std>
 8007348:	68a0      	ldr	r0, [r4, #8]
 800734a:	2201      	movs	r2, #1
 800734c:	2109      	movs	r1, #9
 800734e:	f7ff ff7d 	bl	800724c <std>
 8007352:	68e0      	ldr	r0, [r4, #12]
 8007354:	2202      	movs	r2, #2
 8007356:	2112      	movs	r1, #18
 8007358:	f7ff ff78 	bl	800724c <std>
 800735c:	2301      	movs	r3, #1
 800735e:	61a3      	str	r3, [r4, #24]
 8007360:	e7d2      	b.n	8007308 <__sinit+0xc>
 8007362:	bf00      	nop
 8007364:	08007b94 	.word	0x08007b94
 8007368:	08007295 	.word	0x08007295

0800736c <__sfp>:
 800736c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800736e:	4607      	mov	r7, r0
 8007370:	f7ff ffac 	bl	80072cc <__sfp_lock_acquire>
 8007374:	4b1e      	ldr	r3, [pc, #120]	; (80073f0 <__sfp+0x84>)
 8007376:	681e      	ldr	r6, [r3, #0]
 8007378:	69b3      	ldr	r3, [r6, #24]
 800737a:	b913      	cbnz	r3, 8007382 <__sfp+0x16>
 800737c:	4630      	mov	r0, r6
 800737e:	f7ff ffbd 	bl	80072fc <__sinit>
 8007382:	3648      	adds	r6, #72	; 0x48
 8007384:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007388:	3b01      	subs	r3, #1
 800738a:	d503      	bpl.n	8007394 <__sfp+0x28>
 800738c:	6833      	ldr	r3, [r6, #0]
 800738e:	b30b      	cbz	r3, 80073d4 <__sfp+0x68>
 8007390:	6836      	ldr	r6, [r6, #0]
 8007392:	e7f7      	b.n	8007384 <__sfp+0x18>
 8007394:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007398:	b9d5      	cbnz	r5, 80073d0 <__sfp+0x64>
 800739a:	4b16      	ldr	r3, [pc, #88]	; (80073f4 <__sfp+0x88>)
 800739c:	60e3      	str	r3, [r4, #12]
 800739e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80073a2:	6665      	str	r5, [r4, #100]	; 0x64
 80073a4:	f000 f847 	bl	8007436 <__retarget_lock_init_recursive>
 80073a8:	f7ff ff96 	bl	80072d8 <__sfp_lock_release>
 80073ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80073b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80073b4:	6025      	str	r5, [r4, #0]
 80073b6:	61a5      	str	r5, [r4, #24]
 80073b8:	2208      	movs	r2, #8
 80073ba:	4629      	mov	r1, r5
 80073bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80073c0:	f7fe ff9a 	bl	80062f8 <memset>
 80073c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80073c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80073cc:	4620      	mov	r0, r4
 80073ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073d0:	3468      	adds	r4, #104	; 0x68
 80073d2:	e7d9      	b.n	8007388 <__sfp+0x1c>
 80073d4:	2104      	movs	r1, #4
 80073d6:	4638      	mov	r0, r7
 80073d8:	f7ff ff62 	bl	80072a0 <__sfmoreglue>
 80073dc:	4604      	mov	r4, r0
 80073de:	6030      	str	r0, [r6, #0]
 80073e0:	2800      	cmp	r0, #0
 80073e2:	d1d5      	bne.n	8007390 <__sfp+0x24>
 80073e4:	f7ff ff78 	bl	80072d8 <__sfp_lock_release>
 80073e8:	230c      	movs	r3, #12
 80073ea:	603b      	str	r3, [r7, #0]
 80073ec:	e7ee      	b.n	80073cc <__sfp+0x60>
 80073ee:	bf00      	nop
 80073f0:	08007b94 	.word	0x08007b94
 80073f4:	ffff0001 	.word	0xffff0001

080073f8 <_fwalk_reent>:
 80073f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073fc:	4606      	mov	r6, r0
 80073fe:	4688      	mov	r8, r1
 8007400:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007404:	2700      	movs	r7, #0
 8007406:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800740a:	f1b9 0901 	subs.w	r9, r9, #1
 800740e:	d505      	bpl.n	800741c <_fwalk_reent+0x24>
 8007410:	6824      	ldr	r4, [r4, #0]
 8007412:	2c00      	cmp	r4, #0
 8007414:	d1f7      	bne.n	8007406 <_fwalk_reent+0xe>
 8007416:	4638      	mov	r0, r7
 8007418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800741c:	89ab      	ldrh	r3, [r5, #12]
 800741e:	2b01      	cmp	r3, #1
 8007420:	d907      	bls.n	8007432 <_fwalk_reent+0x3a>
 8007422:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007426:	3301      	adds	r3, #1
 8007428:	d003      	beq.n	8007432 <_fwalk_reent+0x3a>
 800742a:	4629      	mov	r1, r5
 800742c:	4630      	mov	r0, r6
 800742e:	47c0      	blx	r8
 8007430:	4307      	orrs	r7, r0
 8007432:	3568      	adds	r5, #104	; 0x68
 8007434:	e7e9      	b.n	800740a <_fwalk_reent+0x12>

08007436 <__retarget_lock_init_recursive>:
 8007436:	4770      	bx	lr

08007438 <__retarget_lock_acquire_recursive>:
 8007438:	4770      	bx	lr

0800743a <__retarget_lock_release_recursive>:
 800743a:	4770      	bx	lr

0800743c <__swhatbuf_r>:
 800743c:	b570      	push	{r4, r5, r6, lr}
 800743e:	460e      	mov	r6, r1
 8007440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007444:	2900      	cmp	r1, #0
 8007446:	b096      	sub	sp, #88	; 0x58
 8007448:	4614      	mov	r4, r2
 800744a:	461d      	mov	r5, r3
 800744c:	da08      	bge.n	8007460 <__swhatbuf_r+0x24>
 800744e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007452:	2200      	movs	r2, #0
 8007454:	602a      	str	r2, [r5, #0]
 8007456:	061a      	lsls	r2, r3, #24
 8007458:	d410      	bmi.n	800747c <__swhatbuf_r+0x40>
 800745a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800745e:	e00e      	b.n	800747e <__swhatbuf_r+0x42>
 8007460:	466a      	mov	r2, sp
 8007462:	f000 f951 	bl	8007708 <_fstat_r>
 8007466:	2800      	cmp	r0, #0
 8007468:	dbf1      	blt.n	800744e <__swhatbuf_r+0x12>
 800746a:	9a01      	ldr	r2, [sp, #4]
 800746c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007470:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007474:	425a      	negs	r2, r3
 8007476:	415a      	adcs	r2, r3
 8007478:	602a      	str	r2, [r5, #0]
 800747a:	e7ee      	b.n	800745a <__swhatbuf_r+0x1e>
 800747c:	2340      	movs	r3, #64	; 0x40
 800747e:	2000      	movs	r0, #0
 8007480:	6023      	str	r3, [r4, #0]
 8007482:	b016      	add	sp, #88	; 0x58
 8007484:	bd70      	pop	{r4, r5, r6, pc}
	...

08007488 <__smakebuf_r>:
 8007488:	898b      	ldrh	r3, [r1, #12]
 800748a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800748c:	079d      	lsls	r5, r3, #30
 800748e:	4606      	mov	r6, r0
 8007490:	460c      	mov	r4, r1
 8007492:	d507      	bpl.n	80074a4 <__smakebuf_r+0x1c>
 8007494:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007498:	6023      	str	r3, [r4, #0]
 800749a:	6123      	str	r3, [r4, #16]
 800749c:	2301      	movs	r3, #1
 800749e:	6163      	str	r3, [r4, #20]
 80074a0:	b002      	add	sp, #8
 80074a2:	bd70      	pop	{r4, r5, r6, pc}
 80074a4:	ab01      	add	r3, sp, #4
 80074a6:	466a      	mov	r2, sp
 80074a8:	f7ff ffc8 	bl	800743c <__swhatbuf_r>
 80074ac:	9900      	ldr	r1, [sp, #0]
 80074ae:	4605      	mov	r5, r0
 80074b0:	4630      	mov	r0, r6
 80074b2:	f7ff f873 	bl	800659c <_malloc_r>
 80074b6:	b948      	cbnz	r0, 80074cc <__smakebuf_r+0x44>
 80074b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074bc:	059a      	lsls	r2, r3, #22
 80074be:	d4ef      	bmi.n	80074a0 <__smakebuf_r+0x18>
 80074c0:	f023 0303 	bic.w	r3, r3, #3
 80074c4:	f043 0302 	orr.w	r3, r3, #2
 80074c8:	81a3      	strh	r3, [r4, #12]
 80074ca:	e7e3      	b.n	8007494 <__smakebuf_r+0xc>
 80074cc:	4b0d      	ldr	r3, [pc, #52]	; (8007504 <__smakebuf_r+0x7c>)
 80074ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80074d0:	89a3      	ldrh	r3, [r4, #12]
 80074d2:	6020      	str	r0, [r4, #0]
 80074d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074d8:	81a3      	strh	r3, [r4, #12]
 80074da:	9b00      	ldr	r3, [sp, #0]
 80074dc:	6163      	str	r3, [r4, #20]
 80074de:	9b01      	ldr	r3, [sp, #4]
 80074e0:	6120      	str	r0, [r4, #16]
 80074e2:	b15b      	cbz	r3, 80074fc <__smakebuf_r+0x74>
 80074e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074e8:	4630      	mov	r0, r6
 80074ea:	f000 f91f 	bl	800772c <_isatty_r>
 80074ee:	b128      	cbz	r0, 80074fc <__smakebuf_r+0x74>
 80074f0:	89a3      	ldrh	r3, [r4, #12]
 80074f2:	f023 0303 	bic.w	r3, r3, #3
 80074f6:	f043 0301 	orr.w	r3, r3, #1
 80074fa:	81a3      	strh	r3, [r4, #12]
 80074fc:	89a0      	ldrh	r0, [r4, #12]
 80074fe:	4305      	orrs	r5, r0
 8007500:	81a5      	strh	r5, [r4, #12]
 8007502:	e7cd      	b.n	80074a0 <__smakebuf_r+0x18>
 8007504:	08007295 	.word	0x08007295

08007508 <memmove>:
 8007508:	4288      	cmp	r0, r1
 800750a:	b510      	push	{r4, lr}
 800750c:	eb01 0402 	add.w	r4, r1, r2
 8007510:	d902      	bls.n	8007518 <memmove+0x10>
 8007512:	4284      	cmp	r4, r0
 8007514:	4623      	mov	r3, r4
 8007516:	d807      	bhi.n	8007528 <memmove+0x20>
 8007518:	1e43      	subs	r3, r0, #1
 800751a:	42a1      	cmp	r1, r4
 800751c:	d008      	beq.n	8007530 <memmove+0x28>
 800751e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007522:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007526:	e7f8      	b.n	800751a <memmove+0x12>
 8007528:	4402      	add	r2, r0
 800752a:	4601      	mov	r1, r0
 800752c:	428a      	cmp	r2, r1
 800752e:	d100      	bne.n	8007532 <memmove+0x2a>
 8007530:	bd10      	pop	{r4, pc}
 8007532:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007536:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800753a:	e7f7      	b.n	800752c <memmove+0x24>

0800753c <__malloc_lock>:
 800753c:	4801      	ldr	r0, [pc, #4]	; (8007544 <__malloc_lock+0x8>)
 800753e:	f7ff bf7b 	b.w	8007438 <__retarget_lock_acquire_recursive>
 8007542:	bf00      	nop
 8007544:	20000848 	.word	0x20000848

08007548 <__malloc_unlock>:
 8007548:	4801      	ldr	r0, [pc, #4]	; (8007550 <__malloc_unlock+0x8>)
 800754a:	f7ff bf76 	b.w	800743a <__retarget_lock_release_recursive>
 800754e:	bf00      	nop
 8007550:	20000848 	.word	0x20000848

08007554 <_realloc_r>:
 8007554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007558:	4680      	mov	r8, r0
 800755a:	4614      	mov	r4, r2
 800755c:	460e      	mov	r6, r1
 800755e:	b921      	cbnz	r1, 800756a <_realloc_r+0x16>
 8007560:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007564:	4611      	mov	r1, r2
 8007566:	f7ff b819 	b.w	800659c <_malloc_r>
 800756a:	b92a      	cbnz	r2, 8007578 <_realloc_r+0x24>
 800756c:	f7fe ffaa 	bl	80064c4 <_free_r>
 8007570:	4625      	mov	r5, r4
 8007572:	4628      	mov	r0, r5
 8007574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007578:	f000 f8fa 	bl	8007770 <_malloc_usable_size_r>
 800757c:	4284      	cmp	r4, r0
 800757e:	4607      	mov	r7, r0
 8007580:	d802      	bhi.n	8007588 <_realloc_r+0x34>
 8007582:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007586:	d812      	bhi.n	80075ae <_realloc_r+0x5a>
 8007588:	4621      	mov	r1, r4
 800758a:	4640      	mov	r0, r8
 800758c:	f7ff f806 	bl	800659c <_malloc_r>
 8007590:	4605      	mov	r5, r0
 8007592:	2800      	cmp	r0, #0
 8007594:	d0ed      	beq.n	8007572 <_realloc_r+0x1e>
 8007596:	42bc      	cmp	r4, r7
 8007598:	4622      	mov	r2, r4
 800759a:	4631      	mov	r1, r6
 800759c:	bf28      	it	cs
 800759e:	463a      	movcs	r2, r7
 80075a0:	f7fe fe9c 	bl	80062dc <memcpy>
 80075a4:	4631      	mov	r1, r6
 80075a6:	4640      	mov	r0, r8
 80075a8:	f7fe ff8c 	bl	80064c4 <_free_r>
 80075ac:	e7e1      	b.n	8007572 <_realloc_r+0x1e>
 80075ae:	4635      	mov	r5, r6
 80075b0:	e7df      	b.n	8007572 <_realloc_r+0x1e>

080075b2 <_raise_r>:
 80075b2:	291f      	cmp	r1, #31
 80075b4:	b538      	push	{r3, r4, r5, lr}
 80075b6:	4604      	mov	r4, r0
 80075b8:	460d      	mov	r5, r1
 80075ba:	d904      	bls.n	80075c6 <_raise_r+0x14>
 80075bc:	2316      	movs	r3, #22
 80075be:	6003      	str	r3, [r0, #0]
 80075c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075c4:	bd38      	pop	{r3, r4, r5, pc}
 80075c6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80075c8:	b112      	cbz	r2, 80075d0 <_raise_r+0x1e>
 80075ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80075ce:	b94b      	cbnz	r3, 80075e4 <_raise_r+0x32>
 80075d0:	4620      	mov	r0, r4
 80075d2:	f000 f831 	bl	8007638 <_getpid_r>
 80075d6:	462a      	mov	r2, r5
 80075d8:	4601      	mov	r1, r0
 80075da:	4620      	mov	r0, r4
 80075dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075e0:	f000 b818 	b.w	8007614 <_kill_r>
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d00a      	beq.n	80075fe <_raise_r+0x4c>
 80075e8:	1c59      	adds	r1, r3, #1
 80075ea:	d103      	bne.n	80075f4 <_raise_r+0x42>
 80075ec:	2316      	movs	r3, #22
 80075ee:	6003      	str	r3, [r0, #0]
 80075f0:	2001      	movs	r0, #1
 80075f2:	e7e7      	b.n	80075c4 <_raise_r+0x12>
 80075f4:	2400      	movs	r4, #0
 80075f6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80075fa:	4628      	mov	r0, r5
 80075fc:	4798      	blx	r3
 80075fe:	2000      	movs	r0, #0
 8007600:	e7e0      	b.n	80075c4 <_raise_r+0x12>
	...

08007604 <raise>:
 8007604:	4b02      	ldr	r3, [pc, #8]	; (8007610 <raise+0xc>)
 8007606:	4601      	mov	r1, r0
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	f7ff bfd2 	b.w	80075b2 <_raise_r>
 800760e:	bf00      	nop
 8007610:	2000000c 	.word	0x2000000c

08007614 <_kill_r>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	4d07      	ldr	r5, [pc, #28]	; (8007634 <_kill_r+0x20>)
 8007618:	2300      	movs	r3, #0
 800761a:	4604      	mov	r4, r0
 800761c:	4608      	mov	r0, r1
 800761e:	4611      	mov	r1, r2
 8007620:	602b      	str	r3, [r5, #0]
 8007622:	f7fa f957 	bl	80018d4 <_kill>
 8007626:	1c43      	adds	r3, r0, #1
 8007628:	d102      	bne.n	8007630 <_kill_r+0x1c>
 800762a:	682b      	ldr	r3, [r5, #0]
 800762c:	b103      	cbz	r3, 8007630 <_kill_r+0x1c>
 800762e:	6023      	str	r3, [r4, #0]
 8007630:	bd38      	pop	{r3, r4, r5, pc}
 8007632:	bf00      	nop
 8007634:	2000084c 	.word	0x2000084c

08007638 <_getpid_r>:
 8007638:	f7fa b944 	b.w	80018c4 <_getpid>

0800763c <__sread>:
 800763c:	b510      	push	{r4, lr}
 800763e:	460c      	mov	r4, r1
 8007640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007644:	f000 f89c 	bl	8007780 <_read_r>
 8007648:	2800      	cmp	r0, #0
 800764a:	bfab      	itete	ge
 800764c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800764e:	89a3      	ldrhlt	r3, [r4, #12]
 8007650:	181b      	addge	r3, r3, r0
 8007652:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007656:	bfac      	ite	ge
 8007658:	6563      	strge	r3, [r4, #84]	; 0x54
 800765a:	81a3      	strhlt	r3, [r4, #12]
 800765c:	bd10      	pop	{r4, pc}

0800765e <__swrite>:
 800765e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007662:	461f      	mov	r7, r3
 8007664:	898b      	ldrh	r3, [r1, #12]
 8007666:	05db      	lsls	r3, r3, #23
 8007668:	4605      	mov	r5, r0
 800766a:	460c      	mov	r4, r1
 800766c:	4616      	mov	r6, r2
 800766e:	d505      	bpl.n	800767c <__swrite+0x1e>
 8007670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007674:	2302      	movs	r3, #2
 8007676:	2200      	movs	r2, #0
 8007678:	f000 f868 	bl	800774c <_lseek_r>
 800767c:	89a3      	ldrh	r3, [r4, #12]
 800767e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007682:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007686:	81a3      	strh	r3, [r4, #12]
 8007688:	4632      	mov	r2, r6
 800768a:	463b      	mov	r3, r7
 800768c:	4628      	mov	r0, r5
 800768e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007692:	f000 b817 	b.w	80076c4 <_write_r>

08007696 <__sseek>:
 8007696:	b510      	push	{r4, lr}
 8007698:	460c      	mov	r4, r1
 800769a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800769e:	f000 f855 	bl	800774c <_lseek_r>
 80076a2:	1c43      	adds	r3, r0, #1
 80076a4:	89a3      	ldrh	r3, [r4, #12]
 80076a6:	bf15      	itete	ne
 80076a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80076aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80076ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80076b2:	81a3      	strheq	r3, [r4, #12]
 80076b4:	bf18      	it	ne
 80076b6:	81a3      	strhne	r3, [r4, #12]
 80076b8:	bd10      	pop	{r4, pc}

080076ba <__sclose>:
 80076ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076be:	f000 b813 	b.w	80076e8 <_close_r>
	...

080076c4 <_write_r>:
 80076c4:	b538      	push	{r3, r4, r5, lr}
 80076c6:	4d07      	ldr	r5, [pc, #28]	; (80076e4 <_write_r+0x20>)
 80076c8:	4604      	mov	r4, r0
 80076ca:	4608      	mov	r0, r1
 80076cc:	4611      	mov	r1, r2
 80076ce:	2200      	movs	r2, #0
 80076d0:	602a      	str	r2, [r5, #0]
 80076d2:	461a      	mov	r2, r3
 80076d4:	f7fa f935 	bl	8001942 <_write>
 80076d8:	1c43      	adds	r3, r0, #1
 80076da:	d102      	bne.n	80076e2 <_write_r+0x1e>
 80076dc:	682b      	ldr	r3, [r5, #0]
 80076de:	b103      	cbz	r3, 80076e2 <_write_r+0x1e>
 80076e0:	6023      	str	r3, [r4, #0]
 80076e2:	bd38      	pop	{r3, r4, r5, pc}
 80076e4:	2000084c 	.word	0x2000084c

080076e8 <_close_r>:
 80076e8:	b538      	push	{r3, r4, r5, lr}
 80076ea:	4d06      	ldr	r5, [pc, #24]	; (8007704 <_close_r+0x1c>)
 80076ec:	2300      	movs	r3, #0
 80076ee:	4604      	mov	r4, r0
 80076f0:	4608      	mov	r0, r1
 80076f2:	602b      	str	r3, [r5, #0]
 80076f4:	f7fa f941 	bl	800197a <_close>
 80076f8:	1c43      	adds	r3, r0, #1
 80076fa:	d102      	bne.n	8007702 <_close_r+0x1a>
 80076fc:	682b      	ldr	r3, [r5, #0]
 80076fe:	b103      	cbz	r3, 8007702 <_close_r+0x1a>
 8007700:	6023      	str	r3, [r4, #0]
 8007702:	bd38      	pop	{r3, r4, r5, pc}
 8007704:	2000084c 	.word	0x2000084c

08007708 <_fstat_r>:
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	4d07      	ldr	r5, [pc, #28]	; (8007728 <_fstat_r+0x20>)
 800770c:	2300      	movs	r3, #0
 800770e:	4604      	mov	r4, r0
 8007710:	4608      	mov	r0, r1
 8007712:	4611      	mov	r1, r2
 8007714:	602b      	str	r3, [r5, #0]
 8007716:	f7fa f93c 	bl	8001992 <_fstat>
 800771a:	1c43      	adds	r3, r0, #1
 800771c:	d102      	bne.n	8007724 <_fstat_r+0x1c>
 800771e:	682b      	ldr	r3, [r5, #0]
 8007720:	b103      	cbz	r3, 8007724 <_fstat_r+0x1c>
 8007722:	6023      	str	r3, [r4, #0]
 8007724:	bd38      	pop	{r3, r4, r5, pc}
 8007726:	bf00      	nop
 8007728:	2000084c 	.word	0x2000084c

0800772c <_isatty_r>:
 800772c:	b538      	push	{r3, r4, r5, lr}
 800772e:	4d06      	ldr	r5, [pc, #24]	; (8007748 <_isatty_r+0x1c>)
 8007730:	2300      	movs	r3, #0
 8007732:	4604      	mov	r4, r0
 8007734:	4608      	mov	r0, r1
 8007736:	602b      	str	r3, [r5, #0]
 8007738:	f7fa f93b 	bl	80019b2 <_isatty>
 800773c:	1c43      	adds	r3, r0, #1
 800773e:	d102      	bne.n	8007746 <_isatty_r+0x1a>
 8007740:	682b      	ldr	r3, [r5, #0]
 8007742:	b103      	cbz	r3, 8007746 <_isatty_r+0x1a>
 8007744:	6023      	str	r3, [r4, #0]
 8007746:	bd38      	pop	{r3, r4, r5, pc}
 8007748:	2000084c 	.word	0x2000084c

0800774c <_lseek_r>:
 800774c:	b538      	push	{r3, r4, r5, lr}
 800774e:	4d07      	ldr	r5, [pc, #28]	; (800776c <_lseek_r+0x20>)
 8007750:	4604      	mov	r4, r0
 8007752:	4608      	mov	r0, r1
 8007754:	4611      	mov	r1, r2
 8007756:	2200      	movs	r2, #0
 8007758:	602a      	str	r2, [r5, #0]
 800775a:	461a      	mov	r2, r3
 800775c:	f7fa f934 	bl	80019c8 <_lseek>
 8007760:	1c43      	adds	r3, r0, #1
 8007762:	d102      	bne.n	800776a <_lseek_r+0x1e>
 8007764:	682b      	ldr	r3, [r5, #0]
 8007766:	b103      	cbz	r3, 800776a <_lseek_r+0x1e>
 8007768:	6023      	str	r3, [r4, #0]
 800776a:	bd38      	pop	{r3, r4, r5, pc}
 800776c:	2000084c 	.word	0x2000084c

08007770 <_malloc_usable_size_r>:
 8007770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007774:	1f18      	subs	r0, r3, #4
 8007776:	2b00      	cmp	r3, #0
 8007778:	bfbc      	itt	lt
 800777a:	580b      	ldrlt	r3, [r1, r0]
 800777c:	18c0      	addlt	r0, r0, r3
 800777e:	4770      	bx	lr

08007780 <_read_r>:
 8007780:	b538      	push	{r3, r4, r5, lr}
 8007782:	4d07      	ldr	r5, [pc, #28]	; (80077a0 <_read_r+0x20>)
 8007784:	4604      	mov	r4, r0
 8007786:	4608      	mov	r0, r1
 8007788:	4611      	mov	r1, r2
 800778a:	2200      	movs	r2, #0
 800778c:	602a      	str	r2, [r5, #0]
 800778e:	461a      	mov	r2, r3
 8007790:	f7fa f8ba 	bl	8001908 <_read>
 8007794:	1c43      	adds	r3, r0, #1
 8007796:	d102      	bne.n	800779e <_read_r+0x1e>
 8007798:	682b      	ldr	r3, [r5, #0]
 800779a:	b103      	cbz	r3, 800779e <_read_r+0x1e>
 800779c:	6023      	str	r3, [r4, #0]
 800779e:	bd38      	pop	{r3, r4, r5, pc}
 80077a0:	2000084c 	.word	0x2000084c

080077a4 <_init>:
 80077a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077a6:	bf00      	nop
 80077a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077aa:	bc08      	pop	{r3}
 80077ac:	469e      	mov	lr, r3
 80077ae:	4770      	bx	lr

080077b0 <_fini>:
 80077b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b2:	bf00      	nop
 80077b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077b6:	bc08      	pop	{r3}
 80077b8:	469e      	mov	lr, r3
 80077ba:	4770      	bx	lr
