Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue May  9 22:52:23 2023
| Host         : n-62-30-2 running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file PWF_timing_summary_routed.rpt -pb PWF_timing_summary_routed.pb -rpx PWF_timing_summary_routed.rpx -warn_on_violation
| Design       : PWF
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DisplayClock/Clk1_D_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstReg/IR_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstReg/IR_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstReg/IR_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstReg/IR_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstReg/IR_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstReg/IR_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstReg/IR_reg[9]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 448 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     45.595        0.000                      0                   87        0.162        0.000                      0                   87       24.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                45.595        0.000                      0                   87        0.162        0.000                      0                   87       24.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       45.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.595ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 2.023ns (45.959%)  route 2.379ns (54.041%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 55.021 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.563     9.348    DisplayClock/Clear1
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.373     9.721 r  DisplayClock/Cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000     9.721    DisplayClock/Cnt1[7]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.598    55.021    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[7]/C
                         clock pessimism              0.299    55.320    
                         clock uncertainty           -0.035    55.284    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.032    55.316    DisplayClock/Cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         55.316    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                 45.595    

Slack (MET) :             45.599ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 2.023ns (46.011%)  route 2.374ns (53.989%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 55.021 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.558     9.343    DisplayClock/Clear1
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.373     9.716 r  DisplayClock/Cnt1[5]_i_1/O
                         net (fo=1, routed)           0.000     9.716    DisplayClock/Cnt1[5]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.598    55.021    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[5]/C
                         clock pessimism              0.299    55.320    
                         clock uncertainty           -0.035    55.284    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.031    55.315    DisplayClock/Cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         55.315    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 45.599    

Slack (MET) :             45.613ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 2.053ns (46.377%)  route 2.374ns (53.623%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 55.021 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.558     9.343    DisplayClock/Clear1
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.403     9.746 r  DisplayClock/Cnt1[6]_i_1/O
                         net (fo=1, routed)           0.000     9.746    DisplayClock/Cnt1[6]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.598    55.021    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[6]/C
                         clock pessimism              0.299    55.320    
                         clock uncertainty           -0.035    55.284    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.075    55.359    DisplayClock/Cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         55.359    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 45.613    

Slack (MET) :             45.613ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 2.048ns (46.264%)  route 2.379ns (53.736%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 55.021 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.563     9.348    DisplayClock/Clear1
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.398     9.746 r  DisplayClock/Cnt1[8]_i_1/O
                         net (fo=1, routed)           0.000     9.746    DisplayClock/Cnt1[8]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.598    55.021    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[8]/C
                         clock pessimism              0.299    55.320    
                         clock uncertainty           -0.035    55.284    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.075    55.359    DisplayClock/Cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                         55.359    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 45.613    

Slack (MET) :             45.808ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 2.023ns (48.330%)  route 2.163ns (51.670%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 55.021 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.347     9.133    DisplayClock/Clear1
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.373     9.506 r  DisplayClock/Cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.506    DisplayClock/Cnt1[1]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.598    55.021    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[1]/C
                         clock pessimism              0.299    55.320    
                         clock uncertainty           -0.035    55.284    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.029    55.313    DisplayClock/Cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         55.313    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                 45.808    

Slack (MET) :             45.811ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 2.023ns (48.341%)  route 2.162ns (51.659%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 55.021 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.346     9.132    DisplayClock/Clear1
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.373     9.505 r  DisplayClock/Cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     9.505    DisplayClock/Cnt1[3]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.598    55.021    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[3]/C
                         clock pessimism              0.299    55.320    
                         clock uncertainty           -0.035    55.284    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.031    55.315    DisplayClock/Cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         55.315    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 45.811    

Slack (MET) :             45.826ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 2.051ns (48.673%)  route 2.163ns (51.327%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 55.021 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.347     9.133    DisplayClock/Clear1
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.401     9.534 r  DisplayClock/Cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.534    DisplayClock/Cnt1[2]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.598    55.021    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[2]/C
                         clock pessimism              0.299    55.320    
                         clock uncertainty           -0.035    55.284    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.075    55.359    DisplayClock/Cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         55.359    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                 45.826    

Slack (MET) :             45.827ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.051ns (48.685%)  route 2.162ns (51.315%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 55.021 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.346     9.132    DisplayClock/Clear1
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.401     9.533 r  DisplayClock/Cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     9.533    DisplayClock/Cnt1[4]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.598    55.021    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
                         clock pessimism              0.299    55.320    
                         clock uncertainty           -0.035    55.284    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.075    55.359    DisplayClock/Cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         55.359    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                 45.827    

Slack (MET) :             45.875ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 2.023ns (49.403%)  route 2.072ns (50.597%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 55.021 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 r  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.256     9.042    DisplayClock/Clear1
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.373     9.415 r  DisplayClock/Cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.415    DisplayClock/Cnt1[0]_i_1_n_0
    SLICE_X1Y83          FDPE                                         r  DisplayClock/Cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.598    55.021    DisplayClock/CLK_0
    SLICE_X1Y83          FDPE                                         r  DisplayClock/Cnt1_reg[0]/C
                         clock pessimism              0.275    55.296    
                         clock uncertainty           -0.035    55.260    
    SLICE_X1Y83          FDPE (Setup_fdpe_C_D)        0.029    55.289    DisplayClock/Cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         55.289    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 45.875    

Slack (MET) :             45.954ns  (required time - arrival time)
  Source:                 DisplayClock/Cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 2.023ns (50.570%)  route 1.977ns (49.430%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 55.020 - 50.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.717     5.320    DisplayClock/CLK_0
    SLICE_X3Y83          FDCE                                         r  DisplayClock/Cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  DisplayClock/Cnt1_reg[4]/Q
                         net (fo=2, routed)           0.816     6.555    DisplayClock/Cnt1[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.296     6.851 r  DisplayClock/Clk1_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.851    DisplayClock/Clk1_D0_carry_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.401 r  DisplayClock/Clk1_D0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    DisplayClock/Clk1_D0_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  DisplayClock/Clk1_D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.515    DisplayClock/Clk1_D0_carry__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.786 f  DisplayClock/Clk1_D0_carry__1/CO[0]
                         net (fo=26, routed)          1.162     8.947    DisplayClock/Clear1
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.373     9.320 r  DisplayClock/Cnt1[11]_i_1/O
                         net (fo=1, routed)           0.000     9.320    DisplayClock/Cnt1[11]_i_1_n_0
    SLICE_X4Y84          FDCE                                         r  DisplayClock/Cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.597    55.020    DisplayClock/CLK_0
    SLICE_X4Y84          FDCE                                         r  DisplayClock/Cnt1_reg[11]/C
                         clock pessimism              0.259    55.279    
                         clock uncertainty           -0.035    55.243    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.031    55.274    DisplayClock/Cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         55.274    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                 45.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Port_Register/MR2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Port_Register/LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.847%)  route 0.131ns (48.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.595     1.514    Port_Register/CLK
    SLICE_X4Y80          FDCE                                         r  Port_Register/MR2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Port_Register/MR2_reg[4]/Q
                         net (fo=2, routed)           0.131     1.786    Port_Register/MR2[4]
    SLICE_X3Y81          FDRE                                         r  Port_Register/LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.868     2.033    Port_Register/CLK
    SLICE_X3Y81          FDRE                                         r  Port_Register/LED_reg[4]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.071     1.624    Port_Register/LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.838%)  route 0.333ns (64.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.567     1.486    MPC/InstReg/CLK
    SLICE_X9Y80          FDCE                                         r  MPC/InstReg/IR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  MPC/InstReg/IR_reg[2]/Q
                         net (fo=3, routed)           0.081     1.708    MPC/InstDecCont/IR_reg[15]_0[2]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.753 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_15/O
                         net (fo=11, routed)          0.253     2.005    RAM/BRAM_SINGLE_MACRO_inst/FSM_onehot_state_reg[4][2]
    RAMB18_X0Y32         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.881     2.046    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y32         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.842    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Port_Register/MR0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Port_Register/D_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.807%)  route 0.131ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.594     1.513    Port_Register/CLK
    SLICE_X4Y79          FDCE                                         r  Port_Register/MR0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  Port_Register/MR0_reg[4]/Q
                         net (fo=2, routed)           0.131     1.785    Port_Register/MR0[4]
    SLICE_X0Y79          FDRE                                         r  Port_Register/D_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.866     2.031    Port_Register/CLK
    SLICE_X0Y79          FDRE                                         r  Port_Register/D_word_reg[4]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.070     1.621    Port_Register/D_word_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Port_Register/MR1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Port_Register/D_word_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.594     1.513    Port_Register/CLK
    SLICE_X5Y79          FDCE                                         r  Port_Register/MR1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  Port_Register/MR1_reg[5]/Q
                         net (fo=2, routed)           0.126     1.780    Port_Register/MR1[5]
    SLICE_X2Y79          FDRE                                         r  Port_Register/D_word_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.866     2.031    Port_Register/CLK
    SLICE_X2Y79          FDRE                                         r  Port_Register/D_word_reg[13]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.052     1.603    Port_Register/D_word_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Port_Register/MR1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Port_Register/D_word_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.370%)  route 0.123ns (46.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.597     1.516    Port_Register/CLK
    SLICE_X4Y82          FDCE                                         r  Port_Register/MR1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Port_Register/MR1_reg[2]/Q
                         net (fo=2, routed)           0.123     1.781    Port_Register/MR1[2]
    SLICE_X3Y81          FDRE                                         r  Port_Register/D_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.868     2.033    Port_Register/CLK
    SLICE_X3Y81          FDRE                                         r  Port_Register/D_word_reg[10]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.046     1.599    Port_Register/D_word_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Port_Register/MR3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Port_Register/Data_outR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.307%)  route 0.054ns (17.693%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.596     1.515    Port_Register/CLK
    SLICE_X4Y81          FDCE                                         r  Port_Register/MR3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  Port_Register/MR3_reg[6]/Q
                         net (fo=1, routed)           0.054     1.710    Port_Register/MR3[6]
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  Port_Register/Data_outR[6]_i_3/O
                         net (fo=1, routed)           0.000     1.755    Port_Register/Data_outR[6]_i_3_n_0
    SLICE_X5Y81          MUXF7 (Prop_muxf7_I1_O)      0.065     1.820 r  Port_Register/Data_outR_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.820    Port_Register/Data_outR_reg[6]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  Port_Register/Data_outR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.865     2.030    Port_Register/CLK
    SLICE_X5Y81          FDRE                                         r  Port_Register/Data_outR_reg[6]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.633    Port_Register/Data_outR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Port_Register/MR6_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Port_Register/Data_outR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.259ns (72.293%)  route 0.099ns (27.707%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.596     1.515    Port_Register/CLK
    SLICE_X0Y80          FDCE                                         r  Port_Register/MR6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  Port_Register/MR6_reg[2]/Q
                         net (fo=1, routed)           0.099     1.756    Port_Register/MR6[2]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  Port_Register/Data_outR[2]_i_2/O
                         net (fo=1, routed)           0.000     1.801    Port_Register/Data_outR[2]_i_2_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I0_O)      0.073     1.874 r  Port_Register/Data_outR_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    Port_Register/Data_outR_reg[2]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  Port_Register/Data_outR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.868     2.033    Port_Register/CLK
    SLICE_X2Y81          FDRE                                         r  Port_Register/Data_outR_reg[2]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.664    Port_Register/Data_outR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Port_Register/MR0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Port_Register/D_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.750%)  route 0.181ns (56.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.595     1.514    Port_Register/CLK
    SLICE_X5Y80          FDCE                                         r  Port_Register/MR0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Port_Register/MR0_reg[6]/Q
                         net (fo=2, routed)           0.181     1.837    Port_Register/MR0[6]
    SLICE_X3Y81          FDRE                                         r  Port_Register/D_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.868     2.033    Port_Register/CLK
    SLICE_X3Y81          FDRE                                         r  Port_Register/D_word_reg[6]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.072     1.625    Port_Register/D_word_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Port_Register/MR0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Port_Register/D_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.259%)  route 0.178ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.595     1.514    Port_Register/CLK
    SLICE_X5Y80          FDCE                                         r  Port_Register/MR0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Port_Register/MR0_reg[0]/Q
                         net (fo=2, routed)           0.178     1.833    Port_Register/MR0[0]
    SLICE_X0Y79          FDRE                                         r  Port_Register/D_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.866     2.031    Port_Register/CLK
    SLICE_X0Y79          FDRE                                         r  Port_Register/D_word_reg[0]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.070     1.621    Port_Register/D_word_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Port_Register/MR2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Port_Register/LED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.685%)  route 0.189ns (57.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.595     1.514    Port_Register/CLK
    SLICE_X4Y80          FDCE                                         r  Port_Register/MR2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Port_Register/MR2_reg[3]/Q
                         net (fo=2, routed)           0.189     1.845    Port_Register/MR2[3]
    SLICE_X3Y81          FDRE                                         r  Port_Register/LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.868     2.033    Port_Register/CLK
    SLICE_X3Y81          FDRE                                         r  Port_Register/LED_reg[3]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.075     1.628    Port_Register/LED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y32    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X4Y85     DisplayClock/Clk1_D_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y87     DisplayClock/Cnt1_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y87     DisplayClock/Cnt1_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y87     DisplayClock/Cnt1_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y87     DisplayClock/Cnt1_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y83     DisplayClock/Cnt1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y83     DisplayClock/Cnt1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y83     DisplayClock/Cnt1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y85     DisplayClock/Clk1_D_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y87     DisplayClock/Cnt1_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y87     DisplayClock/Cnt1_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y87     DisplayClock/Cnt1_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y87     DisplayClock/Cnt1_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y83     DisplayClock/Cnt1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y83     DisplayClock/Cnt1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y83     DisplayClock/Cnt1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y83     DisplayClock/Cnt1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y83     DisplayClock/Cnt1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79     Port_Register/D_word_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     Port_Register/D_word_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81     Port_Register/D_word_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     Port_Register/D_word_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y79     Port_Register/D_word_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81     Port_Register/D_word_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     Port_Register/D_word_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79     Port_Register/D_word_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y79     Port_Register/D_word_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81     Port_Register/D_word_reg[6]/C



