!SESSION 2025-01-23 12:56:59.691 -----------------------------------------------
eclipse.buildId=2024.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file F:\Workplace\Vivado\fuck\.metadata\.bak_0.log
Created Time: 2025-01-23 13:19:23.072

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:23.073
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:23.104
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:23.106
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:23.129
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:24.786
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:24.815
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:25.830
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:25.857
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:26.891
!MESSAGE XSCT Command: [platform create -name {fuck_wrapper} -hw {F:\Workplace\Vivado\fuck\fuck_wrapper.xsa} -out {F:/Workplace/Vivado/fuck};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:32.425
!MESSAGE XSCT command with result: [platform create -name {fuck_wrapper} -hw {F:\Workplace\Vivado\fuck\fuck_wrapper.xsa} -out {F:/Workplace/Vivado/fuck};platform write], Result: [null, Successfully saved  the platform at "F:/Workplace/Vivado/fuck/fuck_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:32.457
!MESSAGE XSCT Command: [domain create -name {standalone_ps7_cortexa9_0} -display-name {standalone_ps7_cortexa9_0} -os {standalone} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {empty_application}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:33.893
!MESSAGE XSCT command with result: [domain create -name {standalone_ps7_cortexa9_0} -display-name {standalone_ps7_cortexa9_0} -os {standalone} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {empty_application}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:33.895
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:33.935
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "F:/Workplace/Vivado/fuck/fuck_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:33.936
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:33.938
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:33.948
!MESSAGE XSCT Command: [domain active {standalone_ps7_cortexa9_0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:33.950
!MESSAGE XSCT command with result: [domain active {standalone_ps7_cortexa9_0}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:33.951
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:34.010
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "F:/Workplace/Vivado/fuck"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:34.659
!MESSAGE XSCT Command: [::hsi::utils::closehw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:34.681
!MESSAGE XSCT command with result: [::hsi::utils::closehw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:34.682
!MESSAGE XSCT Command: [::hsi::utils::openhw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:35.889
!MESSAGE XSCT command with result: [::hsi::utils::openhw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:35.891
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:35.898
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"ddr3_hdmi_ov5640_0": {"hier_name": "ddr3_hdmi_ov5640_0",
"type": "ddr3_hdmi_ov5640",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"hdmi_trans_0": {"hier_name": "hdmi_trans_0",
"type": "hdmi_trans",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"util_vector_logic_0": {"hier_name": "util_vector_logic_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"util_vector_logic_1": {"hier_name": "util_vector_logic_1",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"v_vid_in_axi4s_0": {"hier_name": "v_vid_in_axi4s_0",
"type": "v_vid_in_axi4s",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:35.925
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:35.930
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:35.931
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:35.933
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "9.2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.326
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.336
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_16": {"name": "freertos10_xilinx",
"version": "1.16",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "I:/Vitis/2024.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_16",
},
"standalone_v9_2": {"name": "standalone",
"version": "9.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "I:/Vitis/2024.2/data/embeddedsw/lib/bsp/standalone_v9_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_16": {"name": "freertos10_xilinx",
"version": "1.16",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.6.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "I:/Vitis/2024.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_16",
},
"standalone_v9_2": {"name": "standalone",
"version": "9.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "I:/Vitis/2024.2/data/embeddedsw/lib/bsp/standalone_v9_2",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.338
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.341
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.341
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.343
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.344
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.346
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_vdma_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_slcr_0 ps7_uart_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.347
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.350
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Result: [null, {"axi_vdma_0": {"name": "axivdma",
"ver": "6.16",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.11",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.8",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.11",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.11",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.13",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.13",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "5.4",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.6",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.6",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.15",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.7",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.12",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.351
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.473
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axi_vdma_0": {"version": "6.3",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axivdma_v6_16": {"name": "axivdma",
"version": "6.16",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axivdma_v6_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"clk_wiz_v1_8": {"name": "clk_wiz",
"version": "1.8",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ddr3_hdmi_ov5640_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"hdmi_trans_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_ps7_0_50M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"util_vector_logic_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"util_vector_logic_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"v_axi4s_vid_out_0": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"v_tc_0": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"vtc_v8_6": {"name": "vtc",
"version": "8.6",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/vtc_v8_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"v_vid_in_axi4s_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartps_v3_15": {"name": "uartps",
"version": "3.15",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"qspips_v3_13": {"name": "qspips",
"version": "3.13",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_12": {"name": "cpu_cortexa9",
"version": "2.12",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa9_v2_12": {"name": "cpu_cortexa9",
"version": "2.12",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ddrps_v1_2": {"name": "ddrps",
"version": "1.2",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpiops_v3_13": {"name": "gpiops",
"version": "3.13",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"devcfg_v3_8": {"name": "devcfg",
"version": "3.8",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"xadcps_v2_7": {"name": "xadcps",
"version": "2.7",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"coresightps_dcc_v1_11": {"name": "coresightps_dcc",
"version": "1.11",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v5_4": {"name": "scugic",
"version": "5.4",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v5_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scutimer_v2_6": {"name": "scutimer",
"version": "2.6",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scuwdt_v2_6": {"name": "scuwdt",
"version": "2.6",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dmaps_v2_11": {"name": "dmaps",
"version": "2.11",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "I:/Vitis/2024.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.476
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.478
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.479
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.481
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.494
!MESSAGE XSCT Command: [::hsi::utils::openhw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.496
!MESSAGE XSCT command with result: [::hsi::utils::openhw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.496
!MESSAGE XSCT Command: [::hsi::utils::opensw F:/Workplace/Vivado/fuck/fuck/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.498
!MESSAGE XSCT command with result: [::hsi::utils::opensw F:/Workplace/Vivado/fuck/fuck/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.498
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa -sw F:/Workplace/Vivado/fuck/fuck/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir F:/Workplace/Vivado/fuck/fuck/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.581
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa -sw F:/Workplace/Vivado/fuck/fuck/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir F:/Workplace/Vivado/fuck/fuck/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.605
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {F:\Workplace\Vivado\fuck\fuck\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.640
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {F:\Workplace\Vivado\fuck\fuck\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.641
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.643
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Thu Jan 23 13:09:38 2025",
"vivado_version": "2024.2",
"part": "xc7z020clg400-2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:36.644
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {F:/Workplace/Vivado/fuck/fuck/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:39.419
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {F:/Workplace/Vivado/fuck/fuck/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:39.491
!MESSAGE XSCT Command: [::hsi::utils::closesw F:/Workplace/Vivado/fuck/fuck/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:39.494
!MESSAGE XSCT command with result: [::hsi::utils::closesw F:/Workplace/Vivado/fuck/fuck/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2025-01-23 13:19:39.505
!MESSAGE Generating MD5 hash for file: F:\Workplace\Vivado\fuck\fuck_wrapper\export\fuck_wrapper\sw\fuck_wrapper\standalone_ps7_cortexa9_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:39.686
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:19:39.698
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/14392/AppData/Local/Temp/hwspec_fuck_wrapper14225265960297234421/fuck_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2025-01-23 13:19:40.491
!MESSAGE Indexed 'fuck_system' (0 sources, 0 headers) in 0.007 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2025-01-23 13:19:40.493
!MESSAGE Indexed 'fuck' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2025-01-23 13:19:43.586
!MESSAGE Indexed 'fuck_wrapper' (501 sources, 488 headers) in 3.09 sec: 17,726 declarations; 80,155 references; 268 unresolved inclusions; 88 syntax errors; 1,271 unresolved names (1.3%)

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:00.651
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/sw/fuck_wrapper/standalone_ps7_cortexa9_0/system.mss ], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:00.655
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/sw/fuck_wrapper/standalone_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:00.655
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/sw/fuck_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:00.658
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/sw/fuck_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "9.2",
}]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-01-23 13:21:00.659
!MESSAGE Generating MD5 hash for file: F:\Workplace\Vivado\fuck\fuck_wrapper\export\fuck_wrapper\sw\fuck_wrapper\standalone_ps7_cortexa9_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:00.660
!MESSAGE XSCT Command: [::hsi::utils::closesw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/sw/fuck_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:00.661
!MESSAGE XSCT command with result: [::hsi::utils::closesw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/sw/fuck_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:28.399
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-341

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:28.414
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-341

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.423
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.431
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.432
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.457
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.459
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.466
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.467
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.469
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.470
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.472
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.473
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.475
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.475
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.477
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.478
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.480
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.480
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.499
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.500
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.503
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.504
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.528
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.530
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.538
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.539
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.542
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.542
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.545
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.545
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.547
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.548
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.550
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.551
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.552
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.553
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.555
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.555
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa bit], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.556
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa bit], Result: [null, fuck_wrapper.bit]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.557
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.561
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.562
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.569
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.569
!MESSAGE XSCT Command: [version -server], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.571
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.571
!MESSAGE XSCT Command: [version], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.572
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Sun Nov 10 09:56:12 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.573
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.576
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.576
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.586
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.587
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.591
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.592
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.601
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.602
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.606
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.606
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.616
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.617
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.621
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.621
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.630
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.631
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.635
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081 (closed)]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:29.635
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081 (closed)" && level==1}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:32.645
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081 (closed)" && level==1}], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:35.659
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081 (closed)" && level==1}], Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:38.671
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081 (closed)" && level==1}], Result: [null, ]. Thread: Worker-13: Launching Debugger_fuck-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:45.144
!MESSAGE XSCT Command: [::hsi::utils::openhw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:45.146
!MESSAGE XSCT command with result: [::hsi::utils::openhw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:45.147
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:45.154
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, {"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"ddr3_hdmi_ov5640_0": {"hier_name": "ddr3_hdmi_ov5640_0",
"type": "ddr3_hdmi_ov5640",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"hdmi_trans_0": {"hier_name": "hdmi_trans_0",
"type": "hdmi_trans",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"util_vector_logic_0": {"hier_name": "util_vector_logic_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"util_vector_logic_1": {"hier_name": "util_vector_logic_1",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"v_vid_in_axi4s_0": {"hier_name": "v_vid_in_axi4s_0",
"type": "v_vid_in_axi4s",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:45.155
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:21:45.157
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Thu Jan 23 13:09:38 2025",
"vivado_version": "2024.2",
"part": "xc7z020clg400-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.679
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.684
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.686
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.691
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.692
!MESSAGE XSCT Command: [version -server], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.695
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.2]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.696
!MESSAGE XSCT Command: [version], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.697
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.2.0
SW Build 5239620 on Sun Nov 10 09:56:12 MST 2024
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.698
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.703
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.705
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.715
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.717
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.721
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.722
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.734
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.735
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.741
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.742
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.752
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.754
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.758
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.759
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.772
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.773
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.779
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.780
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.791
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.793
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.799
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.800
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.812
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.813
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-HS2 201706300081" && level == 0}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.823
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-HS2 201706300081" && level == 0}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.824
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.825
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 10000000]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.827
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.834
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.835
!MESSAGE XSCT Command: [rst -system], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.895
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:37.896
!MESSAGE XSCT Command: [after 3000], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:40.914
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:40.930
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:40.934
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS2 201706300081]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:40.935
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:40.944
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:40.945
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-201706300081-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:40.966
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-201706300081-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:40.967
!MESSAGE XSCT Command: [fpga -file F:/Workplace/Vivado/fuck/fuck/_ide/bitstream/fuck_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.381
!MESSAGE XSCT command with result: [fpga -file F:/Workplace/Vivado/fuck/fuck/_ide/bitstream/fuck_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.409
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.419
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.419
!MESSAGE XSCT Command: [loadhw -hw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.499
!MESSAGE XSCT command with result: [loadhw -hw F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, fuck_wrapper_11]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.500
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.514
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.515
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.522
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.523
!MESSAGE XSCT Command: [source F:/Workplace/Vivado/fuck/fuck/_ide/psinit/ps7_init.tcl], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.526
!MESSAGE XSCT command with result: [source F:/Workplace/Vivado/fuck/fuck/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.527
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.715
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.717
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.730
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.731
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.737
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.738
!MESSAGE XSCT Command: [dow F:/Workplace/Vivado/fuck/fuck/Release/fuck.elf], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.950
!MESSAGE XSCT command with result: [dow F:/Workplace/Vivado/fuck/fuck/Release/fuck.elf], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.951
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:44.988
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:45.041
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:45.048
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:45.049
!MESSAGE XSCT Command: [con], Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:45.070
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-0: Launching SystemDebugger_fuck_system

!ENTRY com.xilinx.sdk.utils 1 0 2025-01-23 13:22:45.073
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '5'

!ENTRY com.xilinx.sdk.utils 1 0 2025-01-23 13:22:45.073
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '5'

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:55.893
!MESSAGE XSCT Command: [::scw::generate_bif -xpfm F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/fuck_wrapper.xpfm -domains standalone_ps7_cortexa9_0 -bifpath F:/Workplace/Vivado/fuck/fuck_system/_ide/bootimage/template_fuck_system.bif], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-23 13:22:55.992
!MESSAGE XSCT command with result: [::scw::generate_bif -xpfm F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/fuck_wrapper.xpfm -domains standalone_ps7_cortexa9_0 -bifpath F:/Workplace/Vivado/fuck/fuck_system/_ide/bootimage/template_fuck_system.bif], Result: [null, F:/Workplace/Vivado/fuck/fuck_wrapper/hw/fuck_wrapper.xsa {design fuck_wrapper_10} F:/Workplace/Vivado/fuck/fuck_wrapper/export/fuck_wrapper/hw/fuck_wrapper.xsa {design fuck_wrapper_11 ranges {{0x40000000 0xbfffffff}} channels tcfchan#6 targets JTAG-jsn-JTAG-HS2-201706300081-4ba00477-0 map {ps7_cortexa9_0 {mmap {axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x43000000 high 0x4300FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 1124073472 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 1124073476 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 1124073492 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 1124073512 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 1124073516 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 1124073520 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 1124073524 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 1124073532 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 1124073540 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 1124073552 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 1124073556 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 1124073560 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 1124073564 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 1124073568 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 1124073572 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 1124073576 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 1124073580 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 1124073584 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 1124073588 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 1124073592 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 1124073596 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 1124073600 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 1124073604 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 1124073608 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 1124073612 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 1124073616 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 1124073620 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 1124073624 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 1124073632 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 1124073636 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 1124073640 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 1124073644 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 1124073648 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 1124073652 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 1124073656 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 1124073660 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 1124073664 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 1124073668 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 1124073672 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 1124073676 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 1124073680 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 1124073684 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 1124073688 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 1124073692 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 1124073696 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 1124073700 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 1124073704 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}}} type ARM-Cortex-A9 bscan {} index 0} ps7_cortexa9_1 {mmap {axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x43000000 high 0x4300FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 1124073472 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 1124073476 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 1124073492 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 1124073512 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 1124073516 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 1124073520 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 1124073524 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 1124073532 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 1124073540 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 1124073552 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 1124073556 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 1124073560 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 1124073564 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 1124073568 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 1124073572 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 1124073576 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 1124073580 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 1124073584 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 1124073588 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 1124073592 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 1124073596 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 1124073600 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 1124073604 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 1124073608 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 1124073612 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 1124073616 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 1124073620 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 1124073624 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 1124073632 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 1124073636 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 1124073640 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 1124073644 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 1124073648 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 1124073652 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 1124073656 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 1124073660 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 1124073664 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 1124073668 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 1124073672 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 1124073676 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 1124073680 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 1124073684 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 1124073688 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 1124073692 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 1124073696 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 1124073700 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 1124073704 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}}} type ARM-Cortex-A9 bscan {} index 1}}}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2025-01-23 13:23:05.901
!MESSAGE Tool usage for 'BOOTGEN' updated to '1'

!ENTRY com.xilinx.sdk.utils 1 0 2025-01-23 13:23:18.603
!MESSAGE Tool usage for 'FLASH' updated to '3'

!ENTRY org.eclipse.tcf 4 0 2025-01-23 13:23:23.469
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2025-01-24 08:06:51.532
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2025-01-24 12:46:59.921
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-24 16:19:59.872
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-430

!ENTRY com.xilinx.sdk.utils 0 0 2025-01-24 16:19:59.958
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-430
