--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15207809 paths analyzed, 1052 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.669ns.
--------------------------------------------------------------------------------
Slack:                  1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.602ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.312 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A2       net (fanout=10)       1.766   M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.602ns (6.639ns logic, 11.963ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  1.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.608ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.327 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A2       net (fanout=10)       1.766   M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.608ns (6.658ns logic, 11.950ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.503ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.312 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A2       net (fanout=10)       1.766   M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.503ns (6.658ns logic, 11.845ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.509ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.327 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A2       net (fanout=10)       1.766   M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.509ns (6.677ns logic, 11.832ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.488ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.312 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.430   M_player_pos_a_q[3]
                                                       M_player_pos_a_q_0
    SLICE_X4Y43.D1       net (fanout=14)       1.349   M_player_pos_a_q[0]
    SLICE_X4Y43.D        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1_SW0
    SLICE_X4Y43.C6       net (fanout=2)        0.151   decoder/N211
    SLICE_X4Y43.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X2Y39.A2       net (fanout=9)        1.313   decoder/Mmux__n00403_rs_lut[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.488ns (6.889ns logic, 11.599ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  1.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.494ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (0.327 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.430   M_player_pos_a_q[3]
                                                       M_player_pos_a_q_0
    SLICE_X4Y43.D1       net (fanout=14)       1.349   M_player_pos_a_q[0]
    SLICE_X4Y43.D        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1_SW0
    SLICE_X4Y43.C6       net (fanout=2)        0.151   decoder/N211
    SLICE_X4Y43.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X2Y39.A2       net (fanout=9)        1.313   decoder/Mmux__n00403_rs_lut[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.494ns (6.908ns logic, 11.586ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  1.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.440ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.327 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A2       net (fanout=10)       1.766   M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.BX       net (fanout=2)        0.511   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.440ns (6.658ns logic, 11.782ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.396ns (Levels of Logic = 10)
  Clock Path Skew:      -0.030ns (0.312 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A1       net (fanout=10)       1.560   M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.396ns (6.639ns logic, 11.757ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.402ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.327 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A1       net (fanout=10)       1.560   M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.402ns (6.658ns logic, 11.744ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.389ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.312 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.430   M_player_pos_a_q[3]
                                                       M_player_pos_a_q_0
    SLICE_X4Y43.D1       net (fanout=14)       1.349   M_player_pos_a_q[0]
    SLICE_X4Y43.D        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1_SW0
    SLICE_X4Y43.C6       net (fanout=2)        0.151   decoder/N211
    SLICE_X4Y43.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X2Y39.A2       net (fanout=9)        1.313   decoder/Mmux__n00403_rs_lut[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.389ns (6.908ns logic, 11.481ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.395ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (0.327 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.430   M_player_pos_a_q[3]
                                                       M_player_pos_a_q_0
    SLICE_X4Y43.D1       net (fanout=14)       1.349   M_player_pos_a_q[0]
    SLICE_X4Y43.D        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1_SW0
    SLICE_X4Y43.C6       net (fanout=2)        0.151   decoder/N211
    SLICE_X4Y43.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X2Y39.A2       net (fanout=9)        1.313   decoder/Mmux__n00403_rs_lut[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.395ns (6.927ns logic, 11.468ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  1.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.374ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.185 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A2       net (fanout=10)       1.766   M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y41.B6       net (fanout=3)        0.569   n0022[0]
    SLICE_X6Y41.B        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In6
    SLICE_X6Y41.DX       net (fanout=1)        0.877   M_state_q_FSM_FFd4-In
    SLICE_X6Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.374ns (6.668ns logic, 11.706ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.341ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.327 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A2       net (fanout=10)       1.766   M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.BX       net (fanout=2)        0.511   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.341ns (6.677ns logic, 11.664ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.326ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (0.327 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.430   M_player_pos_a_q[3]
                                                       M_player_pos_a_q_0
    SLICE_X4Y43.D1       net (fanout=14)       1.349   M_player_pos_a_q[0]
    SLICE_X4Y43.D        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1_SW0
    SLICE_X4Y43.C6       net (fanout=2)        0.151   decoder/N211
    SLICE_X4Y43.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X2Y39.A2       net (fanout=9)        1.313   decoder/Mmux__n00403_rs_lut[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.BX       net (fanout=2)        0.511   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.326ns (6.908ns logic, 11.418ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.297ns (Levels of Logic = 10)
  Clock Path Skew:      -0.030ns (0.312 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A1       net (fanout=10)       1.560   M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.297ns (6.658ns logic, 11.639ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.303ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.327 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A1       net (fanout=10)       1.560   M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.303ns (6.677ns logic, 11.626ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.278ns (Levels of Logic = 11)
  Clock Path Skew:      -0.027ns (0.312 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X3Y39.B2       net (fanout=13)       1.638   M_state_q_FSM_FFd4_1
    SLICE_X3Y39.B        Tilo                  0.259   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X2Y39.B6       net (fanout=1)        0.414   decoder/N209
    SLICE_X2Y39.B        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X2Y39.A3       net (fanout=11)       0.520   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.278ns (6.920ns logic, 11.358ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.265ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.312 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_1
    SLICE_X5Y38.A3       net (fanout=9)        1.334   M_state_q_FSM_FFd3_1
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.265ns (6.734ns logic, 11.531ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.284ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.327 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X3Y39.B2       net (fanout=13)       1.638   M_state_q_FSM_FFd4_1
    SLICE_X3Y39.B        Tilo                  0.259   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X2Y39.B6       net (fanout=1)        0.414   decoder/N209
    SLICE_X2Y39.B        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X2Y39.A3       net (fanout=11)       0.520   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.284ns (6.939ns logic, 11.345ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  1.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.275ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.185 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A2       net (fanout=10)       1.766   M_state_q_FSM_FFd1_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y41.B6       net (fanout=3)        0.569   n0022[0]
    SLICE_X6Y41.B        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In6
    SLICE_X6Y41.DX       net (fanout=1)        0.877   M_state_q_FSM_FFd4-In
    SLICE_X6Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.275ns (6.687ns logic, 11.588ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  1.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.260ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.430   M_player_pos_a_q[3]
                                                       M_player_pos_a_q_0
    SLICE_X4Y43.D1       net (fanout=14)       1.349   M_player_pos_a_q[0]
    SLICE_X4Y43.D        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1_SW0
    SLICE_X4Y43.C6       net (fanout=2)        0.151   decoder/N211
    SLICE_X4Y43.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X2Y39.A2       net (fanout=9)        1.313   decoder/Mmux__n00403_rs_lut[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y41.B6       net (fanout=3)        0.569   n0022[0]
    SLICE_X6Y41.B        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In6
    SLICE_X6Y41.DX       net (fanout=1)        0.877   M_state_q_FSM_FFd4-In
    SLICE_X6Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.260ns (6.918ns logic, 11.342ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.271ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_1
    SLICE_X5Y38.A3       net (fanout=9)        1.334   M_state_q_FSM_FFd3_1
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.271ns (6.753ns logic, 11.518ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  1.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.233ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.312 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.D6       net (fanout=11)       1.766   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.D        Tilo                  0.259   M_player_pos_b_q[3]
                                                       mux1111
    SLICE_X2Y39.A4       net (fanout=8)        0.947   M_decoder_curr_pos[2]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.233ns (6.734ns logic, 11.499ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.221ns (Levels of Logic = 10)
  Clock Path Skew:      -0.042ns (0.312 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.CQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X4Y40.C2       net (fanout=9)        1.554   M_reg_d_q[1]
    SLICE_X4Y40.C        Tilo                  0.255   M_state_q_FSM_FFd3-In2
                                                       decoder/Mmux__n00403_rs_xor<5>11_SW2_SW1
    SLICE_X4Y40.B1       net (fanout=1)        1.557   decoder/N259
    SLICE_X4Y40.B        Tilo                  0.254   M_state_q_FSM_FFd3-In2
                                                       decoder/Mmux__n00403_rs_xor<5>11_SW2
    SLICE_X2Y40.C3       net (fanout=1)        1.019   decoder/N113
    SLICE_X2Y40.C        Tilo                  0.235   decoder/N112
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X4Y37.A4       net (fanout=17)       1.234   temp_pos[5]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.221ns (6.700ns logic, 11.521ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  1.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.227ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.327 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.CQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X4Y40.C2       net (fanout=9)        1.554   M_reg_d_q[1]
    SLICE_X4Y40.C        Tilo                  0.255   M_state_q_FSM_FFd3-In2
                                                       decoder/Mmux__n00403_rs_xor<5>11_SW2_SW1
    SLICE_X4Y40.B1       net (fanout=1)        1.557   decoder/N259
    SLICE_X4Y40.B        Tilo                  0.254   M_state_q_FSM_FFd3-In2
                                                       decoder/Mmux__n00403_rs_xor<5>11_SW2
    SLICE_X2Y40.C3       net (fanout=1)        1.019   decoder/N113
    SLICE_X2Y40.C        Tilo                  0.235   decoder/N112
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X4Y37.A4       net (fanout=17)       1.234   temp_pos[5]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.227ns (6.719ns logic, 11.508ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.234ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.327 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A1       net (fanout=10)       1.560   M_state_q_FSM_FFd2_2
    SLICE_X5Y38.A        Tilo                  0.259   N274
                                                       mux61
    SLICE_X2Y39.A1       net (fanout=14)       1.411   M_decoder_curr_pos[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.BX       net (fanout=2)        0.511   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.234ns (6.658ns logic, 11.576ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.239ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_2
    SLICE_X5Y37.D6       net (fanout=11)       1.766   M_state_q_FSM_FFd3_2
    SLICE_X5Y37.D        Tilo                  0.259   M_player_pos_b_q[3]
                                                       mux1111
    SLICE_X2Y39.A4       net (fanout=8)        0.947   M_decoder_curr_pos[2]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.CX       net (fanout=2)        0.679   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.239ns (6.753ns logic, 11.486ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  1.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.227ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (0.327 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.430   M_player_pos_a_q[3]
                                                       M_player_pos_a_q_0
    SLICE_X4Y43.D1       net (fanout=14)       1.349   M_player_pos_a_q[0]
    SLICE_X4Y43.D        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1_SW0
    SLICE_X4Y43.C6       net (fanout=2)        0.151   decoder/N211
    SLICE_X4Y43.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X2Y39.A2       net (fanout=9)        1.313   decoder/Mmux__n00403_rs_lut[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X4Y43.A3       net (fanout=3)        1.011   n0022[0]
    SLICE_X4Y43.A        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X4Y43.BX       net (fanout=2)        0.511   M_state_q_FSM_FFd3-In
    SLICE_X4Y43.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.227ns (6.927ns logic, 11.300ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  1.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.167ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.312 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.BQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X4Y43.D4       net (fanout=9)        0.982   M_reg_d_q[0]
    SLICE_X4Y43.D        Tilo                  0.254   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1_SW0
    SLICE_X4Y43.C6       net (fanout=2)        0.151   decoder/N211
    SLICE_X4Y43.C        Tilo                  0.255   M_state_q_FSM_FFd3
                                                       decoder/Mmux__n00403_rs_lut<0>1
    SLICE_X2Y39.A2       net (fanout=9)        1.313   decoder/Mmux__n00403_rs_lut[0]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X6Y35.C3       net (fanout=13)       1.095   Maddsub_n0037_Madd_cy[3]
    SLICE_X6Y35.C        Tilo                  0.235   N167
                                                       decoder/Sh17714
    SLICE_X5Y34.B4       net (fanout=1)        0.587   decoder/Sh17714
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.167ns (6.935ns logic, 11.232ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  1.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.179ns (Levels of Logic = 11)
  Clock Path Skew:      -0.027ns (0.312 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X3Y39.B2       net (fanout=13)       1.638   M_state_q_FSM_FFd4_1
    SLICE_X3Y39.B        Tilo                  0.259   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X2Y39.B6       net (fanout=1)        0.414   decoder/N209
    SLICE_X2Y39.B        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X2Y39.A3       net (fanout=11)       0.520   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X2Y39.A        Tilo                  0.235   decoder/N190
                                                       decoder/Mmux__n00403_rs_xor<4>11_SW0
    SLICE_X6Y35.A1       net (fanout=1)        1.478   decoder/N257
    SLICE_X6Y35.A        Tilo                  0.235   N167
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X4Y37.A2       net (fanout=18)       1.151   temp_pos[4]
    SLICE_X4Y37.A        Tilo                  0.254   N92
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X4Y37.B4       net (fanout=13)       0.488   Maddsub_n0037_Madd_cy[3]
    SLICE_X4Y37.B        Tilo                  0.254   N92
                                                       decoder/Sh17710
    SLICE_X5Y34.B1       net (fanout=1)        1.076   decoder/Sh17710
    SLICE_X5Y34.B        Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C3       net (fanout=12)       0.621   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   N173
                                                       Mmux_M_alu_a101_SW0
    SLICE_X1Y37.C5       net (fanout=1)        0.965   N173
    SLICE_X1Y37.C        Tilo                  0.259   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y10.B3       net (fanout=8)        1.186   M_alu_a[3]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y40.B3       net (fanout=3)        0.798   n0022[0]
    SLICE_X6Y40.B        Tilo                  0.235   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X8Y39.AX       net (fanout=1)        0.905   M_alu_alu[0]
    SLICE_X8Y39.CLK      Tdick                 0.085   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.179ns (6.939ns logic, 11.240ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: down_conditioner/M_ctr_q[3]/CLK
  Logical resource: down_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: down_conditioner/M_ctr_q[3]/CLK
  Logical resource: down_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: down_conditioner/M_ctr_q[3]/CLK
  Logical resource: down_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.669|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15207809 paths, 0 nets, and 2233 connections

Design statistics:
   Minimum period:  18.669ns{1}   (Maximum frequency:  53.565MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan  8 13:00:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



