// Generated by CIRCT firtool-1.128.0
module InstrDcdPla(
  input         clock,
  input         reset,
  input  [31:0] instr,
  output [2:0]  instrDcd
);

  wire [31:0] instrDcd_plaInput = instr;
  wire [31:0] _GEN = ~instrDcd_plaInput;
  wire        _GEN_0 =
    &{instrDcd_plaInput[0],
      instrDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      _GEN[4],
      _GEN[5],
      _GEN[6],
      _GEN[13]};
  wire        _GEN_1 =
    &{instrDcd_plaInput[0],
      instrDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      _GEN[4],
      instrDcd_plaInput[5],
      _GEN[13],
      _GEN[14]};
  wire        _GEN_2 =
    &{instrDcd_plaInput[0],
      instrDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      instrDcd_plaInput[4],
      instrDcd_plaInput[5],
      _GEN[6],
      _GEN[12],
      _GEN[13],
      _GEN[14],
      _GEN[25],
      _GEN[26],
      _GEN[27],
      _GEN[28],
      _GEN[29],
      _GEN[31]};
  wire        _GEN_3 =
    &{instrDcd_plaInput[0],
      instrDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      instrDcd_plaInput[4],
      instrDcd_plaInput[5],
      _GEN[6],
      _GEN[25],
      _GEN[26],
      _GEN[27],
      _GEN[28],
      _GEN[29],
      _GEN[30],
      _GEN[31]};
  wire        _GEN_4 =
    &{instrDcd_plaInput[0],
      instrDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      _GEN[4],
      instrDcd_plaInput[5],
      instrDcd_plaInput[6],
      instrDcd_plaInput[14]};
  wire        _GEN_5 =
    &{instrDcd_plaInput[0],
      instrDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      instrDcd_plaInput[4],
      instrDcd_plaInput[5],
      _GEN[6],
      instrDcd_plaInput[12],
      _GEN[13],
      instrDcd_plaInput[14],
      _GEN[25],
      _GEN[26],
      _GEN[27],
      _GEN[28],
      _GEN[29],
      _GEN[31]};
  wire [2:0]  _GEN_6 =
    {|{_GEN_0,
       &{instrDcd_plaInput[0],
         instrDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         _GEN[4],
         _GEN[6],
         _GEN[12],
         _GEN[14]},
       _GEN_1,
       _GEN_2,
       _GEN_3,
       _GEN_4,
       _GEN_5},
     |{&{instrDcd_plaInput[0],
         instrDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         _GEN[4],
         instrDcd_plaInput[5],
         _GEN[6],
         _GEN[12],
         _GEN[14]},
       _GEN_1,
       _GEN_2,
       _GEN_3,
       _GEN_4,
       _GEN_5},
     |{_GEN_0,
       &{instrDcd_plaInput[0],
         instrDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         _GEN[5],
         _GEN[6],
         _GEN[12],
         _GEN[13]},
       &{instrDcd_plaInput[0],
         instrDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         _GEN[5],
         _GEN[6],
         _GEN[12],
         _GEN[14]},
       &{instrDcd_plaInput[0],
         instrDcd_plaInput[1],
         instrDcd_plaInput[2],
         _GEN[3],
         instrDcd_plaInput[4],
         _GEN[6]},
       _GEN_2,
       _GEN_3,
       &{instrDcd_plaInput[0],
         instrDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         instrDcd_plaInput[4],
         _GEN[6],
         instrDcd_plaInput[12],
         _GEN[13],
         _GEN[25],
         _GEN[26],
         _GEN[27],
         _GEN[28],
         _GEN[29],
         _GEN[30],
         _GEN[31]},
       &{instrDcd_plaInput[0],
         instrDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         instrDcd_plaInput[4],
         _GEN[5],
         _GEN[6],
         instrDcd_plaInput[13]},
       &{instrDcd_plaInput[0],
         instrDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         instrDcd_plaInput[4],
         _GEN[6],
         instrDcd_plaInput[12],
         _GEN[13],
         instrDcd_plaInput[14],
         _GEN[25],
         _GEN[26],
         _GEN[27],
         _GEN[28],
         _GEN[29],
         _GEN[31]}}};
  wire [2:0]  instrDcd_plaOutput = {_GEN_6[2], _GEN_6[1], _GEN_6[0]};
  assign instrDcd = instrDcd_plaOutput;
endmodule

