5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (include4.vcd) 2 -o (include4.cdd) 2 -v (include4.v) 2 -I (include) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 include4.v 8 35 1
2 1 3d 17 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 1 4 f000f 3 100c 0 0 1 1 c
2 3 1 4 b000b 2 100c 0 0 1 1 b
2 4 8 4 b000f 4 11c4 2 3 1 18 0 1 1 1 0 0
2 5 1 4 70007 0 1410 0 0 1 1 a
2 6 35 4 7000f 2 6 4 5
2 7 3d 6 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 x 1 10 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 1 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 1 1070007 1 0 0 0 1 17 0 1 0 1 1 0
1 a 4 2 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 1 17 8 1 0 0 1
4 6 29 7 f 6 6 6
4 7 31 8 1 0 0 7
3 1 main.$u0 "main.$u0" 0 include4.v 0 22 1
2 8 0 18 50008 1 21004 0 0 1 16 0 0
2 9 1 18 10001 0 1410 0 0 1 1 x
2 10 37 18 10008 1 16 8 9
2 11 0 19 20003 1 1008 0 0 32 48 14 0
2 12 2c 19 10003 2 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 0 20 20003 1 1008 0 0 32 48 14 0
2 14 2c 20 10003 1 9002 13 0 32 18 0 ffffffff 0 0 0 0
2 15 1 21 60006 0 1010 0 0 1 1 x
2 16 1b 21 50005 0 1020 15 0 1 18 0 1 0 0 0 0
2 17 1 21 10001 0 1410 0 0 1 1 x
2 18 37 21 10006 0 32 16 17
4 10 18 1 11 12 12 10
4 12 19 1 0 14 0 10
4 14 20 1 0 18 0 10
4 18 21 1 0 0 0 10
3 1 main.$u1 "main.$u1" 0 include/inc_body.v 0 19 1
2 19 0 7 50008 1 21004 0 0 1 16 0 0
2 20 1 7 10001 0 1410 0 0 1 1 b
2 21 37 7 10008 1 16 19 20
2 22 0 8 50008 1 21004 0 0 1 16 0 0
2 23 1 8 10001 0 1410 0 0 1 1 c
2 24 37 8 10008 1 16 22 23
2 25 0 9 20002 1 1008 0 0 32 48 5 0
2 26 2c 9 10002 2 900a 25 0 32 18 0 ffffffff 0 0 0 0
2 27 0 10 50008 1 21008 0 0 1 16 1 0
2 28 1 10 10001 0 1410 0 0 1 1 c
2 29 37 10 10008 1 1a 27 28
2 30 0 11 20002 1 1008 0 0 32 48 5 0
2 31 2c 11 10002 2 900a 30 0 32 18 0 ffffffff 0 0 0 0
2 32 0 12 50008 1 21004 0 0 1 16 0 0
2 33 1 12 10001 0 1410 0 0 1 1 c
2 34 37 12 10008 1 16 32 33
2 35 0 13 20002 1 1008 0 0 32 48 5 0
2 36 2c 13 10002 2 900a 35 0 32 18 0 ffffffff 0 0 0 0
2 37 0 14 50008 1 21008 0 0 1 16 1 0
2 38 1 14 10001 0 1410 0 0 1 1 b
2 39 37 14 10008 1 1a 37 38
2 40 0 15 20002 1 1008 0 0 32 48 5 0
2 41 2c 15 10002 1 9002 40 0 32 18 0 ffffffff 0 0 0 0
2 42 0 16 50008 0 21010 0 0 1 16 1 0
2 43 1 16 10001 0 1410 0 0 1 1 c
2 44 37 16 10008 0 32 42 43
2 45 0 17 20002 0 1010 0 0 32 48 5 0
2 46 2c 17 10002 0 9022 45 0 32 18 0 ffffffff 0 0 0 0
2 47 5a 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 21 32 1 11 24 24 21
4 24 33 1 0 26 26 21
4 26 34 1 0 29 0 21
4 29 35 1 0 31 31 21
4 31 36 1 0 34 0 21
4 34 37 1 0 36 36 21
4 36 38 1 0 39 0 21
4 39 39 1 0 41 41 21
4 41 40 1 0 44 0 21
4 44 41 1 0 46 46 21
4 46 42 1 0 47 0 21
4 47 43 0 0 0 0 21
3 1 main.$u2 "main.$u2" 0 include4.v 0 33 1
