{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 19:25:01 2013 " "Info: Processing started: Thu Sep 12 19:25:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serialassincrona -c serialassincrona " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off serialassincrona -c serialassincrona" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../../../../../Desktop/lpm_divide0.qip " "Warning: Tcl Script File ../../../../../../Desktop/lpm_divide0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../../../../../Desktop/lpm_divide0.qip " "Info: set_global_assignment -name QIP_FILE ../../../../../../Desktop/lpm_divide0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_uc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file deslocador_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_uc-yay " "Info: Found design unit 1: deslocador_uc-yay" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_uc " "Info: Found entity 1: deslocador_uc" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divfreq_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfreq_gen-arch_d " "Info: Found design unit 1: divfreq_gen-arch_d" {  } { { "divfreq_gen.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/divfreq_gen.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divfreq_gen " "Info: Found entity 1: divfreq_gen" {  } { { "divfreq_gen.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/divfreq_gen.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorparidade.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file geradorparidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 geradorparidade-yay " "Info: Found design unit 1: geradorparidade-yay" {  } { { "geradorparidade.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/geradorparidade.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 geradorparidade " "Info: Found entity 1: geradorparidade" {  } { { "geradorparidade.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/geradorparidade.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INV1-yay " "Info: Found design unit 1: INV1-yay" {  } { { "INV1.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/INV1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INV1 " "Info: Found entity 1: INV1" {  } { { "INV1.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/INV1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file oux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUX2-yay " "Info: Found design unit 1: OUX2-yay" {  } { { "OUX2.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/OUX2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OUX2 " "Info: Found entity 1: OUX2" {  } { { "OUX2.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/OUX2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialassincrona.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file serialassincrona.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 serialassincrona " "Info: Found entity 1: serialassincrona" {  } { { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "serialassincrona " "Info: Elaborating entity \"serialassincrona\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74165 74165:inst2 " "Info: Elaborating entity \"74165\" for hierarchy \"74165:inst2\"" {  } { { "serialassincrona.bdf" "inst2" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 112 680 800 336 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74165:inst2 " "Info: Elaborated megafunction instantiation \"74165:inst2\"" {  } { { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 112 680 800 336 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_uc deslocador_uc:inst4 " "Info: Elaborating entity \"deslocador_uc\" for hierarchy \"deslocador_uc:inst4\"" {  } { { "serialassincrona.bdf" "inst4" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 16 448 544 112 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst6 " "Info: Elaborating entity \"74163\" for hierarchy \"74163:inst6\"" {  } { { "serialassincrona.bdf" "inst6" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -80 256 376 104 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst6 " "Info: Elaborated megafunction instantiation \"74163:inst6\"" {  } { { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -80 256 376 104 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst6\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"74163:inst6\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst6\|f74163:sub 74163:inst6 " "Info: Elaborated megafunction instantiation \"74163:inst6\|f74163:sub\", which is child of megafunction instantiation \"74163:inst6\"" {  } { { "74163.tdf" "" { Text "c:/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -80 256 376 104 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_gen divfreq_gen:inst1 " "Info: Elaborating entity \"divfreq_gen\" for hierarchy \"divfreq_gen:inst1\"" {  } { { "serialassincrona.bdf" "inst1" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 448 376 472 544 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorparidade geradorparidade:inst " "Info: Elaborating entity \"geradorparidade\" for hierarchy \"geradorparidade:inst\"" {  } { { "serialassincrona.bdf" "inst" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 264 368 464 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUX2 geradorparidade:inst\|OUX2:X1 " "Info: Elaborating entity \"OUX2\" for hierarchy \"geradorparidade:inst\|OUX2:X1\"" {  } { { "geradorparidade.vhd" "X1" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/geradorparidade.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV1 geradorparidade:inst\|INV1:I1 " "Info: Elaborating entity \"INV1\" for hierarchy \"geradorparidade:inst\|INV1:I1\"" {  } { { "geradorparidade.vhd" "I1" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/geradorparidade.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "5 " "Info: Ignored 5 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "5 " "Info: Ignored 5 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divfreq_gen:inst1\|contagem\[1\] " "Info: Register \"divfreq_gen:inst1\|contagem\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "deslocador_uc:inst4\|sreg.esp " "Info: Register \"deslocador_uc:inst4\|sreg.esp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Info: Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Info: Implemented 36 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 19:25:11 2013 " "Info: Processing ended: Thu Sep 12 19:25:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
