<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ALU</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>lab5_bd_lab5_axi_do_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">lab5_bd_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">lab5_bd_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>lab5_axi_do_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 13 19:27:04 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:79a72042</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:79a72042</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>lab5_bd_lab5_axi_do_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 13 19:27:04 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:79a72042</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>lab5_axi_do_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 13 19:27:04 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:be4d16b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>lab5_bd_lab5_axi_do_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 13 19:27:04 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:be4d16b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>trigger_n_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_down</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_up</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>red</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>green</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>blue</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ncs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdata1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdata2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../src/ads_driver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/button_frontend.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/cross_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/daq_top_do.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/daq_trigger_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2187/hdl/lab5_axi_do_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/o_generic_sr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/signal_plotter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/sync_ram_dualport.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/temperature_plotter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/vga_port_test.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/vga_sync_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2187/hdl/lab5_axi_do_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/lab5_bd_lab5_axi_do_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../src/ads_driver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/button_frontend.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/cross_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/daq_top_do.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/daq_trigger_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2187/hdl/lab5_axi_do_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/o_generic_sr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/signal_plotter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/sync_ram_dualport.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/temperature_plotter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/vga_port_test.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../src/vga_sync_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2187/hdl/lab5_axi_do_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/lab5_bd_lab5_axi_do_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>This AXI4 peripheral contains: daq_top( data aquisition and vga controller).</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:minimum="0" spirit:maximum="10" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">lab5_bd_lab5_axi_do_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>lab5_axi_do_v1.0</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7666798a_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1646ef64_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157e31f5_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8c3525_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd921de_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f9bc32_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9eefee_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33561063_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c40a2_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6e753e_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17db9364_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c967c21_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e760f2c_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd0735f_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37da6e6_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582ba0d0_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4370e466_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478bc58b_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290011ec_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4a3618_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5fd515_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4327b8a0_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca13623_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381bf664_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1721ab17_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308b9f26_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aabddc1_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da0121d_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13955dc5_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af29766_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6561e9f_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d678fc9_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5044d4ad_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aac058e_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc14f47_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a14ea0b_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286bbe3c_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfb4732_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9ea92_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2583cf_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9b501e_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68284059_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9d09f_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec97822_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f6835d_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7cc5f4_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480ffe0d_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2d9dcf_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649c5db3_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1046e658_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227209f7_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f531572_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322afbc2_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e88f4c9_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f96c3d_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b792ce_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b655340_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436fad1_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208fde33_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abfb921_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ee5e20_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a730daa_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c461bd5_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711fb65b_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1802c875_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2c4ada_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e98a3c8_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ce19d7_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258d2d02_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58063457_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14707b0b_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320fa5ad_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ce7cea_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623eef50_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2cdd18_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65921924_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a763949_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15474fb9_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95e4cfd_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4313ebfd_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86c5765_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ace9550_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ef497d_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe99add_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0b72ee_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ab1de_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5e5cd7_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bafec_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be9456c_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420988ca_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd9ef36_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb35d1a_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a540283_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c1b8fc_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eeaa09c_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713c001a_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f171c6f_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5663ea_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45af4033_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f223721_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef05f03_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604a8ac0_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17188429_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b76fa_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c48a168_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d9d28b_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4164f2a5_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fc6e1_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421a813a_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bb7c54_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f116551_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1203826e_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663d5c36_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c46cddb_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa98618_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33257bd6_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31eb6860_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67191ffd_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5171113d_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0c7533_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6380a6cd_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409a48b7_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118b3b22_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b60dff1_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca6b2c6_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bae6246_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b3d32f_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2724bf20_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1babeff2_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a848762_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b9d0ea_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b57f7c1_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fab173_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cbdf41_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4fcea4_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798a75ff_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61840afc_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf372a5_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2204134c_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6781528e_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1da814_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea7ac41_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3ee250_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d5f443_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be97e7c_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cdb479_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa54895_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba1b5f0_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba702da_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2876e587_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfa8870_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c31fd_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c34193b_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5420b522_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a295a9_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dff52b1_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee0d609_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f23979e_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b6a6d1_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8ad7ca_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1431ef_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1972138c_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b85ccf3_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fd40c9_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba29495_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a53a771_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338cbe57_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29108f7b_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e20f0e_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57048958_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7e2c00_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b46a7a_ARCHIVE_LOCATION">c:/ADS_do/lab5/ip_repo_p5/lab5_axi_do_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7f6ed06e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e5796892"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c35fae7b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
