#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018414a02900 .scope module, "InstructionRegister" "InstructionRegister" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "instruction_in";
    .port_info 2 /INPUT 1 "ir_write";
    .port_info 3 /OUTPUT 8 "instruction_out";
o0000018414a36948 .functor BUFZ 1, C4<z>; HiZ drive
v0000018414a02e70_0 .net "clk", 0 0, o0000018414a36948;  0 drivers
o0000018414a36978 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000018414a02a90_0 .net "instruction_in", 7 0, o0000018414a36978;  0 drivers
v0000018414a02b30_0 .var "instruction_out", 7 0;
o0000018414a369d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018414a02bd0_0 .net "ir_write", 0 0, o0000018414a369d8;  0 drivers
E_0000018414a34ab0 .event posedge, v0000018414a02e70_0;
    .scope S_0000018414a02900;
T_0 ;
    %wait E_0000018414a34ab0;
    %load/vec4 v0000018414a02bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000018414a02a90_0;
    %assign/vec4 v0000018414a02b30_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Instruction_register.v";
