<stg><name>queryResult_per_hash_Pipeline_LOAD_BV_VALUES</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_URAMS_V, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_URAMS_V_1, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_URAMS_V_2, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_URAMS_V_3, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_BRAMS_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_BRAMS_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_BRAMS_V_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_BRAMS_V_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %bv_load_stream_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i18 0, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.body220:0 %i_1 = load i18 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body220:1 %icmp_ln466 = icmp_eq  i18 %i_1, i18 131072

]]></Node>
<StgValue><ssdm name="icmp_ln466"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body220:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 131072, i64 131072, i64 131072

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body220:3 %i_2 = add i18 %i_1, i18 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body220:4 %br_ln466 = br i1 %icmp_ln466, void %for.body220.split, void %while.cond.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="18">
<![CDATA[
for.body220.split:0 %element_idx = trunc i18 %i_1

]]></Node>
<StgValue><ssdm name="element_idx"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body220.split:5 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %i_1, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body220.split:6 %icmp_ln471 = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln471"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body220.split:8 %trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %i_1, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body220.split:9 %br_ln471 = br i1 %icmp_ln471, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
<literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.else:4 %switch_ln475 = switch i2 %trunc_ln1, void %arrayidx230101.case.3, i2 0, void %arrayidx230101.case.0, i2 1, void %arrayidx230101.case.1, i2 2, void %arrayidx230101.case.2

]]></Node>
<StgValue><ssdm name="switch_ln475"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
<literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx230101.exit:0 %br_ln0 = br void %for.inc231

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
<literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then:4 %switch_ln472 = switch i2 %trunc_ln1, void %arrayidx226102.case.3, i2 0, void %arrayidx226102.case.0, i2 1, void %arrayidx226102.case.1, i2 2, void %arrayidx226102.case.2

]]></Node>
<StgValue><ssdm name="switch_ln472"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
<literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx226102.exit:0 %br_ln473 = br void %for.inc231

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc231:0 %store_ln466 = store i18 %i_2, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
for.inc231:1 %br_ln466 = br void %for.body220

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body220.split:3 %bv_load_stream_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %bv_load_stream_s

]]></Node>
<StgValue><ssdm name="bv_load_stream_s_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="33">
<![CDATA[
for.body220.split:4 %trunc_ln85 = trunc i33 %bv_load_stream_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
while.cond.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body220.split:1 %specpipeline_ln467 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln467"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body220.split:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="14">
<![CDATA[
for.body220.split:7 %zext_ln475 = zext i14 %element_idx

]]></Node>
<StgValue><ssdm name="zext_ln475"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:0 %bv_buf_URAMS_V_addr = getelementptr i32 %bv_buf_URAMS_V, i64 0, i64 %zext_ln475

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:1 %bv_buf_URAMS_V_1_addr = getelementptr i32 %bv_buf_URAMS_V_1, i64 0, i64 %zext_ln475

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %bv_buf_URAMS_V_2_addr = getelementptr i32 %bv_buf_URAMS_V_2, i64 0, i64 %zext_ln475

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:3 %bv_buf_URAMS_V_3_addr = getelementptr i32 %bv_buf_URAMS_V_3, i64 0, i64 %zext_ln475

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
<literal name="trunc_ln1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx230101.case.2:0 %store_ln475 = store i32 %trunc_ln85, i14 %bv_buf_URAMS_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
<literal name="trunc_ln1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx230101.case.2:1 %br_ln475 = br void %arrayidx230101.exit

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx230101.case.1:0 %store_ln475 = store i32 %trunc_ln85, i14 %bv_buf_URAMS_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx230101.case.1:1 %br_ln475 = br void %arrayidx230101.exit

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx230101.case.0:0 %store_ln475 = store i32 %trunc_ln85, i14 %bv_buf_URAMS_V_addr

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx230101.case.0:1 %br_ln475 = br void %arrayidx230101.exit

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
<literal name="trunc_ln1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx230101.case.3:0 %store_ln475 = store i32 %trunc_ln85, i14 %bv_buf_URAMS_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
<literal name="trunc_ln1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx230101.case.3:1 %br_ln475 = br void %arrayidx230101.exit

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:0 %bv_buf_BRAMS_V_addr = getelementptr i32 %bv_buf_BRAMS_V, i64 0, i64 %zext_ln475

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:1 %bv_buf_BRAMS_V_1_addr = getelementptr i32 %bv_buf_BRAMS_V_1, i64 0, i64 %zext_ln475

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:2 %bv_buf_BRAMS_V_2_addr = getelementptr i32 %bv_buf_BRAMS_V_2, i64 0, i64 %zext_ln475

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %bv_buf_BRAMS_V_3_addr = getelementptr i32 %bv_buf_BRAMS_V_3, i64 0, i64 %zext_ln475

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
<literal name="trunc_ln1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx226102.case.2:0 %store_ln472 = store i32 %trunc_ln85, i14 %bv_buf_BRAMS_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
<literal name="trunc_ln1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx226102.case.2:1 %br_ln472 = br void %arrayidx226102.exit

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx226102.case.1:0 %store_ln472 = store i32 %trunc_ln85, i14 %bv_buf_BRAMS_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx226102.case.1:1 %br_ln472 = br void %arrayidx226102.exit

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx226102.case.0:0 %store_ln472 = store i32 %trunc_ln85, i14 %bv_buf_BRAMS_V_addr

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx226102.case.0:1 %br_ln472 = br void %arrayidx226102.exit

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
<literal name="trunc_ln1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx226102.case.3:0 %store_ln472 = store i32 %trunc_ln85, i14 %bv_buf_BRAMS_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
<literal name="trunc_ln1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx226102.case.3:1 %br_ln472 = br void %arrayidx226102.exit

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
