// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Tue Sep 14 13:22:31 2021
// Host        : LAPTOP-JHDC8J70 running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               E:/capstone_dir/riscv-project-dev/project_1/project_1.sim/sim_1/synth/func/xsim/post_synth_UnitTest_tb_func_synth.v
// Design      : SOC
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module CSR
   (WEA,
    \ID_EX_ctrl_reg[10] ,
    \ID_EX_ctrl_reg[4] ,
    \ID_EX_ctrl_reg[4]_0 ,
    \ID_EX_ctrl_reg[4]_1 ,
    \ID_EX_ctrl_reg[4]_2 ,
    D,
    ADDRARDADDR,
    \ID_EX_ctrl_reg[10]_0 ,
    \ID_EX_ctrl_reg[10]_1 ,
    \ID_EX_ctrl_reg[10]_2 ,
    \ID_EX_ctrl_reg[4]_3 ,
    p_1_in,
    DIADI,
    custom0,
    \ID_EX_ctrl_reg[4]_4 ,
    LED_wr,
    Tx_req,
    \ID_EX_ctrl_reg[10]_3 ,
    \ID_EX_ctrl_reg[10]_4 ,
    \EX_MEM_wire[0]_17 ,
    \IF_ID_reg[0][2] ,
    \ID_EX_ctrl_reg[4]_5 ,
    \ID_EX_ctrl_reg[4]_6 ,
    \MEM_WB_register_tristate_oe_reg[2] ,
    \ID_EX_register_reg[1]_tristate_oe[4] ,
    \ID_EX_reg[0][14] ,
    \ID_EX_register_reg[1]_tristate_oe[2] ,
    EX_MEM_register,
    \MEM_WB_reg[1]_tristate_oe[3] ,
    inp2,
    \ID_EX_reg[2]_tristate_oe[0] ,
    \ID_EX_reg[2]_tristate_oe[1] ,
    \ID_EX_reg[2]_tristate_oe[2] ,
    \ID_EX_reg[2]_tristate_oe[3] ,
    \EX_MEM_tristate_oe_reg[3] ,
    \MEM_WB_ctrl_reg[0]_tristate_oe ,
    \ID_EX_ctrl_reg[10]_5 ,
    \ID_EX_register_reg[1]_tristate_oe[4]_0 ,
    \ID_EX_ctrl_reg[0] ,
    \ID_EX_ctrl_reg[0]_0 ,
    \ID_EX_ctrl_reg[0]_1 ,
    \ID_EX_ctrl_reg[0]_2 ,
    \ID_EX_ctrl_reg[0]_3 ,
    \ID_EX_ctrl_reg[0]_4 ,
    \ID_EX_ctrl_reg[0]_5 ,
    \ID_EX_ctrl_reg[0]_6 ,
    \ID_EX_ctrl_reg[0]_7 ,
    \ID_EX_ctrl_reg[0]_8 ,
    \ID_EX_ctrl_reg[0]_9 ,
    \ID_EX_ctrl_reg[0]_10 ,
    \ID_EX_ctrl_reg[0]_11 ,
    \ID_EX_ctrl_reg[0]_12 ,
    \ID_EX_ctrl_reg[0]_13 ,
    \ID_EX_ctrl_reg[0]_14 ,
    \ID_EX_ctrl_reg[0]_15 ,
    \ID_EX_ctrl_reg[0]_16 ,
    \ID_EX_ctrl_reg[0]_17 ,
    \ID_EX_ctrl_reg[0]_18 ,
    \ID_EX_ctrl_reg[0]_19 ,
    \ID_EX_ctrl_reg[0]_20 ,
    \ID_EX_ctrl_reg[0]_21 ,
    \ID_EX_ctrl_reg[0]_22 ,
    \ID_EX_ctrl_reg[0]_23 ,
    \ID_EX_ctrl_reg[0]_24 ,
    \ID_EX_ctrl_reg[0]_25 ,
    \ID_EX_ctrl_reg[0]_26 ,
    operand2,
    clk1_BUFG,
    mem_read_ctrl,
    B,
    H,
    pc0__60,
    Branch_taken,
    \cause_reg[3]_0 ,
    target_pc0,
    mem_ram_reg_3,
    mem_write_ctrl,
    mem_ram_reg_2,
    \EX_MEM_wire[1]_0 ,
    Tx_Active_OBUF,
    Q,
    E,
    \CSR_ADDR_pipeline_reg[11]_0 ,
    p_18_in,
    p_14_in,
    \EX_MEM_tristate_oe[3]_i_36 ,
    \EX_MEM_tristate_oe[3]_i_67 ,
    \EX_MEM_tristate_oe[3]_i_67_0 ,
    \cause[0]_i_3_0 ,
    MEM_WB_register,
    mem_ram_reg_3_0,
    mem_ram_reg_3_1,
    mem_ram_reg_3_2,
    mem_ram_reg_3_3,
    mem_ram_reg_3_4,
    mem_ram_reg_3_5,
    mem_ram_reg_3_6,
    mem_ram_reg_3_7,
    mem_ram_reg_3_8,
    mem_ram_reg_3_9,
    Result,
    mem_ram_reg_3_10,
    mem_ram_reg_3_11,
    mem_ram_reg_3_12,
    mem_ram_reg_3_13,
    mem_ram_reg_3_14,
    mem_ram_reg_3_15,
    mem_ram_reg_3_16,
    mem_ram_reg_3_17,
    mem_ram_reg_3_18,
    mem_ram_reg_3_19,
    mem_ram_reg_3_20,
    mem_ram_reg_3_21,
    \exception_intr_address_reg[29]_0 ,
    \mem_data_custom_reg[0] ,
    \mem_data_custom_reg[0]_0 ,
    \mem_data_custom_reg[1] ,
    \mem_data_custom_reg[2] ,
    \mem_data_custom_reg[3] ,
    \MEM_WB_reg[0]_tristate_oe[3] ,
    \MEM_WB_reg[0]_tristate_oe[0] ,
    I_or_E_reg_0,
    I_or_E_reg_1,
    \exception_intr_address_reg[0]_0 ,
    registers_reg_r1_0_31_30_31_i_1,
    registers_reg_r1_0_31_30_31_i_1_0,
    Result_1_0,
    \EX_MEM_tristate_oe_reg[14] ,
    \EX_MEM_tristate_oe_reg[14]_0 ,
    \EX_MEM_tristate_oe_reg[14]_1 ,
    \EX_MEM_tristate_oe_reg[3]_0 ,
    \EX_MEM_tristate_oe_reg[3]_1 ,
    \EX_MEM_tristate_oe_reg[3]_2 ,
    \EX_MEM_tristate_oe_reg[15] ,
    \EX_MEM_tristate_oe_reg[15]_0 ,
    \EX_MEM_tristate_oe_reg[15]_1 ,
    \EX_MEM_tristate_oe_reg[16] ,
    \EX_MEM_tristate_oe_reg[16]_0 ,
    \EX_MEM_tristate_oe_reg[16]_1 ,
    \EX_MEM_tristate_oe_reg[18] ,
    \EX_MEM_tristate_oe_reg[18]_0 ,
    \EX_MEM_tristate_oe_reg[18]_1 ,
    \EX_MEM_tristate_oe_reg[21] ,
    \EX_MEM_tristate_oe_reg[21]_0 ,
    \EX_MEM_tristate_oe_reg[21]_1 ,
    \EX_MEM_tristate_oe_reg[19] ,
    \EX_MEM_tristate_oe_reg[19]_0 ,
    \EX_MEM_tristate_oe_reg[19]_1 ,
    \EX_MEM_tristate_oe_reg[20] ,
    ALU_SEL,
    \EX_MEM_tristate_oe_reg[20]_0 ,
    \EX_MEM_tristate_oe_reg[20]_1 ,
    \EX_MEM_tristate_oe_reg[22] ,
    \EX_MEM_tristate_oe_reg[22]_0 ,
    \EX_MEM_tristate_oe_reg[22]_1 ,
    \trap_addr[29]_i_3_0 ,
    \MTVAL_reg[0]_0 ,
    \MTVAL_reg[0]_1 ,
    \EX_MEM_tristate_oe[3]_i_36_0 ,
    \EX_MEM_tristate_oe[3]_i_36_1 ,
    \EX_MEM_tristate_oe[3]_i_36_2 ,
    \MTVAL_reg[1]_0 ,
    \MTVAL_reg[1]_1 ,
    \EX_MEM_tristate_oe[3]_i_38 ,
    mie_reg_0,
    mie_reg_1,
    \EX_MEM_tristate_oe[3]_i_22 ,
    \exception_intr_address_reg[13]_0 ,
    I_or_E_reg_2,
    \EX_MEM_tristate_oe[3]_i_44 ,
    \EX_MEM_tristate_oe[3]_i_44_0 ,
    \EX_MEM_tristate_oe[3]_i_19 ,
    \EX_MEM_tristate_oe[5]_i_14 ,
    \EX_MEM_tristate_oe[5]_i_14_0 ,
    \EX_MEM_tristate_oe[6]_i_14 ,
    \EX_MEM_tristate_oe[6]_i_14_0 ,
    \EX_MEM_tristate_oe[7]_i_14 ,
    \EX_MEM_tristate_oe[7]_i_14_0 ,
    \EX_MEM_tristate_oe[8]_i_15 ,
    \EX_MEM_tristate_oe[8]_i_15_0 ,
    \EX_MEM_tristate_oe[9]_i_14 ,
    \EX_MEM_tristate_oe[9]_i_14_0 ,
    \EX_MEM_tristate_oe[10]_i_14 ,
    \EX_MEM_tristate_oe[10]_i_14_0 ,
    \EX_MEM_tristate_oe[11]_i_15 ,
    \EX_MEM_tristate_oe[11]_i_15_0 ,
    \EX_MEM_tristate_oe[12]_i_25 ,
    \EX_MEM_tristate_oe[12]_i_25_0 ,
    \EX_MEM_tristate_oe[16]_i_31 ,
    \EX_MEM_tristate_oe[16]_i_31_0 ,
    \EX_MEM_tristate_oe[14]_i_14 ,
    \EX_MEM_tristate_oe[14]_i_14_0 ,
    \EX_MEM_tristate_oe[15]_i_14 ,
    \EX_MEM_tristate_oe[15]_i_14_0 ,
    \exception_intr_address_reg[14]_0 ,
    \EX_MEM_tristate_oe[16]_i_15 ,
    \EX_MEM_tristate_oe[16]_i_15_0 ,
    \exception_intr_address_reg[15]_0 ,
    \trap_addr[15]_i_2_0 ,
    \trap_addr[15]_i_2_1 ,
    \exception_intr_address_reg[16]_0 ,
    \EX_MEM_tristate_oe[18]_i_14 ,
    \EX_MEM_tristate_oe[18]_i_14_0 ,
    \exception_intr_address_reg[17]_0 ,
    \EX_MEM_tristate_oe[19]_i_15 ,
    \EX_MEM_tristate_oe[19]_i_15_0 ,
    \exception_intr_address_reg[18]_0 ,
    \EX_MEM_tristate_oe[20]_i_13 ,
    \EX_MEM_tristate_oe[20]_i_13_0 ,
    \exception_intr_address_reg[19]_0 ,
    \EX_MEM_tristate_oe[21]_i_14 ,
    \EX_MEM_tristate_oe[21]_i_14_0 ,
    \exception_intr_address_reg[20]_0 ,
    \EX_MEM_tristate_oe[22]_i_19 ,
    \EX_MEM_tristate_oe[22]_i_19_0 ,
    \exception_intr_address_reg[21]_0 ,
    \EX_MEM_tristate_oe[23]_i_12 ,
    \EX_MEM_tristate_oe[23]_i_12_0 ,
    \exception_intr_address_reg[22]_0 ,
    \trap_addr[22]_i_2_0 ,
    \trap_addr[22]_i_2_1 ,
    \exception_intr_address_reg[23]_0 ,
    \EX_MEM_tristate_oe[25]_i_14 ,
    \EX_MEM_tristate_oe[25]_i_14_0 ,
    \exception_intr_address_reg[24]_0 ,
    \EX_MEM_tristate_oe[26]_i_16 ,
    \EX_MEM_tristate_oe[26]_i_16_0 ,
    \exception_intr_address_reg[25]_0 ,
    \EX_MEM_tristate_oe[27]_i_12 ,
    \EX_MEM_tristate_oe[27]_i_12_0 ,
    \exception_intr_address_reg[26]_0 ,
    \trap_addr[26]_i_2_0 ,
    \trap_addr[26]_i_2_1 ,
    \exception_intr_address_reg[27]_0 ,
    \EX_MEM_tristate_oe[29]_i_12 ,
    \EX_MEM_tristate_oe[29]_i_12_0 ,
    \exception_intr_address_reg[28]_0 ,
    \EX_MEM_tristate_oe[30]_i_17 ,
    \EX_MEM_tristate_oe[30]_i_17_0 ,
    I_or_E_reg_3,
    \EX_MEM_tristate_oe[3]_i_19_0 ,
    \EX_MEM_tristate_oe[3]_i_19_1 ,
    temp1,
    \EX_MEM_tristate_oe[3]_i_45 );
  output [0:0]WEA;
  output \ID_EX_ctrl_reg[10] ;
  output [0:0]\ID_EX_ctrl_reg[4] ;
  output [0:0]\ID_EX_ctrl_reg[4]_0 ;
  output [0:0]\ID_EX_ctrl_reg[4]_1 ;
  output \ID_EX_ctrl_reg[4]_2 ;
  output [29:0]D;
  output [10:0]ADDRARDADDR;
  output \ID_EX_ctrl_reg[10]_0 ;
  output \ID_EX_ctrl_reg[10]_1 ;
  output [3:0]\ID_EX_ctrl_reg[10]_2 ;
  output [0:0]\ID_EX_ctrl_reg[4]_3 ;
  output [23:0]p_1_in;
  output [7:0]DIADI;
  output custom0;
  output \ID_EX_ctrl_reg[4]_4 ;
  output LED_wr;
  output Tx_req;
  output \ID_EX_ctrl_reg[10]_3 ;
  output \ID_EX_ctrl_reg[10]_4 ;
  output [15:0]\EX_MEM_wire[0]_17 ;
  output \IF_ID_reg[0][2] ;
  output \ID_EX_ctrl_reg[4]_5 ;
  output \ID_EX_ctrl_reg[4]_6 ;
  output \MEM_WB_register_tristate_oe_reg[2] ;
  output \ID_EX_register_reg[1]_tristate_oe[4] ;
  output \ID_EX_reg[0][14] ;
  output \ID_EX_register_reg[1]_tristate_oe[2] ;
  output [0:0]EX_MEM_register;
  output \MEM_WB_reg[1]_tristate_oe[3] ;
  output [30:0]inp2;
  output \ID_EX_reg[2]_tristate_oe[0] ;
  output \ID_EX_reg[2]_tristate_oe[1] ;
  output \ID_EX_reg[2]_tristate_oe[2] ;
  output \ID_EX_reg[2]_tristate_oe[3] ;
  output [2:0]\EX_MEM_tristate_oe_reg[3] ;
  output \MEM_WB_ctrl_reg[0]_tristate_oe ;
  output [7:0]\ID_EX_ctrl_reg[10]_5 ;
  output \ID_EX_register_reg[1]_tristate_oe[4]_0 ;
  output \ID_EX_ctrl_reg[0] ;
  output \ID_EX_ctrl_reg[0]_0 ;
  output \ID_EX_ctrl_reg[0]_1 ;
  output \ID_EX_ctrl_reg[0]_2 ;
  output \ID_EX_ctrl_reg[0]_3 ;
  output \ID_EX_ctrl_reg[0]_4 ;
  output \ID_EX_ctrl_reg[0]_5 ;
  output \ID_EX_ctrl_reg[0]_6 ;
  output \ID_EX_ctrl_reg[0]_7 ;
  output \ID_EX_ctrl_reg[0]_8 ;
  output \ID_EX_ctrl_reg[0]_9 ;
  output \ID_EX_ctrl_reg[0]_10 ;
  output \ID_EX_ctrl_reg[0]_11 ;
  output \ID_EX_ctrl_reg[0]_12 ;
  output \ID_EX_ctrl_reg[0]_13 ;
  output \ID_EX_ctrl_reg[0]_14 ;
  output \ID_EX_ctrl_reg[0]_15 ;
  output \ID_EX_ctrl_reg[0]_16 ;
  output \ID_EX_ctrl_reg[0]_17 ;
  output \ID_EX_ctrl_reg[0]_18 ;
  output \ID_EX_ctrl_reg[0]_19 ;
  output \ID_EX_ctrl_reg[0]_20 ;
  output \ID_EX_ctrl_reg[0]_21 ;
  output \ID_EX_ctrl_reg[0]_22 ;
  output \ID_EX_ctrl_reg[0]_23 ;
  output \ID_EX_ctrl_reg[0]_24 ;
  output \ID_EX_ctrl_reg[0]_25 ;
  output \ID_EX_ctrl_reg[0]_26 ;
  output [0:0]operand2;
  input clk1_BUFG;
  input mem_read_ctrl;
  input B;
  input H;
  input [29:0]pc0__60;
  input Branch_taken;
  input [7:0]\cause_reg[3]_0 ;
  input [29:0]target_pc0;
  input mem_ram_reg_3;
  input mem_write_ctrl;
  input mem_ram_reg_2;
  input [30:0]\EX_MEM_wire[1]_0 ;
  input Tx_Active_OBUF;
  input [11:0]Q;
  input [0:0]E;
  input [11:0]\CSR_ADDR_pipeline_reg[11]_0 ;
  input p_18_in;
  input p_14_in;
  input \EX_MEM_tristate_oe[3]_i_36 ;
  input [6:0]\EX_MEM_tristate_oe[3]_i_67 ;
  input [4:0]\EX_MEM_tristate_oe[3]_i_67_0 ;
  input [4:0]\cause[0]_i_3_0 ;
  input [4:0]MEM_WB_register;
  input mem_ram_reg_3_0;
  input mem_ram_reg_3_1;
  input mem_ram_reg_3_2;
  input mem_ram_reg_3_3;
  input mem_ram_reg_3_4;
  input mem_ram_reg_3_5;
  input mem_ram_reg_3_6;
  input mem_ram_reg_3_7;
  input mem_ram_reg_3_8;
  input mem_ram_reg_3_9;
  input [13:0]Result;
  input mem_ram_reg_3_10;
  input mem_ram_reg_3_11;
  input mem_ram_reg_3_12;
  input mem_ram_reg_3_13;
  input mem_ram_reg_3_14;
  input mem_ram_reg_3_15;
  input mem_ram_reg_3_16;
  input mem_ram_reg_3_17;
  input mem_ram_reg_3_18;
  input mem_ram_reg_3_19;
  input mem_ram_reg_3_20;
  input mem_ram_reg_3_21;
  input [28:0]\exception_intr_address_reg[29]_0 ;
  input \mem_data_custom_reg[0] ;
  input \mem_data_custom_reg[0]_0 ;
  input \mem_data_custom_reg[1] ;
  input \mem_data_custom_reg[2] ;
  input \mem_data_custom_reg[3] ;
  input [2:0]\MEM_WB_reg[0]_tristate_oe[3] ;
  input \MEM_WB_reg[0]_tristate_oe[0] ;
  input [0:0]I_or_E_reg_0;
  input I_or_E_reg_1;
  input [0:0]\exception_intr_address_reg[0]_0 ;
  input registers_reg_r1_0_31_30_31_i_1;
  input registers_reg_r1_0_31_30_31_i_1_0;
  input [1:0]Result_1_0;
  input \EX_MEM_tristate_oe_reg[14] ;
  input \EX_MEM_tristate_oe_reg[14]_0 ;
  input \EX_MEM_tristate_oe_reg[14]_1 ;
  input \EX_MEM_tristate_oe_reg[3]_0 ;
  input \EX_MEM_tristate_oe_reg[3]_1 ;
  input \EX_MEM_tristate_oe_reg[3]_2 ;
  input \EX_MEM_tristate_oe_reg[15] ;
  input \EX_MEM_tristate_oe_reg[15]_0 ;
  input \EX_MEM_tristate_oe_reg[15]_1 ;
  input \EX_MEM_tristate_oe_reg[16] ;
  input \EX_MEM_tristate_oe_reg[16]_0 ;
  input \EX_MEM_tristate_oe_reg[16]_1 ;
  input \EX_MEM_tristate_oe_reg[18] ;
  input \EX_MEM_tristate_oe_reg[18]_0 ;
  input \EX_MEM_tristate_oe_reg[18]_1 ;
  input \EX_MEM_tristate_oe_reg[21] ;
  input \EX_MEM_tristate_oe_reg[21]_0 ;
  input \EX_MEM_tristate_oe_reg[21]_1 ;
  input \EX_MEM_tristate_oe_reg[19] ;
  input \EX_MEM_tristate_oe_reg[19]_0 ;
  input \EX_MEM_tristate_oe_reg[19]_1 ;
  input \EX_MEM_tristate_oe_reg[20] ;
  input [1:0]ALU_SEL;
  input \EX_MEM_tristate_oe_reg[20]_0 ;
  input \EX_MEM_tristate_oe_reg[20]_1 ;
  input \EX_MEM_tristate_oe_reg[22] ;
  input \EX_MEM_tristate_oe_reg[22]_0 ;
  input \EX_MEM_tristate_oe_reg[22]_1 ;
  input \trap_addr[29]_i_3_0 ;
  input \MTVAL_reg[0]_0 ;
  input \MTVAL_reg[0]_1 ;
  input \EX_MEM_tristate_oe[3]_i_36_0 ;
  input \EX_MEM_tristate_oe[3]_i_36_1 ;
  input \EX_MEM_tristate_oe[3]_i_36_2 ;
  input \MTVAL_reg[1]_0 ;
  input \MTVAL_reg[1]_1 ;
  input \EX_MEM_tristate_oe[3]_i_38 ;
  input mie_reg_0;
  input mie_reg_1;
  input \EX_MEM_tristate_oe[3]_i_22 ;
  input [11:0]\exception_intr_address_reg[13]_0 ;
  input [27:0]I_or_E_reg_2;
  input \EX_MEM_tristate_oe[3]_i_44 ;
  input \EX_MEM_tristate_oe[3]_i_44_0 ;
  input [28:0]\EX_MEM_tristate_oe[3]_i_19 ;
  input \EX_MEM_tristate_oe[5]_i_14 ;
  input \EX_MEM_tristate_oe[5]_i_14_0 ;
  input \EX_MEM_tristate_oe[6]_i_14 ;
  input \EX_MEM_tristate_oe[6]_i_14_0 ;
  input \EX_MEM_tristate_oe[7]_i_14 ;
  input \EX_MEM_tristate_oe[7]_i_14_0 ;
  input \EX_MEM_tristate_oe[8]_i_15 ;
  input \EX_MEM_tristate_oe[8]_i_15_0 ;
  input \EX_MEM_tristate_oe[9]_i_14 ;
  input \EX_MEM_tristate_oe[9]_i_14_0 ;
  input \EX_MEM_tristate_oe[10]_i_14 ;
  input \EX_MEM_tristate_oe[10]_i_14_0 ;
  input \EX_MEM_tristate_oe[11]_i_15 ;
  input \EX_MEM_tristate_oe[11]_i_15_0 ;
  input \EX_MEM_tristate_oe[12]_i_25 ;
  input \EX_MEM_tristate_oe[12]_i_25_0 ;
  input \EX_MEM_tristate_oe[16]_i_31 ;
  input \EX_MEM_tristate_oe[16]_i_31_0 ;
  input \EX_MEM_tristate_oe[14]_i_14 ;
  input \EX_MEM_tristate_oe[14]_i_14_0 ;
  input \EX_MEM_tristate_oe[15]_i_14 ;
  input \EX_MEM_tristate_oe[15]_i_14_0 ;
  input \exception_intr_address_reg[14]_0 ;
  input \EX_MEM_tristate_oe[16]_i_15 ;
  input \EX_MEM_tristate_oe[16]_i_15_0 ;
  input \exception_intr_address_reg[15]_0 ;
  input \trap_addr[15]_i_2_0 ;
  input \trap_addr[15]_i_2_1 ;
  input \exception_intr_address_reg[16]_0 ;
  input \EX_MEM_tristate_oe[18]_i_14 ;
  input \EX_MEM_tristate_oe[18]_i_14_0 ;
  input \exception_intr_address_reg[17]_0 ;
  input \EX_MEM_tristate_oe[19]_i_15 ;
  input \EX_MEM_tristate_oe[19]_i_15_0 ;
  input \exception_intr_address_reg[18]_0 ;
  input \EX_MEM_tristate_oe[20]_i_13 ;
  input \EX_MEM_tristate_oe[20]_i_13_0 ;
  input \exception_intr_address_reg[19]_0 ;
  input \EX_MEM_tristate_oe[21]_i_14 ;
  input \EX_MEM_tristate_oe[21]_i_14_0 ;
  input \exception_intr_address_reg[20]_0 ;
  input \EX_MEM_tristate_oe[22]_i_19 ;
  input \EX_MEM_tristate_oe[22]_i_19_0 ;
  input \exception_intr_address_reg[21]_0 ;
  input \EX_MEM_tristate_oe[23]_i_12 ;
  input \EX_MEM_tristate_oe[23]_i_12_0 ;
  input \exception_intr_address_reg[22]_0 ;
  input \trap_addr[22]_i_2_0 ;
  input \trap_addr[22]_i_2_1 ;
  input \exception_intr_address_reg[23]_0 ;
  input \EX_MEM_tristate_oe[25]_i_14 ;
  input \EX_MEM_tristate_oe[25]_i_14_0 ;
  input \exception_intr_address_reg[24]_0 ;
  input \EX_MEM_tristate_oe[26]_i_16 ;
  input \EX_MEM_tristate_oe[26]_i_16_0 ;
  input \exception_intr_address_reg[25]_0 ;
  input \EX_MEM_tristate_oe[27]_i_12 ;
  input \EX_MEM_tristate_oe[27]_i_12_0 ;
  input \exception_intr_address_reg[26]_0 ;
  input \trap_addr[26]_i_2_0 ;
  input \trap_addr[26]_i_2_1 ;
  input \exception_intr_address_reg[27]_0 ;
  input \EX_MEM_tristate_oe[29]_i_12 ;
  input \EX_MEM_tristate_oe[29]_i_12_0 ;
  input \exception_intr_address_reg[28]_0 ;
  input \EX_MEM_tristate_oe[30]_i_17 ;
  input \EX_MEM_tristate_oe[30]_i_17_0 ;
  input I_or_E_reg_3;
  input \EX_MEM_tristate_oe[3]_i_19_0 ;
  input \EX_MEM_tristate_oe[3]_i_19_1 ;
  input [0:0]temp1;
  input \EX_MEM_tristate_oe[3]_i_45 ;

  wire [10:0]ADDRARDADDR;
  wire [1:0]ALU_SEL;
  wire B;
  wire Branch_taken;
  wire [11:0]CSR_ADDR_pipeline;
  wire [11:0]\CSR_ADDR_pipeline_reg[11]_0 ;
  wire [31:0]CSR_DATA_OUT;
  wire \CSR_DATA_OUT[0]_i_1_n_0 ;
  wire \CSR_DATA_OUT[10]_i_1_n_0 ;
  wire \CSR_DATA_OUT[10]_i_2_n_0 ;
  wire \CSR_DATA_OUT[11]_i_1_n_0 ;
  wire \CSR_DATA_OUT[11]_i_2_n_0 ;
  wire \CSR_DATA_OUT[12]_i_1_n_0 ;
  wire \CSR_DATA_OUT[12]_i_2_n_0 ;
  wire \CSR_DATA_OUT[12]_i_3_n_0 ;
  wire \CSR_DATA_OUT[13]_i_1_n_0 ;
  wire \CSR_DATA_OUT[13]_i_2_n_0 ;
  wire \CSR_DATA_OUT[14]_i_1_n_0 ;
  wire \CSR_DATA_OUT[14]_i_2_n_0 ;
  wire \CSR_DATA_OUT[15]_i_1_n_0 ;
  wire \CSR_DATA_OUT[15]_i_2_n_0 ;
  wire \CSR_DATA_OUT[16]_i_1_n_0 ;
  wire \CSR_DATA_OUT[16]_i_2_n_0 ;
  wire \CSR_DATA_OUT[17]_i_1_n_0 ;
  wire \CSR_DATA_OUT[17]_i_2_n_0 ;
  wire \CSR_DATA_OUT[18]_i_1_n_0 ;
  wire \CSR_DATA_OUT[18]_i_2_n_0 ;
  wire \CSR_DATA_OUT[19]_i_1_n_0 ;
  wire \CSR_DATA_OUT[19]_i_2_n_0 ;
  wire \CSR_DATA_OUT[1]_i_1_n_0 ;
  wire \CSR_DATA_OUT[1]_i_2_n_0 ;
  wire \CSR_DATA_OUT[20]_i_1_n_0 ;
  wire \CSR_DATA_OUT[20]_i_2_n_0 ;
  wire \CSR_DATA_OUT[21]_i_1_n_0 ;
  wire \CSR_DATA_OUT[21]_i_2_n_0 ;
  wire \CSR_DATA_OUT[22]_i_1_n_0 ;
  wire \CSR_DATA_OUT[22]_i_2_n_0 ;
  wire \CSR_DATA_OUT[23]_i_1_n_0 ;
  wire \CSR_DATA_OUT[23]_i_2_n_0 ;
  wire \CSR_DATA_OUT[24]_i_1_n_0 ;
  wire \CSR_DATA_OUT[24]_i_2_n_0 ;
  wire \CSR_DATA_OUT[25]_i_1_n_0 ;
  wire \CSR_DATA_OUT[25]_i_2_n_0 ;
  wire \CSR_DATA_OUT[26]_i_1_n_0 ;
  wire \CSR_DATA_OUT[26]_i_2_n_0 ;
  wire \CSR_DATA_OUT[27]_i_1_n_0 ;
  wire \CSR_DATA_OUT[27]_i_2_n_0 ;
  wire \CSR_DATA_OUT[28]_i_1_n_0 ;
  wire \CSR_DATA_OUT[28]_i_2_n_0 ;
  wire \CSR_DATA_OUT[29]_i_1_n_0 ;
  wire \CSR_DATA_OUT[29]_i_2_n_0 ;
  wire \CSR_DATA_OUT[2]_i_1_n_0 ;
  wire \CSR_DATA_OUT[2]_i_2_n_0 ;
  wire \CSR_DATA_OUT[30]_i_1_n_0 ;
  wire \CSR_DATA_OUT[30]_i_2_n_0 ;
  wire \CSR_DATA_OUT[30]_i_3_n_0 ;
  wire \CSR_DATA_OUT[30]_i_4_n_0 ;
  wire \CSR_DATA_OUT[30]_i_5_n_0 ;
  wire \CSR_DATA_OUT[30]_i_6_n_0 ;
  wire \CSR_DATA_OUT[31]_i_1_n_0 ;
  wire \CSR_DATA_OUT[31]_i_2_n_0 ;
  wire \CSR_DATA_OUT[31]_i_3_n_0 ;
  wire \CSR_DATA_OUT[3]_i_1_n_0 ;
  wire \CSR_DATA_OUT[3]_i_2_n_0 ;
  wire \CSR_DATA_OUT[3]_i_3_n_0 ;
  wire \CSR_DATA_OUT[4]_i_1_n_0 ;
  wire \CSR_DATA_OUT[4]_i_2_n_0 ;
  wire \CSR_DATA_OUT[5]_i_1_n_0 ;
  wire \CSR_DATA_OUT[5]_i_2_n_0 ;
  wire \CSR_DATA_OUT[6]_i_1_n_0 ;
  wire \CSR_DATA_OUT[6]_i_2_n_0 ;
  wire \CSR_DATA_OUT[7]_i_1_n_0 ;
  wire \CSR_DATA_OUT[7]_i_3_n_0 ;
  wire \CSR_DATA_OUT[7]_i_4_n_0 ;
  wire \CSR_DATA_OUT[7]_i_5_n_0 ;
  wire \CSR_DATA_OUT[7]_i_6_n_0 ;
  wire \CSR_DATA_OUT[7]_i_7_n_0 ;
  wire \CSR_DATA_OUT[7]_i_8_n_0 ;
  wire \CSR_DATA_OUT[8]_i_1_n_0 ;
  wire \CSR_DATA_OUT[8]_i_2_n_0 ;
  wire \CSR_DATA_OUT[9]_i_1_n_0 ;
  wire \CSR_DATA_OUT[9]_i_2_n_0 ;
  wire [29:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [31:2]EPC_OUT;
  wire [0:0]EX_MEM_register;
  wire \EX_MEM_tristate_oe[10]_i_14 ;
  wire \EX_MEM_tristate_oe[10]_i_14_0 ;
  wire \EX_MEM_tristate_oe[11]_i_15 ;
  wire \EX_MEM_tristate_oe[11]_i_15_0 ;
  wire \EX_MEM_tristate_oe[12]_i_25 ;
  wire \EX_MEM_tristate_oe[12]_i_25_0 ;
  wire \EX_MEM_tristate_oe[14]_i_14 ;
  wire \EX_MEM_tristate_oe[14]_i_14_0 ;
  wire \EX_MEM_tristate_oe[15]_i_14 ;
  wire \EX_MEM_tristate_oe[15]_i_14_0 ;
  wire \EX_MEM_tristate_oe[16]_i_15 ;
  wire \EX_MEM_tristate_oe[16]_i_15_0 ;
  wire \EX_MEM_tristate_oe[16]_i_31 ;
  wire \EX_MEM_tristate_oe[16]_i_31_0 ;
  wire \EX_MEM_tristate_oe[18]_i_14 ;
  wire \EX_MEM_tristate_oe[18]_i_14_0 ;
  wire \EX_MEM_tristate_oe[19]_i_15 ;
  wire \EX_MEM_tristate_oe[19]_i_15_0 ;
  wire \EX_MEM_tristate_oe[20]_i_13 ;
  wire \EX_MEM_tristate_oe[20]_i_13_0 ;
  wire \EX_MEM_tristate_oe[21]_i_14 ;
  wire \EX_MEM_tristate_oe[21]_i_14_0 ;
  wire \EX_MEM_tristate_oe[22]_i_19 ;
  wire \EX_MEM_tristate_oe[22]_i_19_0 ;
  wire \EX_MEM_tristate_oe[23]_i_12 ;
  wire \EX_MEM_tristate_oe[23]_i_12_0 ;
  wire \EX_MEM_tristate_oe[25]_i_14 ;
  wire \EX_MEM_tristate_oe[25]_i_14_0 ;
  wire \EX_MEM_tristate_oe[26]_i_16 ;
  wire \EX_MEM_tristate_oe[26]_i_16_0 ;
  wire \EX_MEM_tristate_oe[27]_i_12 ;
  wire \EX_MEM_tristate_oe[27]_i_12_0 ;
  wire \EX_MEM_tristate_oe[29]_i_12 ;
  wire \EX_MEM_tristate_oe[29]_i_12_0 ;
  wire \EX_MEM_tristate_oe[30]_i_17 ;
  wire \EX_MEM_tristate_oe[30]_i_17_0 ;
  wire [28:0]\EX_MEM_tristate_oe[3]_i_19 ;
  wire \EX_MEM_tristate_oe[3]_i_19_0 ;
  wire \EX_MEM_tristate_oe[3]_i_19_1 ;
  wire \EX_MEM_tristate_oe[3]_i_22 ;
  wire \EX_MEM_tristate_oe[3]_i_36 ;
  wire \EX_MEM_tristate_oe[3]_i_36_0 ;
  wire \EX_MEM_tristate_oe[3]_i_36_1 ;
  wire \EX_MEM_tristate_oe[3]_i_36_2 ;
  wire \EX_MEM_tristate_oe[3]_i_38 ;
  wire \EX_MEM_tristate_oe[3]_i_44 ;
  wire \EX_MEM_tristate_oe[3]_i_44_0 ;
  wire \EX_MEM_tristate_oe[3]_i_45 ;
  wire [6:0]\EX_MEM_tristate_oe[3]_i_67 ;
  wire [4:0]\EX_MEM_tristate_oe[3]_i_67_0 ;
  wire \EX_MEM_tristate_oe[5]_i_14 ;
  wire \EX_MEM_tristate_oe[5]_i_14_0 ;
  wire \EX_MEM_tristate_oe[6]_i_14 ;
  wire \EX_MEM_tristate_oe[6]_i_14_0 ;
  wire \EX_MEM_tristate_oe[7]_i_14 ;
  wire \EX_MEM_tristate_oe[7]_i_14_0 ;
  wire \EX_MEM_tristate_oe[8]_i_15 ;
  wire \EX_MEM_tristate_oe[8]_i_15_0 ;
  wire \EX_MEM_tristate_oe[9]_i_14 ;
  wire \EX_MEM_tristate_oe[9]_i_14_0 ;
  wire \EX_MEM_tristate_oe_reg[14] ;
  wire \EX_MEM_tristate_oe_reg[14]_0 ;
  wire \EX_MEM_tristate_oe_reg[14]_1 ;
  wire \EX_MEM_tristate_oe_reg[15] ;
  wire \EX_MEM_tristate_oe_reg[15]_0 ;
  wire \EX_MEM_tristate_oe_reg[15]_1 ;
  wire \EX_MEM_tristate_oe_reg[16] ;
  wire \EX_MEM_tristate_oe_reg[16]_0 ;
  wire \EX_MEM_tristate_oe_reg[16]_1 ;
  wire \EX_MEM_tristate_oe_reg[18] ;
  wire \EX_MEM_tristate_oe_reg[18]_0 ;
  wire \EX_MEM_tristate_oe_reg[18]_1 ;
  wire \EX_MEM_tristate_oe_reg[19] ;
  wire \EX_MEM_tristate_oe_reg[19]_0 ;
  wire \EX_MEM_tristate_oe_reg[19]_1 ;
  wire \EX_MEM_tristate_oe_reg[20] ;
  wire \EX_MEM_tristate_oe_reg[20]_0 ;
  wire \EX_MEM_tristate_oe_reg[20]_1 ;
  wire \EX_MEM_tristate_oe_reg[21] ;
  wire \EX_MEM_tristate_oe_reg[21]_0 ;
  wire \EX_MEM_tristate_oe_reg[21]_1 ;
  wire \EX_MEM_tristate_oe_reg[22] ;
  wire \EX_MEM_tristate_oe_reg[22]_0 ;
  wire \EX_MEM_tristate_oe_reg[22]_1 ;
  wire [2:0]\EX_MEM_tristate_oe_reg[3] ;
  wire \EX_MEM_tristate_oe_reg[3]_0 ;
  wire \EX_MEM_tristate_oe_reg[3]_1 ;
  wire \EX_MEM_tristate_oe_reg[3]_2 ;
  wire [15:0]\EX_MEM_wire[0]_17 ;
  wire [30:0]\EX_MEM_wire[1]_0 ;
  wire FSM_sequential_r_SM_Main_i_3_n_0;
  wire ForwardB5;
  wire \Forwarding_unit/ForwardB115_out ;
  wire H;
  wire [5:5]ID_EX_CSR;
  wire \ID_EX_ctrl_reg[0] ;
  wire \ID_EX_ctrl_reg[0]_0 ;
  wire \ID_EX_ctrl_reg[0]_1 ;
  wire \ID_EX_ctrl_reg[0]_10 ;
  wire \ID_EX_ctrl_reg[0]_11 ;
  wire \ID_EX_ctrl_reg[0]_12 ;
  wire \ID_EX_ctrl_reg[0]_13 ;
  wire \ID_EX_ctrl_reg[0]_14 ;
  wire \ID_EX_ctrl_reg[0]_15 ;
  wire \ID_EX_ctrl_reg[0]_16 ;
  wire \ID_EX_ctrl_reg[0]_17 ;
  wire \ID_EX_ctrl_reg[0]_18 ;
  wire \ID_EX_ctrl_reg[0]_19 ;
  wire \ID_EX_ctrl_reg[0]_2 ;
  wire \ID_EX_ctrl_reg[0]_20 ;
  wire \ID_EX_ctrl_reg[0]_21 ;
  wire \ID_EX_ctrl_reg[0]_22 ;
  wire \ID_EX_ctrl_reg[0]_23 ;
  wire \ID_EX_ctrl_reg[0]_24 ;
  wire \ID_EX_ctrl_reg[0]_25 ;
  wire \ID_EX_ctrl_reg[0]_26 ;
  wire \ID_EX_ctrl_reg[0]_3 ;
  wire \ID_EX_ctrl_reg[0]_4 ;
  wire \ID_EX_ctrl_reg[0]_5 ;
  wire \ID_EX_ctrl_reg[0]_6 ;
  wire \ID_EX_ctrl_reg[0]_7 ;
  wire \ID_EX_ctrl_reg[0]_8 ;
  wire \ID_EX_ctrl_reg[0]_9 ;
  wire \ID_EX_ctrl_reg[10] ;
  wire \ID_EX_ctrl_reg[10]_0 ;
  wire \ID_EX_ctrl_reg[10]_1 ;
  wire [3:0]\ID_EX_ctrl_reg[10]_2 ;
  wire \ID_EX_ctrl_reg[10]_3 ;
  wire \ID_EX_ctrl_reg[10]_4 ;
  wire [7:0]\ID_EX_ctrl_reg[10]_5 ;
  wire [0:0]\ID_EX_ctrl_reg[4] ;
  wire [0:0]\ID_EX_ctrl_reg[4]_0 ;
  wire [0:0]\ID_EX_ctrl_reg[4]_1 ;
  wire \ID_EX_ctrl_reg[4]_2 ;
  wire [0:0]\ID_EX_ctrl_reg[4]_3 ;
  wire \ID_EX_ctrl_reg[4]_4 ;
  wire \ID_EX_ctrl_reg[4]_5 ;
  wire \ID_EX_ctrl_reg[4]_6 ;
  wire \ID_EX_ctrl_wire[9]_6 ;
  wire \ID_EX_reg[0][14] ;
  wire \ID_EX_reg[2]_tristate_oe[0] ;
  wire \ID_EX_reg[2]_tristate_oe[1] ;
  wire \ID_EX_reg[2]_tristate_oe[2] ;
  wire \ID_EX_reg[2]_tristate_oe[3] ;
  wire \ID_EX_register_reg[1]_tristate_oe[2] ;
  wire \ID_EX_register_reg[1]_tristate_oe[4] ;
  wire \ID_EX_register_reg[1]_tristate_oe[4]_0 ;
  wire \IF_ID_reg[0][2] ;
  wire I_or_E_i_1_n_0;
  wire [0:0]I_or_E_reg_0;
  wire I_or_E_reg_1;
  wire [27:0]I_or_E_reg_2;
  wire I_or_E_reg_3;
  wire LED_wr;
  wire \MEM_WB_ctrl_reg[0]_tristate_oe ;
  wire \MEM_WB_reg[0]_tristate_oe[0] ;
  wire [2:0]\MEM_WB_reg[0]_tristate_oe[3] ;
  wire \MEM_WB_reg[1]_tristate_oe[3] ;
  wire [4:0]MEM_WB_register;
  wire \MEM_WB_register_tristate_oe_reg[2] ;
  wire [31:0]MTVAL;
  wire \MTVAL[0]_i_1_n_0 ;
  wire \MTVAL[1]_i_1_n_0 ;
  wire \MTVAL[31]_i_1_n_0 ;
  wire \MTVAL_reg[0]_0 ;
  wire \MTVAL_reg[0]_1 ;
  wire \MTVAL_reg[1]_0 ;
  wire \MTVAL_reg[1]_1 ;
  wire [31:2]MTVEC;
  wire [11:0]Q;
  wire [13:0]Result;
  wire [1:0]Result_1_0;
  wire Tx_Active_OBUF;
  wire Tx_req;
  wire [0:0]WEA;
  wire cause;
  wire \cause[0]_i_1_n_0 ;
  wire [4:0]\cause[0]_i_3_0 ;
  wire \cause[1]_i_1_n_0 ;
  wire \cause[2]_i_1_n_0 ;
  wire \cause[3]_i_2_n_0 ;
  wire \cause[3]_i_3_n_0 ;
  wire \cause_ext[26]_i_1_n_0 ;
  wire [7:0]\cause_reg[3]_0 ;
  wire clk1_BUFG;
  wire custom0;
  wire [31:0]data0;
  wire \exception_intr_address[0]_i_1_n_0 ;
  wire \exception_intr_address[10]_i_1_n_0 ;
  wire \exception_intr_address[11]_i_1_n_0 ;
  wire \exception_intr_address[12]_i_1_n_0 ;
  wire \exception_intr_address[13]_i_1_n_0 ;
  wire \exception_intr_address[14]_i_1_n_0 ;
  wire \exception_intr_address[15]_i_1_n_0 ;
  wire \exception_intr_address[16]_i_1_n_0 ;
  wire \exception_intr_address[17]_i_1_n_0 ;
  wire \exception_intr_address[18]_i_1_n_0 ;
  wire \exception_intr_address[19]_i_1_n_0 ;
  wire \exception_intr_address[1]_i_1_n_0 ;
  wire \exception_intr_address[20]_i_1_n_0 ;
  wire \exception_intr_address[21]_i_1_n_0 ;
  wire \exception_intr_address[22]_i_1_n_0 ;
  wire \exception_intr_address[23]_i_1_n_0 ;
  wire \exception_intr_address[24]_i_1_n_0 ;
  wire \exception_intr_address[25]_i_1_n_0 ;
  wire \exception_intr_address[26]_i_1_n_0 ;
  wire \exception_intr_address[27]_i_1_n_0 ;
  wire \exception_intr_address[28]_i_1_n_0 ;
  wire \exception_intr_address[29]_i_1_n_0 ;
  wire \exception_intr_address[29]_i_2_n_0 ;
  wire \exception_intr_address[29]_i_3_n_0 ;
  wire \exception_intr_address[2]_i_1_n_0 ;
  wire \exception_intr_address[3]_i_1_n_0 ;
  wire \exception_intr_address[4]_i_1_n_0 ;
  wire \exception_intr_address[5]_i_1_n_0 ;
  wire \exception_intr_address[6]_i_1_n_0 ;
  wire \exception_intr_address[7]_i_1_n_0 ;
  wire \exception_intr_address[8]_i_1_n_0 ;
  wire \exception_intr_address[9]_i_1_n_0 ;
  wire [0:0]exception_intr_address_in;
  wire [0:0]\exception_intr_address_reg[0]_0 ;
  wire [11:0]\exception_intr_address_reg[13]_0 ;
  wire \exception_intr_address_reg[14]_0 ;
  wire \exception_intr_address_reg[15]_0 ;
  wire \exception_intr_address_reg[16]_0 ;
  wire \exception_intr_address_reg[17]_0 ;
  wire \exception_intr_address_reg[18]_0 ;
  wire \exception_intr_address_reg[19]_0 ;
  wire \exception_intr_address_reg[20]_0 ;
  wire \exception_intr_address_reg[21]_0 ;
  wire \exception_intr_address_reg[22]_0 ;
  wire \exception_intr_address_reg[23]_0 ;
  wire \exception_intr_address_reg[24]_0 ;
  wire \exception_intr_address_reg[25]_0 ;
  wire \exception_intr_address_reg[26]_0 ;
  wire \exception_intr_address_reg[27]_0 ;
  wire \exception_intr_address_reg[28]_0 ;
  wire [28:0]\exception_intr_address_reg[29]_0 ;
  wire [30:0]inp2;
  wire \mem_data_custom[31]_i_9_n_0 ;
  wire \mem_data_custom_reg[0] ;
  wire \mem_data_custom_reg[0]_0 ;
  wire \mem_data_custom_reg[1] ;
  wire \mem_data_custom_reg[2] ;
  wire \mem_data_custom_reg[3] ;
  wire mem_ram_reg_0_i_24_n_0;
  wire mem_ram_reg_0_i_25_n_0;
  wire mem_ram_reg_0_i_27_n_0;
  wire mem_ram_reg_0_i_28_n_0;
  wire mem_ram_reg_0_i_29_n_0;
  wire mem_ram_reg_0_i_30_n_0;
  wire mem_ram_reg_0_i_31_n_0;
  wire mem_ram_reg_0_i_32_n_0;
  wire mem_ram_reg_0_i_33_n_0;
  wire mem_ram_reg_0_i_34_n_0;
  wire mem_ram_reg_0_i_35_n_0;
  wire mem_ram_reg_2;
  wire mem_ram_reg_3;
  wire mem_ram_reg_3_0;
  wire mem_ram_reg_3_1;
  wire mem_ram_reg_3_10;
  wire mem_ram_reg_3_11;
  wire mem_ram_reg_3_12;
  wire mem_ram_reg_3_13;
  wire mem_ram_reg_3_14;
  wire mem_ram_reg_3_15;
  wire mem_ram_reg_3_16;
  wire mem_ram_reg_3_17;
  wire mem_ram_reg_3_18;
  wire mem_ram_reg_3_19;
  wire mem_ram_reg_3_2;
  wire mem_ram_reg_3_20;
  wire mem_ram_reg_3_21;
  wire mem_ram_reg_3_3;
  wire mem_ram_reg_3_4;
  wire mem_ram_reg_3_5;
  wire mem_ram_reg_3_6;
  wire mem_ram_reg_3_7;
  wire mem_ram_reg_3_8;
  wire mem_ram_reg_3_9;
  wire mem_read_ctrl;
  wire mem_write_ctrl;
  wire mie;
  wire mie_i_1_n_0;
  wire mie_i_2_n_0;
  wire mie_reg_0;
  wire mie_reg_1;
  wire mpie;
  wire mpie_i_1_n_0;
  wire [0:0]operand2;
  wire p_14_in;
  wire p_18_in;
  wire [23:0]p_1_in;
  wire p_1_in_0;
  wire p_1_in_1;
  wire [29:0]pc0__60;
  wire \pc[10]_i_2_n_0 ;
  wire \pc[11]_i_2_n_0 ;
  wire \pc[12]_i_2_n_0 ;
  wire \pc[13]_i_2_n_0 ;
  wire \pc[14]_i_2_n_0 ;
  wire \pc[15]_i_2_n_0 ;
  wire \pc[16]_i_2_n_0 ;
  wire \pc[17]_i_2_n_0 ;
  wire \pc[18]_i_2_n_0 ;
  wire \pc[19]_i_2_n_0 ;
  wire \pc[20]_i_2_n_0 ;
  wire \pc[21]_i_2_n_0 ;
  wire \pc[22]_i_2_n_0 ;
  wire \pc[23]_i_2_n_0 ;
  wire \pc[24]_i_2_n_0 ;
  wire \pc[25]_i_2_n_0 ;
  wire \pc[26]_i_2_n_0 ;
  wire \pc[27]_i_2_n_0 ;
  wire \pc[28]_i_2_n_0 ;
  wire \pc[29]_i_2_n_0 ;
  wire \pc[2]_i_2_n_0 ;
  wire \pc[30]_i_2_n_0 ;
  wire \pc[31]_i_4_n_0 ;
  wire \pc[3]_i_2_n_0 ;
  wire \pc[4]_i_2_n_0 ;
  wire \pc[5]_i_2_n_0 ;
  wire \pc[6]_i_2_n_0 ;
  wire \pc[7]_i_2_n_0 ;
  wire \pc[8]_i_2_n_0 ;
  wire \pc[9]_i_2_n_0 ;
  wire registers_reg_r1_0_31_30_31_i_1;
  wire registers_reg_r1_0_31_30_31_i_1_0;
  wire [29:0]target_pc0;
  wire [0:0]temp1;
  wire \trap_addr[0]_i_1_n_0 ;
  wire \trap_addr[0]_i_6_n_0 ;
  wire \trap_addr[10]_i_1_n_0 ;
  wire \trap_addr[11]_i_1_n_0 ;
  wire \trap_addr[12]_i_1_n_0 ;
  wire \trap_addr[13]_i_1_n_0 ;
  wire \trap_addr[14]_i_1_n_0 ;
  wire \trap_addr[15]_i_1_n_0 ;
  wire \trap_addr[15]_i_2_0 ;
  wire \trap_addr[15]_i_2_1 ;
  wire \trap_addr[15]_i_3_n_0 ;
  wire \trap_addr[16]_i_1_n_0 ;
  wire \trap_addr[17]_i_1_n_0 ;
  wire \trap_addr[18]_i_1_n_0 ;
  wire \trap_addr[19]_i_1_n_0 ;
  wire \trap_addr[1]_i_1_n_0 ;
  wire \trap_addr[20]_i_1_n_0 ;
  wire \trap_addr[21]_i_1_n_0 ;
  wire \trap_addr[22]_i_1_n_0 ;
  wire \trap_addr[22]_i_2_0 ;
  wire \trap_addr[22]_i_2_1 ;
  wire \trap_addr[22]_i_3_n_0 ;
  wire \trap_addr[23]_i_1_n_0 ;
  wire \trap_addr[24]_i_1_n_0 ;
  wire \trap_addr[25]_i_1_n_0 ;
  wire \trap_addr[26]_i_1_n_0 ;
  wire \trap_addr[26]_i_2_0 ;
  wire \trap_addr[26]_i_2_1 ;
  wire \trap_addr[26]_i_3_n_0 ;
  wire \trap_addr[27]_i_1_n_0 ;
  wire \trap_addr[28]_i_1_n_0 ;
  wire \trap_addr[29]_i_1_n_0 ;
  wire \trap_addr[29]_i_3_0 ;
  wire \trap_addr[29]_i_3_n_0 ;
  wire \trap_addr[29]_i_5_n_0 ;
  wire \trap_addr[2]_i_1_n_0 ;
  wire \trap_addr[3]_i_1_n_0 ;
  wire \trap_addr[4]_i_1_n_0 ;
  wire \trap_addr[6]_i_1_n_0 ;
  wire \trap_addr[7]_i_1_n_0 ;
  wire \trap_addr[8]_i_1_n_0 ;
  wire \trap_addr[9]_i_1_n_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .Q(CSR_ADDR_pipeline[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [10]),
        .Q(CSR_ADDR_pipeline[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [11]),
        .Q(CSR_ADDR_pipeline[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .Q(CSR_ADDR_pipeline[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .Q(CSR_ADDR_pipeline[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [3]),
        .Q(CSR_ADDR_pipeline[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [4]),
        .Q(CSR_ADDR_pipeline[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [5]),
        .Q(CSR_ADDR_pipeline[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .Q(CSR_ADDR_pipeline[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [7]),
        .Q(CSR_ADDR_pipeline[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [8]),
        .Q(CSR_ADDR_pipeline[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_ADDR_pipeline_reg[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_ADDR_pipeline_reg[11]_0 [9]),
        .Q(CSR_ADDR_pipeline[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \CSR_DATA_OUT[0]_i_1 
       (.I0(data0[0]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .I2(MTVAL[0]),
        .I3(\CSR_DATA_OUT[1]_i_2_n_0 ),
        .I4(\ID_EX_ctrl_wire[9]_6 ),
        .I5(\CSR_DATA_OUT[7]_i_3_n_0 ),
        .O(\CSR_DATA_OUT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[10]_i_1 
       (.I0(\CSR_DATA_OUT[10]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[10]),
        .O(\CSR_DATA_OUT[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[10]_i_2 
       (.I0(MTVAL[10]),
        .I1(EPC_OUT[10]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[10]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F004F)) 
    \CSR_DATA_OUT[11]_i_1 
       (.I0(\CSR_DATA_OUT[1]_i_2_n_0 ),
        .I1(data0[11]),
        .I2(\CSR_DATA_OUT[12]_i_2_n_0 ),
        .I3(\CSR_DATA_OUT[7]_i_5_n_0 ),
        .I4(\CSR_DATA_OUT[11]_i_2_n_0 ),
        .I5(\CSR_DATA_OUT[7]_i_3_n_0 ),
        .O(\CSR_DATA_OUT[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CSR_DATA_OUT[11]_i_2 
       (.I0(MTVEC[11]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I2(MTVAL[11]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(EPC_OUT[11]),
        .O(\CSR_DATA_OUT[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F004F)) 
    \CSR_DATA_OUT[12]_i_1 
       (.I0(\CSR_DATA_OUT[1]_i_2_n_0 ),
        .I1(data0[12]),
        .I2(\CSR_DATA_OUT[12]_i_2_n_0 ),
        .I3(\CSR_DATA_OUT[7]_i_5_n_0 ),
        .I4(\CSR_DATA_OUT[12]_i_3_n_0 ),
        .I5(\CSR_DATA_OUT[7]_i_3_n_0 ),
        .O(\CSR_DATA_OUT[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \CSR_DATA_OUT[12]_i_2 
       (.I0(\CSR_DATA_OUT[30]_i_5_n_0 ),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [8]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [9]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [3]),
        .I5(\CSR_DATA_OUT[30]_i_6_n_0 ),
        .O(\CSR_DATA_OUT[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CSR_DATA_OUT[12]_i_3 
       (.I0(MTVEC[12]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I2(MTVAL[12]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(EPC_OUT[12]),
        .O(\CSR_DATA_OUT[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[13]_i_1 
       (.I0(\CSR_DATA_OUT[13]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[13]),
        .O(\CSR_DATA_OUT[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[13]_i_2 
       (.I0(MTVAL[13]),
        .I1(EPC_OUT[13]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[13]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[14]_i_1 
       (.I0(\CSR_DATA_OUT[14]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[14]),
        .O(\CSR_DATA_OUT[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[14]_i_2 
       (.I0(MTVAL[14]),
        .I1(EPC_OUT[14]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[14]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[15]_i_1 
       (.I0(\CSR_DATA_OUT[15]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[15]),
        .O(\CSR_DATA_OUT[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[15]_i_2 
       (.I0(MTVAL[15]),
        .I1(EPC_OUT[15]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[15]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[16]_i_1 
       (.I0(\CSR_DATA_OUT[16]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[16]),
        .O(\CSR_DATA_OUT[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[16]_i_2 
       (.I0(MTVAL[16]),
        .I1(EPC_OUT[16]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[16]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[17]_i_1 
       (.I0(\CSR_DATA_OUT[17]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[17]),
        .O(\CSR_DATA_OUT[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[17]_i_2 
       (.I0(MTVAL[17]),
        .I1(EPC_OUT[17]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[17]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[18]_i_1 
       (.I0(\CSR_DATA_OUT[18]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[18]),
        .O(\CSR_DATA_OUT[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[18]_i_2 
       (.I0(MTVAL[18]),
        .I1(EPC_OUT[18]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[18]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[19]_i_1 
       (.I0(\CSR_DATA_OUT[19]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[19]),
        .O(\CSR_DATA_OUT[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[19]_i_2 
       (.I0(MTVAL[19]),
        .I1(EPC_OUT[19]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[19]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \CSR_DATA_OUT[1]_i_1 
       (.I0(data0[1]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .I2(MTVAL[1]),
        .I3(\CSR_DATA_OUT[1]_i_2_n_0 ),
        .I4(\ID_EX_ctrl_wire[9]_6 ),
        .I5(\CSR_DATA_OUT[7]_i_3_n_0 ),
        .O(\CSR_DATA_OUT[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \CSR_DATA_OUT[1]_i_2 
       (.I0(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [3]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [4]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [5]),
        .O(\CSR_DATA_OUT[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[20]_i_1 
       (.I0(\CSR_DATA_OUT[20]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[20]),
        .O(\CSR_DATA_OUT[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[20]_i_2 
       (.I0(MTVAL[20]),
        .I1(EPC_OUT[20]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[20]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[21]_i_1 
       (.I0(\CSR_DATA_OUT[21]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[21]),
        .O(\CSR_DATA_OUT[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[21]_i_2 
       (.I0(MTVAL[21]),
        .I1(EPC_OUT[21]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[21]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[22]_i_1 
       (.I0(\CSR_DATA_OUT[22]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[22]),
        .O(\CSR_DATA_OUT[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[22]_i_2 
       (.I0(MTVAL[22]),
        .I1(EPC_OUT[22]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[22]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[23]_i_1 
       (.I0(\CSR_DATA_OUT[23]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[23]),
        .O(\CSR_DATA_OUT[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[23]_i_2 
       (.I0(MTVAL[23]),
        .I1(EPC_OUT[23]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[23]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[24]_i_1 
       (.I0(\CSR_DATA_OUT[24]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[24]),
        .O(\CSR_DATA_OUT[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[24]_i_2 
       (.I0(MTVAL[24]),
        .I1(EPC_OUT[24]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[24]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[25]_i_1 
       (.I0(\CSR_DATA_OUT[25]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[25]),
        .O(\CSR_DATA_OUT[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[25]_i_2 
       (.I0(MTVAL[25]),
        .I1(EPC_OUT[25]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[25]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[26]_i_1 
       (.I0(\CSR_DATA_OUT[26]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[26]),
        .O(\CSR_DATA_OUT[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[26]_i_2 
       (.I0(MTVAL[26]),
        .I1(EPC_OUT[26]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[26]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[27]_i_1 
       (.I0(\CSR_DATA_OUT[27]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[27]),
        .O(\CSR_DATA_OUT[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[27]_i_2 
       (.I0(MTVAL[27]),
        .I1(EPC_OUT[27]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[27]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[28]_i_1 
       (.I0(\CSR_DATA_OUT[28]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[28]),
        .O(\CSR_DATA_OUT[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[28]_i_2 
       (.I0(MTVAL[28]),
        .I1(EPC_OUT[28]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[28]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[29]_i_1 
       (.I0(\CSR_DATA_OUT[29]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[29]),
        .O(\CSR_DATA_OUT[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[29]_i_2 
       (.I0(MTVAL[29]),
        .I1(EPC_OUT[29]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[29]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[2]_i_1 
       (.I0(\CSR_DATA_OUT[2]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[2]),
        .O(\CSR_DATA_OUT[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[2]_i_2 
       (.I0(MTVAL[2]),
        .I1(EPC_OUT[2]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[2]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CSR_DATA_OUT[30]_i_1 
       (.I0(\ID_EX_ctrl_wire[9]_6 ),
        .O(\CSR_DATA_OUT[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F004F)) 
    \CSR_DATA_OUT[30]_i_2 
       (.I0(\CSR_DATA_OUT[1]_i_2_n_0 ),
        .I1(data0[30]),
        .I2(\CSR_DATA_OUT[30]_i_3_n_0 ),
        .I3(\CSR_DATA_OUT[7]_i_5_n_0 ),
        .I4(\CSR_DATA_OUT[30]_i_4_n_0 ),
        .I5(\CSR_DATA_OUT[7]_i_3_n_0 ),
        .O(\CSR_DATA_OUT[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \CSR_DATA_OUT[30]_i_3 
       (.I0(\CSR_DATA_OUT[30]_i_5_n_0 ),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [8]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [9]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [3]),
        .I5(\CSR_DATA_OUT[30]_i_6_n_0 ),
        .O(\CSR_DATA_OUT[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CSR_DATA_OUT[30]_i_4 
       (.I0(MTVEC[30]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I2(MTVAL[30]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(EPC_OUT[30]),
        .O(\CSR_DATA_OUT[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \CSR_DATA_OUT[30]_i_5 
       (.I0(\CSR_ADDR_pipeline_reg[11]_0 [11]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [7]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [10]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [4]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [5]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .O(\CSR_DATA_OUT[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \CSR_DATA_OUT[30]_i_6 
       (.I0(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .O(\CSR_DATA_OUT[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    \CSR_DATA_OUT[31]_i_1 
       (.I0(\CSR_DATA_OUT[7]_i_3_n_0 ),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [5]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [4]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [3]),
        .O(\CSR_DATA_OUT[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[31]_i_2 
       (.I0(\CSR_DATA_OUT[31]_i_3_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[31]),
        .O(\CSR_DATA_OUT[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[31]_i_3 
       (.I0(MTVAL[31]),
        .I1(EPC_OUT[31]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[31]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h20002022)) 
    \CSR_DATA_OUT[3]_i_1 
       (.I0(\ID_EX_ctrl_wire[9]_6 ),
        .I1(\CSR_DATA_OUT[7]_i_3_n_0 ),
        .I2(\CSR_DATA_OUT[3]_i_2_n_0 ),
        .I3(\CSR_DATA_OUT[7]_i_5_n_0 ),
        .I4(\CSR_DATA_OUT[3]_i_3_n_0 ),
        .O(\CSR_DATA_OUT[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CSR_DATA_OUT[3]_i_2 
       (.I0(MTVEC[3]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I2(MTVAL[3]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(EPC_OUT[3]),
        .O(\CSR_DATA_OUT[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \CSR_DATA_OUT[3]_i_3 
       (.I0(mie),
        .I1(\CSR_DATA_OUT[12]_i_2_n_0 ),
        .I2(\CSR_DATA_OUT[1]_i_2_n_0 ),
        .I3(data0[3]),
        .O(\CSR_DATA_OUT[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[4]_i_1 
       (.I0(\CSR_DATA_OUT[4]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[4]),
        .O(\CSR_DATA_OUT[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[4]_i_2 
       (.I0(MTVAL[4]),
        .I1(EPC_OUT[4]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[4]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[5]_i_1 
       (.I0(\CSR_DATA_OUT[5]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[5]),
        .O(\CSR_DATA_OUT[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[5]_i_2 
       (.I0(MTVAL[5]),
        .I1(EPC_OUT[5]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[5]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[6]_i_1 
       (.I0(\CSR_DATA_OUT[6]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[6]),
        .O(\CSR_DATA_OUT[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[6]_i_2 
       (.I0(MTVAL[6]),
        .I1(EPC_OUT[6]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[6]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20002022)) 
    \CSR_DATA_OUT[7]_i_1 
       (.I0(\ID_EX_ctrl_wire[9]_6 ),
        .I1(\CSR_DATA_OUT[7]_i_3_n_0 ),
        .I2(\CSR_DATA_OUT[7]_i_4_n_0 ),
        .I3(\CSR_DATA_OUT[7]_i_5_n_0 ),
        .I4(\CSR_DATA_OUT[7]_i_6_n_0 ),
        .O(\CSR_DATA_OUT[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \CSR_DATA_OUT[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\CSR_DATA_OUT[7]_i_7_n_0 ),
        .I3(\IF_ID_reg[0][2] ),
        .I4(E),
        .O(\ID_EX_ctrl_wire[9]_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \CSR_DATA_OUT[7]_i_3 
       (.I0(\CSR_ADDR_pipeline_reg[11]_0 [8]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [9]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [11]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [7]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [10]),
        .O(\CSR_DATA_OUT[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CSR_DATA_OUT[7]_i_4 
       (.I0(MTVEC[7]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I2(MTVAL[7]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(EPC_OUT[7]),
        .O(\CSR_DATA_OUT[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000260000)) 
    \CSR_DATA_OUT[7]_i_5 
       (.I0(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [3]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .I5(\CSR_DATA_OUT[7]_i_8_n_0 ),
        .O(\CSR_DATA_OUT[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \CSR_DATA_OUT[7]_i_6 
       (.I0(mpie),
        .I1(\CSR_DATA_OUT[12]_i_2_n_0 ),
        .I2(\CSR_DATA_OUT[1]_i_2_n_0 ),
        .I3(data0[7]),
        .O(\CSR_DATA_OUT[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \CSR_DATA_OUT[7]_i_7 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\CSR_DATA_OUT[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \CSR_DATA_OUT[7]_i_8 
       (.I0(\CSR_ADDR_pipeline_reg[11]_0 [4]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [5]),
        .O(\CSR_DATA_OUT[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F004F)) 
    \CSR_DATA_OUT[8]_i_1 
       (.I0(\CSR_DATA_OUT[1]_i_2_n_0 ),
        .I1(data0[8]),
        .I2(\CSR_DATA_OUT[30]_i_3_n_0 ),
        .I3(\CSR_DATA_OUT[7]_i_5_n_0 ),
        .I4(\CSR_DATA_OUT[8]_i_2_n_0 ),
        .I5(\CSR_DATA_OUT[7]_i_3_n_0 ),
        .O(\CSR_DATA_OUT[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CSR_DATA_OUT[8]_i_2 
       (.I0(MTVEC[8]),
        .I1(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I2(MTVAL[8]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(EPC_OUT[8]),
        .O(\CSR_DATA_OUT[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404044404040404)) 
    \CSR_DATA_OUT[9]_i_1 
       (.I0(\CSR_DATA_OUT[9]_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[9]_6 ),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(\CSR_ADDR_pipeline_reg[11]_0 [6]),
        .I5(MTVEC[9]),
        .O(\CSR_DATA_OUT[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5503550300FFFFFF)) 
    \CSR_DATA_OUT[9]_i_2 
       (.I0(MTVAL[9]),
        .I1(EPC_OUT[9]),
        .I2(\CSR_ADDR_pipeline_reg[11]_0 [2]),
        .I3(\CSR_ADDR_pipeline_reg[11]_0 [1]),
        .I4(data0[9]),
        .I5(\CSR_ADDR_pipeline_reg[11]_0 [0]),
        .O(\CSR_DATA_OUT[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[0]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[10]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[10]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[11]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[11]),
        .R(\CSR_DATA_OUT[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[12]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[12]),
        .R(\CSR_DATA_OUT[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[13]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[13]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[14]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[14]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[15]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[15]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[16]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[16]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[17]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[17]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[18]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[18]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[19]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[19]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[1]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[20]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[20]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[21]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[21]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[22]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[22]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[23]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[23]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[24]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[24]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[25]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[25]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[26]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[26]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[27]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[27]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[28]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[28]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[29]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[29]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[2]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[2]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[30]_i_2_n_0 ),
        .Q(CSR_DATA_OUT[30]),
        .R(\CSR_DATA_OUT[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[31]_i_2_n_0 ),
        .Q(CSR_DATA_OUT[31]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[3]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[4]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[4]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[5]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[5]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[6]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[6]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[7]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[8]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[8]),
        .R(\CSR_DATA_OUT[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CSR_DATA_OUT_reg[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\CSR_DATA_OUT[9]_i_1_n_0 ),
        .Q(CSR_DATA_OUT[9]),
        .R(\CSR_DATA_OUT[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[0]_i_1 
       (.I0(Result_1_0[0]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[0]),
        .O(\ID_EX_ctrl_reg[10]_2 [0]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[10]_i_1 
       (.I0(mem_ram_reg_3_19),
        .I1(mem_ram_reg_3_20),
        .I2(mem_ram_reg_3_21),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[10]),
        .O(\ID_EX_ctrl_reg[10]_5 [6]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[11]_i_1 
       (.I0(mem_ram_reg_3_13),
        .I1(mem_ram_reg_3_14),
        .I2(mem_ram_reg_3_15),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[11]),
        .O(\ID_EX_ctrl_reg[10]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[12]_i_1 
       (.I0(Result[2]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[12]),
        .O(\ID_EX_ctrl_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[13]_i_1 
       (.I0(Result[3]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[13]),
        .O(\ID_EX_ctrl_reg[10]_1 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[14]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg[14] ),
        .I1(\EX_MEM_tristate_oe_reg[14]_0 ),
        .I2(\EX_MEM_tristate_oe_reg[14]_1 ),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[14]),
        .O(\EX_MEM_wire[0]_17 [0]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[15]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg[15] ),
        .I1(\EX_MEM_tristate_oe_reg[15]_0 ),
        .I2(\EX_MEM_tristate_oe_reg[15]_1 ),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[15]),
        .O(\EX_MEM_wire[0]_17 [1]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[16]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg[16] ),
        .I1(\EX_MEM_tristate_oe_reg[16]_0 ),
        .I2(\EX_MEM_tristate_oe_reg[16]_1 ),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[16]),
        .O(\EX_MEM_wire[0]_17 [2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[17]_i_1 
       (.I0(Result[4]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[17]),
        .O(\EX_MEM_wire[0]_17 [3]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[18]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg[18] ),
        .I1(\EX_MEM_tristate_oe_reg[18]_0 ),
        .I2(\EX_MEM_tristate_oe_reg[18]_1 ),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[18]),
        .O(\ID_EX_ctrl_reg[10]_3 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[19]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg[19] ),
        .I1(\EX_MEM_tristate_oe_reg[19]_0 ),
        .I2(\EX_MEM_tristate_oe_reg[19]_1 ),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[19]),
        .O(\ID_EX_ctrl_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[1]_i_1 
       (.I0(Result_1_0[1]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[1]),
        .O(\ID_EX_ctrl_reg[10]_2 [1]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \EX_MEM_tristate_oe[20]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg[20] ),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe_reg[20]_0 ),
        .I3(\EX_MEM_tristate_oe_reg[20]_1 ),
        .I4(mem_ram_reg_3_3),
        .I5(CSR_DATA_OUT[20]),
        .O(\EX_MEM_wire[0]_17 [4]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[21]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg[21] ),
        .I1(\EX_MEM_tristate_oe_reg[21]_0 ),
        .I2(\EX_MEM_tristate_oe_reg[21]_1 ),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[21]),
        .O(\EX_MEM_wire[0]_17 [5]));
  LUT6 #(
    .INIT(64'h1511FFFF15110000)) 
    \EX_MEM_tristate_oe[22]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg[22] ),
        .I1(\EX_MEM_tristate_oe_reg[22]_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe_reg[22]_1 ),
        .I4(mem_ram_reg_3_3),
        .I5(CSR_DATA_OUT[22]),
        .O(\EX_MEM_wire[0]_17 [6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[23]_i_1 
       (.I0(Result[5]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[23]),
        .O(\EX_MEM_wire[0]_17 [7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[24]_i_1 
       (.I0(Result[6]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[24]),
        .O(\EX_MEM_wire[0]_17 [8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[25]_i_1 
       (.I0(Result[7]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[25]),
        .O(\EX_MEM_wire[0]_17 [9]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[26]_i_1 
       (.I0(Result[8]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[26]),
        .O(\EX_MEM_wire[0]_17 [10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[27]_i_1 
       (.I0(Result[9]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[27]),
        .O(\EX_MEM_wire[0]_17 [11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[28]_i_1 
       (.I0(Result[10]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[28]),
        .O(\EX_MEM_wire[0]_17 [12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[29]_i_1 
       (.I0(Result[11]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[29]),
        .O(\EX_MEM_wire[0]_17 [13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[2]_i_1 
       (.I0(Result[0]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[2]),
        .O(\ID_EX_ctrl_reg[10]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[30]_i_1 
       (.I0(Result[12]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[30]),
        .O(\EX_MEM_wire[0]_17 [14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[31]_i_2 
       (.I0(Result[13]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[31]),
        .O(\EX_MEM_wire[0]_17 [15]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[3]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg[3]_0 ),
        .I1(\EX_MEM_tristate_oe_reg[3]_1 ),
        .I2(\EX_MEM_tristate_oe_reg[3]_2 ),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[3]),
        .O(\ID_EX_ctrl_reg[10]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[4]_i_1 
       (.I0(Result[1]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[4]),
        .O(\ID_EX_ctrl_reg[10]_5 [0]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[5]_i_1 
       (.I0(mem_ram_reg_3_4),
        .I1(mem_ram_reg_3_5),
        .I2(mem_ram_reg_3_6),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[5]),
        .O(\ID_EX_ctrl_reg[10]_5 [1]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[6]_i_1 
       (.I0(mem_ram_reg_3_10),
        .I1(mem_ram_reg_3_11),
        .I2(mem_ram_reg_3_12),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[6]),
        .O(\ID_EX_ctrl_reg[10]_5 [2]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[7]_i_1 
       (.I0(mem_ram_reg_3_16),
        .I1(mem_ram_reg_3_17),
        .I2(mem_ram_reg_3_18),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[7]),
        .O(\ID_EX_ctrl_reg[10]_5 [3]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[8]_i_1 
       (.I0(mem_ram_reg_3_0),
        .I1(mem_ram_reg_3_1),
        .I2(mem_ram_reg_3_2),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[8]),
        .O(\ID_EX_ctrl_reg[10]_5 [4]));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \EX_MEM_tristate_oe[9]_i_1 
       (.I0(mem_ram_reg_3_7),
        .I1(mem_ram_reg_3_8),
        .I2(mem_ram_reg_3_9),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[9]),
        .O(\ID_EX_ctrl_reg[10]_5 [5]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    FSM_sequential_r_SM_Main_i_2
       (.I0(mem_ram_reg_0_i_30_n_0),
        .I1(FSM_sequential_r_SM_Main_i_3_n_0),
        .I2(Tx_Active_OBUF),
        .I3(\ID_EX_ctrl_reg[10]_1 ),
        .I4(\ID_EX_ctrl_reg[10]_0 ),
        .I5(mem_ram_reg_0_i_28_n_0),
        .O(Tx_req));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h11100000)) 
    FSM_sequential_r_SM_Main_i_3
       (.I0(\ID_EX_ctrl_reg[10]_3 ),
        .I1(\ID_EX_ctrl_reg[10]_4 ),
        .I2(mem_read_ctrl),
        .I3(mem_write_ctrl),
        .I4(mem_ram_reg_0_i_34_n_0),
        .O(FSM_sequential_r_SM_Main_i_3_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    \ID_EX_ctrl[9]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\IF_ID_reg[0][2] ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    I_or_E_i_1
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[30]),
        .I2(CSR_DATA_OUT[31]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(ID_EX_CSR),
        .I5(\cause[3]_i_3_n_0 ),
        .O(I_or_E_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    I_or_E_i_2
       (.I0(I_or_E_reg_0),
        .I1(I_or_E_reg_1),
        .O(ID_EX_CSR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    I_or_E_reg
       (.C(clk1_BUFG),
        .CE(cause),
        .D(I_or_E_i_1_n_0),
        .Q(data0[31]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    LED_i_1
       (.I0(mem_ram_reg_0_i_27_n_0),
        .I1(mem_ram_reg_0_i_28_n_0),
        .I2(mem_ram_reg_0_i_29_n_0),
        .I3(mem_ram_reg_0_i_30_n_0),
        .O(LED_wr));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[0]_tristate_oe[0]_i_1 
       (.I0(\MEM_WB_reg[0]_tristate_oe[3] [0]),
        .I1(\MEM_WB_reg[0]_tristate_oe[0] ),
        .O(\EX_MEM_tristate_oe_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[0]_tristate_oe[1]_i_1 
       (.I0(\MEM_WB_reg[0]_tristate_oe[3] [1]),
        .I1(\MEM_WB_reg[0]_tristate_oe[0] ),
        .O(\EX_MEM_tristate_oe_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[0]_tristate_oe[3]_i_1 
       (.I0(\MEM_WB_reg[0]_tristate_oe[3] [2]),
        .I1(\MEM_WB_reg[0]_tristate_oe[0] ),
        .O(\EX_MEM_tristate_oe_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB_register_tristate_oe[0]_i_1 
       (.I0(\cause[0]_i_3_0 [0]),
        .I1(\MEM_WB_reg[0]_tristate_oe[0] ),
        .O(EX_MEM_register));
  LUT4 #(
    .INIT(16'h7488)) 
    \MTVAL[0]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[0]),
        .I2(CSR_DATA_OUT[0]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\MTVAL[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \MTVAL[1]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[1]),
        .I2(CSR_DATA_OUT[1]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\MTVAL[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \MTVAL[31]_i_1 
       (.I0(CSR_ADDR_pipeline[1]),
        .I1(CSR_ADDR_pipeline[0]),
        .I2(\exception_intr_address[29]_i_3_n_0 ),
        .O(\MTVAL[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[0] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\MTVAL[0]_i_1_n_0 ),
        .Q(MTVAL[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[10] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[8]_i_1_n_0 ),
        .Q(MTVAL[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[11] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[9]_i_1_n_0 ),
        .Q(MTVAL[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[12] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[10]_i_1_n_0 ),
        .Q(MTVAL[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[13] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[11]_i_1_n_0 ),
        .Q(MTVAL[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[14] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[12]_i_1_n_0 ),
        .Q(MTVAL[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[15] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[13]_i_1_n_0 ),
        .Q(MTVAL[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[16] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[14]_i_1_n_0 ),
        .Q(MTVAL[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[17] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[15]_i_1_n_0 ),
        .Q(MTVAL[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[18] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[16]_i_1_n_0 ),
        .Q(MTVAL[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[19] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[17]_i_1_n_0 ),
        .Q(MTVAL[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[1] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\MTVAL[1]_i_1_n_0 ),
        .Q(MTVAL[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[20] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[18]_i_1_n_0 ),
        .Q(MTVAL[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[21] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[19]_i_1_n_0 ),
        .Q(MTVAL[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[22] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[20]_i_1_n_0 ),
        .Q(MTVAL[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[23] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[21]_i_1_n_0 ),
        .Q(MTVAL[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[24] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[22]_i_1_n_0 ),
        .Q(MTVAL[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[25] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[23]_i_1_n_0 ),
        .Q(MTVAL[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[26] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[24]_i_1_n_0 ),
        .Q(MTVAL[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[27] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[25]_i_1_n_0 ),
        .Q(MTVAL[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[28] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[26]_i_1_n_0 ),
        .Q(MTVAL[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[29] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[27]_i_1_n_0 ),
        .Q(MTVAL[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[2] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[0]_i_1_n_0 ),
        .Q(MTVAL[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[30] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[28]_i_1_n_0 ),
        .Q(MTVAL[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[31] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(p_1_in_1),
        .Q(MTVAL[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[3] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[1]_i_1_n_0 ),
        .Q(MTVAL[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[4] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[2]_i_1_n_0 ),
        .Q(MTVAL[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[5] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[3]_i_1_n_0 ),
        .Q(MTVAL[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[6] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[4]_i_1_n_0 ),
        .Q(MTVAL[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[7] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(p_1_in_0),
        .Q(MTVAL[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[8] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[6]_i_1_n_0 ),
        .Q(MTVAL[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MTVAL_reg[9] 
       (.C(clk1_BUFG),
        .CE(\MTVAL[31]_i_1_n_0 ),
        .D(\trap_addr[7]_i_1_n_0 ),
        .Q(MTVAL[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8BBB8B88B888B888)) 
    \cause[0]_i_1 
       (.I0(\cause_reg[3]_0 [4]),
        .I1(\cause[3]_i_3_n_0 ),
        .I2(\cause_reg[3]_0 [1]),
        .I3(inp2[0]),
        .I4(CSR_DATA_OUT[0]),
        .I5(\cause_reg[3]_0 [2]),
        .O(\cause[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \cause[0]_i_2 
       (.I0(\MTVAL_reg[0]_0 ),
        .I1(\MTVAL_reg[0]_1 ),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0] ),
        .O(inp2[0]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \cause[0]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\ID_EX_reg[2]_tristate_oe[0] ),
        .I3(\EX_MEM_tristate_oe[3]_i_36_2 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe_reg[3] [0]),
        .O(\ID_EX_ctrl_reg[0] ));
  LUT6 #(
    .INIT(64'h8BBB8B88B888B888)) 
    \cause[1]_i_1 
       (.I0(\cause_reg[3]_0 [5]),
        .I1(\cause[3]_i_3_n_0 ),
        .I2(\cause_reg[3]_0 [1]),
        .I3(inp2[1]),
        .I4(CSR_DATA_OUT[1]),
        .I5(\cause_reg[3]_0 [2]),
        .O(\cause[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \cause[1]_i_2 
       (.I0(\MTVAL_reg[1]_0 ),
        .I1(\MTVAL_reg[1]_1 ),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_0 ),
        .O(inp2[1]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \cause[1]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\ID_EX_reg[2]_tristate_oe[1] ),
        .I3(\EX_MEM_tristate_oe[3]_i_38 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe_reg[3] [1]),
        .O(\ID_EX_ctrl_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \cause[2]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[2]),
        .I2(CSR_DATA_OUT[2]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\cause_reg[3]_0 [6]),
        .I5(\cause[3]_i_3_n_0 ),
        .O(\cause[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \cause[3]_i_1 
       (.I0(\exception_intr_address[29]_i_3_n_0 ),
        .I1(CSR_ADDR_pipeline[1]),
        .I2(CSR_ADDR_pipeline[0]),
        .I3(\cause_reg[3]_0 [3]),
        .O(cause));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \cause[3]_i_2 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(\MEM_WB_reg[1]_tristate_oe[3] ),
        .I2(CSR_DATA_OUT[3]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\cause_reg[3]_0 [7]),
        .I5(\cause[3]_i_3_n_0 ),
        .O(\cause[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \cause[3]_i_3 
       (.I0(\cause_reg[3]_0 [3]),
        .I1(\exception_intr_address[29]_i_3_n_0 ),
        .I2(CSR_ADDR_pipeline[1]),
        .I3(CSR_ADDR_pipeline[0]),
        .O(\cause[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF080000)) 
    \cause_ext[26]_i_1 
       (.I0(\exception_intr_address[29]_i_3_n_0 ),
        .I1(CSR_ADDR_pipeline[1]),
        .I2(CSR_ADDR_pipeline[0]),
        .I3(\cause_reg[3]_0 [3]),
        .I4(\cause[3]_i_3_n_0 ),
        .O(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[0] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[2]_i_1_n_0 ),
        .Q(data0[4]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[10] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[12]_i_1_n_0 ),
        .Q(data0[14]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[11] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[13]_i_1_n_0 ),
        .Q(data0[15]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[12] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[14]_i_1_n_0 ),
        .Q(data0[16]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[13] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[15]_i_1_n_0 ),
        .Q(data0[17]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[14] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[16]_i_1_n_0 ),
        .Q(data0[18]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[15] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[17]_i_1_n_0 ),
        .Q(data0[19]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[16] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[18]_i_1_n_0 ),
        .Q(data0[20]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[17] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[19]_i_1_n_0 ),
        .Q(data0[21]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[18] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[20]_i_1_n_0 ),
        .Q(data0[22]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[19] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[21]_i_1_n_0 ),
        .Q(data0[23]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[1] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[3]_i_1_n_0 ),
        .Q(data0[5]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[20] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[22]_i_1_n_0 ),
        .Q(data0[24]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[21] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[23]_i_1_n_0 ),
        .Q(data0[25]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[22] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[24]_i_1_n_0 ),
        .Q(data0[26]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[23] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[25]_i_1_n_0 ),
        .Q(data0[27]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[24] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[26]_i_1_n_0 ),
        .Q(data0[28]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[25] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[27]_i_1_n_0 ),
        .Q(data0[29]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[26] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[28]_i_1_n_0 ),
        .Q(data0[30]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[2] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[4]_i_1_n_0 ),
        .Q(data0[6]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[3] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(p_1_in_0),
        .Q(data0[7]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[4] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[6]_i_1_n_0 ),
        .Q(data0[8]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[5] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[7]_i_1_n_0 ),
        .Q(data0[9]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[6] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[8]_i_1_n_0 ),
        .Q(data0[10]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[7] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[9]_i_1_n_0 ),
        .Q(data0[11]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[8] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[10]_i_1_n_0 ),
        .Q(data0[12]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_ext_reg[9] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\trap_addr[11]_i_1_n_0 ),
        .Q(data0[13]),
        .R(\cause_ext[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_reg[0] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\cause[0]_i_1_n_0 ),
        .Q(data0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_reg[1] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\cause[1]_i_1_n_0 ),
        .Q(data0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_reg[2] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\cause[2]_i_1_n_0 ),
        .Q(data0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cause_reg[3] 
       (.C(clk1_BUFG),
        .CE(cause),
        .D(\cause[3]_i_2_n_0 ),
        .Q(data0[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    custom_i_1
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(mem_read_ctrl),
        .O(custom0));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[0]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[2]),
        .I2(CSR_DATA_OUT[2]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(exception_intr_address_in),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \exception_intr_address[0]_i_2 
       (.I0(\exception_intr_address_reg[0]_0 ),
        .I1(I_or_E_reg_1),
        .O(exception_intr_address_in));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[10]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[11]),
        .I2(CSR_DATA_OUT[12]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [9]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[11]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[12]),
        .I2(CSR_DATA_OUT[13]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [10]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[12]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[13]),
        .I2(CSR_DATA_OUT[14]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [11]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[13]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[14]),
        .I2(CSR_DATA_OUT[15]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [12]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[14]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[15]),
        .I2(CSR_DATA_OUT[16]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [13]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[15]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[16]),
        .I2(CSR_DATA_OUT[17]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [14]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[16]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[17]),
        .I2(CSR_DATA_OUT[18]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [15]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[17]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[18]),
        .I2(CSR_DATA_OUT[19]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [16]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[18]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[19]),
        .I2(CSR_DATA_OUT[20]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [17]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[19]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[20]),
        .I2(CSR_DATA_OUT[21]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [18]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[1]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(\MEM_WB_reg[1]_tristate_oe[3] ),
        .I2(CSR_DATA_OUT[3]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [0]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[20]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[21]),
        .I2(CSR_DATA_OUT[22]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [19]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[21]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[22]),
        .I2(CSR_DATA_OUT[23]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [20]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[22]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[23]),
        .I2(CSR_DATA_OUT[24]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [21]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[23]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[24]),
        .I2(CSR_DATA_OUT[25]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [22]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[24]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[25]),
        .I2(CSR_DATA_OUT[26]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [23]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[25]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[26]),
        .I2(CSR_DATA_OUT[27]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [24]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[26]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[27]),
        .I2(CSR_DATA_OUT[28]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [25]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[27]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[28]),
        .I2(CSR_DATA_OUT[29]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [26]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[28]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[29]),
        .I2(CSR_DATA_OUT[30]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [27]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \exception_intr_address[29]_i_1 
       (.I0(\exception_intr_address[29]_i_3_n_0 ),
        .I1(CSR_ADDR_pipeline[0]),
        .I2(CSR_ADDR_pipeline[1]),
        .I3(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[29]_i_2 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[30]),
        .I2(CSR_DATA_OUT[31]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [28]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \exception_intr_address[29]_i_3 
       (.I0(CSR_ADDR_pipeline[2]),
        .I1(CSR_ADDR_pipeline[6]),
        .I2(\trap_addr[29]_i_3_n_0 ),
        .O(\exception_intr_address[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[2]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[3]),
        .I2(CSR_DATA_OUT[4]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [1]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[3]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[4]),
        .I2(CSR_DATA_OUT[5]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [2]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[4]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[5]),
        .I2(CSR_DATA_OUT[6]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [3]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[5]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[6]),
        .I2(CSR_DATA_OUT[7]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [4]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[6]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[7]),
        .I2(CSR_DATA_OUT[8]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [5]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[7]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[8]),
        .I2(CSR_DATA_OUT[9]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [6]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[8]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[9]),
        .I2(CSR_DATA_OUT[10]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [7]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000074887488)) 
    \exception_intr_address[9]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[10]),
        .I2(CSR_DATA_OUT[11]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(\exception_intr_address_reg[29]_0 [8]),
        .I5(\cause_reg[3]_0 [3]),
        .O(\exception_intr_address[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[0] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[0]_i_1_n_0 ),
        .Q(EPC_OUT[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[10] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[10]_i_1_n_0 ),
        .Q(EPC_OUT[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[11] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[11]_i_1_n_0 ),
        .Q(EPC_OUT[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[12] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[12]_i_1_n_0 ),
        .Q(EPC_OUT[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[13] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[13]_i_1_n_0 ),
        .Q(EPC_OUT[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[14] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[14]_i_1_n_0 ),
        .Q(EPC_OUT[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[15] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[15]_i_1_n_0 ),
        .Q(EPC_OUT[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[16] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[16]_i_1_n_0 ),
        .Q(EPC_OUT[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[17] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[17]_i_1_n_0 ),
        .Q(EPC_OUT[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[18] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[18]_i_1_n_0 ),
        .Q(EPC_OUT[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[19] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[19]_i_1_n_0 ),
        .Q(EPC_OUT[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[1] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[1]_i_1_n_0 ),
        .Q(EPC_OUT[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[20] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[20]_i_1_n_0 ),
        .Q(EPC_OUT[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[21] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[21]_i_1_n_0 ),
        .Q(EPC_OUT[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[22] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[22]_i_1_n_0 ),
        .Q(EPC_OUT[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[23] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[23]_i_1_n_0 ),
        .Q(EPC_OUT[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[24] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[24]_i_1_n_0 ),
        .Q(EPC_OUT[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[25] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[25]_i_1_n_0 ),
        .Q(EPC_OUT[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[26] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[26]_i_1_n_0 ),
        .Q(EPC_OUT[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[27] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[27]_i_1_n_0 ),
        .Q(EPC_OUT[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[28] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[28]_i_1_n_0 ),
        .Q(EPC_OUT[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[29] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[29]_i_2_n_0 ),
        .Q(EPC_OUT[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[2] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[2]_i_1_n_0 ),
        .Q(EPC_OUT[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[3] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[3]_i_1_n_0 ),
        .Q(EPC_OUT[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[4] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[4]_i_1_n_0 ),
        .Q(EPC_OUT[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[5] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[5]_i_1_n_0 ),
        .Q(EPC_OUT[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[6] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[6]_i_1_n_0 ),
        .Q(EPC_OUT[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[7] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[7]_i_1_n_0 ),
        .Q(EPC_OUT[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[8] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[8]_i_1_n_0 ),
        .Q(EPC_OUT[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \exception_intr_address_reg[9] 
       (.C(clk1_BUFG),
        .CE(\exception_intr_address[29]_i_1_n_0 ),
        .D(\exception_intr_address[9]_i_1_n_0 ),
        .Q(EPC_OUT[11]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_address_custom[11]_i_1 
       (.I0(mem_ram_reg_0_i_25_n_0),
        .I1(mem_read_ctrl),
        .I2(mem_ram_reg_0_i_24_n_0),
        .O(\ID_EX_ctrl_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_address_custom[1]_i_1 
       (.I0(mem_read_ctrl),
        .I1(mem_ram_reg_0_i_24_n_0),
        .I2(mem_ram_reg_0_i_25_n_0),
        .I3(\ID_EX_ctrl_reg[10]_2 [3]),
        .O(\ID_EX_ctrl_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_data_custom[0]_i_2 
       (.I0(\mem_data_custom_reg[0] ),
        .I1(\mem_data_custom_reg[0]_0 ),
        .O(\ID_EX_reg[2]_tristate_oe[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_data_custom[1]_i_2 
       (.I0(\mem_data_custom_reg[1] ),
        .I1(\mem_data_custom_reg[0]_0 ),
        .O(\ID_EX_reg[2]_tristate_oe[1] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_data_custom[2]_i_2 
       (.I0(\mem_data_custom_reg[2] ),
        .I1(\mem_data_custom_reg[0]_0 ),
        .O(\ID_EX_reg[2]_tristate_oe[2] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_data_custom[31]_i_1 
       (.I0(mem_read_ctrl),
        .I1(mem_ram_reg_0_i_24_n_0),
        .O(\ID_EX_ctrl_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \mem_data_custom[31]_i_10 
       (.I0(\EX_MEM_tristate_oe[3]_i_67 [1]),
        .I1(\EX_MEM_tristate_oe[3]_i_67 [4]),
        .I2(\EX_MEM_tristate_oe[3]_i_67 [2]),
        .I3(\EX_MEM_tristate_oe[3]_i_67 [0]),
        .I4(\EX_MEM_tristate_oe[3]_i_67 [3]),
        .I5(\EX_MEM_tristate_oe[3]_i_67 [5]),
        .O(ForwardB5));
  LUT5 #(
    .INIT(32'h90000090)) 
    \mem_data_custom[31]_i_4 
       (.I0(\EX_MEM_tristate_oe[3]_i_67_0 [4]),
        .I1(MEM_WB_register[4]),
        .I2(\mem_data_custom[31]_i_9_n_0 ),
        .I3(MEM_WB_register[3]),
        .I4(\EX_MEM_tristate_oe[3]_i_67_0 [3]),
        .O(\ID_EX_register_reg[1]_tristate_oe[4] ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_custom[31]_i_7 
       (.I0(ForwardB5),
        .I1(\EX_MEM_tristate_oe[3]_i_67 [6]),
        .O(\ID_EX_reg[0][14] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_data_custom[31]_i_9 
       (.I0(\EX_MEM_tristate_oe[3]_i_67_0 [2]),
        .I1(MEM_WB_register[2]),
        .I2(\EX_MEM_tristate_oe[3]_i_67_0 [1]),
        .I3(MEM_WB_register[1]),
        .I4(MEM_WB_register[0]),
        .I5(\trap_addr[0]_i_6_n_0 ),
        .O(\mem_data_custom[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_data_custom[3]_i_2 
       (.I0(\mem_data_custom_reg[3] ),
        .I1(\mem_data_custom_reg[0]_0 ),
        .O(\ID_EX_reg[2]_tristate_oe[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    mem_ram_reg_0_i_1
       (.I0(mem_read_ctrl),
        .I1(mem_ram_reg_0_i_24_n_0),
        .O(\ID_EX_ctrl_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h000000008AFF8A00)) 
    mem_ram_reg_0_i_10
       (.I0(mem_ram_reg_3_10),
        .I1(mem_ram_reg_3_11),
        .I2(mem_ram_reg_3_12),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[6]),
        .I5(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h000000008AFF8A00)) 
    mem_ram_reg_0_i_11
       (.I0(mem_ram_reg_3_4),
        .I1(mem_ram_reg_3_5),
        .I2(mem_ram_reg_3_6),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[5]),
        .I5(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_ram_reg_0_i_12
       (.I0(Result[1]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[4]),
        .I3(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h8888888888008808)) 
    mem_ram_reg_0_i_13
       (.I0(\ID_EX_ctrl_reg[10]_2 [3]),
        .I1(mem_ram_reg_3),
        .I2(mem_ram_reg_0_i_27_n_0),
        .I3(mem_ram_reg_0_i_28_n_0),
        .I4(mem_ram_reg_0_i_29_n_0),
        .I5(mem_ram_reg_0_i_30_n_0),
        .O(\ID_EX_ctrl_reg[10] ));
  LUT2 #(
    .INIT(4'h2)) 
    mem_ram_reg_0_i_14
       (.I0(\ID_EX_ctrl_reg[10]_2 [2]),
        .I1(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_ram_reg_0_i_15
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(\EX_MEM_wire[1]_0 [6]),
        .O(DIADI[7]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_ram_reg_0_i_16
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(\EX_MEM_wire[1]_0 [5]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_ram_reg_0_i_17
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(\EX_MEM_wire[1]_0 [4]),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_ram_reg_0_i_18
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(\EX_MEM_wire[1]_0 [3]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_ram_reg_0_i_19
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(\EX_MEM_wire[1]_0 [2]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_ram_reg_0_i_2
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(mem_read_ctrl),
        .O(\ID_EX_ctrl_reg[4]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_ram_reg_0_i_20
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(\EX_MEM_wire[1]_0 [1]),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_ram_reg_0_i_21
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(\EX_MEM_wire[1]_0 [0]),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_ram_reg_0_i_22
       (.I0(mem_ram_reg_0_i_24_n_0),
        .I1(mem_ram_reg_2),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h4004444440044404)) 
    mem_ram_reg_0_i_23
       (.I0(mem_read_ctrl),
        .I1(mem_ram_reg_0_i_24_n_0),
        .I2(B),
        .I3(H),
        .I4(\ID_EX_ctrl_reg[10] ),
        .I5(mem_ram_reg_0_i_31_n_0),
        .O(WEA));
  LUT5 #(
    .INIT(32'hFAFB0000)) 
    mem_ram_reg_0_i_24
       (.I0(mem_ram_reg_0_i_30_n_0),
        .I1(mem_ram_reg_0_i_29_n_0),
        .I2(mem_ram_reg_0_i_28_n_0),
        .I3(mem_ram_reg_0_i_27_n_0),
        .I4(mem_write_ctrl),
        .O(mem_ram_reg_0_i_24_n_0));
  LUT6 #(
    .INIT(64'h050405040504FFFF)) 
    mem_ram_reg_0_i_25
       (.I0(mem_ram_reg_0_i_30_n_0),
        .I1(mem_ram_reg_0_i_29_n_0),
        .I2(mem_ram_reg_0_i_28_n_0),
        .I3(mem_ram_reg_0_i_27_n_0),
        .I4(mem_write_ctrl),
        .I5(mem_read_ctrl),
        .O(mem_ram_reg_0_i_25_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    mem_ram_reg_0_i_27
       (.I0(\EX_MEM_wire[0]_17 [0]),
        .I1(\ID_EX_ctrl_reg[10]_1 ),
        .I2(\ID_EX_ctrl_reg[10]_0 ),
        .I3(mem_ram_reg_0_i_32_n_0),
        .I4(\ID_EX_ctrl_reg[10]_4 ),
        .I5(mem_write_ctrl),
        .O(mem_ram_reg_0_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_ram_reg_0_i_28
       (.I0(\EX_MEM_wire[0]_17 [6]),
        .I1(mem_ram_reg_3),
        .I2(\EX_MEM_wire[0]_17 [7]),
        .I3(\EX_MEM_wire[0]_17 [4]),
        .I4(\EX_MEM_wire[0]_17 [5]),
        .I5(mem_ram_reg_0_i_33_n_0),
        .O(mem_ram_reg_0_i_28_n_0));
  LUT5 #(
    .INIT(32'h00000800)) 
    mem_ram_reg_0_i_29
       (.I0(mem_ram_reg_0_i_34_n_0),
        .I1(mem_ram_reg_0_i_35_n_0),
        .I2(Tx_Active_OBUF),
        .I3(\ID_EX_ctrl_reg[10]_1 ),
        .I4(\ID_EX_ctrl_reg[10]_0 ),
        .O(mem_ram_reg_0_i_29_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_ram_reg_0_i_3
       (.I0(\ID_EX_ctrl_reg[10]_1 ),
        .I1(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFF0EEE0)) 
    mem_ram_reg_0_i_30
       (.I0(\EX_MEM_wire[0]_17 [13]),
        .I1(\EX_MEM_wire[0]_17 [12]),
        .I2(mem_write_ctrl),
        .I3(mem_read_ctrl),
        .I4(\EX_MEM_wire[0]_17 [14]),
        .I5(\EX_MEM_wire[0]_17 [15]),
        .O(mem_ram_reg_0_i_30_n_0));
  LUT6 #(
    .INIT(64'h55555F5DFFFFFFFF)) 
    mem_ram_reg_0_i_31
       (.I0(mem_ram_reg_3),
        .I1(mem_ram_reg_0_i_27_n_0),
        .I2(mem_ram_reg_0_i_28_n_0),
        .I3(mem_ram_reg_0_i_29_n_0),
        .I4(mem_ram_reg_0_i_30_n_0),
        .I5(\ID_EX_ctrl_reg[10]_2 [2]),
        .O(mem_ram_reg_0_i_31_n_0));
  LUT6 #(
    .INIT(64'h0000000000000047)) 
    mem_ram_reg_0_i_32
       (.I0(Result[4]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[17]),
        .I3(\ID_EX_ctrl_reg[10]_3 ),
        .I4(\EX_MEM_wire[0]_17 [2]),
        .I5(\EX_MEM_wire[0]_17 [1]),
        .O(mem_ram_reg_0_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFF0EEE0)) 
    mem_ram_reg_0_i_33
       (.I0(\EX_MEM_wire[0]_17 [9]),
        .I1(\EX_MEM_wire[0]_17 [8]),
        .I2(mem_write_ctrl),
        .I3(mem_read_ctrl),
        .I4(\EX_MEM_wire[0]_17 [11]),
        .I5(\EX_MEM_wire[0]_17 [10]),
        .O(mem_ram_reg_0_i_33_n_0));
  LUT6 #(
    .INIT(64'h0000000000000047)) 
    mem_ram_reg_0_i_34
       (.I0(Result[4]),
        .I1(mem_ram_reg_3_3),
        .I2(CSR_DATA_OUT[17]),
        .I3(\EX_MEM_wire[0]_17 [2]),
        .I4(\EX_MEM_wire[0]_17 [1]),
        .I5(\EX_MEM_wire[0]_17 [0]),
        .O(mem_ram_reg_0_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    mem_ram_reg_0_i_35
       (.I0(mem_write_ctrl),
        .I1(mem_read_ctrl),
        .I2(\ID_EX_ctrl_reg[10]_4 ),
        .I3(\ID_EX_ctrl_reg[10]_3 ),
        .O(mem_ram_reg_0_i_35_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_ram_reg_0_i_4
       (.I0(\ID_EX_ctrl_reg[10]_0 ),
        .I1(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'h000000008AFF8A00)) 
    mem_ram_reg_0_i_5
       (.I0(mem_ram_reg_3_13),
        .I1(mem_ram_reg_3_14),
        .I2(mem_ram_reg_3_15),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[11]),
        .I5(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'h000000008AFF8A00)) 
    mem_ram_reg_0_i_6
       (.I0(mem_ram_reg_3_19),
        .I1(mem_ram_reg_3_20),
        .I2(mem_ram_reg_3_21),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[10]),
        .I5(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'h000000008AFF8A00)) 
    mem_ram_reg_0_i_7
       (.I0(mem_ram_reg_3_7),
        .I1(mem_ram_reg_3_8),
        .I2(mem_ram_reg_3_9),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[9]),
        .I5(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h000000008AFF8A00)) 
    mem_ram_reg_0_i_8
       (.I0(mem_ram_reg_3_0),
        .I1(mem_ram_reg_3_1),
        .I2(mem_ram_reg_3_2),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[8]),
        .I5(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h000000008AFF8A00)) 
    mem_ram_reg_0_i_9
       (.I0(mem_ram_reg_3_16),
        .I1(mem_ram_reg_3_17),
        .I2(mem_ram_reg_3_18),
        .I3(mem_ram_reg_3_3),
        .I4(CSR_DATA_OUT[7]),
        .I5(mem_ram_reg_0_i_25_n_0),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hC0A0C0C0)) 
    mem_ram_reg_1_i_1
       (.I0(\EX_MEM_wire[1]_0 [6]),
        .I1(\EX_MEM_wire[1]_0 [14]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(H),
        .I4(B),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hC0A0C0C0)) 
    mem_ram_reg_1_i_2
       (.I0(\EX_MEM_wire[1]_0 [5]),
        .I1(\EX_MEM_wire[1]_0 [13]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(H),
        .I4(B),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hC0A0C0C0)) 
    mem_ram_reg_1_i_3
       (.I0(\EX_MEM_wire[1]_0 [4]),
        .I1(\EX_MEM_wire[1]_0 [12]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(H),
        .I4(B),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hC0A0C0C0)) 
    mem_ram_reg_1_i_4
       (.I0(\EX_MEM_wire[1]_0 [3]),
        .I1(\EX_MEM_wire[1]_0 [11]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(H),
        .I4(B),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hC0A0C0C0)) 
    mem_ram_reg_1_i_5
       (.I0(\EX_MEM_wire[1]_0 [2]),
        .I1(\EX_MEM_wire[1]_0 [10]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(H),
        .I4(B),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hC0A0C0C0)) 
    mem_ram_reg_1_i_6
       (.I0(\EX_MEM_wire[1]_0 [1]),
        .I1(\EX_MEM_wire[1]_0 [9]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(H),
        .I4(B),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hC0A0C0C0)) 
    mem_ram_reg_1_i_7
       (.I0(\EX_MEM_wire[1]_0 [0]),
        .I1(\EX_MEM_wire[1]_0 [8]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(H),
        .I4(B),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hC0A0C0C0)) 
    mem_ram_reg_1_i_8
       (.I0(mem_ram_reg_2),
        .I1(\EX_MEM_wire[1]_0 [7]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(H),
        .I4(B),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h4004440440044444)) 
    mem_ram_reg_1_i_9
       (.I0(mem_read_ctrl),
        .I1(mem_ram_reg_0_i_24_n_0),
        .I2(B),
        .I3(H),
        .I4(\ID_EX_ctrl_reg[10] ),
        .I5(mem_ram_reg_0_i_31_n_0),
        .O(\ID_EX_ctrl_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hC0A0A0C0)) 
    mem_ram_reg_2_i_1
       (.I0(\EX_MEM_wire[1]_0 [6]),
        .I1(\EX_MEM_wire[1]_0 [22]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(B),
        .I4(H),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hC0A0A0C0)) 
    mem_ram_reg_2_i_2
       (.I0(\EX_MEM_wire[1]_0 [5]),
        .I1(\EX_MEM_wire[1]_0 [21]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(B),
        .I4(H),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hC0A0A0C0)) 
    mem_ram_reg_2_i_3
       (.I0(\EX_MEM_wire[1]_0 [4]),
        .I1(\EX_MEM_wire[1]_0 [20]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(B),
        .I4(H),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hC0A0A0C0)) 
    mem_ram_reg_2_i_4
       (.I0(\EX_MEM_wire[1]_0 [3]),
        .I1(\EX_MEM_wire[1]_0 [19]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(B),
        .I4(H),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hC0A0A0C0)) 
    mem_ram_reg_2_i_5
       (.I0(\EX_MEM_wire[1]_0 [2]),
        .I1(\EX_MEM_wire[1]_0 [18]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(B),
        .I4(H),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hC0A0A0C0)) 
    mem_ram_reg_2_i_6
       (.I0(\EX_MEM_wire[1]_0 [1]),
        .I1(\EX_MEM_wire[1]_0 [17]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(B),
        .I4(H),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hC0A0A0C0)) 
    mem_ram_reg_2_i_7
       (.I0(\EX_MEM_wire[1]_0 [0]),
        .I1(\EX_MEM_wire[1]_0 [16]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(B),
        .I4(H),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hC0A0A0C0)) 
    mem_ram_reg_2_i_8
       (.I0(mem_ram_reg_2),
        .I1(\EX_MEM_wire[1]_0 [15]),
        .I2(mem_ram_reg_0_i_24_n_0),
        .I3(B),
        .I4(H),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h4444400444044004)) 
    mem_ram_reg_2_i_9
       (.I0(mem_read_ctrl),
        .I1(mem_ram_reg_0_i_24_n_0),
        .I2(B),
        .I3(H),
        .I4(\ID_EX_ctrl_reg[10] ),
        .I5(mem_ram_reg_0_i_31_n_0),
        .O(\ID_EX_ctrl_reg[4] ));
  LUT6 #(
    .INIT(64'hAA00F000CC00AA00)) 
    mem_ram_reg_3_i_1
       (.I0(\EX_MEM_wire[1]_0 [30]),
        .I1(\EX_MEM_wire[1]_0 [6]),
        .I2(\EX_MEM_wire[1]_0 [14]),
        .I3(mem_ram_reg_0_i_24_n_0),
        .I4(B),
        .I5(H),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'hAA00F000CC00AA00)) 
    mem_ram_reg_3_i_2
       (.I0(\EX_MEM_wire[1]_0 [29]),
        .I1(\EX_MEM_wire[1]_0 [5]),
        .I2(\EX_MEM_wire[1]_0 [13]),
        .I3(mem_ram_reg_0_i_24_n_0),
        .I4(B),
        .I5(H),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hAA00F000CC00AA00)) 
    mem_ram_reg_3_i_3
       (.I0(\EX_MEM_wire[1]_0 [28]),
        .I1(\EX_MEM_wire[1]_0 [4]),
        .I2(\EX_MEM_wire[1]_0 [12]),
        .I3(mem_ram_reg_0_i_24_n_0),
        .I4(B),
        .I5(H),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hAA00F000CC00AA00)) 
    mem_ram_reg_3_i_4
       (.I0(\EX_MEM_wire[1]_0 [27]),
        .I1(\EX_MEM_wire[1]_0 [3]),
        .I2(\EX_MEM_wire[1]_0 [11]),
        .I3(mem_ram_reg_0_i_24_n_0),
        .I4(B),
        .I5(H),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'hAA00F000CC00AA00)) 
    mem_ram_reg_3_i_5
       (.I0(\EX_MEM_wire[1]_0 [26]),
        .I1(\EX_MEM_wire[1]_0 [2]),
        .I2(\EX_MEM_wire[1]_0 [10]),
        .I3(mem_ram_reg_0_i_24_n_0),
        .I4(B),
        .I5(H),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'hAA00F000CC00AA00)) 
    mem_ram_reg_3_i_6
       (.I0(\EX_MEM_wire[1]_0 [25]),
        .I1(\EX_MEM_wire[1]_0 [1]),
        .I2(\EX_MEM_wire[1]_0 [9]),
        .I3(mem_ram_reg_0_i_24_n_0),
        .I4(B),
        .I5(H),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'hAA00F000CC00AA00)) 
    mem_ram_reg_3_i_7
       (.I0(\EX_MEM_wire[1]_0 [24]),
        .I1(\EX_MEM_wire[1]_0 [0]),
        .I2(\EX_MEM_wire[1]_0 [8]),
        .I3(mem_ram_reg_0_i_24_n_0),
        .I4(B),
        .I5(H),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'hAA00F000CC00AA00)) 
    mem_ram_reg_3_i_8
       (.I0(\EX_MEM_wire[1]_0 [23]),
        .I1(mem_ram_reg_2),
        .I2(\EX_MEM_wire[1]_0 [7]),
        .I3(mem_ram_reg_0_i_24_n_0),
        .I4(B),
        .I5(H),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'h4404400444444004)) 
    mem_ram_reg_3_i_9
       (.I0(mem_read_ctrl),
        .I1(mem_ram_reg_0_i_24_n_0),
        .I2(B),
        .I3(H),
        .I4(\ID_EX_ctrl_reg[10] ),
        .I5(mem_ram_reg_0_i_31_n_0),
        .O(\ID_EX_ctrl_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h7488FFFF74880000)) 
    mie_i_1
       (.I0(\cause_reg[3]_0 [1]),
        .I1(\MEM_WB_reg[1]_tristate_oe[3] ),
        .I2(CSR_DATA_OUT[3]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(mie_i_2_n_0),
        .I5(mie),
        .O(mie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    mie_i_2
       (.I0(CSR_ADDR_pipeline[2]),
        .I1(CSR_ADDR_pipeline[6]),
        .I2(CSR_ADDR_pipeline[0]),
        .I3(CSR_ADDR_pipeline[1]),
        .I4(\trap_addr[29]_i_3_n_0 ),
        .O(mie_i_2_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    mie_reg
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(mie_i_1_n_0),
        .Q(mie),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7488FFFF74880000)) 
    mpie_i_1
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[6]),
        .I2(CSR_DATA_OUT[7]),
        .I3(\cause_reg[3]_0 [2]),
        .I4(mie_i_2_n_0),
        .I5(mpie),
        .O(mpie_i_1_n_0));
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    mpie_reg
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(mpie_i_1_n_0),
        .Q(mpie),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[10]_i_1 
       (.I0(\pc[10]_i_2_n_0 ),
        .I1(pc0__60[8]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[10]_i_2 
       (.I0(EPC_OUT[10]),
        .I1(MTVEC[10]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[11]_i_1 
       (.I0(\pc[11]_i_2_n_0 ),
        .I1(pc0__60[9]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[11]_i_2 
       (.I0(EPC_OUT[11]),
        .I1(MTVEC[11]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[12]_i_1 
       (.I0(\pc[12]_i_2_n_0 ),
        .I1(pc0__60[10]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[12]_i_2 
       (.I0(EPC_OUT[12]),
        .I1(MTVEC[12]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[13]_i_1 
       (.I0(\pc[13]_i_2_n_0 ),
        .I1(pc0__60[11]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[13]_i_2 
       (.I0(EPC_OUT[13]),
        .I1(MTVEC[13]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[14]_i_1 
       (.I0(\pc[14]_i_2_n_0 ),
        .I1(pc0__60[12]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[14]_i_2 
       (.I0(EPC_OUT[14]),
        .I1(MTVEC[14]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[15]_i_1 
       (.I0(\pc[15]_i_2_n_0 ),
        .I1(pc0__60[13]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[15]_i_2 
       (.I0(EPC_OUT[15]),
        .I1(MTVEC[15]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[16]_i_1 
       (.I0(\pc[16]_i_2_n_0 ),
        .I1(pc0__60[14]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[16]_i_2 
       (.I0(EPC_OUT[16]),
        .I1(MTVEC[16]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[17]_i_1 
       (.I0(\pc[17]_i_2_n_0 ),
        .I1(pc0__60[15]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[17]_i_2 
       (.I0(EPC_OUT[17]),
        .I1(MTVEC[17]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[18]_i_1 
       (.I0(\pc[18]_i_2_n_0 ),
        .I1(pc0__60[16]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[18]_i_2 
       (.I0(EPC_OUT[18]),
        .I1(MTVEC[18]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[19]_i_1 
       (.I0(\pc[19]_i_2_n_0 ),
        .I1(pc0__60[17]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[19]_i_2 
       (.I0(EPC_OUT[19]),
        .I1(MTVEC[19]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[20]_i_1 
       (.I0(\pc[20]_i_2_n_0 ),
        .I1(pc0__60[18]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[20]_i_2 
       (.I0(EPC_OUT[20]),
        .I1(MTVEC[20]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[21]_i_1 
       (.I0(\pc[21]_i_2_n_0 ),
        .I1(pc0__60[19]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[21]_i_2 
       (.I0(EPC_OUT[21]),
        .I1(MTVEC[21]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[22]_i_1 
       (.I0(\pc[22]_i_2_n_0 ),
        .I1(pc0__60[20]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[22]_i_2 
       (.I0(EPC_OUT[22]),
        .I1(MTVEC[22]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[23]_i_1 
       (.I0(\pc[23]_i_2_n_0 ),
        .I1(pc0__60[21]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[23]_i_2 
       (.I0(EPC_OUT[23]),
        .I1(MTVEC[23]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[24]_i_1 
       (.I0(\pc[24]_i_2_n_0 ),
        .I1(pc0__60[22]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[24]_i_2 
       (.I0(EPC_OUT[24]),
        .I1(MTVEC[24]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[25]_i_1 
       (.I0(\pc[25]_i_2_n_0 ),
        .I1(pc0__60[23]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[25]_i_2 
       (.I0(EPC_OUT[25]),
        .I1(MTVEC[25]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[26]_i_1 
       (.I0(\pc[26]_i_2_n_0 ),
        .I1(pc0__60[24]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[26]_i_2 
       (.I0(EPC_OUT[26]),
        .I1(MTVEC[26]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[27]_i_1 
       (.I0(\pc[27]_i_2_n_0 ),
        .I1(pc0__60[25]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[27]_i_2 
       (.I0(EPC_OUT[27]),
        .I1(MTVEC[27]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[28]_i_1 
       (.I0(\pc[28]_i_2_n_0 ),
        .I1(pc0__60[26]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[28]_i_2 
       (.I0(EPC_OUT[28]),
        .I1(MTVEC[28]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[29]_i_1 
       (.I0(\pc[29]_i_2_n_0 ),
        .I1(pc0__60[27]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[29]_i_2 
       (.I0(EPC_OUT[29]),
        .I1(MTVEC[29]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[2]_i_1 
       (.I0(\pc[2]_i_2_n_0 ),
        .I1(pc0__60[0]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[2]_i_2 
       (.I0(EPC_OUT[2]),
        .I1(MTVEC[2]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[30]_i_1 
       (.I0(\pc[30]_i_2_n_0 ),
        .I1(pc0__60[28]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[30]_i_2 
       (.I0(EPC_OUT[30]),
        .I1(MTVEC[30]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[31]_i_2 
       (.I0(\pc[31]_i_4_n_0 ),
        .I1(pc0__60[29]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[31]_i_4 
       (.I0(EPC_OUT[31]),
        .I1(MTVEC[31]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[3]_i_1 
       (.I0(\pc[3]_i_2_n_0 ),
        .I1(pc0__60[1]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[3]_i_2 
       (.I0(EPC_OUT[3]),
        .I1(MTVEC[3]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[4]_i_1 
       (.I0(\pc[4]_i_2_n_0 ),
        .I1(pc0__60[2]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[4]_i_2 
       (.I0(EPC_OUT[4]),
        .I1(MTVEC[4]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[5]_i_1 
       (.I0(\pc[5]_i_2_n_0 ),
        .I1(pc0__60[3]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[5]_i_2 
       (.I0(EPC_OUT[5]),
        .I1(MTVEC[5]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[6]_i_1 
       (.I0(\pc[6]_i_2_n_0 ),
        .I1(pc0__60[4]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[6]_i_2 
       (.I0(EPC_OUT[6]),
        .I1(MTVEC[6]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[7]_i_1 
       (.I0(\pc[7]_i_2_n_0 ),
        .I1(pc0__60[5]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[7]_i_2 
       (.I0(EPC_OUT[7]),
        .I1(MTVEC[7]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[8]_i_1 
       (.I0(\pc[8]_i_2_n_0 ),
        .I1(pc0__60[6]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[8]_i_2 
       (.I0(EPC_OUT[8]),
        .I1(MTVEC[8]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAE)) 
    \pc[9]_i_1 
       (.I0(\pc[9]_i_2_n_0 ),
        .I1(pc0__60[7]),
        .I2(Branch_taken),
        .I3(\cause_reg[3]_0 [0]),
        .I4(\cause_reg[3]_0 [3]),
        .I5(target_pc0[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \pc[9]_i_2 
       (.I0(EPC_OUT[9]),
        .I1(MTVEC[9]),
        .I2(\cause_reg[3]_0 [3]),
        .I3(\cause_reg[3]_0 [0]),
        .O(\pc[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_13
       (.I0(registers_reg_r1_0_31_30_31_i_1),
        .I1(registers_reg_r1_0_31_30_31_i_1_0),
        .O(\MEM_WB_ctrl_reg[0]_tristate_oe ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[0]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[2]),
        .I2(CSR_DATA_OUT[2]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \trap_addr[0]_i_2 
       (.I0(operand2),
        .I1(temp1),
        .I2(\MEM_WB_register_tristate_oe_reg[2] ),
        .I3(\Forwarding_unit/ForwardB115_out ),
        .I4(\EX_MEM_tristate_oe[3]_i_19 [0]),
        .O(inp2[2]));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \trap_addr[0]_i_3 
       (.I0(\ID_EX_reg[2]_tristate_oe[2] ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I2(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I3(\EX_MEM_tristate_oe[3]_i_45 ),
        .O(operand2));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \trap_addr[0]_i_4 
       (.I0(\EX_MEM_tristate_oe[3]_i_67_0 [3]),
        .I1(\cause[0]_i_3_0 [3]),
        .I2(\EX_MEM_tristate_oe[3]_i_67_0 [4]),
        .I3(\cause[0]_i_3_0 [4]),
        .I4(\ID_EX_register_reg[1]_tristate_oe[2] ),
        .I5(p_14_in),
        .O(\Forwarding_unit/ForwardB115_out ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trap_addr[0]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_67_0 [2]),
        .I1(\cause[0]_i_3_0 [2]),
        .I2(\EX_MEM_tristate_oe[3]_i_67_0 [1]),
        .I3(\cause[0]_i_3_0 [1]),
        .I4(EX_MEM_register),
        .I5(\trap_addr[0]_i_6_n_0 ),
        .O(\ID_EX_register_reg[1]_tristate_oe[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    \trap_addr[0]_i_6 
       (.I0(\EX_MEM_tristate_oe[3]_i_67_0 [0]),
        .I1(\mem_data_custom_reg[0]_0 ),
        .O(\trap_addr[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[10]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[11]),
        .I2(CSR_DATA_OUT[12]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[10]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [8]),
        .I1(I_or_E_reg_2[8]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_10 ),
        .O(inp2[11]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[10]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[12]_i_25 ),
        .I3(\EX_MEM_tristate_oe[12]_i_25_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [9]),
        .O(\ID_EX_ctrl_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[11]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[12]),
        .I2(CSR_DATA_OUT[13]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[11]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [9]),
        .I1(I_or_E_reg_2[9]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_11 ),
        .O(inp2[12]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[11]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[16]_i_31 ),
        .I3(\EX_MEM_tristate_oe[16]_i_31_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [10]),
        .O(\ID_EX_ctrl_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[12]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[13]),
        .I2(CSR_DATA_OUT[14]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[12]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [10]),
        .I1(I_or_E_reg_2[10]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_12 ),
        .O(inp2[13]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[12]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[14]_i_14 ),
        .I3(\EX_MEM_tristate_oe[14]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [11]),
        .O(\ID_EX_ctrl_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[13]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[14]),
        .I2(CSR_DATA_OUT[15]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[13]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [11]),
        .I1(I_or_E_reg_2[11]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_13 ),
        .O(inp2[14]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[13]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[15]_i_14 ),
        .I3(\EX_MEM_tristate_oe[15]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [12]),
        .O(\ID_EX_ctrl_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[14]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[15]),
        .I2(CSR_DATA_OUT[16]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[14]_i_2 
       (.I0(\exception_intr_address_reg[14]_0 ),
        .I1(I_or_E_reg_2[12]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_14 ),
        .O(inp2[15]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[14]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[16]_i_15 ),
        .I3(\EX_MEM_tristate_oe[16]_i_15_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [13]),
        .O(\ID_EX_ctrl_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[15]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[16]),
        .I2(CSR_DATA_OUT[17]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[15]_i_2 
       (.I0(\exception_intr_address_reg[15]_0 ),
        .I1(I_or_E_reg_2[13]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\trap_addr[15]_i_3_n_0 ),
        .O(inp2[16]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[15]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\trap_addr[15]_i_2_0 ),
        .I3(\trap_addr[15]_i_2_1 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [14]),
        .O(\trap_addr[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[16]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[17]),
        .I2(CSR_DATA_OUT[18]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[16]_i_2 
       (.I0(\exception_intr_address_reg[16]_0 ),
        .I1(I_or_E_reg_2[14]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_15 ),
        .O(inp2[17]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[16]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[18]_i_14 ),
        .I3(\EX_MEM_tristate_oe[18]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [15]),
        .O(\ID_EX_ctrl_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[17]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[18]),
        .I2(CSR_DATA_OUT[19]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[17]_i_2 
       (.I0(\exception_intr_address_reg[17]_0 ),
        .I1(I_or_E_reg_2[15]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_16 ),
        .O(inp2[18]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[17]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[19]_i_15 ),
        .I3(\EX_MEM_tristate_oe[19]_i_15_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [16]),
        .O(\ID_EX_ctrl_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[18]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[19]),
        .I2(CSR_DATA_OUT[20]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[18]_i_2 
       (.I0(\exception_intr_address_reg[18]_0 ),
        .I1(I_or_E_reg_2[16]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_17 ),
        .O(inp2[19]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[18]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[20]_i_13 ),
        .I3(\EX_MEM_tristate_oe[20]_i_13_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [17]),
        .O(\ID_EX_ctrl_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[19]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[20]),
        .I2(CSR_DATA_OUT[21]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[19]_i_2 
       (.I0(\exception_intr_address_reg[19]_0 ),
        .I1(I_or_E_reg_2[17]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_18 ),
        .O(inp2[20]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[19]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[21]_i_14 ),
        .I3(\EX_MEM_tristate_oe[21]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [18]),
        .O(\ID_EX_ctrl_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[1]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(\MEM_WB_reg[1]_tristate_oe[3] ),
        .I2(CSR_DATA_OUT[3]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[1]_i_2 
       (.I0(mie_reg_0),
        .I1(mie_reg_1),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_1 ),
        .O(\MEM_WB_reg[1]_tristate_oe[3] ));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[1]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\ID_EX_reg[2]_tristate_oe[3] ),
        .I3(\EX_MEM_tristate_oe[3]_i_22 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe_reg[3] [2]),
        .O(\ID_EX_ctrl_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[20]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[21]),
        .I2(CSR_DATA_OUT[22]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[20]_i_2 
       (.I0(\exception_intr_address_reg[20]_0 ),
        .I1(I_or_E_reg_2[18]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_19 ),
        .O(inp2[21]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[20]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[22]_i_19 ),
        .I3(\EX_MEM_tristate_oe[22]_i_19_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [19]),
        .O(\ID_EX_ctrl_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[21]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[22]),
        .I2(CSR_DATA_OUT[23]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[21]_i_2 
       (.I0(\exception_intr_address_reg[21]_0 ),
        .I1(I_or_E_reg_2[19]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_20 ),
        .O(inp2[22]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[21]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[23]_i_12 ),
        .I3(\EX_MEM_tristate_oe[23]_i_12_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [20]),
        .O(\ID_EX_ctrl_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[22]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[23]),
        .I2(CSR_DATA_OUT[24]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[22]_i_2 
       (.I0(\exception_intr_address_reg[22]_0 ),
        .I1(I_or_E_reg_2[20]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\trap_addr[22]_i_3_n_0 ),
        .O(inp2[23]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[22]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\trap_addr[22]_i_2_0 ),
        .I3(\trap_addr[22]_i_2_1 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [21]),
        .O(\trap_addr[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[23]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[24]),
        .I2(CSR_DATA_OUT[25]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[23]_i_2 
       (.I0(\exception_intr_address_reg[23]_0 ),
        .I1(I_or_E_reg_2[21]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_21 ),
        .O(inp2[24]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[23]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[25]_i_14 ),
        .I3(\EX_MEM_tristate_oe[25]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [22]),
        .O(\ID_EX_ctrl_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[24]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[25]),
        .I2(CSR_DATA_OUT[26]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[24]_i_2 
       (.I0(\exception_intr_address_reg[24]_0 ),
        .I1(I_or_E_reg_2[22]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_22 ),
        .O(inp2[25]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[24]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[26]_i_16 ),
        .I3(\EX_MEM_tristate_oe[26]_i_16_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [23]),
        .O(\ID_EX_ctrl_reg[0]_22 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[25]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[26]),
        .I2(CSR_DATA_OUT[27]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[25]_i_2 
       (.I0(\exception_intr_address_reg[25]_0 ),
        .I1(I_or_E_reg_2[23]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_23 ),
        .O(inp2[26]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[25]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[27]_i_12 ),
        .I3(\EX_MEM_tristate_oe[27]_i_12_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [24]),
        .O(\ID_EX_ctrl_reg[0]_23 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[26]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[27]),
        .I2(CSR_DATA_OUT[28]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[26]_i_2 
       (.I0(\exception_intr_address_reg[26]_0 ),
        .I1(I_or_E_reg_2[24]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\trap_addr[26]_i_3_n_0 ),
        .O(inp2[27]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[26]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\trap_addr[26]_i_2_0 ),
        .I3(\trap_addr[26]_i_2_1 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [25]),
        .O(\trap_addr[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[27]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[28]),
        .I2(CSR_DATA_OUT[29]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[27]_i_2 
       (.I0(\exception_intr_address_reg[27]_0 ),
        .I1(I_or_E_reg_2[25]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_24 ),
        .O(inp2[28]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[27]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[29]_i_12 ),
        .I3(\EX_MEM_tristate_oe[29]_i_12_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [26]),
        .O(\ID_EX_ctrl_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[28]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[29]),
        .I2(CSR_DATA_OUT[30]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[28]_i_2 
       (.I0(\exception_intr_address_reg[28]_0 ),
        .I1(I_or_E_reg_2[26]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_25 ),
        .O(inp2[29]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[28]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[30]_i_17 ),
        .I3(\EX_MEM_tristate_oe[30]_i_17_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [27]),
        .O(\ID_EX_ctrl_reg[0]_25 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \trap_addr[29]_i_1 
       (.I0(CSR_ADDR_pipeline[2]),
        .I1(CSR_ADDR_pipeline[6]),
        .I2(CSR_ADDR_pipeline[0]),
        .I3(CSR_ADDR_pipeline[1]),
        .I4(\trap_addr[29]_i_3_n_0 ),
        .O(\trap_addr[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[29]_i_2 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[30]),
        .I2(CSR_DATA_OUT[31]),
        .I3(\cause_reg[3]_0 [2]),
        .O(p_1_in_1));
  LUT4 #(
    .INIT(16'h0002)) 
    \trap_addr[29]_i_3 
       (.I0(\trap_addr[29]_i_5_n_0 ),
        .I1(CSR_ADDR_pipeline[3]),
        .I2(CSR_ADDR_pipeline[4]),
        .I3(CSR_ADDR_pipeline[5]),
        .O(\trap_addr[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[29]_i_4 
       (.I0(I_or_E_reg_3),
        .I1(I_or_E_reg_2[27]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_26 ),
        .O(inp2[30]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \trap_addr[29]_i_5 
       (.I0(CSR_ADDR_pipeline[8]),
        .I1(CSR_ADDR_pipeline[7]),
        .I2(CSR_ADDR_pipeline[9]),
        .I3(CSR_ADDR_pipeline[10]),
        .I4(CSR_ADDR_pipeline[11]),
        .I5(\trap_addr[29]_i_3_0 ),
        .O(\trap_addr[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00088888)) 
    \trap_addr[29]_i_6 
       (.I0(\ID_EX_register_reg[1]_tristate_oe[4] ),
        .I1(p_18_in),
        .I2(p_14_in),
        .I3(\ID_EX_reg[0][14] ),
        .I4(\EX_MEM_tristate_oe[3]_i_36 ),
        .O(\ID_EX_register_reg[1]_tristate_oe[4]_0 ));
  LUT5 #(
    .INIT(32'h00088888)) 
    \trap_addr[29]_i_7 
       (.I0(p_18_in),
        .I1(\ID_EX_register_reg[1]_tristate_oe[4] ),
        .I2(p_14_in),
        .I3(\ID_EX_reg[0][14] ),
        .I4(\EX_MEM_tristate_oe[3]_i_36 ),
        .O(\MEM_WB_register_tristate_oe_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF0000DC10DC10)) 
    \trap_addr[29]_i_8 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[3]_i_19_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_19_1 ),
        .I4(\EX_MEM_tristate_oe[3]_i_19 [28]),
        .I5(\Forwarding_unit/ForwardB115_out ),
        .O(\ID_EX_ctrl_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[2]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[3]),
        .I2(CSR_DATA_OUT[4]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[2]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [0]),
        .I1(I_or_E_reg_2[0]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_2 ),
        .O(inp2[3]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[2]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[3]_i_44 ),
        .I3(\EX_MEM_tristate_oe[3]_i_44_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [1]),
        .O(\ID_EX_ctrl_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[3]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[4]),
        .I2(CSR_DATA_OUT[5]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[3]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [1]),
        .I1(I_or_E_reg_2[1]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_3 ),
        .O(inp2[4]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[3]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[5]_i_14 ),
        .I3(\EX_MEM_tristate_oe[5]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [2]),
        .O(\ID_EX_ctrl_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[4]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[5]),
        .I2(CSR_DATA_OUT[6]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[4]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [2]),
        .I1(I_or_E_reg_2[2]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_4 ),
        .O(inp2[5]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[4]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[6]_i_14 ),
        .I3(\EX_MEM_tristate_oe[6]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [3]),
        .O(\ID_EX_ctrl_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[5]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[6]),
        .I2(CSR_DATA_OUT[7]),
        .I3(\cause_reg[3]_0 [2]),
        .O(p_1_in_0));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[5]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [3]),
        .I1(I_or_E_reg_2[3]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_5 ),
        .O(inp2[6]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[5]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[7]_i_14 ),
        .I3(\EX_MEM_tristate_oe[7]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [4]),
        .O(\ID_EX_ctrl_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[6]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[7]),
        .I2(CSR_DATA_OUT[8]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[6]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [4]),
        .I1(I_or_E_reg_2[4]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_6 ),
        .O(inp2[7]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[6]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[8]_i_15 ),
        .I3(\EX_MEM_tristate_oe[8]_i_15_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [5]),
        .O(\ID_EX_ctrl_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[7]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[8]),
        .I2(CSR_DATA_OUT[9]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[7]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [5]),
        .I1(I_or_E_reg_2[5]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_7 ),
        .O(inp2[8]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[7]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[9]_i_14 ),
        .I3(\EX_MEM_tristate_oe[9]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [6]),
        .O(\ID_EX_ctrl_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[8]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[9]),
        .I2(CSR_DATA_OUT[10]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[8]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [6]),
        .I1(I_or_E_reg_2[6]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_8 ),
        .O(inp2[9]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[8]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[10]_i_14 ),
        .I3(\EX_MEM_tristate_oe[10]_i_14_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [7]),
        .O(\ID_EX_ctrl_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h7488)) 
    \trap_addr[9]_i_1 
       (.I0(\cause_reg[3]_0 [1]),
        .I1(inp2[10]),
        .I2(CSR_DATA_OUT[11]),
        .I3(\cause_reg[3]_0 [2]),
        .O(\trap_addr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC00AC00)) 
    \trap_addr[9]_i_2 
       (.I0(\exception_intr_address_reg[13]_0 [7]),
        .I1(I_or_E_reg_2[7]),
        .I2(\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .I3(\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .I4(\MEM_WB_register_tristate_oe_reg[2] ),
        .I5(\ID_EX_ctrl_reg[0]_9 ),
        .O(inp2[10]));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \trap_addr[9]_i_3 
       (.I0(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_36_1 ),
        .I2(\EX_MEM_tristate_oe[11]_i_15 ),
        .I3(\EX_MEM_tristate_oe[11]_i_15_0 ),
        .I4(\Forwarding_unit/ForwardB115_out ),
        .I5(\EX_MEM_tristate_oe[3]_i_19 [8]),
        .O(\ID_EX_ctrl_reg[0]_9 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[0] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[0]_i_1_n_0 ),
        .Q(MTVEC[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[10] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[10]_i_1_n_0 ),
        .Q(MTVEC[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[11] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[11]_i_1_n_0 ),
        .Q(MTVEC[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[12] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[12]_i_1_n_0 ),
        .Q(MTVEC[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[13] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[13]_i_1_n_0 ),
        .Q(MTVEC[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[14] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[14]_i_1_n_0 ),
        .Q(MTVEC[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[15] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[15]_i_1_n_0 ),
        .Q(MTVEC[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[16] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[16]_i_1_n_0 ),
        .Q(MTVEC[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[17] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[17]_i_1_n_0 ),
        .Q(MTVEC[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[18] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[18]_i_1_n_0 ),
        .Q(MTVEC[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[19] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[19]_i_1_n_0 ),
        .Q(MTVEC[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[1] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[1]_i_1_n_0 ),
        .Q(MTVEC[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[20] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[20]_i_1_n_0 ),
        .Q(MTVEC[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[21] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[21]_i_1_n_0 ),
        .Q(MTVEC[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[22] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[22]_i_1_n_0 ),
        .Q(MTVEC[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[23] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[23]_i_1_n_0 ),
        .Q(MTVEC[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[24] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[24]_i_1_n_0 ),
        .Q(MTVEC[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[25] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[25]_i_1_n_0 ),
        .Q(MTVEC[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[26] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[26]_i_1_n_0 ),
        .Q(MTVEC[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[27] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[27]_i_1_n_0 ),
        .Q(MTVEC[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[28] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[28]_i_1_n_0 ),
        .Q(MTVEC[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[29] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(p_1_in_1),
        .Q(MTVEC[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[2] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[2]_i_1_n_0 ),
        .Q(MTVEC[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[3] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[3]_i_1_n_0 ),
        .Q(MTVEC[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[4] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[4]_i_1_n_0 ),
        .Q(MTVEC[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[5] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(p_1_in_0),
        .Q(MTVEC[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[6] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[6]_i_1_n_0 ),
        .Q(MTVEC[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[7] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[7]_i_1_n_0 ),
        .Q(MTVEC[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[8] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[8]_i_1_n_0 ),
        .Q(MTVEC[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trap_addr_reg[9] 
       (.C(clk1_BUFG),
        .CE(\trap_addr[29]_i_1_n_0 ),
        .D(\trap_addr[9]_i_1_n_0 ),
        .Q(MTVEC[11]),
        .R(1'b0));
endmodule

module EX
   (WEA,
    \ID_EX_ctrl_reg[10] ,
    \ID_EX_ctrl_reg[4] ,
    \ID_EX_ctrl_reg[4]_0 ,
    \ID_EX_ctrl_reg[4]_1 ,
    \ID_EX_ctrl_reg[4]_2 ,
    D,
    ADDRARDADDR,
    \ID_EX_ctrl_reg[10]_0 ,
    \ID_EX_ctrl_reg[10]_1 ,
    \ID_EX_ctrl_reg[10]_2 ,
    \ID_EX_ctrl_reg[4]_3 ,
    p_1_in,
    DIADI,
    custom0,
    \ID_EX_ctrl_reg[4]_4 ,
    LED_wr,
    Tx_req,
    \EX_MEM_wire[0]_17 ,
    \IF_ID_reg[0][2] ,
    \ID_EX_ctrl_reg[4]_5 ,
    \ID_EX_ctrl_reg[4]_6 ,
    \MEM_WB_register_tristate_oe_reg[2] ,
    \ID_EX_register_reg[1]_tristate_oe[4] ,
    \ID_EX_reg[0][14] ,
    \ID_EX_register_reg[1]_tristate_oe[2] ,
    EX_MEM_register,
    inp2,
    \ID_EX_reg[2]_tristate_oe[0] ,
    \ID_EX_reg[2]_tristate_oe[1] ,
    \ID_EX_reg[2]_tristate_oe[2] ,
    \ID_EX_reg[2]_tristate_oe[3] ,
    \EX_MEM_tristate_oe_reg[3] ,
    \MEM_WB_ctrl_reg[0]_tristate_oe ,
    \ID_EX_ctrl_reg[10]_3 ,
    \ID_EX_register_reg[1]_tristate_oe[4]_0 ,
    \ID_EX_ctrl_reg[0] ,
    \ID_EX_ctrl_reg[0]_0 ,
    \ID_EX_ctrl_reg[0]_1 ,
    \ID_EX_ctrl_reg[0]_2 ,
    \ID_EX_ctrl_reg[0]_3 ,
    \ID_EX_ctrl_reg[0]_4 ,
    \ID_EX_ctrl_reg[0]_5 ,
    \ID_EX_ctrl_reg[0]_6 ,
    \ID_EX_ctrl_reg[0]_7 ,
    \ID_EX_ctrl_reg[0]_8 ,
    \ID_EX_ctrl_reg[0]_9 ,
    \ID_EX_ctrl_reg[0]_10 ,
    \ID_EX_ctrl_reg[0]_11 ,
    \ID_EX_ctrl_reg[0]_12 ,
    \ID_EX_ctrl_reg[0]_13 ,
    \ID_EX_ctrl_reg[0]_14 ,
    \ID_EX_ctrl_reg[0]_15 ,
    \ID_EX_ctrl_reg[0]_16 ,
    \ID_EX_ctrl_reg[0]_17 ,
    \ID_EX_ctrl_reg[0]_18 ,
    \ID_EX_ctrl_reg[0]_19 ,
    \ID_EX_ctrl_reg[0]_20 ,
    \ID_EX_ctrl_reg[0]_21 ,
    \ID_EX_ctrl_reg[0]_22 ,
    \ID_EX_ctrl_reg[0]_23 ,
    \ID_EX_ctrl_reg[0]_24 ,
    \ID_EX_ctrl_reg[0]_25 ,
    \ID_EX_ctrl_reg[0]_26 ,
    operand2,
    clk1_BUFG,
    mem_read_ctrl,
    B,
    H,
    pc0__60,
    Branch_taken,
    \cause_reg[3] ,
    target_pc0,
    mem_ram_reg_3,
    mem_write_ctrl,
    mem_ram_reg_2,
    \EX_MEM_wire[1]_0 ,
    Tx_Active_OBUF,
    Q,
    E,
    \CSR_ADDR_pipeline_reg[11] ,
    p_18_in,
    p_14_in,
    \EX_MEM_tristate_oe[3]_i_36 ,
    \EX_MEM_tristate_oe[3]_i_67 ,
    \EX_MEM_tristate_oe[3]_i_67_0 ,
    \cause[0]_i_3 ,
    MEM_WB_register,
    mem_ram_reg_3_0,
    mem_ram_reg_3_1,
    mem_ram_reg_3_2,
    mem_ram_reg_3_3,
    mem_ram_reg_3_4,
    mem_ram_reg_3_5,
    mem_ram_reg_3_6,
    mem_ram_reg_3_7,
    mem_ram_reg_3_8,
    mem_ram_reg_3_9,
    Result,
    mem_ram_reg_3_10,
    mem_ram_reg_3_11,
    mem_ram_reg_3_12,
    mem_ram_reg_3_13,
    mem_ram_reg_3_14,
    mem_ram_reg_3_15,
    mem_ram_reg_3_16,
    mem_ram_reg_3_17,
    mem_ram_reg_3_18,
    mem_ram_reg_3_19,
    mem_ram_reg_3_20,
    mem_ram_reg_3_21,
    \exception_intr_address_reg[29] ,
    \mem_data_custom_reg[0] ,
    \mem_data_custom_reg[0]_0 ,
    \mem_data_custom_reg[1] ,
    \mem_data_custom_reg[2] ,
    \mem_data_custom_reg[3] ,
    \MEM_WB_reg[0]_tristate_oe[3] ,
    \MEM_WB_reg[0]_tristate_oe[0] ,
    I_or_E_reg,
    I_or_E_reg_0,
    \exception_intr_address_reg[0] ,
    registers_reg_r1_0_31_30_31_i_1,
    registers_reg_r1_0_31_30_31_i_1_0,
    Result_1_0,
    \EX_MEM_tristate_oe_reg[14] ,
    \EX_MEM_tristate_oe_reg[14]_0 ,
    \EX_MEM_tristate_oe_reg[14]_1 ,
    \EX_MEM_tristate_oe_reg[3]_0 ,
    \EX_MEM_tristate_oe_reg[3]_1 ,
    \EX_MEM_tristate_oe_reg[3]_2 ,
    \EX_MEM_tristate_oe_reg[15] ,
    \EX_MEM_tristate_oe_reg[15]_0 ,
    \EX_MEM_tristate_oe_reg[15]_1 ,
    \EX_MEM_tristate_oe_reg[16] ,
    \EX_MEM_tristate_oe_reg[16]_0 ,
    \EX_MEM_tristate_oe_reg[16]_1 ,
    \EX_MEM_tristate_oe_reg[18] ,
    \EX_MEM_tristate_oe_reg[18]_0 ,
    \EX_MEM_tristate_oe_reg[18]_1 ,
    \EX_MEM_tristate_oe_reg[21] ,
    \EX_MEM_tristate_oe_reg[21]_0 ,
    \EX_MEM_tristate_oe_reg[21]_1 ,
    \EX_MEM_tristate_oe_reg[19] ,
    \EX_MEM_tristate_oe_reg[19]_0 ,
    \EX_MEM_tristate_oe_reg[19]_1 ,
    \EX_MEM_tristate_oe_reg[20] ,
    ALU_SEL,
    \EX_MEM_tristate_oe_reg[20]_0 ,
    \EX_MEM_tristate_oe_reg[20]_1 ,
    \EX_MEM_tristate_oe_reg[22] ,
    \EX_MEM_tristate_oe_reg[22]_0 ,
    \EX_MEM_tristate_oe_reg[22]_1 ,
    \trap_addr[29]_i_3 ,
    \MTVAL_reg[0] ,
    \MTVAL_reg[0]_0 ,
    \EX_MEM_tristate_oe[3]_i_36_0 ,
    \EX_MEM_tristate_oe[3]_i_36_1 ,
    \EX_MEM_tristate_oe[3]_i_36_2 ,
    \MTVAL_reg[1] ,
    \MTVAL_reg[1]_0 ,
    \EX_MEM_tristate_oe[3]_i_38 ,
    mie_reg,
    mie_reg_0,
    \EX_MEM_tristate_oe[3]_i_22 ,
    \exception_intr_address_reg[13] ,
    I_or_E_reg_1,
    \EX_MEM_tristate_oe[3]_i_44 ,
    \EX_MEM_tristate_oe[3]_i_44_0 ,
    \EX_MEM_tristate_oe[3]_i_19 ,
    \EX_MEM_tristate_oe[5]_i_14 ,
    \EX_MEM_tristate_oe[5]_i_14_0 ,
    \EX_MEM_tristate_oe[6]_i_14 ,
    \EX_MEM_tristate_oe[6]_i_14_0 ,
    \EX_MEM_tristate_oe[7]_i_14 ,
    \EX_MEM_tristate_oe[7]_i_14_0 ,
    \EX_MEM_tristate_oe[8]_i_15 ,
    \EX_MEM_tristate_oe[8]_i_15_0 ,
    \EX_MEM_tristate_oe[9]_i_14 ,
    \EX_MEM_tristate_oe[9]_i_14_0 ,
    \EX_MEM_tristate_oe[10]_i_14 ,
    \EX_MEM_tristate_oe[10]_i_14_0 ,
    \EX_MEM_tristate_oe[11]_i_15 ,
    \EX_MEM_tristate_oe[11]_i_15_0 ,
    \EX_MEM_tristate_oe[12]_i_25 ,
    \EX_MEM_tristate_oe[12]_i_25_0 ,
    \EX_MEM_tristate_oe[16]_i_31 ,
    \EX_MEM_tristate_oe[16]_i_31_0 ,
    \EX_MEM_tristate_oe[14]_i_14 ,
    \EX_MEM_tristate_oe[14]_i_14_0 ,
    \EX_MEM_tristate_oe[15]_i_14 ,
    \EX_MEM_tristate_oe[15]_i_14_0 ,
    \exception_intr_address_reg[14] ,
    \EX_MEM_tristate_oe[16]_i_15 ,
    \EX_MEM_tristate_oe[16]_i_15_0 ,
    \exception_intr_address_reg[15] ,
    \trap_addr[15]_i_2 ,
    \trap_addr[15]_i_2_0 ,
    \exception_intr_address_reg[16] ,
    \EX_MEM_tristate_oe[18]_i_14 ,
    \EX_MEM_tristate_oe[18]_i_14_0 ,
    \exception_intr_address_reg[17] ,
    \EX_MEM_tristate_oe[19]_i_15 ,
    \EX_MEM_tristate_oe[19]_i_15_0 ,
    \exception_intr_address_reg[18] ,
    \EX_MEM_tristate_oe[20]_i_13 ,
    \EX_MEM_tristate_oe[20]_i_13_0 ,
    \exception_intr_address_reg[19] ,
    \EX_MEM_tristate_oe[21]_i_14 ,
    \EX_MEM_tristate_oe[21]_i_14_0 ,
    \exception_intr_address_reg[20] ,
    \EX_MEM_tristate_oe[22]_i_19 ,
    \EX_MEM_tristate_oe[22]_i_19_0 ,
    \exception_intr_address_reg[21] ,
    \EX_MEM_tristate_oe[23]_i_12 ,
    \EX_MEM_tristate_oe[23]_i_12_0 ,
    \exception_intr_address_reg[22] ,
    \trap_addr[22]_i_2 ,
    \trap_addr[22]_i_2_0 ,
    \exception_intr_address_reg[23] ,
    \EX_MEM_tristate_oe[25]_i_14 ,
    \EX_MEM_tristate_oe[25]_i_14_0 ,
    \exception_intr_address_reg[24] ,
    \EX_MEM_tristate_oe[26]_i_16 ,
    \EX_MEM_tristate_oe[26]_i_16_0 ,
    \exception_intr_address_reg[25] ,
    \EX_MEM_tristate_oe[27]_i_12 ,
    \EX_MEM_tristate_oe[27]_i_12_0 ,
    \exception_intr_address_reg[26] ,
    \trap_addr[26]_i_2 ,
    \trap_addr[26]_i_2_0 ,
    \exception_intr_address_reg[27] ,
    \EX_MEM_tristate_oe[29]_i_12 ,
    \EX_MEM_tristate_oe[29]_i_12_0 ,
    \exception_intr_address_reg[28] ,
    \EX_MEM_tristate_oe[30]_i_17 ,
    \EX_MEM_tristate_oe[30]_i_17_0 ,
    I_or_E_reg_2,
    \EX_MEM_tristate_oe[3]_i_19_0 ,
    \EX_MEM_tristate_oe[3]_i_19_1 ,
    temp1,
    \EX_MEM_tristate_oe[3]_i_45 );
  output [0:0]WEA;
  output \ID_EX_ctrl_reg[10] ;
  output [0:0]\ID_EX_ctrl_reg[4] ;
  output [0:0]\ID_EX_ctrl_reg[4]_0 ;
  output [0:0]\ID_EX_ctrl_reg[4]_1 ;
  output \ID_EX_ctrl_reg[4]_2 ;
  output [29:0]D;
  output [10:0]ADDRARDADDR;
  output \ID_EX_ctrl_reg[10]_0 ;
  output \ID_EX_ctrl_reg[10]_1 ;
  output [3:0]\ID_EX_ctrl_reg[10]_2 ;
  output [0:0]\ID_EX_ctrl_reg[4]_3 ;
  output [23:0]p_1_in;
  output [7:0]DIADI;
  output custom0;
  output \ID_EX_ctrl_reg[4]_4 ;
  output LED_wr;
  output Tx_req;
  output [17:0]\EX_MEM_wire[0]_17 ;
  output \IF_ID_reg[0][2] ;
  output \ID_EX_ctrl_reg[4]_5 ;
  output \ID_EX_ctrl_reg[4]_6 ;
  output \MEM_WB_register_tristate_oe_reg[2] ;
  output \ID_EX_register_reg[1]_tristate_oe[4] ;
  output \ID_EX_reg[0][14] ;
  output \ID_EX_register_reg[1]_tristate_oe[2] ;
  output [0:0]EX_MEM_register;
  output [31:0]inp2;
  output \ID_EX_reg[2]_tristate_oe[0] ;
  output \ID_EX_reg[2]_tristate_oe[1] ;
  output \ID_EX_reg[2]_tristate_oe[2] ;
  output \ID_EX_reg[2]_tristate_oe[3] ;
  output [2:0]\EX_MEM_tristate_oe_reg[3] ;
  output \MEM_WB_ctrl_reg[0]_tristate_oe ;
  output [7:0]\ID_EX_ctrl_reg[10]_3 ;
  output \ID_EX_register_reg[1]_tristate_oe[4]_0 ;
  output \ID_EX_ctrl_reg[0] ;
  output \ID_EX_ctrl_reg[0]_0 ;
  output \ID_EX_ctrl_reg[0]_1 ;
  output \ID_EX_ctrl_reg[0]_2 ;
  output \ID_EX_ctrl_reg[0]_3 ;
  output \ID_EX_ctrl_reg[0]_4 ;
  output \ID_EX_ctrl_reg[0]_5 ;
  output \ID_EX_ctrl_reg[0]_6 ;
  output \ID_EX_ctrl_reg[0]_7 ;
  output \ID_EX_ctrl_reg[0]_8 ;
  output \ID_EX_ctrl_reg[0]_9 ;
  output \ID_EX_ctrl_reg[0]_10 ;
  output \ID_EX_ctrl_reg[0]_11 ;
  output \ID_EX_ctrl_reg[0]_12 ;
  output \ID_EX_ctrl_reg[0]_13 ;
  output \ID_EX_ctrl_reg[0]_14 ;
  output \ID_EX_ctrl_reg[0]_15 ;
  output \ID_EX_ctrl_reg[0]_16 ;
  output \ID_EX_ctrl_reg[0]_17 ;
  output \ID_EX_ctrl_reg[0]_18 ;
  output \ID_EX_ctrl_reg[0]_19 ;
  output \ID_EX_ctrl_reg[0]_20 ;
  output \ID_EX_ctrl_reg[0]_21 ;
  output \ID_EX_ctrl_reg[0]_22 ;
  output \ID_EX_ctrl_reg[0]_23 ;
  output \ID_EX_ctrl_reg[0]_24 ;
  output \ID_EX_ctrl_reg[0]_25 ;
  output \ID_EX_ctrl_reg[0]_26 ;
  output [0:0]operand2;
  input clk1_BUFG;
  input mem_read_ctrl;
  input B;
  input H;
  input [29:0]pc0__60;
  input Branch_taken;
  input [7:0]\cause_reg[3] ;
  input [29:0]target_pc0;
  input mem_ram_reg_3;
  input mem_write_ctrl;
  input mem_ram_reg_2;
  input [30:0]\EX_MEM_wire[1]_0 ;
  input Tx_Active_OBUF;
  input [11:0]Q;
  input [0:0]E;
  input [11:0]\CSR_ADDR_pipeline_reg[11] ;
  input p_18_in;
  input p_14_in;
  input \EX_MEM_tristate_oe[3]_i_36 ;
  input [6:0]\EX_MEM_tristate_oe[3]_i_67 ;
  input [4:0]\EX_MEM_tristate_oe[3]_i_67_0 ;
  input [4:0]\cause[0]_i_3 ;
  input [4:0]MEM_WB_register;
  input mem_ram_reg_3_0;
  input mem_ram_reg_3_1;
  input mem_ram_reg_3_2;
  input mem_ram_reg_3_3;
  input mem_ram_reg_3_4;
  input mem_ram_reg_3_5;
  input mem_ram_reg_3_6;
  input mem_ram_reg_3_7;
  input mem_ram_reg_3_8;
  input mem_ram_reg_3_9;
  input [13:0]Result;
  input mem_ram_reg_3_10;
  input mem_ram_reg_3_11;
  input mem_ram_reg_3_12;
  input mem_ram_reg_3_13;
  input mem_ram_reg_3_14;
  input mem_ram_reg_3_15;
  input mem_ram_reg_3_16;
  input mem_ram_reg_3_17;
  input mem_ram_reg_3_18;
  input mem_ram_reg_3_19;
  input mem_ram_reg_3_20;
  input mem_ram_reg_3_21;
  input [28:0]\exception_intr_address_reg[29] ;
  input \mem_data_custom_reg[0] ;
  input \mem_data_custom_reg[0]_0 ;
  input \mem_data_custom_reg[1] ;
  input \mem_data_custom_reg[2] ;
  input \mem_data_custom_reg[3] ;
  input [2:0]\MEM_WB_reg[0]_tristate_oe[3] ;
  input \MEM_WB_reg[0]_tristate_oe[0] ;
  input [0:0]I_or_E_reg;
  input I_or_E_reg_0;
  input [0:0]\exception_intr_address_reg[0] ;
  input registers_reg_r1_0_31_30_31_i_1;
  input registers_reg_r1_0_31_30_31_i_1_0;
  input [1:0]Result_1_0;
  input \EX_MEM_tristate_oe_reg[14] ;
  input \EX_MEM_tristate_oe_reg[14]_0 ;
  input \EX_MEM_tristate_oe_reg[14]_1 ;
  input \EX_MEM_tristate_oe_reg[3]_0 ;
  input \EX_MEM_tristate_oe_reg[3]_1 ;
  input \EX_MEM_tristate_oe_reg[3]_2 ;
  input \EX_MEM_tristate_oe_reg[15] ;
  input \EX_MEM_tristate_oe_reg[15]_0 ;
  input \EX_MEM_tristate_oe_reg[15]_1 ;
  input \EX_MEM_tristate_oe_reg[16] ;
  input \EX_MEM_tristate_oe_reg[16]_0 ;
  input \EX_MEM_tristate_oe_reg[16]_1 ;
  input \EX_MEM_tristate_oe_reg[18] ;
  input \EX_MEM_tristate_oe_reg[18]_0 ;
  input \EX_MEM_tristate_oe_reg[18]_1 ;
  input \EX_MEM_tristate_oe_reg[21] ;
  input \EX_MEM_tristate_oe_reg[21]_0 ;
  input \EX_MEM_tristate_oe_reg[21]_1 ;
  input \EX_MEM_tristate_oe_reg[19] ;
  input \EX_MEM_tristate_oe_reg[19]_0 ;
  input \EX_MEM_tristate_oe_reg[19]_1 ;
  input \EX_MEM_tristate_oe_reg[20] ;
  input [1:0]ALU_SEL;
  input \EX_MEM_tristate_oe_reg[20]_0 ;
  input \EX_MEM_tristate_oe_reg[20]_1 ;
  input \EX_MEM_tristate_oe_reg[22] ;
  input \EX_MEM_tristate_oe_reg[22]_0 ;
  input \EX_MEM_tristate_oe_reg[22]_1 ;
  input \trap_addr[29]_i_3 ;
  input \MTVAL_reg[0] ;
  input \MTVAL_reg[0]_0 ;
  input \EX_MEM_tristate_oe[3]_i_36_0 ;
  input \EX_MEM_tristate_oe[3]_i_36_1 ;
  input \EX_MEM_tristate_oe[3]_i_36_2 ;
  input \MTVAL_reg[1] ;
  input \MTVAL_reg[1]_0 ;
  input \EX_MEM_tristate_oe[3]_i_38 ;
  input mie_reg;
  input mie_reg_0;
  input \EX_MEM_tristate_oe[3]_i_22 ;
  input [11:0]\exception_intr_address_reg[13] ;
  input [27:0]I_or_E_reg_1;
  input \EX_MEM_tristate_oe[3]_i_44 ;
  input \EX_MEM_tristate_oe[3]_i_44_0 ;
  input [28:0]\EX_MEM_tristate_oe[3]_i_19 ;
  input \EX_MEM_tristate_oe[5]_i_14 ;
  input \EX_MEM_tristate_oe[5]_i_14_0 ;
  input \EX_MEM_tristate_oe[6]_i_14 ;
  input \EX_MEM_tristate_oe[6]_i_14_0 ;
  input \EX_MEM_tristate_oe[7]_i_14 ;
  input \EX_MEM_tristate_oe[7]_i_14_0 ;
  input \EX_MEM_tristate_oe[8]_i_15 ;
  input \EX_MEM_tristate_oe[8]_i_15_0 ;
  input \EX_MEM_tristate_oe[9]_i_14 ;
  input \EX_MEM_tristate_oe[9]_i_14_0 ;
  input \EX_MEM_tristate_oe[10]_i_14 ;
  input \EX_MEM_tristate_oe[10]_i_14_0 ;
  input \EX_MEM_tristate_oe[11]_i_15 ;
  input \EX_MEM_tristate_oe[11]_i_15_0 ;
  input \EX_MEM_tristate_oe[12]_i_25 ;
  input \EX_MEM_tristate_oe[12]_i_25_0 ;
  input \EX_MEM_tristate_oe[16]_i_31 ;
  input \EX_MEM_tristate_oe[16]_i_31_0 ;
  input \EX_MEM_tristate_oe[14]_i_14 ;
  input \EX_MEM_tristate_oe[14]_i_14_0 ;
  input \EX_MEM_tristate_oe[15]_i_14 ;
  input \EX_MEM_tristate_oe[15]_i_14_0 ;
  input \exception_intr_address_reg[14] ;
  input \EX_MEM_tristate_oe[16]_i_15 ;
  input \EX_MEM_tristate_oe[16]_i_15_0 ;
  input \exception_intr_address_reg[15] ;
  input \trap_addr[15]_i_2 ;
  input \trap_addr[15]_i_2_0 ;
  input \exception_intr_address_reg[16] ;
  input \EX_MEM_tristate_oe[18]_i_14 ;
  input \EX_MEM_tristate_oe[18]_i_14_0 ;
  input \exception_intr_address_reg[17] ;
  input \EX_MEM_tristate_oe[19]_i_15 ;
  input \EX_MEM_tristate_oe[19]_i_15_0 ;
  input \exception_intr_address_reg[18] ;
  input \EX_MEM_tristate_oe[20]_i_13 ;
  input \EX_MEM_tristate_oe[20]_i_13_0 ;
  input \exception_intr_address_reg[19] ;
  input \EX_MEM_tristate_oe[21]_i_14 ;
  input \EX_MEM_tristate_oe[21]_i_14_0 ;
  input \exception_intr_address_reg[20] ;
  input \EX_MEM_tristate_oe[22]_i_19 ;
  input \EX_MEM_tristate_oe[22]_i_19_0 ;
  input \exception_intr_address_reg[21] ;
  input \EX_MEM_tristate_oe[23]_i_12 ;
  input \EX_MEM_tristate_oe[23]_i_12_0 ;
  input \exception_intr_address_reg[22] ;
  input \trap_addr[22]_i_2 ;
  input \trap_addr[22]_i_2_0 ;
  input \exception_intr_address_reg[23] ;
  input \EX_MEM_tristate_oe[25]_i_14 ;
  input \EX_MEM_tristate_oe[25]_i_14_0 ;
  input \exception_intr_address_reg[24] ;
  input \EX_MEM_tristate_oe[26]_i_16 ;
  input \EX_MEM_tristate_oe[26]_i_16_0 ;
  input \exception_intr_address_reg[25] ;
  input \EX_MEM_tristate_oe[27]_i_12 ;
  input \EX_MEM_tristate_oe[27]_i_12_0 ;
  input \exception_intr_address_reg[26] ;
  input \trap_addr[26]_i_2 ;
  input \trap_addr[26]_i_2_0 ;
  input \exception_intr_address_reg[27] ;
  input \EX_MEM_tristate_oe[29]_i_12 ;
  input \EX_MEM_tristate_oe[29]_i_12_0 ;
  input \exception_intr_address_reg[28] ;
  input \EX_MEM_tristate_oe[30]_i_17 ;
  input \EX_MEM_tristate_oe[30]_i_17_0 ;
  input I_or_E_reg_2;
  input \EX_MEM_tristate_oe[3]_i_19_0 ;
  input \EX_MEM_tristate_oe[3]_i_19_1 ;
  input [0:0]temp1;
  input \EX_MEM_tristate_oe[3]_i_45 ;

  wire [10:0]ADDRARDADDR;
  wire [1:0]ALU_SEL;
  wire B;
  wire Branch_taken;
  wire [11:0]\CSR_ADDR_pipeline_reg[11] ;
  wire [29:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [0:0]EX_MEM_register;
  wire \EX_MEM_tristate_oe[10]_i_14 ;
  wire \EX_MEM_tristate_oe[10]_i_14_0 ;
  wire \EX_MEM_tristate_oe[11]_i_15 ;
  wire \EX_MEM_tristate_oe[11]_i_15_0 ;
  wire \EX_MEM_tristate_oe[12]_i_25 ;
  wire \EX_MEM_tristate_oe[12]_i_25_0 ;
  wire \EX_MEM_tristate_oe[14]_i_14 ;
  wire \EX_MEM_tristate_oe[14]_i_14_0 ;
  wire \EX_MEM_tristate_oe[15]_i_14 ;
  wire \EX_MEM_tristate_oe[15]_i_14_0 ;
  wire \EX_MEM_tristate_oe[16]_i_15 ;
  wire \EX_MEM_tristate_oe[16]_i_15_0 ;
  wire \EX_MEM_tristate_oe[16]_i_31 ;
  wire \EX_MEM_tristate_oe[16]_i_31_0 ;
  wire \EX_MEM_tristate_oe[18]_i_14 ;
  wire \EX_MEM_tristate_oe[18]_i_14_0 ;
  wire \EX_MEM_tristate_oe[19]_i_15 ;
  wire \EX_MEM_tristate_oe[19]_i_15_0 ;
  wire \EX_MEM_tristate_oe[20]_i_13 ;
  wire \EX_MEM_tristate_oe[20]_i_13_0 ;
  wire \EX_MEM_tristate_oe[21]_i_14 ;
  wire \EX_MEM_tristate_oe[21]_i_14_0 ;
  wire \EX_MEM_tristate_oe[22]_i_19 ;
  wire \EX_MEM_tristate_oe[22]_i_19_0 ;
  wire \EX_MEM_tristate_oe[23]_i_12 ;
  wire \EX_MEM_tristate_oe[23]_i_12_0 ;
  wire \EX_MEM_tristate_oe[25]_i_14 ;
  wire \EX_MEM_tristate_oe[25]_i_14_0 ;
  wire \EX_MEM_tristate_oe[26]_i_16 ;
  wire \EX_MEM_tristate_oe[26]_i_16_0 ;
  wire \EX_MEM_tristate_oe[27]_i_12 ;
  wire \EX_MEM_tristate_oe[27]_i_12_0 ;
  wire \EX_MEM_tristate_oe[29]_i_12 ;
  wire \EX_MEM_tristate_oe[29]_i_12_0 ;
  wire \EX_MEM_tristate_oe[30]_i_17 ;
  wire \EX_MEM_tristate_oe[30]_i_17_0 ;
  wire [28:0]\EX_MEM_tristate_oe[3]_i_19 ;
  wire \EX_MEM_tristate_oe[3]_i_19_0 ;
  wire \EX_MEM_tristate_oe[3]_i_19_1 ;
  wire \EX_MEM_tristate_oe[3]_i_22 ;
  wire \EX_MEM_tristate_oe[3]_i_36 ;
  wire \EX_MEM_tristate_oe[3]_i_36_0 ;
  wire \EX_MEM_tristate_oe[3]_i_36_1 ;
  wire \EX_MEM_tristate_oe[3]_i_36_2 ;
  wire \EX_MEM_tristate_oe[3]_i_38 ;
  wire \EX_MEM_tristate_oe[3]_i_44 ;
  wire \EX_MEM_tristate_oe[3]_i_44_0 ;
  wire \EX_MEM_tristate_oe[3]_i_45 ;
  wire [6:0]\EX_MEM_tristate_oe[3]_i_67 ;
  wire [4:0]\EX_MEM_tristate_oe[3]_i_67_0 ;
  wire \EX_MEM_tristate_oe[5]_i_14 ;
  wire \EX_MEM_tristate_oe[5]_i_14_0 ;
  wire \EX_MEM_tristate_oe[6]_i_14 ;
  wire \EX_MEM_tristate_oe[6]_i_14_0 ;
  wire \EX_MEM_tristate_oe[7]_i_14 ;
  wire \EX_MEM_tristate_oe[7]_i_14_0 ;
  wire \EX_MEM_tristate_oe[8]_i_15 ;
  wire \EX_MEM_tristate_oe[8]_i_15_0 ;
  wire \EX_MEM_tristate_oe[9]_i_14 ;
  wire \EX_MEM_tristate_oe[9]_i_14_0 ;
  wire \EX_MEM_tristate_oe_reg[14] ;
  wire \EX_MEM_tristate_oe_reg[14]_0 ;
  wire \EX_MEM_tristate_oe_reg[14]_1 ;
  wire \EX_MEM_tristate_oe_reg[15] ;
  wire \EX_MEM_tristate_oe_reg[15]_0 ;
  wire \EX_MEM_tristate_oe_reg[15]_1 ;
  wire \EX_MEM_tristate_oe_reg[16] ;
  wire \EX_MEM_tristate_oe_reg[16]_0 ;
  wire \EX_MEM_tristate_oe_reg[16]_1 ;
  wire \EX_MEM_tristate_oe_reg[18] ;
  wire \EX_MEM_tristate_oe_reg[18]_0 ;
  wire \EX_MEM_tristate_oe_reg[18]_1 ;
  wire \EX_MEM_tristate_oe_reg[19] ;
  wire \EX_MEM_tristate_oe_reg[19]_0 ;
  wire \EX_MEM_tristate_oe_reg[19]_1 ;
  wire \EX_MEM_tristate_oe_reg[20] ;
  wire \EX_MEM_tristate_oe_reg[20]_0 ;
  wire \EX_MEM_tristate_oe_reg[20]_1 ;
  wire \EX_MEM_tristate_oe_reg[21] ;
  wire \EX_MEM_tristate_oe_reg[21]_0 ;
  wire \EX_MEM_tristate_oe_reg[21]_1 ;
  wire \EX_MEM_tristate_oe_reg[22] ;
  wire \EX_MEM_tristate_oe_reg[22]_0 ;
  wire \EX_MEM_tristate_oe_reg[22]_1 ;
  wire [2:0]\EX_MEM_tristate_oe_reg[3] ;
  wire \EX_MEM_tristate_oe_reg[3]_0 ;
  wire \EX_MEM_tristate_oe_reg[3]_1 ;
  wire \EX_MEM_tristate_oe_reg[3]_2 ;
  wire [17:0]\EX_MEM_wire[0]_17 ;
  wire [30:0]\EX_MEM_wire[1]_0 ;
  wire H;
  wire \ID_EX_ctrl_reg[0] ;
  wire \ID_EX_ctrl_reg[0]_0 ;
  wire \ID_EX_ctrl_reg[0]_1 ;
  wire \ID_EX_ctrl_reg[0]_10 ;
  wire \ID_EX_ctrl_reg[0]_11 ;
  wire \ID_EX_ctrl_reg[0]_12 ;
  wire \ID_EX_ctrl_reg[0]_13 ;
  wire \ID_EX_ctrl_reg[0]_14 ;
  wire \ID_EX_ctrl_reg[0]_15 ;
  wire \ID_EX_ctrl_reg[0]_16 ;
  wire \ID_EX_ctrl_reg[0]_17 ;
  wire \ID_EX_ctrl_reg[0]_18 ;
  wire \ID_EX_ctrl_reg[0]_19 ;
  wire \ID_EX_ctrl_reg[0]_2 ;
  wire \ID_EX_ctrl_reg[0]_20 ;
  wire \ID_EX_ctrl_reg[0]_21 ;
  wire \ID_EX_ctrl_reg[0]_22 ;
  wire \ID_EX_ctrl_reg[0]_23 ;
  wire \ID_EX_ctrl_reg[0]_24 ;
  wire \ID_EX_ctrl_reg[0]_25 ;
  wire \ID_EX_ctrl_reg[0]_26 ;
  wire \ID_EX_ctrl_reg[0]_3 ;
  wire \ID_EX_ctrl_reg[0]_4 ;
  wire \ID_EX_ctrl_reg[0]_5 ;
  wire \ID_EX_ctrl_reg[0]_6 ;
  wire \ID_EX_ctrl_reg[0]_7 ;
  wire \ID_EX_ctrl_reg[0]_8 ;
  wire \ID_EX_ctrl_reg[0]_9 ;
  wire \ID_EX_ctrl_reg[10] ;
  wire \ID_EX_ctrl_reg[10]_0 ;
  wire \ID_EX_ctrl_reg[10]_1 ;
  wire [3:0]\ID_EX_ctrl_reg[10]_2 ;
  wire [7:0]\ID_EX_ctrl_reg[10]_3 ;
  wire [0:0]\ID_EX_ctrl_reg[4] ;
  wire [0:0]\ID_EX_ctrl_reg[4]_0 ;
  wire [0:0]\ID_EX_ctrl_reg[4]_1 ;
  wire \ID_EX_ctrl_reg[4]_2 ;
  wire [0:0]\ID_EX_ctrl_reg[4]_3 ;
  wire \ID_EX_ctrl_reg[4]_4 ;
  wire \ID_EX_ctrl_reg[4]_5 ;
  wire \ID_EX_ctrl_reg[4]_6 ;
  wire \ID_EX_reg[0][14] ;
  wire \ID_EX_reg[2]_tristate_oe[0] ;
  wire \ID_EX_reg[2]_tristate_oe[1] ;
  wire \ID_EX_reg[2]_tristate_oe[2] ;
  wire \ID_EX_reg[2]_tristate_oe[3] ;
  wire \ID_EX_register_reg[1]_tristate_oe[2] ;
  wire \ID_EX_register_reg[1]_tristate_oe[4] ;
  wire \ID_EX_register_reg[1]_tristate_oe[4]_0 ;
  wire \IF_ID_reg[0][2] ;
  wire [0:0]I_or_E_reg;
  wire I_or_E_reg_0;
  wire [27:0]I_or_E_reg_1;
  wire I_or_E_reg_2;
  wire LED_wr;
  wire \MEM_WB_ctrl_reg[0]_tristate_oe ;
  wire \MEM_WB_reg[0]_tristate_oe[0] ;
  wire [2:0]\MEM_WB_reg[0]_tristate_oe[3] ;
  wire [4:0]MEM_WB_register;
  wire \MEM_WB_register_tristate_oe_reg[2] ;
  wire \MTVAL_reg[0] ;
  wire \MTVAL_reg[0]_0 ;
  wire \MTVAL_reg[1] ;
  wire \MTVAL_reg[1]_0 ;
  wire [11:0]Q;
  wire [13:0]Result;
  wire [1:0]Result_1_0;
  wire Tx_Active_OBUF;
  wire Tx_req;
  wire [0:0]WEA;
  wire [4:0]\cause[0]_i_3 ;
  wire [7:0]\cause_reg[3] ;
  wire clk1_BUFG;
  wire custom0;
  wire [0:0]\exception_intr_address_reg[0] ;
  wire [11:0]\exception_intr_address_reg[13] ;
  wire \exception_intr_address_reg[14] ;
  wire \exception_intr_address_reg[15] ;
  wire \exception_intr_address_reg[16] ;
  wire \exception_intr_address_reg[17] ;
  wire \exception_intr_address_reg[18] ;
  wire \exception_intr_address_reg[19] ;
  wire \exception_intr_address_reg[20] ;
  wire \exception_intr_address_reg[21] ;
  wire \exception_intr_address_reg[22] ;
  wire \exception_intr_address_reg[23] ;
  wire \exception_intr_address_reg[24] ;
  wire \exception_intr_address_reg[25] ;
  wire \exception_intr_address_reg[26] ;
  wire \exception_intr_address_reg[27] ;
  wire \exception_intr_address_reg[28] ;
  wire [28:0]\exception_intr_address_reg[29] ;
  wire [31:0]inp2;
  wire \mem_data_custom_reg[0] ;
  wire \mem_data_custom_reg[0]_0 ;
  wire \mem_data_custom_reg[1] ;
  wire \mem_data_custom_reg[2] ;
  wire \mem_data_custom_reg[3] ;
  wire mem_ram_reg_2;
  wire mem_ram_reg_3;
  wire mem_ram_reg_3_0;
  wire mem_ram_reg_3_1;
  wire mem_ram_reg_3_10;
  wire mem_ram_reg_3_11;
  wire mem_ram_reg_3_12;
  wire mem_ram_reg_3_13;
  wire mem_ram_reg_3_14;
  wire mem_ram_reg_3_15;
  wire mem_ram_reg_3_16;
  wire mem_ram_reg_3_17;
  wire mem_ram_reg_3_18;
  wire mem_ram_reg_3_19;
  wire mem_ram_reg_3_2;
  wire mem_ram_reg_3_20;
  wire mem_ram_reg_3_21;
  wire mem_ram_reg_3_3;
  wire mem_ram_reg_3_4;
  wire mem_ram_reg_3_5;
  wire mem_ram_reg_3_6;
  wire mem_ram_reg_3_7;
  wire mem_ram_reg_3_8;
  wire mem_ram_reg_3_9;
  wire mem_read_ctrl;
  wire mem_write_ctrl;
  wire mie_reg;
  wire mie_reg_0;
  wire [0:0]operand2;
  wire p_14_in;
  wire p_18_in;
  wire [23:0]p_1_in;
  wire [29:0]pc0__60;
  wire registers_reg_r1_0_31_30_31_i_1;
  wire registers_reg_r1_0_31_30_31_i_1_0;
  wire [29:0]target_pc0;
  wire [0:0]temp1;
  wire \trap_addr[15]_i_2 ;
  wire \trap_addr[15]_i_2_0 ;
  wire \trap_addr[22]_i_2 ;
  wire \trap_addr[22]_i_2_0 ;
  wire \trap_addr[26]_i_2 ;
  wire \trap_addr[26]_i_2_0 ;
  wire \trap_addr[29]_i_3 ;

  CSR CSR
       (.ADDRARDADDR(ADDRARDADDR),
        .ALU_SEL(ALU_SEL),
        .B(B),
        .Branch_taken(Branch_taken),
        .\CSR_ADDR_pipeline_reg[11]_0 (\CSR_ADDR_pipeline_reg[11] ),
        .D(D),
        .DIADI(DIADI),
        .E(E),
        .EX_MEM_register(EX_MEM_register),
        .\EX_MEM_tristate_oe[10]_i_14 (\EX_MEM_tristate_oe[10]_i_14 ),
        .\EX_MEM_tristate_oe[10]_i_14_0 (\EX_MEM_tristate_oe[10]_i_14_0 ),
        .\EX_MEM_tristate_oe[11]_i_15 (\EX_MEM_tristate_oe[11]_i_15 ),
        .\EX_MEM_tristate_oe[11]_i_15_0 (\EX_MEM_tristate_oe[11]_i_15_0 ),
        .\EX_MEM_tristate_oe[12]_i_25 (\EX_MEM_tristate_oe[12]_i_25 ),
        .\EX_MEM_tristate_oe[12]_i_25_0 (\EX_MEM_tristate_oe[12]_i_25_0 ),
        .\EX_MEM_tristate_oe[14]_i_14 (\EX_MEM_tristate_oe[14]_i_14 ),
        .\EX_MEM_tristate_oe[14]_i_14_0 (\EX_MEM_tristate_oe[14]_i_14_0 ),
        .\EX_MEM_tristate_oe[15]_i_14 (\EX_MEM_tristate_oe[15]_i_14 ),
        .\EX_MEM_tristate_oe[15]_i_14_0 (\EX_MEM_tristate_oe[15]_i_14_0 ),
        .\EX_MEM_tristate_oe[16]_i_15 (\EX_MEM_tristate_oe[16]_i_15 ),
        .\EX_MEM_tristate_oe[16]_i_15_0 (\EX_MEM_tristate_oe[16]_i_15_0 ),
        .\EX_MEM_tristate_oe[16]_i_31 (\EX_MEM_tristate_oe[16]_i_31 ),
        .\EX_MEM_tristate_oe[16]_i_31_0 (\EX_MEM_tristate_oe[16]_i_31_0 ),
        .\EX_MEM_tristate_oe[18]_i_14 (\EX_MEM_tristate_oe[18]_i_14 ),
        .\EX_MEM_tristate_oe[18]_i_14_0 (\EX_MEM_tristate_oe[18]_i_14_0 ),
        .\EX_MEM_tristate_oe[19]_i_15 (\EX_MEM_tristate_oe[19]_i_15 ),
        .\EX_MEM_tristate_oe[19]_i_15_0 (\EX_MEM_tristate_oe[19]_i_15_0 ),
        .\EX_MEM_tristate_oe[20]_i_13 (\EX_MEM_tristate_oe[20]_i_13 ),
        .\EX_MEM_tristate_oe[20]_i_13_0 (\EX_MEM_tristate_oe[20]_i_13_0 ),
        .\EX_MEM_tristate_oe[21]_i_14 (\EX_MEM_tristate_oe[21]_i_14 ),
        .\EX_MEM_tristate_oe[21]_i_14_0 (\EX_MEM_tristate_oe[21]_i_14_0 ),
        .\EX_MEM_tristate_oe[22]_i_19 (\EX_MEM_tristate_oe[22]_i_19 ),
        .\EX_MEM_tristate_oe[22]_i_19_0 (\EX_MEM_tristate_oe[22]_i_19_0 ),
        .\EX_MEM_tristate_oe[23]_i_12 (\EX_MEM_tristate_oe[23]_i_12 ),
        .\EX_MEM_tristate_oe[23]_i_12_0 (\EX_MEM_tristate_oe[23]_i_12_0 ),
        .\EX_MEM_tristate_oe[25]_i_14 (\EX_MEM_tristate_oe[25]_i_14 ),
        .\EX_MEM_tristate_oe[25]_i_14_0 (\EX_MEM_tristate_oe[25]_i_14_0 ),
        .\EX_MEM_tristate_oe[26]_i_16 (\EX_MEM_tristate_oe[26]_i_16 ),
        .\EX_MEM_tristate_oe[26]_i_16_0 (\EX_MEM_tristate_oe[26]_i_16_0 ),
        .\EX_MEM_tristate_oe[27]_i_12 (\EX_MEM_tristate_oe[27]_i_12 ),
        .\EX_MEM_tristate_oe[27]_i_12_0 (\EX_MEM_tristate_oe[27]_i_12_0 ),
        .\EX_MEM_tristate_oe[29]_i_12 (\EX_MEM_tristate_oe[29]_i_12 ),
        .\EX_MEM_tristate_oe[29]_i_12_0 (\EX_MEM_tristate_oe[29]_i_12_0 ),
        .\EX_MEM_tristate_oe[30]_i_17 (\EX_MEM_tristate_oe[30]_i_17 ),
        .\EX_MEM_tristate_oe[30]_i_17_0 (\EX_MEM_tristate_oe[30]_i_17_0 ),
        .\EX_MEM_tristate_oe[3]_i_19 (\EX_MEM_tristate_oe[3]_i_19 ),
        .\EX_MEM_tristate_oe[3]_i_19_0 (\EX_MEM_tristate_oe[3]_i_19_0 ),
        .\EX_MEM_tristate_oe[3]_i_19_1 (\EX_MEM_tristate_oe[3]_i_19_1 ),
        .\EX_MEM_tristate_oe[3]_i_22 (\EX_MEM_tristate_oe[3]_i_22 ),
        .\EX_MEM_tristate_oe[3]_i_36 (\EX_MEM_tristate_oe[3]_i_36 ),
        .\EX_MEM_tristate_oe[3]_i_36_0 (\EX_MEM_tristate_oe[3]_i_36_0 ),
        .\EX_MEM_tristate_oe[3]_i_36_1 (\EX_MEM_tristate_oe[3]_i_36_1 ),
        .\EX_MEM_tristate_oe[3]_i_36_2 (\EX_MEM_tristate_oe[3]_i_36_2 ),
        .\EX_MEM_tristate_oe[3]_i_38 (\EX_MEM_tristate_oe[3]_i_38 ),
        .\EX_MEM_tristate_oe[3]_i_44 (\EX_MEM_tristate_oe[3]_i_44 ),
        .\EX_MEM_tristate_oe[3]_i_44_0 (\EX_MEM_tristate_oe[3]_i_44_0 ),
        .\EX_MEM_tristate_oe[3]_i_45 (\EX_MEM_tristate_oe[3]_i_45 ),
        .\EX_MEM_tristate_oe[3]_i_67 (\EX_MEM_tristate_oe[3]_i_67 ),
        .\EX_MEM_tristate_oe[3]_i_67_0 (\EX_MEM_tristate_oe[3]_i_67_0 ),
        .\EX_MEM_tristate_oe[5]_i_14 (\EX_MEM_tristate_oe[5]_i_14 ),
        .\EX_MEM_tristate_oe[5]_i_14_0 (\EX_MEM_tristate_oe[5]_i_14_0 ),
        .\EX_MEM_tristate_oe[6]_i_14 (\EX_MEM_tristate_oe[6]_i_14 ),
        .\EX_MEM_tristate_oe[6]_i_14_0 (\EX_MEM_tristate_oe[6]_i_14_0 ),
        .\EX_MEM_tristate_oe[7]_i_14 (\EX_MEM_tristate_oe[7]_i_14 ),
        .\EX_MEM_tristate_oe[7]_i_14_0 (\EX_MEM_tristate_oe[7]_i_14_0 ),
        .\EX_MEM_tristate_oe[8]_i_15 (\EX_MEM_tristate_oe[8]_i_15 ),
        .\EX_MEM_tristate_oe[8]_i_15_0 (\EX_MEM_tristate_oe[8]_i_15_0 ),
        .\EX_MEM_tristate_oe[9]_i_14 (\EX_MEM_tristate_oe[9]_i_14 ),
        .\EX_MEM_tristate_oe[9]_i_14_0 (\EX_MEM_tristate_oe[9]_i_14_0 ),
        .\EX_MEM_tristate_oe_reg[14] (\EX_MEM_tristate_oe_reg[14] ),
        .\EX_MEM_tristate_oe_reg[14]_0 (\EX_MEM_tristate_oe_reg[14]_0 ),
        .\EX_MEM_tristate_oe_reg[14]_1 (\EX_MEM_tristate_oe_reg[14]_1 ),
        .\EX_MEM_tristate_oe_reg[15] (\EX_MEM_tristate_oe_reg[15] ),
        .\EX_MEM_tristate_oe_reg[15]_0 (\EX_MEM_tristate_oe_reg[15]_0 ),
        .\EX_MEM_tristate_oe_reg[15]_1 (\EX_MEM_tristate_oe_reg[15]_1 ),
        .\EX_MEM_tristate_oe_reg[16] (\EX_MEM_tristate_oe_reg[16] ),
        .\EX_MEM_tristate_oe_reg[16]_0 (\EX_MEM_tristate_oe_reg[16]_0 ),
        .\EX_MEM_tristate_oe_reg[16]_1 (\EX_MEM_tristate_oe_reg[16]_1 ),
        .\EX_MEM_tristate_oe_reg[18] (\EX_MEM_tristate_oe_reg[18] ),
        .\EX_MEM_tristate_oe_reg[18]_0 (\EX_MEM_tristate_oe_reg[18]_0 ),
        .\EX_MEM_tristate_oe_reg[18]_1 (\EX_MEM_tristate_oe_reg[18]_1 ),
        .\EX_MEM_tristate_oe_reg[19] (\EX_MEM_tristate_oe_reg[19] ),
        .\EX_MEM_tristate_oe_reg[19]_0 (\EX_MEM_tristate_oe_reg[19]_0 ),
        .\EX_MEM_tristate_oe_reg[19]_1 (\EX_MEM_tristate_oe_reg[19]_1 ),
        .\EX_MEM_tristate_oe_reg[20] (\EX_MEM_tristate_oe_reg[20] ),
        .\EX_MEM_tristate_oe_reg[20]_0 (\EX_MEM_tristate_oe_reg[20]_0 ),
        .\EX_MEM_tristate_oe_reg[20]_1 (\EX_MEM_tristate_oe_reg[20]_1 ),
        .\EX_MEM_tristate_oe_reg[21] (\EX_MEM_tristate_oe_reg[21] ),
        .\EX_MEM_tristate_oe_reg[21]_0 (\EX_MEM_tristate_oe_reg[21]_0 ),
        .\EX_MEM_tristate_oe_reg[21]_1 (\EX_MEM_tristate_oe_reg[21]_1 ),
        .\EX_MEM_tristate_oe_reg[22] (\EX_MEM_tristate_oe_reg[22] ),
        .\EX_MEM_tristate_oe_reg[22]_0 (\EX_MEM_tristate_oe_reg[22]_0 ),
        .\EX_MEM_tristate_oe_reg[22]_1 (\EX_MEM_tristate_oe_reg[22]_1 ),
        .\EX_MEM_tristate_oe_reg[3] (\EX_MEM_tristate_oe_reg[3] ),
        .\EX_MEM_tristate_oe_reg[3]_0 (\EX_MEM_tristate_oe_reg[3]_0 ),
        .\EX_MEM_tristate_oe_reg[3]_1 (\EX_MEM_tristate_oe_reg[3]_1 ),
        .\EX_MEM_tristate_oe_reg[3]_2 (\EX_MEM_tristate_oe_reg[3]_2 ),
        .\EX_MEM_wire[0]_17 ({\EX_MEM_wire[0]_17 [17:6],\EX_MEM_wire[0]_17 [3:0]}),
        .\EX_MEM_wire[1]_0 (\EX_MEM_wire[1]_0 ),
        .H(H),
        .\ID_EX_ctrl_reg[0] (\ID_EX_ctrl_reg[0] ),
        .\ID_EX_ctrl_reg[0]_0 (\ID_EX_ctrl_reg[0]_0 ),
        .\ID_EX_ctrl_reg[0]_1 (\ID_EX_ctrl_reg[0]_1 ),
        .\ID_EX_ctrl_reg[0]_10 (\ID_EX_ctrl_reg[0]_10 ),
        .\ID_EX_ctrl_reg[0]_11 (\ID_EX_ctrl_reg[0]_11 ),
        .\ID_EX_ctrl_reg[0]_12 (\ID_EX_ctrl_reg[0]_12 ),
        .\ID_EX_ctrl_reg[0]_13 (\ID_EX_ctrl_reg[0]_13 ),
        .\ID_EX_ctrl_reg[0]_14 (\ID_EX_ctrl_reg[0]_14 ),
        .\ID_EX_ctrl_reg[0]_15 (\ID_EX_ctrl_reg[0]_15 ),
        .\ID_EX_ctrl_reg[0]_16 (\ID_EX_ctrl_reg[0]_16 ),
        .\ID_EX_ctrl_reg[0]_17 (\ID_EX_ctrl_reg[0]_17 ),
        .\ID_EX_ctrl_reg[0]_18 (\ID_EX_ctrl_reg[0]_18 ),
        .\ID_EX_ctrl_reg[0]_19 (\ID_EX_ctrl_reg[0]_19 ),
        .\ID_EX_ctrl_reg[0]_2 (\ID_EX_ctrl_reg[0]_2 ),
        .\ID_EX_ctrl_reg[0]_20 (\ID_EX_ctrl_reg[0]_20 ),
        .\ID_EX_ctrl_reg[0]_21 (\ID_EX_ctrl_reg[0]_21 ),
        .\ID_EX_ctrl_reg[0]_22 (\ID_EX_ctrl_reg[0]_22 ),
        .\ID_EX_ctrl_reg[0]_23 (\ID_EX_ctrl_reg[0]_23 ),
        .\ID_EX_ctrl_reg[0]_24 (\ID_EX_ctrl_reg[0]_24 ),
        .\ID_EX_ctrl_reg[0]_25 (\ID_EX_ctrl_reg[0]_25 ),
        .\ID_EX_ctrl_reg[0]_26 (\ID_EX_ctrl_reg[0]_26 ),
        .\ID_EX_ctrl_reg[0]_3 (\ID_EX_ctrl_reg[0]_3 ),
        .\ID_EX_ctrl_reg[0]_4 (\ID_EX_ctrl_reg[0]_4 ),
        .\ID_EX_ctrl_reg[0]_5 (\ID_EX_ctrl_reg[0]_5 ),
        .\ID_EX_ctrl_reg[0]_6 (\ID_EX_ctrl_reg[0]_6 ),
        .\ID_EX_ctrl_reg[0]_7 (\ID_EX_ctrl_reg[0]_7 ),
        .\ID_EX_ctrl_reg[0]_8 (\ID_EX_ctrl_reg[0]_8 ),
        .\ID_EX_ctrl_reg[0]_9 (\ID_EX_ctrl_reg[0]_9 ),
        .\ID_EX_ctrl_reg[10] (\ID_EX_ctrl_reg[10] ),
        .\ID_EX_ctrl_reg[10]_0 (\ID_EX_ctrl_reg[10]_0 ),
        .\ID_EX_ctrl_reg[10]_1 (\ID_EX_ctrl_reg[10]_1 ),
        .\ID_EX_ctrl_reg[10]_2 (\ID_EX_ctrl_reg[10]_2 ),
        .\ID_EX_ctrl_reg[10]_3 (\EX_MEM_wire[0]_17 [4]),
        .\ID_EX_ctrl_reg[10]_4 (\EX_MEM_wire[0]_17 [5]),
        .\ID_EX_ctrl_reg[10]_5 (\ID_EX_ctrl_reg[10]_3 ),
        .\ID_EX_ctrl_reg[4] (\ID_EX_ctrl_reg[4] ),
        .\ID_EX_ctrl_reg[4]_0 (\ID_EX_ctrl_reg[4]_0 ),
        .\ID_EX_ctrl_reg[4]_1 (\ID_EX_ctrl_reg[4]_1 ),
        .\ID_EX_ctrl_reg[4]_2 (\ID_EX_ctrl_reg[4]_2 ),
        .\ID_EX_ctrl_reg[4]_3 (\ID_EX_ctrl_reg[4]_3 ),
        .\ID_EX_ctrl_reg[4]_4 (\ID_EX_ctrl_reg[4]_4 ),
        .\ID_EX_ctrl_reg[4]_5 (\ID_EX_ctrl_reg[4]_5 ),
        .\ID_EX_ctrl_reg[4]_6 (\ID_EX_ctrl_reg[4]_6 ),
        .\ID_EX_reg[0][14] (\ID_EX_reg[0][14] ),
        .\ID_EX_reg[2]_tristate_oe[0] (\ID_EX_reg[2]_tristate_oe[0] ),
        .\ID_EX_reg[2]_tristate_oe[1] (\ID_EX_reg[2]_tristate_oe[1] ),
        .\ID_EX_reg[2]_tristate_oe[2] (\ID_EX_reg[2]_tristate_oe[2] ),
        .\ID_EX_reg[2]_tristate_oe[3] (\ID_EX_reg[2]_tristate_oe[3] ),
        .\ID_EX_register_reg[1]_tristate_oe[2] (\ID_EX_register_reg[1]_tristate_oe[2] ),
        .\ID_EX_register_reg[1]_tristate_oe[4] (\ID_EX_register_reg[1]_tristate_oe[4] ),
        .\ID_EX_register_reg[1]_tristate_oe[4]_0 (\ID_EX_register_reg[1]_tristate_oe[4]_0 ),
        .\IF_ID_reg[0][2] (\IF_ID_reg[0][2] ),
        .I_or_E_reg_0(I_or_E_reg),
        .I_or_E_reg_1(I_or_E_reg_0),
        .I_or_E_reg_2(I_or_E_reg_1),
        .I_or_E_reg_3(I_or_E_reg_2),
        .LED_wr(LED_wr),
        .\MEM_WB_ctrl_reg[0]_tristate_oe (\MEM_WB_ctrl_reg[0]_tristate_oe ),
        .\MEM_WB_reg[0]_tristate_oe[0] (\MEM_WB_reg[0]_tristate_oe[0] ),
        .\MEM_WB_reg[0]_tristate_oe[3] (\MEM_WB_reg[0]_tristate_oe[3] ),
        .\MEM_WB_reg[1]_tristate_oe[3] (inp2[3]),
        .MEM_WB_register(MEM_WB_register),
        .\MEM_WB_register_tristate_oe_reg[2] (\MEM_WB_register_tristate_oe_reg[2] ),
        .\MTVAL_reg[0]_0 (\MTVAL_reg[0] ),
        .\MTVAL_reg[0]_1 (\MTVAL_reg[0]_0 ),
        .\MTVAL_reg[1]_0 (\MTVAL_reg[1] ),
        .\MTVAL_reg[1]_1 (\MTVAL_reg[1]_0 ),
        .Q(Q),
        .Result(Result),
        .Result_1_0(Result_1_0),
        .Tx_Active_OBUF(Tx_Active_OBUF),
        .Tx_req(Tx_req),
        .WEA(WEA),
        .\cause[0]_i_3_0 (\cause[0]_i_3 ),
        .\cause_reg[3]_0 (\cause_reg[3] ),
        .clk1_BUFG(clk1_BUFG),
        .custom0(custom0),
        .\exception_intr_address_reg[0]_0 (\exception_intr_address_reg[0] ),
        .\exception_intr_address_reg[13]_0 (\exception_intr_address_reg[13] ),
        .\exception_intr_address_reg[14]_0 (\exception_intr_address_reg[14] ),
        .\exception_intr_address_reg[15]_0 (\exception_intr_address_reg[15] ),
        .\exception_intr_address_reg[16]_0 (\exception_intr_address_reg[16] ),
        .\exception_intr_address_reg[17]_0 (\exception_intr_address_reg[17] ),
        .\exception_intr_address_reg[18]_0 (\exception_intr_address_reg[18] ),
        .\exception_intr_address_reg[19]_0 (\exception_intr_address_reg[19] ),
        .\exception_intr_address_reg[20]_0 (\exception_intr_address_reg[20] ),
        .\exception_intr_address_reg[21]_0 (\exception_intr_address_reg[21] ),
        .\exception_intr_address_reg[22]_0 (\exception_intr_address_reg[22] ),
        .\exception_intr_address_reg[23]_0 (\exception_intr_address_reg[23] ),
        .\exception_intr_address_reg[24]_0 (\exception_intr_address_reg[24] ),
        .\exception_intr_address_reg[25]_0 (\exception_intr_address_reg[25] ),
        .\exception_intr_address_reg[26]_0 (\exception_intr_address_reg[26] ),
        .\exception_intr_address_reg[27]_0 (\exception_intr_address_reg[27] ),
        .\exception_intr_address_reg[28]_0 (\exception_intr_address_reg[28] ),
        .\exception_intr_address_reg[29]_0 (\exception_intr_address_reg[29] ),
        .inp2({inp2[31:4],inp2[2:0]}),
        .\mem_data_custom_reg[0] (\mem_data_custom_reg[0] ),
        .\mem_data_custom_reg[0]_0 (\mem_data_custom_reg[0]_0 ),
        .\mem_data_custom_reg[1] (\mem_data_custom_reg[1] ),
        .\mem_data_custom_reg[2] (\mem_data_custom_reg[2] ),
        .\mem_data_custom_reg[3] (\mem_data_custom_reg[3] ),
        .mem_ram_reg_2(mem_ram_reg_2),
        .mem_ram_reg_3(mem_ram_reg_3),
        .mem_ram_reg_3_0(mem_ram_reg_3_0),
        .mem_ram_reg_3_1(mem_ram_reg_3_1),
        .mem_ram_reg_3_10(mem_ram_reg_3_10),
        .mem_ram_reg_3_11(mem_ram_reg_3_11),
        .mem_ram_reg_3_12(mem_ram_reg_3_12),
        .mem_ram_reg_3_13(mem_ram_reg_3_13),
        .mem_ram_reg_3_14(mem_ram_reg_3_14),
        .mem_ram_reg_3_15(mem_ram_reg_3_15),
        .mem_ram_reg_3_16(mem_ram_reg_3_16),
        .mem_ram_reg_3_17(mem_ram_reg_3_17),
        .mem_ram_reg_3_18(mem_ram_reg_3_18),
        .mem_ram_reg_3_19(mem_ram_reg_3_19),
        .mem_ram_reg_3_2(mem_ram_reg_3_2),
        .mem_ram_reg_3_20(mem_ram_reg_3_20),
        .mem_ram_reg_3_21(mem_ram_reg_3_21),
        .mem_ram_reg_3_3(mem_ram_reg_3_3),
        .mem_ram_reg_3_4(mem_ram_reg_3_4),
        .mem_ram_reg_3_5(mem_ram_reg_3_5),
        .mem_ram_reg_3_6(mem_ram_reg_3_6),
        .mem_ram_reg_3_7(mem_ram_reg_3_7),
        .mem_ram_reg_3_8(mem_ram_reg_3_8),
        .mem_ram_reg_3_9(mem_ram_reg_3_9),
        .mem_read_ctrl(mem_read_ctrl),
        .mem_write_ctrl(mem_write_ctrl),
        .mie_reg_0(mie_reg),
        .mie_reg_1(mie_reg_0),
        .operand2(operand2),
        .p_14_in(p_14_in),
        .p_18_in(p_18_in),
        .p_1_in(p_1_in),
        .pc0__60(pc0__60),
        .registers_reg_r1_0_31_30_31_i_1(registers_reg_r1_0_31_30_31_i_1),
        .registers_reg_r1_0_31_30_31_i_1_0(registers_reg_r1_0_31_30_31_i_1_0),
        .target_pc0(target_pc0),
        .temp1(temp1),
        .\trap_addr[15]_i_2_0 (\trap_addr[15]_i_2 ),
        .\trap_addr[15]_i_2_1 (\trap_addr[15]_i_2_0 ),
        .\trap_addr[22]_i_2_0 (\trap_addr[22]_i_2 ),
        .\trap_addr[22]_i_2_1 (\trap_addr[22]_i_2_0 ),
        .\trap_addr[26]_i_2_0 (\trap_addr[26]_i_2 ),
        .\trap_addr[26]_i_2_1 (\trap_addr[26]_i_2_0 ),
        .\trap_addr[29]_i_3_0 (\trap_addr[29]_i_3 ));
endmodule

module ID
   (reg_out_10,
    \IF_ID_register_reg[0]_tristate_oe[0] ,
    MEM_WB_register,
    reg_out_20,
    \IF_ID_register_reg[1]_tristate_oe[0] ,
    ADDR_Misallign,
    E,
    ADDR_Misallign_reg_0,
    \ID_EX_ctrl_reg[4] ,
    p_3_out,
    D,
    \IF_ID_CSR_reg[0] ,
    ADDR_Misallign_reg_1,
    EX_MEM_register__0,
    \IF_ID_register_reg[1]_tristate_oe[3] ,
    \IF_ID_register_reg[0]_tristate_oe[3] ,
    \IF_ID_CSR_reg[0]_0 ,
    ADDR_Misallign_reg_2,
    \IF_ID_CSR_reg[18] ,
    \ID_EX_reg[4]_tristate_oe[2] ,
    \MEM_WB_reg[1]_tristate_oe[2] ,
    \MEM_WB_reg[0]_tristate_oe[2] ,
    \ID_EX_wire[3]_14 ,
    p_0_in,
    temp1,
    \ID_EX_reg[1]_tristate_oe[1] ,
    \ID_EX_reg[1]_tristate_oe[1]_0 ,
    \ID_EX_reg[1]_tristate_oe[1]_1 ,
    \ID_EX_reg[1]_tristate_oe[1]_2 ,
    Q,
    \ID_EX_reg[2]_tristate_oe[1] ,
    clk1_BUFG,
    \ID_EX_reg[1]_tristate_oe[1]_3 ,
    rst_IBUF,
    Branch_taken,
    \ID_EX_ctrl_reg[4]_0 ,
    \ID_EX_ctrl_reg[4]_1 ,
    mem_read_ctrl,
    \imm_ext_reg[31] ,
    Result_1_0,
    \exception_intr_address_in_tristate_oe_reg[0] ,
    \ID_EX_reg[2]_tristate_oe[31] ,
    \ID_EX_register_reg[0]_tristate_oe[0] ,
    \ID_EX_register_reg[0]_tristate_oe[0]_0 ,
    registers_reg_r1_0_31_0_5_i_6,
    registers_reg_r1_0_31_0_5_i_6_0,
    \EX_MEM_register_tristate_oe_reg[0] ,
    \prev_instr_funct3_1_0_reg[1]_0 ,
    \imm_ext_reg[31]_0 ,
    \imm_ext_reg[30] ,
    \imm_ext_reg[29] ,
    \imm_ext_reg[28] ,
    \imm_ext_reg[27] ,
    \imm_ext_reg[26] ,
    \imm_ext_reg[25] ,
    \imm_ext_reg[24] ,
    \imm_ext_reg[23] ,
    \imm_ext_reg[22] ,
    \imm_ext_reg[21] ,
    \imm_ext_reg[20] ,
    \imm_ext_reg[19] );
  output [31:0]reg_out_10;
  output \IF_ID_register_reg[0]_tristate_oe[0] ;
  output [0:0]MEM_WB_register;
  output [31:0]reg_out_20;
  output \IF_ID_register_reg[1]_tristate_oe[0] ;
  output ADDR_Misallign;
  output [0:0]E;
  output ADDR_Misallign_reg_0;
  output [0:0]\ID_EX_ctrl_reg[4] ;
  output p_3_out;
  output [0:0]D;
  output \IF_ID_CSR_reg[0] ;
  output ADDR_Misallign_reg_1;
  output [0:0]EX_MEM_register__0;
  output \IF_ID_register_reg[1]_tristate_oe[3] ;
  output \IF_ID_register_reg[0]_tristate_oe[3] ;
  output \IF_ID_CSR_reg[0]_0 ;
  output [3:0]ADDR_Misallign_reg_2;
  output \IF_ID_CSR_reg[18] ;
  output [0:0]\ID_EX_reg[4]_tristate_oe[2] ;
  output \MEM_WB_reg[1]_tristate_oe[2] ;
  output \MEM_WB_reg[0]_tristate_oe[2] ;
  output [31:0]\ID_EX_wire[3]_14 ;
  input p_0_in;
  input [31:0]temp1;
  input \ID_EX_reg[1]_tristate_oe[1] ;
  input \ID_EX_reg[1]_tristate_oe[1]_0 ;
  input \ID_EX_reg[1]_tristate_oe[1]_1 ;
  input \ID_EX_reg[1]_tristate_oe[1]_2 ;
  input [4:0]Q;
  input [4:0]\ID_EX_reg[2]_tristate_oe[1] ;
  input clk1_BUFG;
  input \ID_EX_reg[1]_tristate_oe[1]_3 ;
  input rst_IBUF;
  input Branch_taken;
  input [0:0]\ID_EX_ctrl_reg[4]_0 ;
  input [3:0]\ID_EX_ctrl_reg[4]_1 ;
  input mem_read_ctrl;
  input [4:0]\imm_ext_reg[31] ;
  input [1:0]Result_1_0;
  input \exception_intr_address_in_tristate_oe_reg[0] ;
  input \ID_EX_reg[2]_tristate_oe[31] ;
  input [0:0]\ID_EX_register_reg[0]_tristate_oe[0] ;
  input \ID_EX_register_reg[0]_tristate_oe[0]_0 ;
  input [0:0]registers_reg_r1_0_31_0_5_i_6;
  input [0:0]registers_reg_r1_0_31_0_5_i_6_0;
  input \EX_MEM_register_tristate_oe_reg[0] ;
  input [7:0]\prev_instr_funct3_1_0_reg[1]_0 ;
  input [19:0]\imm_ext_reg[31]_0 ;
  input \imm_ext_reg[30] ;
  input \imm_ext_reg[29] ;
  input \imm_ext_reg[28] ;
  input \imm_ext_reg[27] ;
  input \imm_ext_reg[26] ;
  input \imm_ext_reg[25] ;
  input \imm_ext_reg[24] ;
  input \imm_ext_reg[23] ;
  input \imm_ext_reg[22] ;
  input \imm_ext_reg[21] ;
  input \imm_ext_reg[20] ;
  input \imm_ext_reg[19] ;

  wire ADDR_Misallign;
  wire ADDR_Misallign_i_1_n_0;
  wire ADDR_Misallign_i_2_n_0;
  wire ADDR_Misallign_reg_0;
  wire ADDR_Misallign_reg_1;
  wire [3:0]ADDR_Misallign_reg_2;
  wire Branch_taken;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]EX_MEM_register__0;
  wire \EX_MEM_register_tristate_oe_reg[0] ;
  wire [0:0]\ID_EX_ctrl_reg[4] ;
  wire [0:0]\ID_EX_ctrl_reg[4]_0 ;
  wire [3:0]\ID_EX_ctrl_reg[4]_1 ;
  wire \ID_EX_reg[1]_tristate_oe[1] ;
  wire \ID_EX_reg[1]_tristate_oe[1]_0 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_1 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_2 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_3 ;
  wire [4:0]\ID_EX_reg[2]_tristate_oe[1] ;
  wire \ID_EX_reg[2]_tristate_oe[31] ;
  wire [0:0]\ID_EX_reg[4]_tristate_oe[2] ;
  wire [0:0]\ID_EX_register_reg[0]_tristate_oe[0] ;
  wire \ID_EX_register_reg[0]_tristate_oe[0]_0 ;
  wire [31:0]\ID_EX_wire[3]_14 ;
  wire \IF_ID_CSR_reg[0] ;
  wire \IF_ID_CSR_reg[0]_0 ;
  wire \IF_ID_CSR_reg[18] ;
  wire \IF_ID_register_reg[0]_tristate_oe[0] ;
  wire \IF_ID_register_reg[0]_tristate_oe[3] ;
  wire \IF_ID_register_reg[1]_tristate_oe[0] ;
  wire \IF_ID_register_reg[1]_tristate_oe[3] ;
  wire I_or_E_occurred;
  wire \MEM_WB_reg[0]_tristate_oe[2] ;
  wire \MEM_WB_reg[1]_tristate_oe[2] ;
  wire [0:0]MEM_WB_register;
  wire [4:0]Q;
  wire [1:0]Result_1_0;
  wire [0:0]cause_in_wire;
  wire clk1_BUFG;
  wire \exception_intr_address_in_tristate_oe_reg[0] ;
  wire \imm_ext_reg[19] ;
  wire \imm_ext_reg[20] ;
  wire \imm_ext_reg[21] ;
  wire \imm_ext_reg[22] ;
  wire \imm_ext_reg[23] ;
  wire \imm_ext_reg[24] ;
  wire \imm_ext_reg[25] ;
  wire \imm_ext_reg[26] ;
  wire \imm_ext_reg[27] ;
  wire \imm_ext_reg[28] ;
  wire \imm_ext_reg[29] ;
  wire \imm_ext_reg[30] ;
  wire [4:0]\imm_ext_reg[31] ;
  wire [19:0]\imm_ext_reg[31]_0 ;
  wire mem_read_ctrl;
  wire mepc_set_wire;
  wire p_0_in;
  wire p_0_in_0;
  wire p_3_out;
  wire \prev_instr_OP_reg_n_0_[1] ;
  wire \prev_instr_OP_reg_n_0_[2] ;
  wire \prev_instr_OP_reg_n_0_[3] ;
  wire \prev_instr_OP_reg_n_0_[4] ;
  wire \prev_instr_OP_reg_n_0_[6] ;
  wire [1:0]prev_instr_funct3_1_0;
  wire [7:0]\prev_instr_funct3_1_0_reg[1]_0 ;
  wire [31:0]reg_out_10;
  wire [31:0]reg_out_20;
  wire [0:0]registers_reg_r1_0_31_0_5_i_6;
  wire [0:0]registers_reg_r1_0_31_0_5_i_6_0;
  wire rst_IBUF;
  wire [31:0]temp1;

  LUT6 #(
    .INIT(64'hFEAF00000EA00000)) 
    ADDR_Misallign_i_1
       (.I0(Result_1_0[0]),
        .I1(Result_1_0[1]),
        .I2(prev_instr_funct3_1_0[0]),
        .I3(prev_instr_funct3_1_0[1]),
        .I4(ADDR_Misallign_i_2_n_0),
        .I5(ADDR_Misallign),
        .O(ADDR_Misallign_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000100)) 
    ADDR_Misallign_i_2
       (.I0(\prev_instr_OP_reg_n_0_[4] ),
        .I1(\prev_instr_OP_reg_n_0_[6] ),
        .I2(\prev_instr_OP_reg_n_0_[2] ),
        .I3(\prev_instr_OP_reg_n_0_[1] ),
        .I4(\prev_instr_OP_reg_n_0_[3] ),
        .O(ADDR_Misallign_i_2_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    ADDR_Misallign_reg
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(ADDR_Misallign_i_1_n_0),
        .Q(ADDR_Misallign),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \EX_MEM_tristate_oe[31]_i_1 
       (.I0(rst_IBUF),
        .I1(ADDR_Misallign),
        .O(EX_MEM_register__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \ID_EX[1]_tristate_oe[31]_i_1 
       (.I0(ADDR_Misallign_reg_0),
        .I1(\ID_EX_reg[1]_tristate_oe[1]_0 ),
        .I2(\ID_EX_reg[1]_tristate_oe[1] ),
        .I3(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .I4(\ID_EX_reg[1]_tristate_oe[1]_2 ),
        .I5(\IF_ID_register_reg[0]_tristate_oe[0] ),
        .O(\IF_ID_register_reg[0]_tristate_oe[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \ID_EX[2]_tristate_oe[31]_i_1 
       (.I0(ADDR_Misallign_reg_0),
        .I1(\ID_EX_reg[2]_tristate_oe[1] [3]),
        .I2(\ID_EX_reg[2]_tristate_oe[1] [4]),
        .I3(\ID_EX_reg[2]_tristate_oe[1] [2]),
        .I4(\ID_EX_reg[2]_tristate_oe[1] [1]),
        .I5(\IF_ID_register_reg[1]_tristate_oe[0] ),
        .O(\IF_ID_register_reg[1]_tristate_oe[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ID_EX[4]_tristate_oe[31]_i_1 
       (.I0(rst_IBUF),
        .I1(Branch_taken),
        .I2(ADDR_Misallign),
        .I3(\ID_EX_ctrl_reg[4]_0 ),
        .I4(\ID_EX_ctrl_reg[4]_1 [3]),
        .I5(\ID_EX_ctrl_reg[4]_1 [0]),
        .O(ADDR_Misallign_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFF0F1)) 
    \ID_EX_CSR_tristate_oe[11]_i_1 
       (.I0(\ID_EX_ctrl_reg[4]_1 [3]),
        .I1(\ID_EX_ctrl_reg[4]_1 [0]),
        .I2(rst_IBUF),
        .I3(ADDR_Misallign),
        .I4(\ID_EX_ctrl_reg[4]_1 [2]),
        .O(\IF_ID_CSR_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ID_EX_CSR_tristate_oe[11]_i_2 
       (.I0(\ID_EX_ctrl_reg[4]_1 [0]),
        .I1(ADDR_Misallign),
        .O(\IF_ID_CSR_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ID_EX_CSR_tristate_oe[5]_i_1 
       (.I0(1'b0),
        .I1(mepc_set_wire),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(ADDR_Misallign_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h000F000E)) 
    \ID_EX_CSR_tristate_oe[6]_i_1 
       (.I0(\ID_EX_ctrl_reg[4]_1 [3]),
        .I1(\ID_EX_ctrl_reg[4]_1 [0]),
        .I2(rst_IBUF),
        .I3(\ID_EX_ctrl_reg[4]_1 [2]),
        .I4(ADDR_Misallign),
        .O(ADDR_Misallign_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h3100)) 
    \ID_EX_CSR_tristate_oe[8]_i_1 
       (.I0(Branch_taken),
        .I1(rst_IBUF),
        .I2(I_or_E_occurred),
        .I3(cause_in_wire),
        .O(ADDR_Misallign_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX_CSR_tristate_oe[8]_i_2 
       (.I0(\IF_ID_CSR_reg[0] ),
        .I1(mepc_set_wire),
        .O(cause_in_wire));
  LUT6 #(
    .INIT(64'h3303000011010000)) 
    \ID_EX_CSR_tristate_oe[9]_i_1 
       (.I0(Branch_taken),
        .I1(rst_IBUF),
        .I2(ADDR_Misallign),
        .I3(p_0_in_0),
        .I4(mepc_set_wire),
        .I5(I_or_E_occurred),
        .O(ADDR_Misallign_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ID_EX_CSR_tristate_oe[9]_i_2 
       (.I0(\ID_EX_ctrl_reg[4]_1 [2]),
        .I1(ADDR_Misallign),
        .I2(\ID_EX_ctrl_reg[4]_1 [3]),
        .I3(\ID_EX_ctrl_reg[4]_1 [0]),
        .O(mepc_set_wire));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ID_EX_CSR_tristate_oe[9]_i_3 
       (.I0(\ID_EX_ctrl_reg[4]_1 [0]),
        .I1(\ID_EX_ctrl_reg[4]_1 [3]),
        .I2(\ID_EX_ctrl_reg[4]_0 ),
        .I3(ADDR_Misallign),
        .O(I_or_E_occurred));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IF_ID_register[0]_tristate_oe[0]_i_1 
       (.I0(ADDR_Misallign_reg_0),
        .I1(\ID_EX_ctrl_reg[4] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_WB_register_tristate_oe[0]_i_3 
       (.I0(ADDR_Misallign),
        .I1(rst_IBUF),
        .O(ADDR_Misallign_reg_1));
  LUT6 #(
    .INIT(64'h3333333333333331)) 
    \exception_intr_address[0]_i_4 
       (.I0(Branch_taken),
        .I1(rst_IBUF),
        .I2(\ID_EX_ctrl_reg[4]_1 [0]),
        .I3(\ID_EX_ctrl_reg[4]_1 [3]),
        .I4(\ID_EX_ctrl_reg[4]_0 ),
        .I5(ADDR_Misallign),
        .O(\IF_ID_CSR_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \exception_intr_address_in_tristate_oe[0]_i_1 
       (.I0(\exception_intr_address_in_tristate_oe_reg[0] ),
        .I1(mepc_set_wire),
        .O(\ID_EX_reg[4]_tristate_oe[2] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \exception_intr_address_in_tristate_oe[1]_i_3 
       (.I0(ADDR_Misallign_reg_0),
        .O(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \prev_instr_OP_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\prev_instr_funct3_1_0_reg[1]_0 [0]),
        .Q(\prev_instr_OP_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \prev_instr_OP_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\prev_instr_funct3_1_0_reg[1]_0 [1]),
        .Q(\prev_instr_OP_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \prev_instr_OP_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\prev_instr_funct3_1_0_reg[1]_0 [2]),
        .Q(\prev_instr_OP_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \prev_instr_OP_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\prev_instr_funct3_1_0_reg[1]_0 [3]),
        .Q(\prev_instr_OP_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \prev_instr_OP_reg[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\prev_instr_funct3_1_0_reg[1]_0 [4]),
        .Q(p_0_in_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \prev_instr_OP_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\prev_instr_funct3_1_0_reg[1]_0 [5]),
        .Q(\prev_instr_OP_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \prev_instr_funct3_1_0_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\prev_instr_funct3_1_0_reg[1]_0 [6]),
        .Q(prev_instr_funct3_1_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \prev_instr_funct3_1_0_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\prev_instr_funct3_1_0_reg[1]_0 [7]),
        .Q(prev_instr_funct3_1_0[1]),
        .R(1'b0));
  reg_file reg_file
       (.ADDRC({\ID_EX_reg[1]_tristate_oe[1] ,\ID_EX_reg[1]_tristate_oe[1]_0 ,\ID_EX_reg[1]_tristate_oe[1]_1 ,\ID_EX_reg[1]_tristate_oe[1]_2 }),
        .ADDRD(MEM_WB_register),
        .\ID_EX_reg[1]_tristate_oe[1] (\ID_EX_reg[1]_tristate_oe[1]_3 ),
        .\ID_EX_reg[2]_tristate_oe[1] (\ID_EX_reg[2]_tristate_oe[1] ),
        .\ID_EX_reg[2]_tristate_oe[31] (\ID_EX_reg[2]_tristate_oe[31] ),
        .\ID_EX_register_reg[0]_tristate_oe[0] (\ID_EX_register_reg[0]_tristate_oe[0] ),
        .\ID_EX_register_reg[0]_tristate_oe[0]_0 (\ID_EX_register_reg[0]_tristate_oe[0]_0 ),
        .\IF_ID_register_reg[0]_tristate_oe[0] (\IF_ID_register_reg[0]_tristate_oe[0] ),
        .\IF_ID_register_reg[1]_tristate_oe[0] (\IF_ID_register_reg[1]_tristate_oe[0] ),
        .\MEM_WB_reg[0]_tristate_oe[2] (\MEM_WB_reg[0]_tristate_oe[2] ),
        .\MEM_WB_reg[1]_tristate_oe[2] (\MEM_WB_reg[1]_tristate_oe[2] ),
        .Q(Q),
        .p_0_in(p_0_in),
        .reg_out_10(reg_out_10),
        .reg_out_20(reg_out_20),
        .registers_reg_r1_0_31_0_5_i_6(registers_reg_r1_0_31_0_5_i_6),
        .registers_reg_r1_0_31_0_5_i_6_0(registers_reg_r1_0_31_0_5_i_6_0),
        .temp1(temp1));
  sign_ext sign_ext
       (.ADDRC({\ID_EX_reg[1]_tristate_oe[1] ,\ID_EX_reg[1]_tristate_oe[1]_0 ,\ID_EX_reg[1]_tristate_oe[1]_1 ,\ID_EX_reg[1]_tristate_oe[1]_2 }),
        .D(D),
        .\EX_MEM_register_tristate_oe_reg[0] (\EX_MEM_register_tristate_oe_reg[0] ),
        .\ID_EX_ctrl_reg[4] (\ID_EX_ctrl_reg[4] ),
        .\ID_EX_wire[3]_14 (\ID_EX_wire[3]_14 ),
        .clk1_BUFG(clk1_BUFG),
        .\imm_ext_reg[19]_0 (\imm_ext_reg[19] ),
        .\imm_ext_reg[20]_0 (\imm_ext_reg[20] ),
        .\imm_ext_reg[21]_0 (\imm_ext_reg[21] ),
        .\imm_ext_reg[22]_0 (\imm_ext_reg[22] ),
        .\imm_ext_reg[23]_0 (\imm_ext_reg[23] ),
        .\imm_ext_reg[24]_0 (\imm_ext_reg[24] ),
        .\imm_ext_reg[25]_0 (\imm_ext_reg[25] ),
        .\imm_ext_reg[26]_0 (\imm_ext_reg[26] ),
        .\imm_ext_reg[27]_0 (\imm_ext_reg[27] ),
        .\imm_ext_reg[28]_0 (\imm_ext_reg[28] ),
        .\imm_ext_reg[29]_0 (\imm_ext_reg[29] ),
        .\imm_ext_reg[30]_0 (\imm_ext_reg[30] ),
        .\imm_ext_reg[31]_0 (\ID_EX_ctrl_reg[4]_1 [1]),
        .\imm_ext_reg[31]_1 (\imm_ext_reg[31] ),
        .\imm_ext_reg[31]_2 (\IF_ID_register_reg[0]_tristate_oe[0] ),
        .\imm_ext_reg[31]_3 (\ID_EX_reg[2]_tristate_oe[1] [4:1]),
        .\imm_ext_reg[31]_4 (\IF_ID_register_reg[1]_tristate_oe[0] ),
        .\imm_ext_reg[31]_5 (\imm_ext_reg[31]_0 ),
        .mem_read_ctrl(mem_read_ctrl));
endmodule

module IF
   (\pc_reg[31]_0 ,
    Q,
    \ID_EX_reg[3]_tristate_oe[30] ,
    Branch_taken,
    \EX_MEM_tristate_oe[20]_i_3 ,
    \EX_MEM_tristate_oe[22]_i_26_0 ,
    \EX_MEM_tristate_oe[20]_i_3_0 ,
    \EX_MEM_tristate_oe[20]_i_3_1 ,
    \EX_MEM_tristate_oe[20]_i_3_2 ,
    \EX_MEM_tristate_oe[20]_i_3_3 ,
    \EX_MEM_tristate_oe[20]_i_3_4 ,
    \EX_MEM_tristate_oe[21]_i_23_0 ,
    \ID_EX_reg[4]_tristate_oe[31] ,
    \EX_MEM_tristate_oe[16]_i_34_0 ,
    \EX_MEM_tristate_oe[18]_i_22_0 ,
    \ID_EX_reg[3]_tristate_oe[26] ,
    \ID_EX_reg[3]_tristate_oe[22] ,
    \EX_MEM_tristate_oe[20]_i_3_5 ,
    \EX_MEM_tristate_oe[20]_i_3_6 ,
    \EX_MEM_tristate_oe[20]_i_3_7 ,
    \EX_MEM_tristate_oe[3]_i_11 ,
    \EX_MEM_tristate_oe[28]_i_28_0 ,
    \ID_EX_reg[3]_tristate_oe[24] ,
    \EX_MEM_tristate_oe[2]_i_39_0 ,
    \ID_EX_reg[4]_tristate_oe[31]_0 ,
    \EX_MEM_tristate_oe[29]_i_23_0 ,
    \ID_EX_reg[3]_tristate_oe[20] ,
    \ID_EX_reg[4]_tristate_oe[30] ,
    \ID_EX_reg[4]_tristate_oe[23] ,
    \ID_EX_reg[3]_tristate_oe[5] ,
    \ID_EX_reg[3]_tristate_oe[6] ,
    \ID_EX_reg[3]_tristate_oe[7] ,
    \ID_EX_reg[3]_tristate_oe[8] ,
    \ID_EX_reg[3]_tristate_oe[14] ,
    \ID_EX_reg[3]_tristate_oe[30]_0 ,
    \ID_EX_reg[3]_tristate_oe[15] ,
    \ID_EX_reg[3]_tristate_oe[16] ,
    \ID_EX_reg[3]_tristate_oe[18] ,
    \ID_EX_reg[3]_tristate_oe[19] ,
    \ID_EX_reg[3]_tristate_oe[21] ,
    \ID_EX_reg[3]_tristate_oe[23] ,
    \ID_EX_reg[3]_tristate_oe[24]_0 ,
    \EX_MEM_tristate_oe[3]_i_36 ,
    \ID_EX_reg[4]_tristate_oe[28] ,
    \ID_EX_reg[4]_tristate_oe[27] ,
    \EX_MEM_tristate_oe[19]_i_28_0 ,
    \ID_EX_reg[4]_tristate_oe[2] ,
    \ID_EX_reg[3]_tristate_oe[0] ,
    \ID_EX_reg[3]_tristate_oe[1] ,
    \ID_EX_reg[3]_tristate_oe[2] ,
    \ID_EX_reg[3]_tristate_oe[3] ,
    \ID_EX_ctrl_reg[7]_tristate_oe ,
    Result_1_0,
    \EX_MEM_tristate_oe[17]_i_6_0 ,
    \EX_MEM_tristate_oe[20]_i_10_0 ,
    \EX_MEM_tristate_oe[3]_i_6 ,
    \EX_MEM_tristate_oe_reg[31]_i_12 ,
    \ID_EX_reg[4]_tristate_oe[31]_1 ,
    O,
    \EX_MEM_tristate_oe[5]_i_21_0 ,
    \EX_MEM_tristate_oe[6]_i_21_0 ,
    \EX_MEM_tristate_oe[15]_i_21_0 ,
    \EX_MEM_tristate_oe[7]_i_21_0 ,
    \EX_MEM_tristate_oe[3]_i_38 ,
    \EX_MEM_tristate_oe[3]_i_36_0 ,
    \EX_MEM_tristate_oe[16]_i_27_0 ,
    \EX_MEM_tristate_oe[14]_i_21_0 ,
    \EX_MEM_tristate_oe[8]_i_26_0 ,
    \EX_MEM_tristate_oe[22]_i_45_0 ,
    \EX_MEM_tristate_oe[3]_i_58 ,
    \EX_MEM_tristate_oe[3]_i_54_0 ,
    \ID_EX_reg[3]_tristate_oe[4] ,
    \EX_MEM_tristate_oe[2]_i_34_0 ,
    \EX_MEM_tristate_oe[2]_i_37_0 ,
    \EX_MEM_tristate_oe[3]_i_56_0 ,
    \EX_MEM_tristate_oe[3]_i_55_0 ,
    \EX_MEM_tristate_oe[3]_i_59 ,
    \EX_MEM_tristate_oe[16]_i_35 ,
    \ID_EX_reg[4]_tristate_oe[27]_0 ,
    \ID_EX_reg[4]_tristate_oe[29] ,
    \ID_EX_reg[4]_tristate_oe[25] ,
    \EX_MEM_tristate_oe[15]_i_22 ,
    \EX_MEM_tristate_oe[14]_i_23_0 ,
    \ID_EX_reg[4]_tristate_oe[25]_0 ,
    \ID_EX_reg[4]_tristate_oe[27]_1 ,
    \ID_EX_reg[4]_tristate_oe[28]_0 ,
    \ID_EX_reg[4]_tristate_oe[31]_2 ,
    \ID_EX_reg[4]_tristate_oe[30]_0 ,
    \ID_EX_reg[4]_tristate_oe[26] ,
    \ID_EX_reg[4]_tristate_oe[24] ,
    \ID_EX_reg[4]_tristate_oe[30]_1 ,
    \ID_EX_reg[4]_tristate_oe[30]_2 ,
    \ID_EX_reg[4]_tristate_oe[28]_1 ,
    \ID_EX_reg[4]_tristate_oe[26]_0 ,
    \ID_EX_reg[4]_tristate_oe[24]_0 ,
    \ID_EX_reg[4]_tristate_oe[26]_1 ,
    \EX_MEM_tristate_oe[22]_i_52 ,
    \EX_MEM_tristate_oe[22]_i_54 ,
    \ID_EX_reg[3]_tristate_oe[31] ,
    \ID_EX_reg[4]_tristate_oe[22] ,
    \ID_EX_reg[4]_tristate_oe[5] ,
    \ID_EX_reg[4]_tristate_oe[29]_0 ,
    \ID_EX_reg[4]_tristate_oe[28]_2 ,
    \ID_EX_reg[3]_tristate_oe[4]_0 ,
    \ID_EX_reg[4]_tristate_oe[30]_3 ,
    \EX_MEM_tristate_oe[22]_i_26_1 ,
    D,
    \pc_reg[1]_0 ,
    ALU_SEL,
    \EX_MEM_tristate_oe[31]_i_3 ,
    \EX_MEM_tristate_oe_reg[14] ,
    inp_B_final,
    inp_A_final,
    \EX_MEM_tristate_oe_reg[15] ,
    \EX_MEM_tristate_oe_reg[16] ,
    \EX_MEM_tristate_oe_reg[18] ,
    \EX_MEM_tristate_oe_reg[21] ,
    \EX_MEM_tristate_oe_reg[19] ,
    \EX_MEM_tristate_oe_reg[17] ,
    \EX_MEM_tristate_oe[29]_i_2 ,
    \EX_MEM_tristate_oe[30]_i_2 ,
    \EX_MEM_tristate_oe[28]_i_2 ,
    \pc[31]_i_29_0 ,
    \pc[31]_i_33_0 ,
    data2,
    \pc[31]_i_66_0 ,
    \pc[31]_i_66_1 ,
    \pc[31]_i_66_2 ,
    \pc[31]_i_50_0 ,
    \pc[31]_i_60_0 ,
    \pc[31]_i_66_3 ,
    E,
    \pc_reg[31]_i_5_0 ,
    \exception_intr_address_in_tristate_oe_reg[0] ,
    \EX_MEM_tristate_oe[3]_i_22 ,
    \EX_MEM_tristate_oe[0]_i_12 ,
    \pc[31]_i_8_0 ,
    \pc[31]_i_8_1 ,
    \pc[31]_i_8_2 ,
    \pc[31]_i_8_3 ,
    \pc[31]_i_29_1 ,
    \pc[31]_i_8_4 ,
    \pc[31]_i_8_5 ,
    \pc[31]_i_8_6 ,
    \pc[31]_i_21_0 ,
    \pc[31]_i_21_1 ,
    \pc[31]_i_21_2 ,
    \pc[31]_i_21_3 ,
    \pc[31]_i_21_4 ,
    \pc[31]_i_21_5 ,
    \pc[31]_i_21_6 ,
    \pc[31]_i_21_7 ,
    \pc[31]_i_8_7 ,
    \pc[31]_i_8_8 ,
    \pc[31]_i_8_9 ,
    \pc[31]_i_23_0 ,
    \pc[31]_i_23_1 ,
    \pc[31]_i_23_2 ,
    \pc[31]_i_23_3 ,
    \pc[31]_i_23_4 ,
    \pc[31]_i_8_10 ,
    \pc[31]_i_8_11 ,
    \pc[31]_i_8_12 ,
    \pc[31]_i_22_0 ,
    \pc[31]_i_22_1 ,
    \pc[31]_i_22_2 ,
    \pc[31]_i_22_3 ,
    \pc[31]_i_22_4 ,
    \pc[31]_i_22_5 ,
    \pc[31]_i_22_6 ,
    \pc[31]_i_18_0 ,
    \pc[31]_i_18_1 ,
    \pc[31]_i_18_2 ,
    \pc[31]_i_18_3 ,
    \pc[31]_i_19_0 ,
    \pc[31]_i_19_1 ,
    \pc[31]_i_35_0 ,
    \pc[31]_i_19_2 ,
    \pc[31]_i_19_3 ,
    \pc[31]_i_19_4 ,
    \pc[31]_i_19_5 ,
    \pc[31]_i_19_6 ,
    \pc[31]_i_33_1 ,
    \EX_MEM_tristate_oe[22]_i_8_0 ,
    \pc[31]_i_18_4 ,
    \pc[31]_i_18_5 ,
    \pc[31]_i_18_6 ,
    \pc[31]_i_29_2 ,
    \pc[31]_i_38_0 ,
    \pc[31]_i_38_1 ,
    \pc[31]_i_43_0 ,
    \pc[31]_i_43_1 ,
    \pc[31]_i_42_0 ,
    \pc[31]_i_42_1 ,
    \pc[31]_i_39_0 ,
    \pc[31]_i_39_1 ,
    \pc[31]_i_32_0 ,
    \pc[31]_i_34_0 ,
    \pc[31]_i_32_1 ,
    \pc[31]_i_34_1 ,
    \pc[31]_i_31_0 ,
    \pc[31]_i_31_1 ,
    \pc[31]_i_41_0 ,
    \pc[31]_i_41_1 ,
    \pc[31]_i_40_0 ,
    \pc[31]_i_40_1 ,
    \EX_MEM_tristate_oe[29]_i_7 ,
    \EX_MEM_tristate_oe[1]_i_7_0 ,
    \pc[31]_i_36_0 ,
    \pc[31]_i_36_1 ,
    \pc[31]_i_37_0 ,
    \pc[31]_i_37_1 ,
    \EX_MEM_tristate_oe[7]_i_11_0 ,
    \EX_MEM_tristate_oe[7]_i_9 ,
    \EX_MEM_tristate_oe[7]_i_11_1 ,
    \EX_MEM_tristate_oe[0]_i_16_0 ,
    \pc[31]_i_74_0 ,
    \EX_MEM_tristate_oe[0]_i_6_0 ,
    \EX_MEM_tristate_oe[0]_i_16_1 ,
    \EX_MEM_tristate_oe[7]_i_11_2 ,
    \EX_MEM_tristate_oe[8]_i_4 ,
    \EX_MEM_tristate_oe[7]_i_9_0 ,
    \EX_MEM_tristate_oe[7]_i_9_1 ,
    \EX_MEM_tristate_oe[7]_i_9_2 ,
    \pc[31]_i_72_0 ,
    \pc[31]_i_30_0 ,
    \pc[31]_i_70_0 ,
    \EX_MEM_tristate_oe[14]_i_9 ,
    \pc[31]_i_30_1 ,
    \pc[31]_i_109_0 ,
    \EX_MEM_tristate_oe[14]_i_11_0 ,
    \EX_MEM_tristate_oe[7]_i_11_3 ,
    \EX_MEM_tristate_oe[7]_i_11_4 ,
    \EX_MEM_tristate_oe[7]_i_9_3 ,
    \EX_MEM_tristate_oe[7]_i_9_4 ,
    \EX_MEM_tristate_oe[7]_i_9_5 ,
    \EX_MEM_tristate_oe[16]_i_10 ,
    \pc[31]_i_65_0 ,
    \pc[31]_i_65_1 ,
    \pc[31]_i_54_0 ,
    \pc[31]_i_54_1 ,
    \EX_MEM_tristate_oe[22]_i_5 ,
    \EX_MEM_tristate_oe[16]_i_13 ,
    \EX_MEM_tristate_oe[16]_i_13_0 ,
    \EX_MEM_tristate_oe[16]_i_13_1 ,
    \EX_MEM_tristate_oe[16]_i_13_2 ,
    \pc[31]_i_34_2 ,
    \pc[31]_i_34_3 ,
    \EX_MEM_tristate_oe[18]_i_10 ,
    \EX_MEM_tristate_oe[18]_i_10_0 ,
    \pc[31]_i_33_2 ,
    \pc[31]_i_69_0 ,
    \pc[31]_i_69_1 ,
    \pc[31]_i_29_3 ,
    \EX_MEM_tristate_oe[29]_i_7_0 ,
    \EX_MEM_tristate_oe[4]_i_14 ,
    \EX_MEM_tristate_oe[4]_i_14_0 ,
    \EX_MEM_tristate_oe[4]_i_14_1 ,
    \pc[31]_i_109_1 ,
    CO,
    \EX_MEM_tristate_oe[13]_i_5 ,
    \pc_reg[1]_1 ,
    \pc[31]_i_3_0 ,
    \pc[31]_i_3_1 ,
    \pc_reg[7]_i_3_0 ,
    \pc_reg[7]_i_3_1 ,
    \pc_reg[7]_i_3_2 ,
    \pc_reg[11]_i_3_0 ,
    \pc_reg[11]_i_3_1 ,
    \pc_reg[11]_i_3_2 ,
    \pc_reg[11]_i_3_3 ,
    \pc_reg[15]_i_3_0 ,
    \pc_reg[15]_i_3_1 ,
    \pc_reg[15]_i_3_2 ,
    \EX_MEM_tristate_oe[14]_i_7 ,
    \EX_MEM_tristate_oe[15]_i_7 ,
    \EX_MEM_tristate_oe[16]_i_7 ,
    \EX_MEM_tristate_oe[22]_i_15 ,
    \EX_MEM_tristate_oe[18]_i_7 ,
    \EX_MEM_tristate_oe[19]_i_7 ,
    \EX_MEM_tristate_oe[20]_i_4 ,
    \EX_MEM_tristate_oe[21]_i_7 ,
    \EX_MEM_tristate_oe[22]_i_34 ,
    \EX_MEM_tristate_oe[23]_i_11 ,
    \EX_MEM_tristate_oe[24]_i_11 ,
    \pc_reg[27]_i_3_0 ,
    \pc_reg[27]_i_3_1 ,
    \pc_reg[31]_i_5_1 ,
    \EX_MEM_tristate_oe[22]_i_15_0 ,
    \EX_MEM_tristate_oe[22]_i_48 ,
    \EX_MEM_tristate_oe[30]_i_11 ,
    \pc_reg[31]_i_5_2 ,
    \pc_reg[31]_i_5_3 ,
    temp1,
    \pc[31]_i_14_0 ,
    ForwardA1,
    \pc[31]_i_14_1 ,
    \EX_MEM_tristate_oe[30]_i_11_0 ,
    \EX_MEM_tristate_oe[30]_i_11_1 ,
    \EX_MEM_tristate_oe[30]_i_11_2 ,
    \EX_MEM_tristate_oe[14]_i_7_0 ,
    \EX_MEM_tristate_oe[15]_i_7_0 ,
    \EX_MEM_tristate_oe[16]_i_7_0 ,
    inp2,
    \EX_MEM_tristate_oe[18]_i_7_0 ,
    \EX_MEM_tristate_oe[19]_i_7_0 ,
    \EX_MEM_tristate_oe[20]_i_4_0 ,
    \EX_MEM_tristate_oe[21]_i_7_0 ,
    \EX_MEM_tristate_oe[22]_i_34_0 ,
    \EX_MEM_tristate_oe[23]_i_11_0 ,
    \EX_MEM_tristate_oe[22]_i_48_0 ,
    \EX_MEM_tristate_oe[30]_i_11_3 ,
    \pc[19]_i_15_0 ,
    \pc[19]_i_14_0 ,
    \pc[23]_i_15_0 ,
    \pc[23]_i_13_0 ,
    \pc[27]_i_15_0 ,
    \pc[31]_i_28_0 ,
    \pc[31]_i_26_0 ,
    \pc_reg[3]_i_3_0 ,
    \pc_reg[3]_i_3_1 ,
    \pc_reg[3]_i_3_2 ,
    rst_IBUF,
    clk1_BUFG);
  output [29:0]\pc_reg[31]_0 ;
  output [31:0]Q;
  output [29:0]\ID_EX_reg[3]_tristate_oe[30] ;
  output Branch_taken;
  output \EX_MEM_tristate_oe[20]_i_3 ;
  output [3:0]\EX_MEM_tristate_oe[22]_i_26_0 ;
  output \EX_MEM_tristate_oe[20]_i_3_0 ;
  output \EX_MEM_tristate_oe[20]_i_3_1 ;
  output \EX_MEM_tristate_oe[20]_i_3_2 ;
  output \EX_MEM_tristate_oe[20]_i_3_3 ;
  output \EX_MEM_tristate_oe[20]_i_3_4 ;
  output \EX_MEM_tristate_oe[21]_i_23_0 ;
  output \ID_EX_reg[4]_tristate_oe[31] ;
  output \EX_MEM_tristate_oe[16]_i_34_0 ;
  output \EX_MEM_tristate_oe[18]_i_22_0 ;
  output \ID_EX_reg[3]_tristate_oe[26] ;
  output \ID_EX_reg[3]_tristate_oe[22] ;
  output \EX_MEM_tristate_oe[20]_i_3_5 ;
  output \EX_MEM_tristate_oe[20]_i_3_6 ;
  output \EX_MEM_tristate_oe[20]_i_3_7 ;
  output \EX_MEM_tristate_oe[3]_i_11 ;
  output \EX_MEM_tristate_oe[28]_i_28_0 ;
  output \ID_EX_reg[3]_tristate_oe[24] ;
  output \EX_MEM_tristate_oe[2]_i_39_0 ;
  output \ID_EX_reg[4]_tristate_oe[31]_0 ;
  output \EX_MEM_tristate_oe[29]_i_23_0 ;
  output \ID_EX_reg[3]_tristate_oe[20] ;
  output [6:0]\ID_EX_reg[4]_tristate_oe[30] ;
  output \ID_EX_reg[4]_tristate_oe[23] ;
  output \ID_EX_reg[3]_tristate_oe[5] ;
  output \ID_EX_reg[3]_tristate_oe[6] ;
  output \ID_EX_reg[3]_tristate_oe[7] ;
  output \ID_EX_reg[3]_tristate_oe[8] ;
  output \ID_EX_reg[3]_tristate_oe[14] ;
  output [13:0]\ID_EX_reg[3]_tristate_oe[30]_0 ;
  output \ID_EX_reg[3]_tristate_oe[15] ;
  output \ID_EX_reg[3]_tristate_oe[16] ;
  output \ID_EX_reg[3]_tristate_oe[18] ;
  output \ID_EX_reg[3]_tristate_oe[19] ;
  output \ID_EX_reg[3]_tristate_oe[21] ;
  output \ID_EX_reg[3]_tristate_oe[23] ;
  output \ID_EX_reg[3]_tristate_oe[24]_0 ;
  output \EX_MEM_tristate_oe[3]_i_36 ;
  output \ID_EX_reg[4]_tristate_oe[28] ;
  output \ID_EX_reg[4]_tristate_oe[27] ;
  output \EX_MEM_tristate_oe[19]_i_28_0 ;
  output \ID_EX_reg[4]_tristate_oe[2] ;
  output \ID_EX_reg[3]_tristate_oe[0] ;
  output \ID_EX_reg[3]_tristate_oe[1] ;
  output \ID_EX_reg[3]_tristate_oe[2] ;
  output \ID_EX_reg[3]_tristate_oe[3] ;
  output \ID_EX_ctrl_reg[7]_tristate_oe ;
  output [1:0]Result_1_0;
  output [0:0]\EX_MEM_tristate_oe[17]_i_6_0 ;
  output \EX_MEM_tristate_oe[20]_i_10_0 ;
  output \EX_MEM_tristate_oe[3]_i_6 ;
  output \EX_MEM_tristate_oe_reg[31]_i_12 ;
  output \ID_EX_reg[4]_tristate_oe[31]_1 ;
  output [0:0]O;
  output \EX_MEM_tristate_oe[5]_i_21_0 ;
  output \EX_MEM_tristate_oe[6]_i_21_0 ;
  output \EX_MEM_tristate_oe[15]_i_21_0 ;
  output \EX_MEM_tristate_oe[7]_i_21_0 ;
  output \EX_MEM_tristate_oe[3]_i_38 ;
  output \EX_MEM_tristate_oe[3]_i_36_0 ;
  output \EX_MEM_tristate_oe[16]_i_27_0 ;
  output \EX_MEM_tristate_oe[14]_i_21_0 ;
  output \EX_MEM_tristate_oe[8]_i_26_0 ;
  output \EX_MEM_tristate_oe[22]_i_45_0 ;
  output \EX_MEM_tristate_oe[3]_i_58 ;
  output \EX_MEM_tristate_oe[3]_i_54_0 ;
  output \ID_EX_reg[3]_tristate_oe[4] ;
  output \EX_MEM_tristate_oe[2]_i_34_0 ;
  output \EX_MEM_tristate_oe[2]_i_37_0 ;
  output \EX_MEM_tristate_oe[3]_i_56_0 ;
  output \EX_MEM_tristate_oe[3]_i_55_0 ;
  output \EX_MEM_tristate_oe[3]_i_59 ;
  output \EX_MEM_tristate_oe[16]_i_35 ;
  output \ID_EX_reg[4]_tristate_oe[27]_0 ;
  output \ID_EX_reg[4]_tristate_oe[29] ;
  output \ID_EX_reg[4]_tristate_oe[25] ;
  output \EX_MEM_tristate_oe[15]_i_22 ;
  output \EX_MEM_tristate_oe[14]_i_23_0 ;
  output \ID_EX_reg[4]_tristate_oe[25]_0 ;
  output \ID_EX_reg[4]_tristate_oe[27]_1 ;
  output \ID_EX_reg[4]_tristate_oe[28]_0 ;
  output \ID_EX_reg[4]_tristate_oe[31]_2 ;
  output \ID_EX_reg[4]_tristate_oe[30]_0 ;
  output \ID_EX_reg[4]_tristate_oe[26] ;
  output \ID_EX_reg[4]_tristate_oe[24] ;
  output \ID_EX_reg[4]_tristate_oe[30]_1 ;
  output \ID_EX_reg[4]_tristate_oe[30]_2 ;
  output \ID_EX_reg[4]_tristate_oe[28]_1 ;
  output \ID_EX_reg[4]_tristate_oe[26]_0 ;
  output \ID_EX_reg[4]_tristate_oe[24]_0 ;
  output \ID_EX_reg[4]_tristate_oe[26]_1 ;
  output \EX_MEM_tristate_oe[22]_i_52 ;
  output \EX_MEM_tristate_oe[22]_i_54 ;
  output \ID_EX_reg[3]_tristate_oe[31] ;
  output \ID_EX_reg[4]_tristate_oe[22] ;
  output \ID_EX_reg[4]_tristate_oe[5] ;
  output \ID_EX_reg[4]_tristate_oe[29]_0 ;
  output \ID_EX_reg[4]_tristate_oe[28]_2 ;
  output \ID_EX_reg[3]_tristate_oe[4]_0 ;
  output \ID_EX_reg[4]_tristate_oe[30]_3 ;
  output [0:0]\EX_MEM_tristate_oe[22]_i_26_1 ;
  input [29:0]D;
  input [1:0]\pc_reg[1]_0 ;
  input [3:0]ALU_SEL;
  input [4:0]\EX_MEM_tristate_oe[31]_i_3 ;
  input \EX_MEM_tristate_oe_reg[14] ;
  input [17:0]inp_B_final;
  input [24:0]inp_A_final;
  input \EX_MEM_tristate_oe_reg[15] ;
  input \EX_MEM_tristate_oe_reg[16] ;
  input \EX_MEM_tristate_oe_reg[18] ;
  input \EX_MEM_tristate_oe_reg[21] ;
  input \EX_MEM_tristate_oe_reg[19] ;
  input \EX_MEM_tristate_oe_reg[17] ;
  input \EX_MEM_tristate_oe[29]_i_2 ;
  input \EX_MEM_tristate_oe[30]_i_2 ;
  input \EX_MEM_tristate_oe[28]_i_2 ;
  input \pc[31]_i_29_0 ;
  input \pc[31]_i_33_0 ;
  input [4:0]data2;
  input \pc[31]_i_66_0 ;
  input \pc[31]_i_66_1 ;
  input \pc[31]_i_66_2 ;
  input \pc[31]_i_50_0 ;
  input \pc[31]_i_60_0 ;
  input \pc[31]_i_66_3 ;
  input [0:0]E;
  input [28:0]\pc_reg[31]_i_5_0 ;
  input \exception_intr_address_in_tristate_oe_reg[0] ;
  input [3:0]\EX_MEM_tristate_oe[3]_i_22 ;
  input \EX_MEM_tristate_oe[0]_i_12 ;
  input \pc[31]_i_8_0 ;
  input \pc[31]_i_8_1 ;
  input \pc[31]_i_8_2 ;
  input [5:0]\pc[31]_i_8_3 ;
  input \pc[31]_i_29_1 ;
  input \pc[31]_i_8_4 ;
  input \pc[31]_i_8_5 ;
  input \pc[31]_i_8_6 ;
  input \pc[31]_i_21_0 ;
  input \pc[31]_i_21_1 ;
  input \pc[31]_i_21_2 ;
  input \pc[31]_i_21_3 ;
  input \pc[31]_i_21_4 ;
  input \pc[31]_i_21_5 ;
  input \pc[31]_i_21_6 ;
  input \pc[31]_i_21_7 ;
  input \pc[31]_i_8_7 ;
  input \pc[31]_i_8_8 ;
  input \pc[31]_i_8_9 ;
  input \pc[31]_i_23_0 ;
  input \pc[31]_i_23_1 ;
  input \pc[31]_i_23_2 ;
  input \pc[31]_i_23_3 ;
  input \pc[31]_i_23_4 ;
  input \pc[31]_i_8_10 ;
  input \pc[31]_i_8_11 ;
  input \pc[31]_i_8_12 ;
  input \pc[31]_i_22_0 ;
  input \pc[31]_i_22_1 ;
  input \pc[31]_i_22_2 ;
  input \pc[31]_i_22_3 ;
  input \pc[31]_i_22_4 ;
  input \pc[31]_i_22_5 ;
  input \pc[31]_i_22_6 ;
  input \pc[31]_i_18_0 ;
  input \pc[31]_i_18_1 ;
  input \pc[31]_i_18_2 ;
  input \pc[31]_i_18_3 ;
  input \pc[31]_i_19_0 ;
  input \pc[31]_i_19_1 ;
  input \pc[31]_i_35_0 ;
  input \pc[31]_i_19_2 ;
  input \pc[31]_i_19_3 ;
  input \pc[31]_i_19_4 ;
  input \pc[31]_i_19_5 ;
  input \pc[31]_i_19_6 ;
  input \pc[31]_i_33_1 ;
  input [4:0]\EX_MEM_tristate_oe[22]_i_8_0 ;
  input \pc[31]_i_18_4 ;
  input \pc[31]_i_18_5 ;
  input \pc[31]_i_18_6 ;
  input \pc[31]_i_29_2 ;
  input \pc[31]_i_38_0 ;
  input \pc[31]_i_38_1 ;
  input \pc[31]_i_43_0 ;
  input \pc[31]_i_43_1 ;
  input \pc[31]_i_42_0 ;
  input \pc[31]_i_42_1 ;
  input \pc[31]_i_39_0 ;
  input \pc[31]_i_39_1 ;
  input \pc[31]_i_32_0 ;
  input \pc[31]_i_34_0 ;
  input \pc[31]_i_32_1 ;
  input \pc[31]_i_34_1 ;
  input \pc[31]_i_31_0 ;
  input \pc[31]_i_31_1 ;
  input \pc[31]_i_41_0 ;
  input \pc[31]_i_41_1 ;
  input \pc[31]_i_40_0 ;
  input \pc[31]_i_40_1 ;
  input \EX_MEM_tristate_oe[29]_i_7 ;
  input \EX_MEM_tristate_oe[1]_i_7_0 ;
  input \pc[31]_i_36_0 ;
  input \pc[31]_i_36_1 ;
  input \pc[31]_i_37_0 ;
  input \pc[31]_i_37_1 ;
  input \EX_MEM_tristate_oe[7]_i_11_0 ;
  input \EX_MEM_tristate_oe[7]_i_9 ;
  input \EX_MEM_tristate_oe[7]_i_11_1 ;
  input \EX_MEM_tristate_oe[0]_i_16_0 ;
  input \pc[31]_i_74_0 ;
  input \EX_MEM_tristate_oe[0]_i_6_0 ;
  input \EX_MEM_tristate_oe[0]_i_16_1 ;
  input \EX_MEM_tristate_oe[7]_i_11_2 ;
  input \EX_MEM_tristate_oe[8]_i_4 ;
  input \EX_MEM_tristate_oe[7]_i_9_0 ;
  input \EX_MEM_tristate_oe[7]_i_9_1 ;
  input \EX_MEM_tristate_oe[7]_i_9_2 ;
  input \pc[31]_i_72_0 ;
  input \pc[31]_i_30_0 ;
  input \pc[31]_i_70_0 ;
  input \EX_MEM_tristate_oe[14]_i_9 ;
  input \pc[31]_i_30_1 ;
  input \pc[31]_i_109_0 ;
  input \EX_MEM_tristate_oe[14]_i_11_0 ;
  input \EX_MEM_tristate_oe[7]_i_11_3 ;
  input \EX_MEM_tristate_oe[7]_i_11_4 ;
  input \EX_MEM_tristate_oe[7]_i_9_3 ;
  input \EX_MEM_tristate_oe[7]_i_9_4 ;
  input \EX_MEM_tristate_oe[7]_i_9_5 ;
  input \EX_MEM_tristate_oe[16]_i_10 ;
  input \pc[31]_i_65_0 ;
  input \pc[31]_i_65_1 ;
  input \pc[31]_i_54_0 ;
  input \pc[31]_i_54_1 ;
  input \EX_MEM_tristate_oe[22]_i_5 ;
  input \EX_MEM_tristate_oe[16]_i_13 ;
  input \EX_MEM_tristate_oe[16]_i_13_0 ;
  input \EX_MEM_tristate_oe[16]_i_13_1 ;
  input \EX_MEM_tristate_oe[16]_i_13_2 ;
  input \pc[31]_i_34_2 ;
  input \pc[31]_i_34_3 ;
  input \EX_MEM_tristate_oe[18]_i_10 ;
  input \EX_MEM_tristate_oe[18]_i_10_0 ;
  input \pc[31]_i_33_2 ;
  input \pc[31]_i_69_0 ;
  input \pc[31]_i_69_1 ;
  input \pc[31]_i_29_3 ;
  input \EX_MEM_tristate_oe[29]_i_7_0 ;
  input \EX_MEM_tristate_oe[4]_i_14 ;
  input \EX_MEM_tristate_oe[4]_i_14_0 ;
  input \EX_MEM_tristate_oe[4]_i_14_1 ;
  input \pc[31]_i_109_1 ;
  input [0:0]CO;
  input [0:0]\EX_MEM_tristate_oe[13]_i_5 ;
  input \pc_reg[1]_1 ;
  input [4:0]\pc[31]_i_3_0 ;
  input \pc[31]_i_3_1 ;
  input \pc_reg[7]_i_3_0 ;
  input \pc_reg[7]_i_3_1 ;
  input \pc_reg[7]_i_3_2 ;
  input \pc_reg[11]_i_3_0 ;
  input \pc_reg[11]_i_3_1 ;
  input \pc_reg[11]_i_3_2 ;
  input \pc_reg[11]_i_3_3 ;
  input \pc_reg[15]_i_3_0 ;
  input \pc_reg[15]_i_3_1 ;
  input \pc_reg[15]_i_3_2 ;
  input \EX_MEM_tristate_oe[14]_i_7 ;
  input \EX_MEM_tristate_oe[15]_i_7 ;
  input \EX_MEM_tristate_oe[16]_i_7 ;
  input \EX_MEM_tristate_oe[22]_i_15 ;
  input \EX_MEM_tristate_oe[18]_i_7 ;
  input \EX_MEM_tristate_oe[19]_i_7 ;
  input \EX_MEM_tristate_oe[20]_i_4 ;
  input \EX_MEM_tristate_oe[21]_i_7 ;
  input \EX_MEM_tristate_oe[22]_i_34 ;
  input \EX_MEM_tristate_oe[23]_i_11 ;
  input \EX_MEM_tristate_oe[24]_i_11 ;
  input \pc_reg[27]_i_3_0 ;
  input \pc_reg[27]_i_3_1 ;
  input \pc_reg[31]_i_5_1 ;
  input \EX_MEM_tristate_oe[22]_i_15_0 ;
  input \EX_MEM_tristate_oe[22]_i_48 ;
  input \EX_MEM_tristate_oe[30]_i_11 ;
  input \pc_reg[31]_i_5_2 ;
  input [24:0]\pc_reg[31]_i_5_3 ;
  input [13:0]temp1;
  input [6:0]\pc[31]_i_14_0 ;
  input ForwardA1;
  input \pc[31]_i_14_1 ;
  input \EX_MEM_tristate_oe[30]_i_11_0 ;
  input \EX_MEM_tristate_oe[30]_i_11_1 ;
  input \EX_MEM_tristate_oe[30]_i_11_2 ;
  input \EX_MEM_tristate_oe[14]_i_7_0 ;
  input \EX_MEM_tristate_oe[15]_i_7_0 ;
  input \EX_MEM_tristate_oe[16]_i_7_0 ;
  input [2:0]inp2;
  input \EX_MEM_tristate_oe[18]_i_7_0 ;
  input \EX_MEM_tristate_oe[19]_i_7_0 ;
  input \EX_MEM_tristate_oe[20]_i_4_0 ;
  input \EX_MEM_tristate_oe[21]_i_7_0 ;
  input \EX_MEM_tristate_oe[22]_i_34_0 ;
  input \EX_MEM_tristate_oe[23]_i_11_0 ;
  input \EX_MEM_tristate_oe[22]_i_48_0 ;
  input \EX_MEM_tristate_oe[30]_i_11_3 ;
  input \pc[19]_i_15_0 ;
  input \pc[19]_i_14_0 ;
  input \pc[23]_i_15_0 ;
  input \pc[23]_i_13_0 ;
  input \pc[27]_i_15_0 ;
  input \pc[31]_i_28_0 ;
  input \pc[31]_i_26_0 ;
  input \pc_reg[3]_i_3_0 ;
  input \pc_reg[3]_i_3_1 ;
  input \pc_reg[3]_i_3_2 ;
  input rst_IBUF;
  input clk1_BUFG;

  wire [3:0]ALU_SEL;
  wire Branch_taken;
  wire [0:0]CO;
  wire [29:0]D;
  wire [0:0]E;
  wire [21:5]\EX/Result ;
  wire [21:14]\EX/alu/data13 ;
  wire [31:28]\EX/alu/data7 ;
  wire \EX/alu/data8 ;
  wire [30:16]\EX/inp1 ;
  wire [1:0]\EX/target_pc0 ;
  wire \EX/target_pc2 ;
  wire \EX/zero ;
  wire \EX_MEM_tristate_oe[0]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_12 ;
  wire \EX_MEM_tristate_oe[0]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_16_0 ;
  wire \EX_MEM_tristate_oe[0]_i_16_1 ;
  wire \EX_MEM_tristate_oe[0]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_28_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_29_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_30_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_31_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_33_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_34_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_35_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_36_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_37_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_38_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_39_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_40_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_42_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_43_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_44_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_45_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_46_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_47_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_48_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_49_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_50_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_51_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_52_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_53_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_54_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_55_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_56_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_57_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_6_0 ;
  wire \EX_MEM_tristate_oe[0]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[0]_i_9_n_0 ;
  wire [0:0]\EX_MEM_tristate_oe[13]_i_5 ;
  wire \EX_MEM_tristate_oe[14]_i_11_0 ;
  wire \EX_MEM_tristate_oe[14]_i_21_0 ;
  wire \EX_MEM_tristate_oe[14]_i_23_0 ;
  wire \EX_MEM_tristate_oe[14]_i_7 ;
  wire \EX_MEM_tristate_oe[14]_i_7_0 ;
  wire \EX_MEM_tristate_oe[14]_i_9 ;
  wire \EX_MEM_tristate_oe[15]_i_21_0 ;
  wire \EX_MEM_tristate_oe[15]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_22 ;
  wire \EX_MEM_tristate_oe[15]_i_7 ;
  wire \EX_MEM_tristate_oe[15]_i_7_0 ;
  wire \EX_MEM_tristate_oe[16]_i_10 ;
  wire \EX_MEM_tristate_oe[16]_i_13 ;
  wire \EX_MEM_tristate_oe[16]_i_13_0 ;
  wire \EX_MEM_tristate_oe[16]_i_13_1 ;
  wire \EX_MEM_tristate_oe[16]_i_13_2 ;
  wire \EX_MEM_tristate_oe[16]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_27_0 ;
  wire \EX_MEM_tristate_oe[16]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_33_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_34_0 ;
  wire \EX_MEM_tristate_oe[16]_i_35 ;
  wire \EX_MEM_tristate_oe[16]_i_36_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_38_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_7 ;
  wire \EX_MEM_tristate_oe[16]_i_7_0 ;
  wire \EX_MEM_tristate_oe[17]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_5_n_0 ;
  wire [0:0]\EX_MEM_tristate_oe[17]_i_6_0 ;
  wire \EX_MEM_tristate_oe[17]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_10 ;
  wire \EX_MEM_tristate_oe[18]_i_10_0 ;
  wire \EX_MEM_tristate_oe[18]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_22_0 ;
  wire \EX_MEM_tristate_oe[18]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_7 ;
  wire \EX_MEM_tristate_oe[18]_i_7_0 ;
  wire \EX_MEM_tristate_oe[19]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_28_0 ;
  wire \EX_MEM_tristate_oe[19]_i_28_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_31_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_7 ;
  wire \EX_MEM_tristate_oe[19]_i_7_0 ;
  wire \EX_MEM_tristate_oe[1]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_7_0 ;
  wire \EX_MEM_tristate_oe[1]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_10_0 ;
  wire \EX_MEM_tristate_oe[20]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_3 ;
  wire \EX_MEM_tristate_oe[20]_i_34_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_36_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_37_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_3_0 ;
  wire \EX_MEM_tristate_oe[20]_i_3_1 ;
  wire \EX_MEM_tristate_oe[20]_i_3_2 ;
  wire \EX_MEM_tristate_oe[20]_i_3_3 ;
  wire \EX_MEM_tristate_oe[20]_i_3_4 ;
  wire \EX_MEM_tristate_oe[20]_i_3_5 ;
  wire \EX_MEM_tristate_oe[20]_i_3_6 ;
  wire \EX_MEM_tristate_oe[20]_i_3_7 ;
  wire \EX_MEM_tristate_oe[20]_i_4 ;
  wire \EX_MEM_tristate_oe[20]_i_4_0 ;
  wire \EX_MEM_tristate_oe[20]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_23_0 ;
  wire \EX_MEM_tristate_oe[21]_i_7 ;
  wire \EX_MEM_tristate_oe[21]_i_7_0 ;
  wire \EX_MEM_tristate_oe[22]_i_15 ;
  wire \EX_MEM_tristate_oe[22]_i_15_0 ;
  wire \EX_MEM_tristate_oe[22]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_25_n_0 ;
  wire [3:0]\EX_MEM_tristate_oe[22]_i_26_0 ;
  wire [0:0]\EX_MEM_tristate_oe[22]_i_26_1 ;
  wire \EX_MEM_tristate_oe[22]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_34 ;
  wire \EX_MEM_tristate_oe[22]_i_34_0 ;
  wire \EX_MEM_tristate_oe[22]_i_41_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_43_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_44_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_45_0 ;
  wire \EX_MEM_tristate_oe[22]_i_48 ;
  wire \EX_MEM_tristate_oe[22]_i_48_0 ;
  wire \EX_MEM_tristate_oe[22]_i_5 ;
  wire \EX_MEM_tristate_oe[22]_i_52 ;
  wire \EX_MEM_tristate_oe[22]_i_54 ;
  wire [4:0]\EX_MEM_tristate_oe[22]_i_8_0 ;
  wire \EX_MEM_tristate_oe[23]_i_11 ;
  wire \EX_MEM_tristate_oe[23]_i_11_0 ;
  wire \EX_MEM_tristate_oe[24]_i_11 ;
  wire \EX_MEM_tristate_oe[28]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_2 ;
  wire \EX_MEM_tristate_oe[28]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_28_0 ;
  wire \EX_MEM_tristate_oe[29]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_2 ;
  wire \EX_MEM_tristate_oe[29]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_23_0 ;
  wire \EX_MEM_tristate_oe[29]_i_7 ;
  wire \EX_MEM_tristate_oe[29]_i_7_0 ;
  wire \EX_MEM_tristate_oe[2]_i_32_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_33_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_34_0 ;
  wire \EX_MEM_tristate_oe[2]_i_34_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_37_0 ;
  wire \EX_MEM_tristate_oe[2]_i_38_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_39_0 ;
  wire \EX_MEM_tristate_oe[2]_i_39_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_11 ;
  wire \EX_MEM_tristate_oe[30]_i_11_0 ;
  wire \EX_MEM_tristate_oe[30]_i_11_1 ;
  wire \EX_MEM_tristate_oe[30]_i_11_2 ;
  wire \EX_MEM_tristate_oe[30]_i_11_3 ;
  wire \EX_MEM_tristate_oe[30]_i_2 ;
  wire \EX_MEM_tristate_oe[31]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_20_n_0 ;
  wire [4:0]\EX_MEM_tristate_oe[31]_i_3 ;
  wire \EX_MEM_tristate_oe[3]_i_11 ;
  wire [3:0]\EX_MEM_tristate_oe[3]_i_22 ;
  wire \EX_MEM_tristate_oe[3]_i_36 ;
  wire \EX_MEM_tristate_oe[3]_i_36_0 ;
  wire \EX_MEM_tristate_oe[3]_i_38 ;
  wire \EX_MEM_tristate_oe[3]_i_54_0 ;
  wire \EX_MEM_tristate_oe[3]_i_55_0 ;
  wire \EX_MEM_tristate_oe[3]_i_56_0 ;
  wire \EX_MEM_tristate_oe[3]_i_58 ;
  wire \EX_MEM_tristate_oe[3]_i_59 ;
  wire \EX_MEM_tristate_oe[3]_i_6 ;
  wire \EX_MEM_tristate_oe[4]_i_14 ;
  wire \EX_MEM_tristate_oe[4]_i_14_0 ;
  wire \EX_MEM_tristate_oe[4]_i_14_1 ;
  wire \EX_MEM_tristate_oe[5]_i_21_0 ;
  wire \EX_MEM_tristate_oe[6]_i_21_0 ;
  wire \EX_MEM_tristate_oe[6]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_11_0 ;
  wire \EX_MEM_tristate_oe[7]_i_11_1 ;
  wire \EX_MEM_tristate_oe[7]_i_11_2 ;
  wire \EX_MEM_tristate_oe[7]_i_11_3 ;
  wire \EX_MEM_tristate_oe[7]_i_11_4 ;
  wire \EX_MEM_tristate_oe[7]_i_21_0 ;
  wire \EX_MEM_tristate_oe[7]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_9 ;
  wire \EX_MEM_tristate_oe[7]_i_9_0 ;
  wire \EX_MEM_tristate_oe[7]_i_9_1 ;
  wire \EX_MEM_tristate_oe[7]_i_9_2 ;
  wire \EX_MEM_tristate_oe[7]_i_9_3 ;
  wire \EX_MEM_tristate_oe[7]_i_9_4 ;
  wire \EX_MEM_tristate_oe[7]_i_9_5 ;
  wire \EX_MEM_tristate_oe[8]_i_26_0 ;
  wire \EX_MEM_tristate_oe[8]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_4 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_17_n_1 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_17_n_2 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_17_n_3 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_21_n_1 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_21_n_2 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_21_n_3 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_32_n_0 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_32_n_1 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_32_n_2 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_32_n_3 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_41_n_0 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_41_n_1 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_41_n_2 ;
  wire \EX_MEM_tristate_oe_reg[0]_i_41_n_3 ;
  wire \EX_MEM_tristate_oe_reg[14] ;
  wire \EX_MEM_tristate_oe_reg[15] ;
  wire \EX_MEM_tristate_oe_reg[16] ;
  wire \EX_MEM_tristate_oe_reg[16]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe_reg[16]_i_9_n_1 ;
  wire \EX_MEM_tristate_oe_reg[16]_i_9_n_2 ;
  wire \EX_MEM_tristate_oe_reg[16]_i_9_n_3 ;
  wire \EX_MEM_tristate_oe_reg[17] ;
  wire \EX_MEM_tristate_oe_reg[18] ;
  wire \EX_MEM_tristate_oe_reg[19] ;
  wire \EX_MEM_tristate_oe_reg[19]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe_reg[19]_i_9_n_1 ;
  wire \EX_MEM_tristate_oe_reg[19]_i_9_n_2 ;
  wire \EX_MEM_tristate_oe_reg[19]_i_9_n_3 ;
  wire \EX_MEM_tristate_oe_reg[21] ;
  wire \EX_MEM_tristate_oe_reg[22]_i_10_n_1 ;
  wire \EX_MEM_tristate_oe_reg[22]_i_10_n_2 ;
  wire \EX_MEM_tristate_oe_reg[22]_i_10_n_3 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_12 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_9_n_1 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_9_n_2 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_9_n_3 ;
  wire ForwardA1;
  wire \ID_EX_ctrl_reg[7]_tristate_oe ;
  wire \ID_EX_reg[3]_tristate_oe[0] ;
  wire \ID_EX_reg[3]_tristate_oe[14] ;
  wire \ID_EX_reg[3]_tristate_oe[15] ;
  wire \ID_EX_reg[3]_tristate_oe[16] ;
  wire \ID_EX_reg[3]_tristate_oe[18] ;
  wire \ID_EX_reg[3]_tristate_oe[19] ;
  wire \ID_EX_reg[3]_tristate_oe[1] ;
  wire \ID_EX_reg[3]_tristate_oe[20] ;
  wire \ID_EX_reg[3]_tristate_oe[21] ;
  wire \ID_EX_reg[3]_tristate_oe[22] ;
  wire \ID_EX_reg[3]_tristate_oe[23] ;
  wire \ID_EX_reg[3]_tristate_oe[24] ;
  wire \ID_EX_reg[3]_tristate_oe[24]_0 ;
  wire \ID_EX_reg[3]_tristate_oe[26] ;
  wire \ID_EX_reg[3]_tristate_oe[2] ;
  wire [29:0]\ID_EX_reg[3]_tristate_oe[30] ;
  wire [13:0]\ID_EX_reg[3]_tristate_oe[30]_0 ;
  wire \ID_EX_reg[3]_tristate_oe[31] ;
  wire \ID_EX_reg[3]_tristate_oe[3] ;
  wire \ID_EX_reg[3]_tristate_oe[4] ;
  wire \ID_EX_reg[3]_tristate_oe[4]_0 ;
  wire \ID_EX_reg[3]_tristate_oe[5] ;
  wire \ID_EX_reg[3]_tristate_oe[6] ;
  wire \ID_EX_reg[3]_tristate_oe[7] ;
  wire \ID_EX_reg[3]_tristate_oe[8] ;
  wire \ID_EX_reg[4]_tristate_oe[22] ;
  wire \ID_EX_reg[4]_tristate_oe[23] ;
  wire \ID_EX_reg[4]_tristate_oe[24] ;
  wire \ID_EX_reg[4]_tristate_oe[24]_0 ;
  wire \ID_EX_reg[4]_tristate_oe[25] ;
  wire \ID_EX_reg[4]_tristate_oe[25]_0 ;
  wire \ID_EX_reg[4]_tristate_oe[26] ;
  wire \ID_EX_reg[4]_tristate_oe[26]_0 ;
  wire \ID_EX_reg[4]_tristate_oe[26]_1 ;
  wire \ID_EX_reg[4]_tristate_oe[27] ;
  wire \ID_EX_reg[4]_tristate_oe[27]_0 ;
  wire \ID_EX_reg[4]_tristate_oe[27]_1 ;
  wire \ID_EX_reg[4]_tristate_oe[28] ;
  wire \ID_EX_reg[4]_tristate_oe[28]_0 ;
  wire \ID_EX_reg[4]_tristate_oe[28]_1 ;
  wire \ID_EX_reg[4]_tristate_oe[28]_2 ;
  wire \ID_EX_reg[4]_tristate_oe[29] ;
  wire \ID_EX_reg[4]_tristate_oe[29]_0 ;
  wire \ID_EX_reg[4]_tristate_oe[2] ;
  wire [6:0]\ID_EX_reg[4]_tristate_oe[30] ;
  wire \ID_EX_reg[4]_tristate_oe[30]_0 ;
  wire \ID_EX_reg[4]_tristate_oe[30]_1 ;
  wire \ID_EX_reg[4]_tristate_oe[30]_2 ;
  wire \ID_EX_reg[4]_tristate_oe[30]_3 ;
  wire \ID_EX_reg[4]_tristate_oe[31] ;
  wire \ID_EX_reg[4]_tristate_oe[31]_0 ;
  wire \ID_EX_reg[4]_tristate_oe[31]_1 ;
  wire \ID_EX_reg[4]_tristate_oe[31]_2 ;
  wire \ID_EX_reg[4]_tristate_oe[5] ;
  wire [0:0]O;
  wire [31:0]Q;
  wire [1:0]Result_1_0;
  wire clk1_BUFG;
  wire [4:0]data2;
  wire \exception_intr_address_in_tristate_oe_reg[0] ;
  wire [2:0]inp2;
  wire [24:0]inp_A_final;
  wire [17:0]inp_B_final;
  wire [1:0]p_1_in;
  wire [1:1]pc0__60;
  wire pc0_carry__0_n_0;
  wire pc0_carry__0_n_1;
  wire pc0_carry__0_n_2;
  wire pc0_carry__0_n_3;
  wire pc0_carry__1_n_0;
  wire pc0_carry__1_n_1;
  wire pc0_carry__1_n_2;
  wire pc0_carry__1_n_3;
  wire pc0_carry__2_n_0;
  wire pc0_carry__2_n_1;
  wire pc0_carry__2_n_2;
  wire pc0_carry__2_n_3;
  wire pc0_carry__3_n_0;
  wire pc0_carry__3_n_1;
  wire pc0_carry__3_n_2;
  wire pc0_carry__3_n_3;
  wire pc0_carry__4_n_0;
  wire pc0_carry__4_n_1;
  wire pc0_carry__4_n_2;
  wire pc0_carry__4_n_3;
  wire pc0_carry__5_n_0;
  wire pc0_carry__5_n_1;
  wire pc0_carry__5_n_2;
  wire pc0_carry__5_n_3;
  wire pc0_carry__6_n_2;
  wire pc0_carry__6_n_3;
  wire pc0_carry_i_1_n_0;
  wire pc0_carry_n_0;
  wire pc0_carry_n_1;
  wire pc0_carry_n_2;
  wire pc0_carry_n_3;
  wire \pc[11]_i_10_n_0 ;
  wire \pc[11]_i_11_n_0 ;
  wire \pc[11]_i_4_n_0 ;
  wire \pc[11]_i_5_n_0 ;
  wire \pc[11]_i_6_n_0 ;
  wire \pc[11]_i_7_n_0 ;
  wire \pc[11]_i_8_n_0 ;
  wire \pc[11]_i_9_n_0 ;
  wire \pc[15]_i_10_n_0 ;
  wire \pc[15]_i_11_n_0 ;
  wire \pc[15]_i_4_n_0 ;
  wire \pc[15]_i_5_n_0 ;
  wire \pc[15]_i_6_n_0 ;
  wire \pc[15]_i_7_n_0 ;
  wire \pc[15]_i_8_n_0 ;
  wire \pc[15]_i_9_n_0 ;
  wire \pc[19]_i_10_n_0 ;
  wire \pc[19]_i_11_n_0 ;
  wire \pc[19]_i_14_0 ;
  wire \pc[19]_i_15_0 ;
  wire \pc[19]_i_18_n_0 ;
  wire \pc[19]_i_19_n_0 ;
  wire \pc[19]_i_4_n_0 ;
  wire \pc[19]_i_5_n_0 ;
  wire \pc[19]_i_6_n_0 ;
  wire \pc[19]_i_7_n_0 ;
  wire \pc[19]_i_8_n_0 ;
  wire \pc[19]_i_9_n_0 ;
  wire \pc[23]_i_10_n_0 ;
  wire \pc[23]_i_11_n_0 ;
  wire \pc[23]_i_13_0 ;
  wire \pc[23]_i_15_0 ;
  wire \pc[23]_i_17_n_0 ;
  wire \pc[23]_i_19_n_0 ;
  wire \pc[23]_i_4_n_0 ;
  wire \pc[23]_i_5_n_0 ;
  wire \pc[23]_i_6_n_0 ;
  wire \pc[23]_i_7_n_0 ;
  wire \pc[23]_i_8_n_0 ;
  wire \pc[23]_i_9_n_0 ;
  wire \pc[27]_i_10_n_0 ;
  wire \pc[27]_i_11_n_0 ;
  wire \pc[27]_i_15_0 ;
  wire \pc[27]_i_19_n_0 ;
  wire \pc[27]_i_4_n_0 ;
  wire \pc[27]_i_5_n_0 ;
  wire \pc[27]_i_6_n_0 ;
  wire \pc[27]_i_7_n_0 ;
  wire \pc[27]_i_8_n_0 ;
  wire \pc[27]_i_9_n_0 ;
  wire \pc[31]_i_100_n_0 ;
  wire \pc[31]_i_101_n_0 ;
  wire \pc[31]_i_102_n_0 ;
  wire \pc[31]_i_103_n_0 ;
  wire \pc[31]_i_104_n_0 ;
  wire \pc[31]_i_105_n_0 ;
  wire \pc[31]_i_106_n_0 ;
  wire \pc[31]_i_107_n_0 ;
  wire \pc[31]_i_108_n_0 ;
  wire \pc[31]_i_109_0 ;
  wire \pc[31]_i_109_1 ;
  wire \pc[31]_i_109_n_0 ;
  wire \pc[31]_i_10_n_0 ;
  wire \pc[31]_i_110_n_0 ;
  wire \pc[31]_i_111_n_0 ;
  wire \pc[31]_i_112_n_0 ;
  wire \pc[31]_i_113_n_0 ;
  wire \pc[31]_i_114_n_0 ;
  wire \pc[31]_i_115_n_0 ;
  wire \pc[31]_i_116_n_0 ;
  wire \pc[31]_i_117_n_0 ;
  wire \pc[31]_i_118_n_0 ;
  wire \pc[31]_i_119_n_0 ;
  wire \pc[31]_i_11_n_0 ;
  wire \pc[31]_i_120_n_0 ;
  wire \pc[31]_i_121_n_0 ;
  wire \pc[31]_i_122_n_0 ;
  wire \pc[31]_i_123_n_0 ;
  wire \pc[31]_i_124_n_0 ;
  wire \pc[31]_i_125_n_0 ;
  wire \pc[31]_i_126_n_0 ;
  wire \pc[31]_i_127_n_0 ;
  wire \pc[31]_i_128_n_0 ;
  wire \pc[31]_i_129_n_0 ;
  wire \pc[31]_i_12_n_0 ;
  wire \pc[31]_i_130_n_0 ;
  wire \pc[31]_i_131_n_0 ;
  wire \pc[31]_i_132_n_0 ;
  wire \pc[31]_i_133_n_0 ;
  wire \pc[31]_i_134_n_0 ;
  wire \pc[31]_i_136_n_0 ;
  wire \pc[31]_i_137_n_0 ;
  wire \pc[31]_i_138_n_0 ;
  wire \pc[31]_i_13_n_0 ;
  wire [6:0]\pc[31]_i_14_0 ;
  wire \pc[31]_i_14_1 ;
  wire \pc[31]_i_14_n_0 ;
  wire \pc[31]_i_15_n_0 ;
  wire \pc[31]_i_16_n_0 ;
  wire \pc[31]_i_18_0 ;
  wire \pc[31]_i_18_1 ;
  wire \pc[31]_i_18_2 ;
  wire \pc[31]_i_18_3 ;
  wire \pc[31]_i_18_4 ;
  wire \pc[31]_i_18_5 ;
  wire \pc[31]_i_18_6 ;
  wire \pc[31]_i_18_n_0 ;
  wire \pc[31]_i_19_0 ;
  wire \pc[31]_i_19_1 ;
  wire \pc[31]_i_19_2 ;
  wire \pc[31]_i_19_3 ;
  wire \pc[31]_i_19_4 ;
  wire \pc[31]_i_19_5 ;
  wire \pc[31]_i_19_6 ;
  wire \pc[31]_i_19_n_0 ;
  wire \pc[31]_i_1_n_0 ;
  wire \pc[31]_i_20_n_0 ;
  wire \pc[31]_i_21_0 ;
  wire \pc[31]_i_21_1 ;
  wire \pc[31]_i_21_2 ;
  wire \pc[31]_i_21_3 ;
  wire \pc[31]_i_21_4 ;
  wire \pc[31]_i_21_5 ;
  wire \pc[31]_i_21_6 ;
  wire \pc[31]_i_21_7 ;
  wire \pc[31]_i_21_n_0 ;
  wire \pc[31]_i_22_0 ;
  wire \pc[31]_i_22_1 ;
  wire \pc[31]_i_22_2 ;
  wire \pc[31]_i_22_3 ;
  wire \pc[31]_i_22_4 ;
  wire \pc[31]_i_22_5 ;
  wire \pc[31]_i_22_6 ;
  wire \pc[31]_i_22_n_0 ;
  wire \pc[31]_i_23_0 ;
  wire \pc[31]_i_23_1 ;
  wire \pc[31]_i_23_2 ;
  wire \pc[31]_i_23_3 ;
  wire \pc[31]_i_23_4 ;
  wire \pc[31]_i_23_n_0 ;
  wire \pc[31]_i_26_0 ;
  wire \pc[31]_i_28_0 ;
  wire \pc[31]_i_29_0 ;
  wire \pc[31]_i_29_1 ;
  wire \pc[31]_i_29_2 ;
  wire \pc[31]_i_29_3 ;
  wire \pc[31]_i_29_n_0 ;
  wire \pc[31]_i_30_0 ;
  wire \pc[31]_i_30_1 ;
  wire \pc[31]_i_31_0 ;
  wire \pc[31]_i_31_1 ;
  wire \pc[31]_i_32_0 ;
  wire \pc[31]_i_32_1 ;
  wire \pc[31]_i_33_0 ;
  wire \pc[31]_i_33_1 ;
  wire \pc[31]_i_33_2 ;
  wire \pc[31]_i_33_n_0 ;
  wire \pc[31]_i_34_0 ;
  wire \pc[31]_i_34_1 ;
  wire \pc[31]_i_34_2 ;
  wire \pc[31]_i_34_3 ;
  wire \pc[31]_i_34_n_0 ;
  wire \pc[31]_i_35_0 ;
  wire \pc[31]_i_35_n_0 ;
  wire \pc[31]_i_36_0 ;
  wire \pc[31]_i_36_1 ;
  wire \pc[31]_i_37_0 ;
  wire \pc[31]_i_37_1 ;
  wire \pc[31]_i_38_0 ;
  wire \pc[31]_i_38_1 ;
  wire \pc[31]_i_39_0 ;
  wire \pc[31]_i_39_1 ;
  wire [4:0]\pc[31]_i_3_0 ;
  wire \pc[31]_i_3_1 ;
  wire \pc[31]_i_40_0 ;
  wire \pc[31]_i_40_1 ;
  wire \pc[31]_i_41_0 ;
  wire \pc[31]_i_41_1 ;
  wire \pc[31]_i_42_0 ;
  wire \pc[31]_i_42_1 ;
  wire \pc[31]_i_43_0 ;
  wire \pc[31]_i_43_1 ;
  wire \pc[31]_i_47_n_0 ;
  wire \pc[31]_i_49_n_0 ;
  wire \pc[31]_i_50_0 ;
  wire \pc[31]_i_50_n_0 ;
  wire \pc[31]_i_51_n_0 ;
  wire \pc[31]_i_52_n_0 ;
  wire \pc[31]_i_53_n_0 ;
  wire \pc[31]_i_54_0 ;
  wire \pc[31]_i_54_1 ;
  wire \pc[31]_i_54_n_0 ;
  wire \pc[31]_i_55_n_0 ;
  wire \pc[31]_i_56_n_0 ;
  wire \pc[31]_i_57_n_0 ;
  wire \pc[31]_i_58_n_0 ;
  wire \pc[31]_i_59_n_0 ;
  wire \pc[31]_i_60_0 ;
  wire \pc[31]_i_60_n_0 ;
  wire \pc[31]_i_61_n_0 ;
  wire \pc[31]_i_62_n_0 ;
  wire \pc[31]_i_63_n_0 ;
  wire \pc[31]_i_64_n_0 ;
  wire \pc[31]_i_65_0 ;
  wire \pc[31]_i_65_1 ;
  wire \pc[31]_i_65_n_0 ;
  wire \pc[31]_i_66_0 ;
  wire \pc[31]_i_66_1 ;
  wire \pc[31]_i_66_2 ;
  wire \pc[31]_i_66_3 ;
  wire \pc[31]_i_66_n_0 ;
  wire \pc[31]_i_67_n_0 ;
  wire \pc[31]_i_68_n_0 ;
  wire \pc[31]_i_69_0 ;
  wire \pc[31]_i_69_1 ;
  wire \pc[31]_i_69_n_0 ;
  wire \pc[31]_i_6_n_0 ;
  wire \pc[31]_i_70_0 ;
  wire \pc[31]_i_70_n_0 ;
  wire \pc[31]_i_71_n_0 ;
  wire \pc[31]_i_72_0 ;
  wire \pc[31]_i_72_n_0 ;
  wire \pc[31]_i_73_n_0 ;
  wire \pc[31]_i_74_0 ;
  wire \pc[31]_i_74_n_0 ;
  wire \pc[31]_i_75_n_0 ;
  wire \pc[31]_i_76_n_0 ;
  wire \pc[31]_i_77_n_0 ;
  wire \pc[31]_i_78_n_0 ;
  wire \pc[31]_i_79_n_0 ;
  wire \pc[31]_i_7_n_0 ;
  wire \pc[31]_i_80_n_0 ;
  wire \pc[31]_i_81_n_0 ;
  wire \pc[31]_i_82_n_0 ;
  wire \pc[31]_i_83_n_0 ;
  wire \pc[31]_i_84_n_0 ;
  wire \pc[31]_i_85_n_0 ;
  wire \pc[31]_i_88_n_0 ;
  wire \pc[31]_i_89_n_0 ;
  wire \pc[31]_i_8_0 ;
  wire \pc[31]_i_8_1 ;
  wire \pc[31]_i_8_10 ;
  wire \pc[31]_i_8_11 ;
  wire \pc[31]_i_8_12 ;
  wire \pc[31]_i_8_2 ;
  wire [5:0]\pc[31]_i_8_3 ;
  wire \pc[31]_i_8_4 ;
  wire \pc[31]_i_8_5 ;
  wire \pc[31]_i_8_6 ;
  wire \pc[31]_i_8_7 ;
  wire \pc[31]_i_8_8 ;
  wire \pc[31]_i_8_9 ;
  wire \pc[31]_i_90_n_0 ;
  wire \pc[31]_i_91_n_0 ;
  wire \pc[31]_i_92_n_0 ;
  wire \pc[31]_i_93_n_0 ;
  wire \pc[31]_i_94_n_0 ;
  wire \pc[31]_i_95_n_0 ;
  wire \pc[31]_i_96_n_0 ;
  wire \pc[31]_i_97_n_0 ;
  wire \pc[31]_i_98_n_0 ;
  wire \pc[31]_i_99_n_0 ;
  wire \pc[31]_i_9_n_0 ;
  wire \pc[3]_i_10_n_0 ;
  wire \pc[3]_i_11_n_0 ;
  wire \pc[3]_i_4_n_0 ;
  wire \pc[3]_i_5_n_0 ;
  wire \pc[3]_i_6_n_0 ;
  wire \pc[3]_i_7_n_0 ;
  wire \pc[3]_i_8_n_0 ;
  wire \pc[3]_i_9_n_0 ;
  wire \pc[7]_i_10_n_0 ;
  wire \pc[7]_i_11_n_0 ;
  wire \pc[7]_i_4_n_0 ;
  wire \pc[7]_i_5_n_0 ;
  wire \pc[7]_i_6_n_0 ;
  wire \pc[7]_i_7_n_0 ;
  wire \pc[7]_i_8_n_0 ;
  wire \pc[7]_i_9_n_0 ;
  wire \pc_reg[11]_i_3_0 ;
  wire \pc_reg[11]_i_3_1 ;
  wire \pc_reg[11]_i_3_2 ;
  wire \pc_reg[11]_i_3_3 ;
  wire \pc_reg[11]_i_3_n_0 ;
  wire \pc_reg[11]_i_3_n_1 ;
  wire \pc_reg[11]_i_3_n_2 ;
  wire \pc_reg[11]_i_3_n_3 ;
  wire \pc_reg[15]_i_3_0 ;
  wire \pc_reg[15]_i_3_1 ;
  wire \pc_reg[15]_i_3_2 ;
  wire \pc_reg[15]_i_3_n_0 ;
  wire \pc_reg[15]_i_3_n_1 ;
  wire \pc_reg[15]_i_3_n_2 ;
  wire \pc_reg[15]_i_3_n_3 ;
  wire \pc_reg[19]_i_3_n_0 ;
  wire \pc_reg[19]_i_3_n_1 ;
  wire \pc_reg[19]_i_3_n_2 ;
  wire \pc_reg[19]_i_3_n_3 ;
  wire [1:0]\pc_reg[1]_0 ;
  wire \pc_reg[1]_1 ;
  wire \pc_reg[23]_i_3_n_0 ;
  wire \pc_reg[23]_i_3_n_1 ;
  wire \pc_reg[23]_i_3_n_2 ;
  wire \pc_reg[23]_i_3_n_3 ;
  wire \pc_reg[27]_i_3_0 ;
  wire \pc_reg[27]_i_3_1 ;
  wire \pc_reg[27]_i_3_n_0 ;
  wire \pc_reg[27]_i_3_n_1 ;
  wire \pc_reg[27]_i_3_n_2 ;
  wire \pc_reg[27]_i_3_n_3 ;
  wire [29:0]\pc_reg[31]_0 ;
  wire [28:0]\pc_reg[31]_i_5_0 ;
  wire \pc_reg[31]_i_5_1 ;
  wire \pc_reg[31]_i_5_2 ;
  wire [24:0]\pc_reg[31]_i_5_3 ;
  wire \pc_reg[31]_i_5_n_1 ;
  wire \pc_reg[31]_i_5_n_2 ;
  wire \pc_reg[31]_i_5_n_3 ;
  wire \pc_reg[3]_i_3_0 ;
  wire \pc_reg[3]_i_3_1 ;
  wire \pc_reg[3]_i_3_2 ;
  wire \pc_reg[3]_i_3_n_0 ;
  wire \pc_reg[3]_i_3_n_1 ;
  wire \pc_reg[3]_i_3_n_2 ;
  wire \pc_reg[3]_i_3_n_3 ;
  wire \pc_reg[7]_i_3_0 ;
  wire \pc_reg[7]_i_3_1 ;
  wire \pc_reg[7]_i_3_2 ;
  wire \pc_reg[7]_i_3_n_0 ;
  wire \pc_reg[7]_i_3_n_1 ;
  wire \pc_reg[7]_i_3_n_2 ;
  wire \pc_reg[7]_i_3_n_3 ;
  wire rst_IBUF;
  wire [13:0]temp1;
  wire [3:0]\NLW_EX_MEM_tristate_oe_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_EX_MEM_tristate_oe_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_EX_MEM_tristate_oe_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_EX_MEM_tristate_oe_reg[0]_i_41_O_UNCONNECTED ;
  wire [3:3]\NLW_EX_MEM_tristate_oe_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]NLW_pc0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_pc0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_pc_reg[31]_i_5_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \EX_MEM_tristate_oe[0]_i_10 
       (.I0(ALU_SEL[0]),
        .I1(inp_B_final[17]),
        .I2(\EX_MEM_tristate_oe[0]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAAAEAAAAAAAAA)) 
    \EX_MEM_tristate_oe[0]_i_11 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[22]_i_8_0 [0]),
        .I3(ALU_SEL[0]),
        .I4(\EX/alu/data8 ),
        .I5(ALU_SEL[2]),
        .O(\EX_MEM_tristate_oe[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[0]_i_13 
       (.I0(inp_A_final[0]),
        .I1(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .O(\EX_MEM_tristate_oe[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[0]_i_14 
       (.I0(\EX_MEM_tristate_oe[1]_i_18_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[2]_i_34_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[0]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFFFEEEF)) 
    \EX_MEM_tristate_oe[0]_i_15 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\EX/alu/data8 ),
        .I3(inp_A_final[24]),
        .I4(inp_B_final[17]),
        .I5(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h54045555FFFFFFFF)) 
    \EX_MEM_tristate_oe[0]_i_16 
       (.I0(\EX_MEM_tristate_oe[0]_i_19_n_0 ),
        .I1(\EX_MEM_tristate_oe[0]_i_20_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[1]_i_18_n_0 ),
        .I4(ALU_SEL[0]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[0]_i_18 
       (.I0(\ID_EX_reg[4]_tristate_oe[28]_0 ),
        .I1(inp_B_final[2]),
        .I2(\EX_MEM_tristate_oe[2]_i_32_n_0 ),
        .I3(inp_B_final[3]),
        .I4(\EX_MEM_tristate_oe[0]_i_30_n_0 ),
        .O(\EX_MEM_tristate_oe[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF00FF01FF00FFF1F)) 
    \EX_MEM_tristate_oe[0]_i_19 
       (.I0(inp_A_final[0]),
        .I1(inp_B_final[0]),
        .I2(ALU_SEL[2]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[0]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \EX_MEM_tristate_oe[0]_i_2 
       (.I0(\EX_MEM_tristate_oe[0]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe[0]_i_4_n_0 ),
        .I2(\EX_MEM_tristate_oe[0]_i_5_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[0]_i_6_n_0 ),
        .I5(\EX_MEM_tristate_oe[0]_i_7_n_0 ),
        .O(Result_1_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[0]_i_20 
       (.I0(\ID_EX_reg[4]_tristate_oe[30]_0 ),
        .I1(\ID_EX_reg[4]_tristate_oe[26] ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[28]_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[0]_i_31_n_0 ),
        .O(\EX_MEM_tristate_oe[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_22 
       (.I0(inp_A_final[24]),
        .I1(inp_B_final[17]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [13]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .O(\EX_MEM_tristate_oe[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_23 
       (.I0(inp_A_final[23]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [12]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [11]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .O(\EX_MEM_tristate_oe[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_24 
       (.I0(inp_A_final[22]),
        .I1(inp_B_final[16]),
        .I2(inp_B_final[15]),
        .I3(inp_A_final[21]),
        .O(\EX_MEM_tristate_oe[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_25 
       (.I0(inp_A_final[20]),
        .I1(inp_B_final[14]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [10]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .O(\EX_MEM_tristate_oe[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_26 
       (.I0(inp_A_final[24]),
        .I1(inp_B_final[17]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [13]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .O(\EX_MEM_tristate_oe[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_27 
       (.I0(inp_A_final[23]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [12]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [11]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .O(\EX_MEM_tristate_oe[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_28 
       (.I0(inp_A_final[22]),
        .I1(inp_B_final[16]),
        .I2(inp_B_final[15]),
        .I3(inp_A_final[21]),
        .O(\EX_MEM_tristate_oe[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_29 
       (.I0(inp_A_final[20]),
        .I1(inp_B_final[14]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [10]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .O(\EX_MEM_tristate_oe[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40555555)) 
    \EX_MEM_tristate_oe[0]_i_3 
       (.I0(\EX_MEM_tristate_oe[0]_i_8_n_0 ),
        .I1(\pc[31]_i_34_0 ),
        .I2(\EX_MEM_tristate_oe[0]_i_9_n_0 ),
        .I3(\EX_MEM_tristate_oe[0]_i_10_n_0 ),
        .I4(ALU_SEL[1]),
        .I5(\EX_MEM_tristate_oe[0]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[0]_i_30 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[0]),
        .O(\EX_MEM_tristate_oe[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[0]_i_31 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .I1(inp_A_final[8]),
        .I2(inp_B_final[3]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[0]),
        .O(\EX_MEM_tristate_oe[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_33 
       (.I0(inp_A_final[19]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [9]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [8]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .O(\EX_MEM_tristate_oe[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_34 
       (.I0(inp_A_final[18]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [7]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [6]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .O(\EX_MEM_tristate_oe[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_35 
       (.I0(inp_A_final[17]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [5]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [4]),
        .I3(inp_A_final[16]),
        .O(\EX_MEM_tristate_oe[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_36 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [3]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [2]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .O(\EX_MEM_tristate_oe[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_37 
       (.I0(inp_A_final[19]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [9]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [8]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .O(\EX_MEM_tristate_oe[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_38 
       (.I0(inp_A_final[18]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [7]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [6]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .O(\EX_MEM_tristate_oe[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_39 
       (.I0(inp_A_final[17]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [5]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [4]),
        .I3(inp_A_final[16]),
        .O(\EX_MEM_tristate_oe[0]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    \EX_MEM_tristate_oe[0]_i_4 
       (.I0(ALU_SEL[0]),
        .I1(inp_B_final[0]),
        .I2(inp_A_final[0]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[2]),
        .O(\EX_MEM_tristate_oe[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_40 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [3]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [2]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .O(\EX_MEM_tristate_oe[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_42 
       (.I0(inp_A_final[15]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [1]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [0]),
        .I3(inp_A_final[14]),
        .O(\EX_MEM_tristate_oe[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_43 
       (.I0(inp_A_final[13]),
        .I1(inp_B_final[13]),
        .I2(inp_B_final[12]),
        .I3(inp_A_final[12]),
        .O(\EX_MEM_tristate_oe[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_44 
       (.I0(inp_A_final[11]),
        .I1(inp_B_final[11]),
        .I2(inp_B_final[10]),
        .I3(inp_A_final[10]),
        .O(\EX_MEM_tristate_oe[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_45 
       (.I0(inp_A_final[9]),
        .I1(inp_B_final[9]),
        .I2(inp_B_final[8]),
        .I3(inp_A_final[8]),
        .O(\EX_MEM_tristate_oe[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_46 
       (.I0(inp_A_final[15]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [1]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [0]),
        .I3(inp_A_final[14]),
        .O(\EX_MEM_tristate_oe[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_47 
       (.I0(inp_A_final[13]),
        .I1(inp_B_final[13]),
        .I2(inp_B_final[12]),
        .I3(inp_A_final[12]),
        .O(\EX_MEM_tristate_oe[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_48 
       (.I0(inp_A_final[11]),
        .I1(inp_B_final[11]),
        .I2(inp_B_final[10]),
        .I3(inp_A_final[10]),
        .O(\EX_MEM_tristate_oe[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_49 
       (.I0(inp_A_final[9]),
        .I1(inp_B_final[9]),
        .I2(inp_B_final[8]),
        .I3(inp_A_final[8]),
        .O(\EX_MEM_tristate_oe[0]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[0]_i_5 
       (.I0(inp_B_final[0]),
        .I1(inp_A_final[0]),
        .O(\EX_MEM_tristate_oe[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_50 
       (.I0(inp_A_final[7]),
        .I1(inp_B_final[7]),
        .I2(inp_B_final[6]),
        .I3(inp_A_final[6]),
        .O(\EX_MEM_tristate_oe[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_51 
       (.I0(inp_A_final[5]),
        .I1(inp_B_final[5]),
        .I2(inp_B_final[4]),
        .I3(inp_A_final[4]),
        .O(\EX_MEM_tristate_oe[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_52 
       (.I0(inp_A_final[3]),
        .I1(inp_B_final[3]),
        .I2(inp_B_final[2]),
        .I3(inp_A_final[2]),
        .O(\EX_MEM_tristate_oe[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \EX_MEM_tristate_oe[0]_i_53 
       (.I0(inp_A_final[1]),
        .I1(inp_B_final[1]),
        .I2(inp_B_final[0]),
        .I3(inp_A_final[0]),
        .O(\EX_MEM_tristate_oe[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_54 
       (.I0(inp_A_final[7]),
        .I1(inp_B_final[7]),
        .I2(inp_B_final[6]),
        .I3(inp_A_final[6]),
        .O(\EX_MEM_tristate_oe[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_55 
       (.I0(inp_A_final[5]),
        .I1(inp_B_final[5]),
        .I2(inp_B_final[4]),
        .I3(inp_A_final[4]),
        .O(\EX_MEM_tristate_oe[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_56 
       (.I0(inp_B_final[3]),
        .I1(inp_A_final[3]),
        .I2(inp_B_final[2]),
        .I3(inp_A_final[2]),
        .O(\EX_MEM_tristate_oe[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM_tristate_oe[0]_i_57 
       (.I0(inp_B_final[1]),
        .I1(inp_A_final[1]),
        .I2(inp_A_final[0]),
        .I3(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[0]_i_6 
       (.I0(\pc[31]_i_66_0 ),
        .I1(\EX_MEM_tristate_oe[0]_i_13_n_0 ),
        .I2(inp_B_final[17]),
        .I3(inp_A_final[24]),
        .I4(\pc[31]_i_34_0 ),
        .I5(\EX_MEM_tristate_oe[0]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000AEEE)) 
    \EX_MEM_tristate_oe[0]_i_7 
       (.I0(\EX_MEM_tristate_oe[0]_i_15_n_0 ),
        .I1(\EX_MEM_tristate_oe[0]_i_10_n_0 ),
        .I2(\pc[31]_i_29_1 ),
        .I3(\EX_MEM_tristate_oe[0]_i_14_n_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00170F17)) 
    \EX_MEM_tristate_oe[0]_i_8 
       (.I0(inp_A_final[0]),
        .I1(inp_B_final[0]),
        .I2(ALU_SEL[0]),
        .I3(ALU_SEL[1]),
        .I4(data2[0]),
        .I5(ALU_SEL[2]),
        .O(\EX_MEM_tristate_oe[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \EX_MEM_tristate_oe[0]_i_9 
       (.I0(inp_B_final[1]),
        .I1(inp_B_final[0]),
        .I2(inp_A_final[0]),
        .I3(inp_B_final[4]),
        .I4(inp_B_final[2]),
        .I5(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[14]_i_11 
       (.I0(\EX_MEM_tristate_oe[15]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[14]_i_23_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_21_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[14]_i_14 
       (.I0(\EX_MEM_tristate_oe[14]_i_7 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[0]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[14]_i_7_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [0]));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \EX_MEM_tristate_oe[14]_i_21 
       (.I0(\EX_MEM_tristate_oe[16]_i_38_n_0 ),
        .I1(\ID_EX_reg[4]_tristate_oe[24]_0 ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[26]_1 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[30]_1 ),
        .O(\EX_MEM_tristate_oe[14]_i_23_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h0F00ACAC)) 
    \EX_MEM_tristate_oe[14]_i_23 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .I1(inp_A_final[14]),
        .I2(inp_B_final[4]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .I4(inp_B_final[3]),
        .O(\ID_EX_reg[4]_tristate_oe[30]_1 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[14]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\EX/alu/data13 [14]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe_reg[14] ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[20]_i_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[14]_i_6 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [0]),
        .I1(inp_A_final[14]),
        .O(\ID_EX_reg[3]_tristate_oe[14] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[15]_i_11 
       (.I0(\EX_MEM_tristate_oe[16]_i_27_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[15]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_21_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[15]_i_14 
       (.I0(\EX_MEM_tristate_oe[15]_i_7 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[1]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[15]_i_7_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[15]_i_19 
       (.I0(\ID_EX_reg[4]_tristate_oe[29] ),
        .I1(\ID_EX_reg[4]_tristate_oe[25] ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[27]_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[14]_i_9 ),
        .O(\EX_MEM_tristate_oe[15]_i_22 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[15]_i_21 
       (.I0(\EX_MEM_tristate_oe[16]_i_36_n_0 ),
        .I1(\ID_EX_reg[4]_tristate_oe[25]_0 ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[27]_1 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[14]_i_11_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[15]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\EX/alu/data13 [15]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe_reg[15] ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[20]_i_3_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[15]_i_6 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [1]),
        .I1(inp_A_final[15]),
        .O(\ID_EX_reg[3]_tristate_oe[15] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[16]_i_12 
       (.I0(\EX_MEM_tristate_oe[16]_i_26_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[16]_i_27_n_0 ),
        .O(\EX_MEM_tristate_oe[16]_i_27_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[16]_i_15 
       (.I0(\EX_MEM_tristate_oe[16]_i_7 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[2]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[16]_i_7_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[16]_i_16 
       (.I0(\pc_reg[31]_i_5_0 [13]),
        .I1(\pc[31]_i_3_1 ),
        .I2(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I3(\EX/inp1 [16]),
        .O(\ID_EX_reg[4]_tristate_oe[30] [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[16]_i_20 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [2]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .O(\EX_MEM_tristate_oe[16]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[16]_i_21 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [1]),
        .I1(inp_A_final[15]),
        .O(\EX_MEM_tristate_oe[16]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[16]_i_22 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [0]),
        .I1(inp_A_final[14]),
        .O(\EX_MEM_tristate_oe[16]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[16]_i_23 
       (.I0(inp_B_final[13]),
        .I1(inp_A_final[13]),
        .O(\EX_MEM_tristate_oe[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[16]_i_24 
       (.I0(\EX_MEM_tristate_oe[16]_i_33_n_0 ),
        .I1(\ID_EX_reg[4]_tristate_oe[27]_0 ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[29] ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[25] ),
        .O(\EX_MEM_tristate_oe[16]_i_34_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[16]_i_25 
       (.I0(\ID_EX_reg[4]_tristate_oe[30]_2 ),
        .I1(\ID_EX_reg[4]_tristate_oe[26]_0 ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[28]_1 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[16]_i_10 ),
        .O(\EX_MEM_tristate_oe[16]_i_35 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \EX_MEM_tristate_oe[16]_i_26 
       (.I0(\EX_MEM_tristate_oe[16]_i_36_n_0 ),
        .I1(\ID_EX_reg[4]_tristate_oe[25]_0 ),
        .I2(\EX_MEM_tristate_oe[19]_i_31_n_0 ),
        .I3(inp_B_final[2]),
        .I4(\ID_EX_reg[4]_tristate_oe[27]_1 ),
        .I5(inp_B_final[1]),
        .O(\EX_MEM_tristate_oe[16]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h505F505FC0C0CFCF)) 
    \EX_MEM_tristate_oe[16]_i_27 
       (.I0(\EX_MEM_tristate_oe[18]_i_25_n_0 ),
        .I1(\ID_EX_reg[4]_tristate_oe[26]_1 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[16]_i_38_n_0 ),
        .I4(\ID_EX_reg[4]_tristate_oe[24]_0 ),
        .I5(inp_B_final[2]),
        .O(\EX_MEM_tristate_oe[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[16]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\EX/alu/data13 [16]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe_reg[16] ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[20]_i_3_1 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \EX_MEM_tristate_oe[16]_i_30 
       (.I0(\EX_MEM_tristate_oe[16]_i_13 ),
        .I1(\EX_MEM_tristate_oe[16]_i_13_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[16]_i_13_1 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[16]_i_13_2 ),
        .O(\EX_MEM_tristate_oe[22]_i_54 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \EX_MEM_tristate_oe[16]_i_33 
       (.I0(inp_A_final[19]),
        .I1(inp_A_final[24]),
        .I2(inp_B_final[4]),
        .I3(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[16]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \EX_MEM_tristate_oe[16]_i_34 
       (.I0(inp_A_final[20]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[24]),
        .I3(inp_B_final[4]),
        .I4(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .O(\ID_EX_reg[4]_tristate_oe[25] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \EX_MEM_tristate_oe[16]_i_36 
       (.I0(inp_A_final[23]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[18]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[16]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \EX_MEM_tristate_oe[16]_i_37 
       (.I0(inp_A_final[20]),
        .I1(inp_B_final[3]),
        .I2(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .I3(inp_B_final[4]),
        .O(\ID_EX_reg[4]_tristate_oe[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \EX_MEM_tristate_oe[16]_i_38 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I1(inp_B_final[3]),
        .I2(inp_B_final[4]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .O(\EX_MEM_tristate_oe[16]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \EX_MEM_tristate_oe[16]_i_39 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .I1(inp_B_final[3]),
        .I2(inp_B_final[4]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .O(\ID_EX_reg[4]_tristate_oe[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[16]_i_6 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [2]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .O(\ID_EX_reg[3]_tristate_oe[16] ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \EX_MEM_tristate_oe[17]_i_10 
       (.I0(\EX_MEM_tristate_oe[16]_i_34_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[18]_i_22_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_22_n_0 ),
        .I4(\EX/alu/data13 [17]),
        .I5(\EX_MEM_tristate_oe_reg[17] ),
        .O(\EX_MEM_tristate_oe[17]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \EX_MEM_tristate_oe[17]_i_11 
       (.I0(inp_A_final[24]),
        .I1(inp_B_final[17]),
        .I2(\pc[31]_i_66_0 ),
        .O(\EX_MEM_tristate_oe[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hE200E200E2E2E200)) 
    \EX_MEM_tristate_oe[17]_i_12 
       (.I0(\EX_MEM_tristate_oe[16]_i_34_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[18]_i_22_0 ),
        .I3(\EX_MEM_tristate_oe[17]_i_19_n_0 ),
        .I4(\ID_EX_reg[3]_tristate_oe[24] ),
        .I5(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .O(\EX_MEM_tristate_oe[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \EX_MEM_tristate_oe[17]_i_13 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .I1(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .O(\EX_MEM_tristate_oe[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[17]_i_14 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [3]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .O(\EX_MEM_tristate_oe[17]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \EX_MEM_tristate_oe[17]_i_15 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [3]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .I2(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h515151FFFFFF51FF)) 
    \EX_MEM_tristate_oe[17]_i_16 
       (.I0(\EX_MEM_tristate_oe[17]_i_18_n_0 ),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[22]_i_52 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[22]_i_54 ),
        .O(\EX_MEM_tristate_oe[17]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \EX_MEM_tristate_oe[17]_i_18 
       (.I0(inp_B_final[17]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .I2(\pc[31]_i_66_0 ),
        .O(\EX_MEM_tristate_oe[17]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[17]_i_19 
       (.I0(inp_B_final[17]),
        .I1(\pc[31]_i_66_0 ),
        .O(\EX_MEM_tristate_oe[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \EX_MEM_tristate_oe[17]_i_2 
       (.I0(\EX_MEM_tristate_oe[17]_i_3_n_0 ),
        .I1(ALU_SEL[3]),
        .I2(\EX_MEM_tristate_oe[17]_i_4_n_0 ),
        .I3(\EX_MEM_tristate_oe_reg[17] ),
        .I4(\EX_MEM_tristate_oe[17]_i_5_n_0 ),
        .I5(\EX_MEM_tristate_oe[17]_i_6_n_0 ),
        .O(\EX_MEM_tristate_oe[17]_i_6_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005F5D)) 
    \EX_MEM_tristate_oe[17]_i_3 
       (.I0(\EX_MEM_tristate_oe[17]_i_7_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_6 ),
        .I2(\EX_MEM_tristate_oe[17]_i_8_n_0 ),
        .I3(\EX_MEM_tristate_oe[17]_i_9_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[17]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02AAFFFF02AA0000)) 
    \EX_MEM_tristate_oe[17]_i_4 
       (.I0(\pc[31]_i_30_0 ),
        .I1(\EX_MEM_tristate_oe[17]_i_11_n_0 ),
        .I2(\EX_MEM_tristate_oe[17]_i_12_n_0 ),
        .I3(\EX_MEM_tristate_oe[17]_i_13_n_0 ),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[17]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0151515101015101)) 
    \EX_MEM_tristate_oe[17]_i_5 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[17]_i_15_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[17]_i_16_n_0 ),
        .I5(data2[2]),
        .O(\EX_MEM_tristate_oe[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \EX_MEM_tristate_oe[17]_i_6 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[22]_i_8_0 [2]),
        .I3(ALU_SEL[2]),
        .O(\EX_MEM_tristate_oe[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    \EX_MEM_tristate_oe[17]_i_7 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[22]_i_52 ),
        .I3(inp_B_final[0]),
        .I4(\EX_MEM_tristate_oe[22]_i_54 ),
        .O(\EX_MEM_tristate_oe[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \EX_MEM_tristate_oe[17]_i_8 
       (.I0(\EX_MEM_tristate_oe[18]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[16]_i_26_n_0 ),
        .O(\EX_MEM_tristate_oe[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040404440)) 
    \EX_MEM_tristate_oe[17]_i_9 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[0]),
        .I2(\EX_MEM_tristate_oe[17]_i_18_n_0 ),
        .I3(\ID_EX_reg[3]_tristate_oe[24] ),
        .I4(\pc[31]_i_66_2 ),
        .I5(\pc[31]_i_66_1 ),
        .O(\EX_MEM_tristate_oe[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \EX_MEM_tristate_oe[18]_i_11 
       (.I0(\EX_MEM_tristate_oe[19]_i_28_n_0 ),
        .I1(\EX_MEM_tristate_oe[18]_i_21_n_0 ),
        .I2(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[3]_i_36_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[18]_i_14 
       (.I0(\EX_MEM_tristate_oe[18]_i_7 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[4]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[18]_i_7_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [4]));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \EX_MEM_tristate_oe[18]_i_19 
       (.I0(\EX_MEM_tristate_oe[20]_i_37_n_0 ),
        .I1(\ID_EX_reg[4]_tristate_oe[28]_1 ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[30]_2 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[26]_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_22_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \EX_MEM_tristate_oe[18]_i_20 
       (.I0(\EX_MEM_tristate_oe[18]_i_23_n_0 ),
        .I1(\EX_MEM_tristate_oe[18]_i_10 ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[5] ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[18]_i_10_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_52 ));
  LUT5 #(
    .INIT(32'hBB8B888B)) 
    \EX_MEM_tristate_oe[18]_i_21 
       (.I0(\EX_MEM_tristate_oe[20]_i_19_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\ID_EX_reg[4]_tristate_oe[26]_1 ),
        .I3(inp_B_final[2]),
        .I4(\EX_MEM_tristate_oe[18]_i_25_n_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \EX_MEM_tristate_oe[18]_i_22 
       (.I0(inp_A_final[21]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[24]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[16]),
        .O(\ID_EX_reg[4]_tristate_oe[26]_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \EX_MEM_tristate_oe[18]_i_23 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[11]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[3]),
        .O(\EX_MEM_tristate_oe[18]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h2230)) 
    \EX_MEM_tristate_oe[18]_i_24 
       (.I0(inp_A_final[21]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[16]),
        .I3(inp_B_final[3]),
        .O(\ID_EX_reg[4]_tristate_oe[26]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \EX_MEM_tristate_oe[18]_i_25 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .I1(inp_B_final[3]),
        .I2(inp_B_final[4]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .O(\EX_MEM_tristate_oe[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[18]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\EX/alu/data13 [18]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe_reg[18] ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[20]_i_3_2 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[18]_i_6 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [4]),
        .I1(inp_A_final[16]),
        .O(\ID_EX_reg[3]_tristate_oe[18] ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \EX_MEM_tristate_oe[19]_i_11 
       (.I0(\EX_MEM_tristate_oe[22]_i_41_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[20]_i_19_n_0 ),
        .I3(inp_B_final[0]),
        .I4(\EX_MEM_tristate_oe[19]_i_28_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_28_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[19]_i_15 
       (.I0(\EX_MEM_tristate_oe[19]_i_7 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[5]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[19]_i_7_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [5]));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[19]_i_20 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [6]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .O(\EX_MEM_tristate_oe[19]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[19]_i_21 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [5]),
        .I1(inp_A_final[17]),
        .O(\EX_MEM_tristate_oe[19]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[19]_i_22 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [4]),
        .I1(inp_A_final[16]),
        .O(\EX_MEM_tristate_oe[19]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[19]_i_23 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [3]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .O(\EX_MEM_tristate_oe[19]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \EX_MEM_tristate_oe[19]_i_28 
       (.I0(\EX_MEM_tristate_oe[19]_i_31_n_0 ),
        .I1(inp_B_final[2]),
        .I2(\ID_EX_reg[4]_tristate_oe[27]_1 ),
        .I3(\EX_MEM_tristate_oe[21]_i_20_n_0 ),
        .I4(inp_B_final[1]),
        .O(\EX_MEM_tristate_oe[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[19]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\EX/alu/data13 [19]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe_reg[19] ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[20]_i_3_4 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \EX_MEM_tristate_oe[19]_i_30 
       (.I0(inp_A_final[22]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[24]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[17]),
        .O(\ID_EX_reg[4]_tristate_oe[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \EX_MEM_tristate_oe[19]_i_31 
       (.I0(inp_A_final[24]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[19]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[19]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \EX_MEM_tristate_oe[19]_i_32 
       (.I0(inp_A_final[22]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[17]),
        .I3(inp_B_final[4]),
        .O(\ID_EX_reg[4]_tristate_oe[27]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[19]_i_6 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [5]),
        .I1(inp_A_final[17]),
        .O(\ID_EX_reg[3]_tristate_oe[19] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h0EF80E08)) 
    \EX_MEM_tristate_oe[1]_i_10 
       (.I0(inp_A_final[1]),
        .I1(inp_B_final[1]),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(data2[1]),
        .O(\EX_MEM_tristate_oe[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[1]_i_11 
       (.I0(inp_B_final[1]),
        .I1(inp_A_final[1]),
        .O(\EX_MEM_tristate_oe[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \EX_MEM_tristate_oe[1]_i_12 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[2]_i_37_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[1]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \EX_MEM_tristate_oe[1]_i_13 
       (.I0(\EX_MEM_tristate_oe[2]_i_37_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[1]_i_18_n_0 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[1]),
        .O(\EX_MEM_tristate_oe[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \EX_MEM_tristate_oe[1]_i_14 
       (.I0(\EX_MEM_tristate_oe[3]_i_56_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[2]_i_34_0 ),
        .I3(inp_B_final[0]),
        .I4(\EX_MEM_tristate_oe[1]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h1D111DDD)) 
    \EX_MEM_tristate_oe[1]_i_15 
       (.I0(\EX_MEM_tristate_oe[1]_i_18_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\ID_EX_reg[3]_tristate_oe[4] ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[2]_i_34_0 ),
        .O(\EX_MEM_tristate_oe[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \EX_MEM_tristate_oe[1]_i_16 
       (.I0(\EX_MEM_tristate_oe[29]_i_7 ),
        .I1(inp_B_final[1]),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[1]_i_7_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_11 ),
        .I5(inp_B_final[17]),
        .O(\EX_MEM_tristate_oe[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[1]_i_18 
       (.I0(\EX_MEM_tristate_oe[7]_i_9 ),
        .I1(\EX_MEM_tristate_oe[0]_i_16_1 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[0]_i_16_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[1]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[1]_i_19 
       (.I0(inp_A_final[20]),
        .I1(inp_A_final[9]),
        .I2(inp_B_final[3]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [1]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[1]),
        .O(\EX_MEM_tristate_oe[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFC00FD00FC00FDFD)) 
    \EX_MEM_tristate_oe[1]_i_2 
       (.I0(\EX_MEM_tristate_oe[1]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe[1]_i_4_n_0 ),
        .I2(\EX_MEM_tristate_oe[1]_i_5_n_0 ),
        .I3(\EX_MEM_tristate_oe[1]_i_6_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[1]_i_7_n_0 ),
        .O(Result_1_0[1]));
  LUT6 #(
    .INIT(64'h00000000BBBBFFBF)) 
    \EX_MEM_tristate_oe[1]_i_3 
       (.I0(\EX_MEM_tristate_oe[1]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_6 ),
        .I2(inp_B_final[17]),
        .I3(\EX_MEM_tristate_oe[1]_i_9_n_0 ),
        .I4(\pc[31]_i_29_1 ),
        .I5(\EX_MEM_tristate_oe[1]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[1]_i_4 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\EX_MEM_tristate_oe[22]_i_8_0 [1]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \EX_MEM_tristate_oe[1]_i_5 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\EX_MEM_tristate_oe[1]_i_11_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[1]_i_12_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\EX_MEM_tristate_oe[1]_i_13_n_0 ),
        .O(\EX_MEM_tristate_oe[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[1]_i_6 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[31]_i_3 [0]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[1]_i_14_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0C0F0D0F0C000D0F)) 
    \EX_MEM_tristate_oe[1]_i_7 
       (.I0(\pc[31]_i_29_1 ),
        .I1(\EX_MEM_tristate_oe[1]_i_15_n_0 ),
        .I2(\EX_MEM_tristate_oe[1]_i_16_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\EX_MEM_tristate_oe[1]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFBFFF0)) 
    \EX_MEM_tristate_oe[1]_i_8 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[0]),
        .I2(\EX_MEM_tristate_oe[29]_i_7 ),
        .I3(inp_B_final[1]),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[1]_i_7_0 ),
        .O(\EX_MEM_tristate_oe[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \EX_MEM_tristate_oe[1]_i_9 
       (.I0(inp_B_final[3]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[1]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \EX_MEM_tristate_oe[20]_i_10 
       (.I0(\EX_MEM_tristate_oe[20]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[21]_i_23_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_22_n_0 ),
        .I4(\EX/alu/data13 [20]),
        .I5(\EX_MEM_tristate_oe_reg[17] ),
        .O(\EX_MEM_tristate_oe[20]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[20]_i_12 
       (.I0(\pc_reg[31]_i_5_0 [17]),
        .I1(\pc[31]_i_3_1 ),
        .I2(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I3(\EX/inp1 [20]),
        .O(\ID_EX_reg[4]_tristate_oe[30] [2]));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[20]_i_13 
       (.I0(\EX_MEM_tristate_oe[20]_i_4 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[6]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[20]_i_4_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \EX_MEM_tristate_oe[20]_i_17 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [6]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .I2(ALU_SEL[0]),
        .O(\ID_EX_reg[3]_tristate_oe[20] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \EX_MEM_tristate_oe[20]_i_18 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [10]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [11]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [3]),
        .I3(\EX_MEM_tristate_oe[4]_i_14_1 ),
        .I4(\EX_MEM_tristate_oe[20]_i_34_n_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[24] ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \EX_MEM_tristate_oe[20]_i_19 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .I1(inp_B_final[2]),
        .I2(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I3(inp_B_final[3]),
        .I4(inp_B_final[4]),
        .I5(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .O(\EX_MEM_tristate_oe[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF04)) 
    \EX_MEM_tristate_oe[20]_i_2 
       (.I0(\EX_MEM_tristate_oe[20]_i_6_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_11 ),
        .I2(\EX_MEM_tristate_oe[20]_i_8_n_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_9_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[20]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[20]_i_10_0 ));
  LUT6 #(
    .INIT(64'hA0AFCFCFA0AFC0C0)) 
    \EX_MEM_tristate_oe[20]_i_21 
       (.I0(\EX_MEM_tristate_oe[20]_i_36_n_0 ),
        .I1(\ID_EX_reg[4]_tristate_oe[30]_2 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[20]_i_37_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[28]_1 ),
        .O(\EX_MEM_tristate_oe[20]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \EX_MEM_tristate_oe[20]_i_22 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[20]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \EX_MEM_tristate_oe[20]_i_32 
       (.I0(inp_B_final[17]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .I2(\pc[31]_i_66_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[31] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \EX_MEM_tristate_oe[20]_i_34 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [5]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [4]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [13]),
        .I3(inp_B_final[16]),
        .O(\EX_MEM_tristate_oe[20]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \EX_MEM_tristate_oe[20]_i_35 
       (.I0(inp_A_final[5]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[13]),
        .I3(inp_B_final[4]),
        .O(\ID_EX_reg[4]_tristate_oe[5] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \EX_MEM_tristate_oe[20]_i_36 
       (.I0(inp_A_final[21]),
        .I1(inp_A_final[24]),
        .I2(inp_B_final[4]),
        .I3(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[20]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h3335)) 
    \EX_MEM_tristate_oe[20]_i_37 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .I1(inp_A_final[24]),
        .I2(inp_B_final[4]),
        .I3(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[20]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \EX_MEM_tristate_oe[20]_i_38 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[24]),
        .I3(inp_B_final[4]),
        .I4(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .O(\ID_EX_reg[4]_tristate_oe[28]_1 ));
  LUT6 #(
    .INIT(64'h0000EF00EFEFEFEF)) 
    \EX_MEM_tristate_oe[20]_i_6 
       (.I0(\pc[31]_i_66_1 ),
        .I1(\pc[31]_i_66_2 ),
        .I2(\ID_EX_reg[3]_tristate_oe[24] ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .I5(inp_B_final[17]),
        .O(\EX_MEM_tristate_oe[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[20]_i_7 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[1]),
        .O(\EX_MEM_tristate_oe[3]_i_11 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \EX_MEM_tristate_oe[20]_i_8 
       (.I0(\ID_EX_reg[4]_tristate_oe[27] ),
        .I1(\EX_MEM_tristate_oe[21]_i_20_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[22]_i_41_n_0 ),
        .I4(inp_B_final[1]),
        .I5(\EX_MEM_tristate_oe[20]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4C404C4C4C404040)) 
    \EX_MEM_tristate_oe[20]_i_9 
       (.I0(\EX_MEM_tristate_oe[20]_i_8_n_0 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_54_0 ),
        .I4(inp_B_final[0]),
        .I5(\pc[31]_i_54_1 ),
        .O(\EX_MEM_tristate_oe[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h53535353FF0FF000)) 
    \EX_MEM_tristate_oe[21]_i_11 
       (.I0(\ID_EX_reg[4]_tristate_oe[28] ),
        .I1(\EX_MEM_tristate_oe[22]_i_41_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[27] ),
        .I4(\EX_MEM_tristate_oe[21]_i_20_n_0 ),
        .I5(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[3]_i_36 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[21]_i_14 
       (.I0(\EX_MEM_tristate_oe[21]_i_7 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[7]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[21]_i_7_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [7]));
  LUT6 #(
    .INIT(64'h7477777774774444)) 
    \EX_MEM_tristate_oe[21]_i_19 
       (.I0(\ID_EX_reg[4]_tristate_oe[23] ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[21]_i_22_n_0 ),
        .I3(\pc[31]_i_109_0 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[29] ),
        .O(\EX_MEM_tristate_oe[21]_i_23_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \EX_MEM_tristate_oe[21]_i_20 
       (.I0(inp_A_final[20]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[23]),
        .I3(inp_B_final[3]),
        .I4(inp_A_final[18]),
        .I5(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[21]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \EX_MEM_tristate_oe[21]_i_22 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[20]),
        .I2(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[21]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \EX_MEM_tristate_oe[21]_i_23 
       (.I0(inp_A_final[23]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[24]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[18]),
        .O(\ID_EX_reg[4]_tristate_oe[29] ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[21]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\EX/alu/data13 [21]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe_reg[21] ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[20]_i_3_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[21]_i_6 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [7]),
        .I1(inp_A_final[18]),
        .O(\ID_EX_reg[3]_tristate_oe[21] ));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    \EX_MEM_tristate_oe[22]_i_17 
       (.I0(\EX_MEM_tristate_oe[22]_i_5 ),
        .I1(\ID_EX_reg[4]_tristate_oe[27] ),
        .I2(inp_B_final[0]),
        .I3(\ID_EX_reg[4]_tristate_oe[28] ),
        .I4(\EX_MEM_tristate_oe[22]_i_41_n_0 ),
        .I5(inp_B_final[1]),
        .O(\EX_MEM_tristate_oe[3]_i_38 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[22]_i_19 
       (.I0(\EX_MEM_tristate_oe[22]_i_34 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[8]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[22]_i_34_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[22]_i_20 
       (.I0(\pc_reg[31]_i_5_0 [19]),
        .I1(\pc[31]_i_3_1 ),
        .I2(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I3(\EX/inp1 [22]),
        .O(\ID_EX_reg[4]_tristate_oe[30] [3]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[22]_i_21 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\EX_MEM_tristate_oe[22]_i_8_0 [4]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[22]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[22]_i_23 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [10]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .O(\EX_MEM_tristate_oe[22]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[22]_i_24 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [9]),
        .I1(inp_A_final[19]),
        .O(\EX_MEM_tristate_oe[22]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[22]_i_25 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [8]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .O(\EX_MEM_tristate_oe[22]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[22]_i_26 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [7]),
        .I1(inp_A_final[18]),
        .O(\EX_MEM_tristate_oe[22]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8BBBBBBB8BBB8888)) 
    \EX_MEM_tristate_oe[22]_i_29 
       (.I0(\EX_MEM_tristate_oe[22]_i_43_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[22]_i_44_n_0 ),
        .I3(\pc[31]_i_109_0 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[30]_2 ),
        .O(\EX_MEM_tristate_oe[22]_i_45_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[22]_i_33 
       (.I0(\EX_MEM_tristate_oe[22]_i_15 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(inp2[0]),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [3]));
  LUT6 #(
    .INIT(64'h00000A0A0000CFC0)) 
    \EX_MEM_tristate_oe[22]_i_39 
       (.I0(inp_A_final[22]),
        .I1(inp_A_final[24]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[19]),
        .I4(inp_B_final[4]),
        .I5(inp_B_final[2]),
        .O(\ID_EX_reg[4]_tristate_oe[27] ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \EX_MEM_tristate_oe[22]_i_40 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[3]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .I4(inp_B_final[4]),
        .O(\ID_EX_reg[4]_tristate_oe[28] ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \EX_MEM_tristate_oe[22]_i_41 
       (.I0(inp_A_final[21]),
        .I1(inp_B_final[2]),
        .I2(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .I3(inp_B_final[3]),
        .I4(inp_B_final[4]),
        .I5(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .O(\EX_MEM_tristate_oe[22]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB000BFFF80008)) 
    \EX_MEM_tristate_oe[22]_i_43 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[3]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[24]),
        .I5(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .O(\EX_MEM_tristate_oe[22]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \EX_MEM_tristate_oe[22]_i_44 
       (.I0(inp_B_final[3]),
        .I1(inp_A_final[21]),
        .I2(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[22]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \EX_MEM_tristate_oe[22]_i_45 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[24]),
        .I3(inp_B_final[4]),
        .I4(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .O(\ID_EX_reg[4]_tristate_oe[30]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[22]_i_7 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [8]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .O(\ID_EX_reg[3]_tristate_oe[22] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000E8)) 
    \EX_MEM_tristate_oe[22]_i_8 
       (.I0(ALU_SEL[0]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [8]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[22]_i_21_n_0 ),
        .O(\ID_EX_reg[4]_tristate_oe[22] ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[23]_i_12 
       (.I0(\EX_MEM_tristate_oe[23]_i_11 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[9]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[23]_i_11_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [9]));
  LUT6 #(
    .INIT(64'h00FF00FF00FF1D1D)) 
    \EX_MEM_tristate_oe[23]_i_21 
       (.I0(inp_A_final[19]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[22]),
        .I3(inp_A_final[24]),
        .I4(inp_B_final[4]),
        .I5(inp_B_final[3]),
        .O(\ID_EX_reg[4]_tristate_oe[23] ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[23]_i_4 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [9]),
        .I1(inp_A_final[19]),
        .O(\ID_EX_reg[3]_tristate_oe[23] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[24]_i_12 
       (.I0(\EX_MEM_tristate_oe[24]_i_11 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(inp2[1]),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[24]_i_13 
       (.I0(\pc_reg[31]_i_5_0 [21]),
        .I1(\pc[31]_i_3_1 ),
        .I2(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I3(\EX/inp1 [24]),
        .O(\ID_EX_reg[4]_tristate_oe[30] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[24]_i_4 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [10]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .O(\ID_EX_reg[3]_tristate_oe[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[26]_i_5 
       (.I0(inp_B_final[15]),
        .I1(inp_A_final[21]),
        .O(\ID_EX_reg[3]_tristate_oe[26] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[28]_i_11 
       (.I0(\pc_reg[31]_i_5_0 [25]),
        .I1(\pc[31]_i_3_1 ),
        .I2(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I3(\EX/inp1 [28]),
        .O(\ID_EX_reg[4]_tristate_oe[30] [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[28]_i_12 
       (.I0(\EX_MEM_tristate_oe[22]_i_15_0 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(inp2[2]),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[28]_i_13 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\EX/alu/data7 [28]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[28]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[28]_i_19 
       (.I0(\EX_MEM_tristate_oe[28]_i_27_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\ID_EX_reg[4]_tristate_oe[30]_3 ),
        .O(\EX_MEM_tristate_oe[28]_i_28_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \EX_MEM_tristate_oe[28]_i_27 
       (.I0(inp_A_final[24]),
        .I1(inp_B_final[1]),
        .I2(inp_B_final[3]),
        .I3(inp_B_final[2]),
        .I4(inp_A_final[23]),
        .I5(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[28]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \EX_MEM_tristate_oe[28]_i_28 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .I1(inp_B_final[1]),
        .I2(inp_B_final[3]),
        .I3(inp_B_final[2]),
        .I4(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I5(inp_B_final[4]),
        .O(\ID_EX_reg[4]_tristate_oe[30]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[28]_i_4 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I3(\ID_EX_reg[3]_tristate_oe[30]_0 [11]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[28]_i_13_n_0 ),
        .O(\ID_EX_reg[4]_tristate_oe[28]_2 ));
  LUT6 #(
    .INIT(64'h07000400FFFFFFFF)) 
    \EX_MEM_tristate_oe[28]_i_6 
       (.I0(\EX_MEM_tristate_oe[28]_i_2 ),
        .I1(ALU_SEL[0]),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[2]),
        .I4(\EX_MEM_tristate_oe[31]_i_3 [1]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[20]_i_3_7 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[29]_i_12 
       (.I0(\EX_MEM_tristate_oe[22]_i_48 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[12]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[22]_i_48_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [12]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[29]_i_13 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\EX/alu/data7 [29]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFBBFFFFCF88)) 
    \EX_MEM_tristate_oe[29]_i_18 
       (.I0(\EX_MEM_tristate_oe[29]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[29]_i_7_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[29]_i_7 ),
        .I5(\ID_EX_reg[3]_tristate_oe[4]_0 ),
        .O(\EX_MEM_tristate_oe[29]_i_23_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \EX_MEM_tristate_oe[29]_i_21 
       (.I0(inp_B_final[4]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .O(\EX_MEM_tristate_oe[29]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \EX_MEM_tristate_oe[29]_i_23 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[23]),
        .O(\ID_EX_reg[3]_tristate_oe[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[29]_i_4 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[23]),
        .I3(\ID_EX_reg[3]_tristate_oe[30]_0 [12]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[29]_i_13_n_0 ),
        .O(\ID_EX_reg[4]_tristate_oe[29]_0 ));
  LUT6 #(
    .INIT(64'h13001000FFFFFFFF)) 
    \EX_MEM_tristate_oe[29]_i_6 
       (.I0(\EX_MEM_tristate_oe[29]_i_2 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(ALU_SEL[2]),
        .I4(\EX_MEM_tristate_oe[31]_i_3 [2]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[20]_i_3_5 ));
  LUT6 #(
    .INIT(64'h30AAFFFF30AA0000)) 
    \EX_MEM_tristate_oe[2]_i_18 
       (.I0(\EX_MEM_tristate_oe[2]_i_32_n_0 ),
        .I1(inp_B_final[4]),
        .I2(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .I3(inp_B_final[3]),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[28]_0 ),
        .O(\ID_EX_reg[3]_tristate_oe[4] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[2]_i_19 
       (.I0(\ID_EX_reg[4]_tristate_oe[30]_0 ),
        .I1(inp_B_final[2]),
        .I2(\EX_MEM_tristate_oe[2]_i_33_n_0 ),
        .I3(inp_B_final[3]),
        .I4(\EX_MEM_tristate_oe[2]_i_34_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_34_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[2]_i_24 
       (.I0(\ID_EX_reg[4]_tristate_oe[31]_2 ),
        .I1(\ID_EX_reg[4]_tristate_oe[28]_0 ),
        .I2(inp_B_final[1]),
        .I3(\ID_EX_reg[4]_tristate_oe[30]_0 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[26] ),
        .O(\EX_MEM_tristate_oe[2]_i_37_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[2]_i_26 
       (.I0(\ID_EX_reg[4]_tristate_oe[31]_2 ),
        .I1(inp_B_final[2]),
        .I2(\ID_EX_reg[4]_tristate_oe[28]_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_56_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \EX_MEM_tristate_oe[2]_i_27 
       (.I0(\EX_MEM_tristate_oe[4]_i_14 ),
        .I1(\EX_MEM_tristate_oe[2]_i_38_n_0 ),
        .I2(\EX_MEM_tristate_oe[4]_i_14_0 ),
        .I3(\EX_MEM_tristate_oe[2]_i_39_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_39_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[2]_i_32 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[8]),
        .O(\EX_MEM_tristate_oe[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[2]_i_33 
       (.I0(inp_A_final[21]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[10]),
        .O(\EX_MEM_tristate_oe[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[2]_i_34 
       (.I0(inp_A_final[16]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[2]),
        .O(\EX_MEM_tristate_oe[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[2]_i_37 
       (.I0(inp_A_final[21]),
        .I1(inp_A_final[10]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[16]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[2]),
        .O(\ID_EX_reg[4]_tristate_oe[26] ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \EX_MEM_tristate_oe[2]_i_38 
       (.I0(inp_B_final[11]),
        .I1(inp_B_final[9]),
        .I2(\ID_EX_reg[3]_tristate_oe[30]_0 [6]),
        .I3(inp_B_final[8]),
        .O(\EX_MEM_tristate_oe[2]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \EX_MEM_tristate_oe[2]_i_39 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [8]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [1]),
        .I2(inp_B_final[7]),
        .I3(inp_B_final[6]),
        .O(\EX_MEM_tristate_oe[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDDFFFFFFCF)) 
    \EX_MEM_tristate_oe[30]_i_15 
       (.I0(inp_A_final[24]),
        .I1(inp_B_final[4]),
        .I2(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .I3(\EX_MEM_tristate_oe[29]_i_7 ),
        .I4(inp_B_final[1]),
        .I5(inp_B_final[0]),
        .O(\ID_EX_reg[4]_tristate_oe[31]_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[30]_i_17 
       (.I0(\EX_MEM_tristate_oe[30]_i_11 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11_0 ),
        .I2(temp1[13]),
        .I3(\EX_MEM_tristate_oe[30]_i_11_1 ),
        .I4(\EX_MEM_tristate_oe[30]_i_11_2 ),
        .I5(\EX_MEM_tristate_oe[30]_i_11_3 ),
        .O(\ID_EX_reg[3]_tristate_oe[30]_0 [13]));
  LUT6 #(
    .INIT(64'h07000400FFFFFFFF)) 
    \EX_MEM_tristate_oe[30]_i_5 
       (.I0(\EX_MEM_tristate_oe[30]_i_2 ),
        .I1(ALU_SEL[0]),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[2]),
        .I4(\EX_MEM_tristate_oe[31]_i_3 [3]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[20]_i_3_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF03060600)) 
    \EX_MEM_tristate_oe[31]_i_10 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[2]),
        .I2(ALU_SEL[1]),
        .I3(inp_A_final[24]),
        .I4(inp_B_final[17]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[31]_i_16 
       (.I0(\pc_reg[31]_i_5_0 [27]),
        .I1(\pc[31]_i_3_1 ),
        .I2(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I3(\EX/inp1 [30]),
        .O(\ID_EX_reg[4]_tristate_oe[30] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[31]_i_17 
       (.I0(inp_B_final[17]),
        .I1(inp_A_final[24]),
        .O(\EX_MEM_tristate_oe[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[31]_i_18 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [13]),
        .O(\EX_MEM_tristate_oe[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[31]_i_19 
       (.I0(inp_A_final[23]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [12]),
        .O(\EX_MEM_tristate_oe[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[31]_i_20 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I1(\ID_EX_reg[3]_tristate_oe[30]_0 [11]),
        .O(\EX_MEM_tristate_oe[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0AC00000)) 
    \EX_MEM_tristate_oe[31]_i_4 
       (.I0(\EX/alu/data7 [31]),
        .I1(inp_A_final[24]),
        .I2(ALU_SEL[0]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[31]_i_10_n_0 ),
        .O(\ID_EX_reg[4]_tristate_oe[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \EX_MEM_tristate_oe[31]_i_6 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(data2[4]),
        .O(\EX_MEM_tristate_oe_reg[31]_i_12 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[31]_i_7 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[31]_i_3 [4]),
        .I3(ALU_SEL[0]),
        .I4(inp_A_final[24]),
        .I5(ALU_SEL[3]),
        .O(\ID_EX_reg[4]_tristate_oe[31] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[3]_i_28 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[3]_i_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[3]_i_54 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .I1(inp_A_final[14]),
        .I2(inp_B_final[3]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[6]),
        .O(\ID_EX_reg[4]_tristate_oe[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[3]_i_55 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .I2(inp_B_final[3]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[8]),
        .O(\ID_EX_reg[4]_tristate_oe[31]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[3]_i_56 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I1(inp_A_final[12]),
        .I2(inp_B_final[3]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[4]),
        .O(\ID_EX_reg[4]_tristate_oe[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h0F00ACAC)) 
    \EX_MEM_tristate_oe[3]_i_64 
       (.I0(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .I1(inp_A_final[8]),
        .I2(inp_B_final[4]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .I4(inp_B_final[3]),
        .O(\ID_EX_reg[4]_tristate_oe[24] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[3]_i_65 
       (.I0(\pc_reg[31]_i_5_0 [14]),
        .I1(\pc[31]_i_3_1 ),
        .I2(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I3(\EX/inp1 [17]),
        .O(\ID_EX_reg[4]_tristate_oe[30] [1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[5]_i_11 
       (.I0(\EX_MEM_tristate_oe[6]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_58 ),
        .O(\EX_MEM_tristate_oe[5]_i_21_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[5]_i_21 
       (.I0(\EX_MEM_tristate_oe[7]_i_11_0 ),
        .I1(\EX_MEM_tristate_oe[7]_i_9 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[7]_i_11_1 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[0]_i_16_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_58 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[5]_i_6 
       (.I0(inp_B_final[5]),
        .I1(inp_A_final[5]),
        .O(\ID_EX_reg[3]_tristate_oe[5] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[6]_i_11 
       (.I0(\EX_MEM_tristate_oe[7]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[6]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[6]_i_21_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[6]_i_19 
       (.I0(\EX_MEM_tristate_oe[7]_i_9_3 ),
        .I1(\ID_EX_reg[4]_tristate_oe[31]_2 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[7]_i_9_4 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[30]_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_54_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[6]_i_21 
       (.I0(\EX_MEM_tristate_oe[7]_i_11_3 ),
        .I1(\ID_EX_reg[4]_tristate_oe[24] ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[7]_i_11_4 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[30]_0 ),
        .O(\EX_MEM_tristate_oe[6]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[6]_i_6 
       (.I0(inp_B_final[6]),
        .I1(inp_A_final[6]),
        .O(\ID_EX_reg[3]_tristate_oe[6] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[7]_i_11 
       (.I0(\EX_MEM_tristate_oe[8]_i_26_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[7]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[7]_i_21_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[7]_i_19 
       (.I0(\EX_MEM_tristate_oe[7]_i_9_0 ),
        .I1(\EX_MEM_tristate_oe[7]_i_9_1 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[7]_i_9_2 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[7]_i_9 ),
        .O(\EX_MEM_tristate_oe[3]_i_59 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[7]_i_21 
       (.I0(\EX_MEM_tristate_oe[7]_i_11_2 ),
        .I1(\EX_MEM_tristate_oe[7]_i_11_1 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[7]_i_11_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[7]_i_9 ),
        .O(\EX_MEM_tristate_oe[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[7]_i_6 
       (.I0(inp_B_final[7]),
        .I1(inp_A_final[7]),
        .O(\ID_EX_reg[3]_tristate_oe[7] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[8]_i_12 
       (.I0(\EX_MEM_tristate_oe[8]_i_4 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[8]_i_26_n_0 ),
        .O(\EX_MEM_tristate_oe[8]_i_26_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[8]_i_24 
       (.I0(\EX_MEM_tristate_oe[7]_i_9_5 ),
        .I1(\EX_MEM_tristate_oe[7]_i_9_4 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[7]_i_9_3 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[31]_2 ),
        .O(\EX_MEM_tristate_oe[3]_i_55_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[8]_i_26 
       (.I0(\ID_EX_reg[4]_tristate_oe[30]_1 ),
        .I1(\EX_MEM_tristate_oe[7]_i_11_4 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[7]_i_11_3 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[24] ),
        .O(\EX_MEM_tristate_oe[8]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[8]_i_6 
       (.I0(inp_B_final[8]),
        .I1(inp_A_final[8]),
        .O(\ID_EX_reg[3]_tristate_oe[8] ));
  CARRY4 \EX_MEM_tristate_oe_reg[0]_i_17 
       (.CI(\EX_MEM_tristate_oe_reg[0]_i_21_n_0 ),
        .CO({\EX/alu/data8 ,\EX_MEM_tristate_oe_reg[0]_i_17_n_1 ,\EX_MEM_tristate_oe_reg[0]_i_17_n_2 ,\EX_MEM_tristate_oe_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\EX_MEM_tristate_oe[0]_i_22_n_0 ,\EX_MEM_tristate_oe[0]_i_23_n_0 ,\EX_MEM_tristate_oe[0]_i_24_n_0 ,\EX_MEM_tristate_oe[0]_i_25_n_0 }),
        .O(\NLW_EX_MEM_tristate_oe_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\EX_MEM_tristate_oe[0]_i_26_n_0 ,\EX_MEM_tristate_oe[0]_i_27_n_0 ,\EX_MEM_tristate_oe[0]_i_28_n_0 ,\EX_MEM_tristate_oe[0]_i_29_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[0]_i_21 
       (.CI(\EX_MEM_tristate_oe_reg[0]_i_32_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[0]_i_21_n_0 ,\EX_MEM_tristate_oe_reg[0]_i_21_n_1 ,\EX_MEM_tristate_oe_reg[0]_i_21_n_2 ,\EX_MEM_tristate_oe_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\EX_MEM_tristate_oe[0]_i_33_n_0 ,\EX_MEM_tristate_oe[0]_i_34_n_0 ,\EX_MEM_tristate_oe[0]_i_35_n_0 ,\EX_MEM_tristate_oe[0]_i_36_n_0 }),
        .O(\NLW_EX_MEM_tristate_oe_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\EX_MEM_tristate_oe[0]_i_37_n_0 ,\EX_MEM_tristate_oe[0]_i_38_n_0 ,\EX_MEM_tristate_oe[0]_i_39_n_0 ,\EX_MEM_tristate_oe[0]_i_40_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[0]_i_32 
       (.CI(\EX_MEM_tristate_oe_reg[0]_i_41_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[0]_i_32_n_0 ,\EX_MEM_tristate_oe_reg[0]_i_32_n_1 ,\EX_MEM_tristate_oe_reg[0]_i_32_n_2 ,\EX_MEM_tristate_oe_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\EX_MEM_tristate_oe[0]_i_42_n_0 ,\EX_MEM_tristate_oe[0]_i_43_n_0 ,\EX_MEM_tristate_oe[0]_i_44_n_0 ,\EX_MEM_tristate_oe[0]_i_45_n_0 }),
        .O(\NLW_EX_MEM_tristate_oe_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\EX_MEM_tristate_oe[0]_i_46_n_0 ,\EX_MEM_tristate_oe[0]_i_47_n_0 ,\EX_MEM_tristate_oe[0]_i_48_n_0 ,\EX_MEM_tristate_oe[0]_i_49_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[0]_i_41 
       (.CI(1'b0),
        .CO({\EX_MEM_tristate_oe_reg[0]_i_41_n_0 ,\EX_MEM_tristate_oe_reg[0]_i_41_n_1 ,\EX_MEM_tristate_oe_reg[0]_i_41_n_2 ,\EX_MEM_tristate_oe_reg[0]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\EX_MEM_tristate_oe[0]_i_50_n_0 ,\EX_MEM_tristate_oe[0]_i_51_n_0 ,\EX_MEM_tristate_oe[0]_i_52_n_0 ,\EX_MEM_tristate_oe[0]_i_53_n_0 }),
        .O(\NLW_EX_MEM_tristate_oe_reg[0]_i_41_O_UNCONNECTED [3:0]),
        .S({\EX_MEM_tristate_oe[0]_i_54_n_0 ,\EX_MEM_tristate_oe[0]_i_55_n_0 ,\EX_MEM_tristate_oe[0]_i_56_n_0 ,\EX_MEM_tristate_oe[0]_i_57_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[16]_i_9 
       (.CI(\EX_MEM_tristate_oe[13]_i_5 ),
        .CO({\EX_MEM_tristate_oe_reg[16]_i_9_n_0 ,\EX_MEM_tristate_oe_reg[16]_i_9_n_1 ,\EX_MEM_tristate_oe_reg[16]_i_9_n_2 ,\EX_MEM_tristate_oe_reg[16]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\EX/alu/data13 [16:14],\EX_MEM_tristate_oe[22]_i_26_0 [0]}),
        .S({\EX_MEM_tristate_oe[16]_i_20_n_0 ,\EX_MEM_tristate_oe[16]_i_21_n_0 ,\EX_MEM_tristate_oe[16]_i_22_n_0 ,\EX_MEM_tristate_oe[16]_i_23_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[19]_i_9 
       (.CI(\EX_MEM_tristate_oe_reg[16]_i_9_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[19]_i_9_n_0 ,\EX_MEM_tristate_oe_reg[19]_i_9_n_1 ,\EX_MEM_tristate_oe_reg[19]_i_9_n_2 ,\EX_MEM_tristate_oe_reg[19]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\EX/alu/data13 [20:17]),
        .S({\EX_MEM_tristate_oe[19]_i_20_n_0 ,\EX_MEM_tristate_oe[19]_i_21_n_0 ,\EX_MEM_tristate_oe[19]_i_22_n_0 ,\EX_MEM_tristate_oe[19]_i_23_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[22]_i_10 
       (.CI(\EX_MEM_tristate_oe_reg[19]_i_9_n_0 ),
        .CO({\EX_MEM_tristate_oe[22]_i_26_1 ,\EX_MEM_tristate_oe_reg[22]_i_10_n_1 ,\EX_MEM_tristate_oe_reg[22]_i_10_n_2 ,\EX_MEM_tristate_oe_reg[22]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\EX_MEM_tristate_oe[22]_i_26_0 [3:1],\EX/alu/data13 [21]}),
        .S({\EX_MEM_tristate_oe[22]_i_23_n_0 ,\EX_MEM_tristate_oe[22]_i_24_n_0 ,\EX_MEM_tristate_oe[22]_i_25_n_0 ,\EX_MEM_tristate_oe[22]_i_26_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[31]_i_9 
       (.CI(CO),
        .CO({\NLW_EX_MEM_tristate_oe_reg[31]_i_9_CO_UNCONNECTED [3],\EX_MEM_tristate_oe_reg[31]_i_9_n_1 ,\EX_MEM_tristate_oe_reg[31]_i_9_n_2 ,\EX_MEM_tristate_oe_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ID_EX_reg[4]_tristate_oe[30] [6],inp_A_final[23],\ID_EX_reg[4]_tristate_oe[30] [5]}),
        .O({\EX/alu/data7 [31],O,\EX/alu/data7 [29:28]}),
        .S({\EX_MEM_tristate_oe[31]_i_17_n_0 ,\EX_MEM_tristate_oe[31]_i_18_n_0 ,\EX_MEM_tristate_oe[31]_i_19_n_0 ,\EX_MEM_tristate_oe[31]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \exception_intr_address_in_tristate_oe[0]_i_2 
       (.I0(\pc_reg[31]_i_5_0 [0]),
        .I1(\exception_intr_address_in_tristate_oe_reg[0] ),
        .O(\ID_EX_reg[4]_tristate_oe[2] ));
  CARRY4 pc0_carry
       (.CI(1'b0),
        .CO({pc0_carry_n_0,pc0_carry_n_1,pc0_carry_n_2,pc0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[2],1'b0}),
        .O({\pc_reg[31]_0 [2:0],pc0__60}),
        .S({Q[4:3],pc0_carry_i_1_n_0,Q[1]}));
  CARRY4 pc0_carry__0
       (.CI(pc0_carry_n_0),
        .CO({pc0_carry__0_n_0,pc0_carry__0_n_1,pc0_carry__0_n_2,pc0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[31]_0 [6:3]),
        .S(Q[8:5]));
  CARRY4 pc0_carry__1
       (.CI(pc0_carry__0_n_0),
        .CO({pc0_carry__1_n_0,pc0_carry__1_n_1,pc0_carry__1_n_2,pc0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[31]_0 [10:7]),
        .S(Q[12:9]));
  CARRY4 pc0_carry__2
       (.CI(pc0_carry__1_n_0),
        .CO({pc0_carry__2_n_0,pc0_carry__2_n_1,pc0_carry__2_n_2,pc0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[31]_0 [14:11]),
        .S(Q[16:13]));
  CARRY4 pc0_carry__3
       (.CI(pc0_carry__2_n_0),
        .CO({pc0_carry__3_n_0,pc0_carry__3_n_1,pc0_carry__3_n_2,pc0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[31]_0 [18:15]),
        .S(Q[20:17]));
  CARRY4 pc0_carry__4
       (.CI(pc0_carry__3_n_0),
        .CO({pc0_carry__4_n_0,pc0_carry__4_n_1,pc0_carry__4_n_2,pc0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[31]_0 [22:19]),
        .S(Q[24:21]));
  CARRY4 pc0_carry__5
       (.CI(pc0_carry__4_n_0),
        .CO({pc0_carry__5_n_0,pc0_carry__5_n_1,pc0_carry__5_n_2,pc0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[31]_0 [26:23]),
        .S(Q[28:25]));
  CARRY4 pc0_carry__6
       (.CI(pc0_carry__5_n_0),
        .CO({NLW_pc0_carry__6_CO_UNCONNECTED[3:2],pc0_carry__6_n_2,pc0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pc0_carry__6_O_UNCONNECTED[3],\pc_reg[31]_0 [29:27]}),
        .S({1'b0,Q[31:29]}));
  LUT1 #(
    .INIT(2'h1)) 
    pc0_carry_i_1
       (.I0(Q[2]),
        .O(pc0_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h02030200)) 
    \pc[0]_i_1 
       (.I0(\EX/target_pc0 [0]),
        .I1(\pc_reg[1]_0 [1]),
        .I2(\pc_reg[1]_0 [0]),
        .I3(Branch_taken),
        .I4(Q[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[11]_i_10 
       (.I0(\pc_reg[11]_i_3_1 ),
        .I1(\pc_reg[11]_i_3_2 ),
        .I2(\pc_reg[31]_i_5_0 [6]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [9]),
        .O(\pc[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[11]_i_11 
       (.I0(\pc_reg[11]_i_3_0 ),
        .I1(\pc_reg[11]_i_3_1 ),
        .I2(\pc_reg[31]_i_5_0 [5]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [8]),
        .O(\pc[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[11]_i_4 
       (.I0(\pc_reg[15]_i_3_0 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[11]_i_3_3 ),
        .O(\pc[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[11]_i_5 
       (.I0(\pc_reg[11]_i_3_3 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[11]_i_3_2 ),
        .O(\pc[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[11]_i_6 
       (.I0(\pc_reg[11]_i_3_2 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[11]_i_3_1 ),
        .O(\pc[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[11]_i_7 
       (.I0(\pc_reg[11]_i_3_1 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[11]_i_3_0 ),
        .O(\pc[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[11]_i_8 
       (.I0(\pc_reg[11]_i_3_3 ),
        .I1(\pc_reg[15]_i_3_0 ),
        .I2(\pc_reg[31]_i_5_0 [8]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [11]),
        .O(\pc[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[11]_i_9 
       (.I0(\pc_reg[11]_i_3_2 ),
        .I1(\pc_reg[11]_i_3_3 ),
        .I2(\pc_reg[31]_i_5_0 [7]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [10]),
        .O(\pc[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[15]_i_10 
       (.I0(\pc_reg[15]_i_3_1 ),
        .I1(\pc_reg[15]_i_3_2 ),
        .I2(\pc_reg[31]_i_5_0 [10]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [13]),
        .O(\pc[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[15]_i_11 
       (.I0(\pc_reg[15]_i_3_0 ),
        .I1(\pc_reg[15]_i_3_1 ),
        .I2(\pc_reg[31]_i_5_0 [9]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [12]),
        .O(\pc[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[15]_i_4 
       (.I0(\EX_MEM_tristate_oe[15]_i_7 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[14]_i_7 ),
        .O(\pc[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[15]_i_5 
       (.I0(\EX_MEM_tristate_oe[14]_i_7 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[15]_i_3_2 ),
        .O(\pc[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[15]_i_6 
       (.I0(\pc_reg[15]_i_3_2 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[15]_i_3_1 ),
        .O(\pc[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[15]_i_7 
       (.I0(\pc_reg[15]_i_3_1 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[15]_i_3_0 ),
        .O(\pc[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[15]_i_8 
       (.I0(\EX_MEM_tristate_oe[14]_i_7 ),
        .I1(\EX_MEM_tristate_oe[15]_i_7 ),
        .I2(\pc_reg[31]_i_5_0 [12]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [15]),
        .O(\pc[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[15]_i_9 
       (.I0(\pc_reg[15]_i_3_2 ),
        .I1(\EX_MEM_tristate_oe[14]_i_7 ),
        .I2(\pc_reg[31]_i_5_0 [11]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [14]),
        .O(\pc[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[19]_i_10 
       (.I0(\EX_MEM_tristate_oe[16]_i_7 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15 ),
        .I2(\pc_reg[31]_i_5_0 [14]),
        .I3(\EX/target_pc2 ),
        .I4(\EX/inp1 [17]),
        .O(\pc[19]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[19]_i_11 
       (.I0(\EX_MEM_tristate_oe[15]_i_7 ),
        .I1(\EX_MEM_tristate_oe[16]_i_7 ),
        .I2(\pc_reg[31]_i_5_0 [13]),
        .I3(\EX/target_pc2 ),
        .I4(\EX/inp1 [16]),
        .O(\pc[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[19]_i_14 
       (.I0(\pc[19]_i_18_n_0 ),
        .I1(temp1[3]),
        .I2(\pc[31]_i_14_0 [1]),
        .I3(ForwardA1),
        .I4(\pc[31]_i_14_1 ),
        .O(\EX/inp1 [17]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[19]_i_15 
       (.I0(\pc[19]_i_19_n_0 ),
        .I1(temp1[2]),
        .I2(\pc[31]_i_14_0 [0]),
        .I3(ForwardA1),
        .I4(\pc[31]_i_14_1 ),
        .O(\EX/inp1 [16]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[19]_i_18 
       (.I0(\pc_reg[31]_i_5_0 [14]),
        .I1(\pc[31]_i_3_0 [1]),
        .I2(\pc[19]_i_14_0 ),
        .I3(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I4(\pc[31]_i_3_1 ),
        .O(\pc[19]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[19]_i_19 
       (.I0(\pc_reg[31]_i_5_0 [13]),
        .I1(\pc[31]_i_3_0 [1]),
        .I2(\pc[19]_i_15_0 ),
        .I3(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I4(\pc[31]_i_3_1 ),
        .O(\pc[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[19]_i_4 
       (.I0(\EX_MEM_tristate_oe[19]_i_7 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[18]_i_7 ),
        .O(\pc[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[19]_i_5 
       (.I0(\EX_MEM_tristate_oe[18]_i_7 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[22]_i_15 ),
        .O(\pc[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[19]_i_6 
       (.I0(\EX_MEM_tristate_oe[22]_i_15 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[16]_i_7 ),
        .O(\pc[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[19]_i_7 
       (.I0(\EX_MEM_tristate_oe[16]_i_7 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[15]_i_7 ),
        .O(\pc[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[19]_i_8 
       (.I0(\EX_MEM_tristate_oe[18]_i_7 ),
        .I1(\EX_MEM_tristate_oe[19]_i_7 ),
        .I2(\pc_reg[31]_i_5_0 [16]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [17]),
        .O(\pc[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[19]_i_9 
       (.I0(\EX_MEM_tristate_oe[22]_i_15 ),
        .I1(\EX_MEM_tristate_oe[18]_i_7 ),
        .I2(\pc_reg[31]_i_5_0 [15]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [16]),
        .O(\pc[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h02030200)) 
    \pc[1]_i_1 
       (.I0(\EX/target_pc0 [1]),
        .I1(\pc_reg[1]_0 [1]),
        .I2(\pc_reg[1]_0 [0]),
        .I3(Branch_taken),
        .I4(pc0__60),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[23]_i_10 
       (.I0(\EX_MEM_tristate_oe[20]_i_4 ),
        .I1(\EX_MEM_tristate_oe[21]_i_7 ),
        .I2(\pc_reg[31]_i_5_0 [18]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [18]),
        .O(\pc[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[23]_i_11 
       (.I0(\EX_MEM_tristate_oe[19]_i_7 ),
        .I1(\EX_MEM_tristate_oe[20]_i_4 ),
        .I2(\pc_reg[31]_i_5_0 [17]),
        .I3(\EX/target_pc2 ),
        .I4(\EX/inp1 [20]),
        .O(\pc[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[23]_i_13 
       (.I0(\pc[23]_i_17_n_0 ),
        .I1(temp1[8]),
        .I2(\pc[31]_i_14_0 [3]),
        .I3(ForwardA1),
        .I4(\pc[31]_i_14_1 ),
        .O(\EX/inp1 [22]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[23]_i_15 
       (.I0(\pc[23]_i_19_n_0 ),
        .I1(temp1[6]),
        .I2(\pc[31]_i_14_0 [2]),
        .I3(ForwardA1),
        .I4(\pc[31]_i_14_1 ),
        .O(\EX/inp1 [20]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[23]_i_17 
       (.I0(\pc_reg[31]_i_5_0 [19]),
        .I1(\pc[31]_i_3_0 [1]),
        .I2(\pc[23]_i_13_0 ),
        .I3(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I4(\pc[31]_i_3_1 ),
        .O(\pc[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[23]_i_19 
       (.I0(\pc_reg[31]_i_5_0 [17]),
        .I1(\pc[31]_i_3_0 [1]),
        .I2(\pc[23]_i_15_0 ),
        .I3(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I4(\pc[31]_i_3_1 ),
        .O(\pc[23]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[23]_i_4 
       (.I0(\EX_MEM_tristate_oe[23]_i_11 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[22]_i_34 ),
        .O(\pc[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[23]_i_5 
       (.I0(\EX_MEM_tristate_oe[22]_i_34 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[21]_i_7 ),
        .O(\pc[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[23]_i_6 
       (.I0(\EX_MEM_tristate_oe[21]_i_7 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[20]_i_4 ),
        .O(\pc[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[23]_i_7 
       (.I0(\EX_MEM_tristate_oe[20]_i_4 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[19]_i_7 ),
        .O(\pc[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[23]_i_8 
       (.I0(\EX_MEM_tristate_oe[22]_i_34 ),
        .I1(\EX_MEM_tristate_oe[23]_i_11 ),
        .I2(\pc_reg[31]_i_5_0 [20]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [19]),
        .O(\pc[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[23]_i_9 
       (.I0(\EX_MEM_tristate_oe[21]_i_7 ),
        .I1(\EX_MEM_tristate_oe[22]_i_34 ),
        .I2(\pc_reg[31]_i_5_0 [19]),
        .I3(\EX/target_pc2 ),
        .I4(\EX/inp1 [22]),
        .O(\pc[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[27]_i_10 
       (.I0(\EX_MEM_tristate_oe[24]_i_11 ),
        .I1(\pc_reg[27]_i_3_0 ),
        .I2(\pc_reg[31]_i_5_0 [22]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [20]),
        .O(\pc[27]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[27]_i_11 
       (.I0(\EX_MEM_tristate_oe[23]_i_11 ),
        .I1(\EX_MEM_tristate_oe[24]_i_11 ),
        .I2(\pc_reg[31]_i_5_0 [21]),
        .I3(\EX/target_pc2 ),
        .I4(\EX/inp1 [24]),
        .O(\pc[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[27]_i_15 
       (.I0(\pc[27]_i_19_n_0 ),
        .I1(temp1[10]),
        .I2(\pc[31]_i_14_0 [4]),
        .I3(ForwardA1),
        .I4(\pc[31]_i_14_1 ),
        .O(\EX/inp1 [24]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[27]_i_19 
       (.I0(\pc_reg[31]_i_5_0 [21]),
        .I1(\pc[31]_i_3_0 [1]),
        .I2(\pc[27]_i_15_0 ),
        .I3(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I4(\pc[31]_i_3_1 ),
        .O(\pc[27]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[27]_i_4 
       (.I0(\pc_reg[31]_i_5_1 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[27]_i_3_1 ),
        .O(\pc[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[27]_i_5 
       (.I0(\pc_reg[27]_i_3_1 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[27]_i_3_0 ),
        .O(\pc[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[27]_i_6 
       (.I0(\pc_reg[27]_i_3_0 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[24]_i_11 ),
        .O(\pc[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[27]_i_7 
       (.I0(\EX_MEM_tristate_oe[24]_i_11 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[23]_i_11 ),
        .O(\pc[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[27]_i_8 
       (.I0(\pc_reg[27]_i_3_1 ),
        .I1(\pc_reg[31]_i_5_1 ),
        .I2(\pc_reg[31]_i_5_0 [24]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [22]),
        .O(\pc[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[27]_i_9 
       (.I0(\pc_reg[27]_i_3_0 ),
        .I1(\pc_reg[27]_i_3_1 ),
        .I2(\pc_reg[31]_i_5_0 [23]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [21]),
        .O(\pc[27]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[31]_i_1 
       (.I0(\pc_reg[1]_0 [1]),
        .I1(\pc_reg[1]_0 [0]),
        .I2(Branch_taken),
        .I3(E),
        .O(\pc[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[31]_i_10 
       (.I0(\EX_MEM_tristate_oe[30]_i_11 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[22]_i_48 ),
        .O(\pc[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_100 
       (.I0(\EX_MEM_tristate_oe[20]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\pc[31]_i_136_n_0 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[17]),
        .O(\pc[31]_i_100_n_0 ));
  LUT5 #(
    .INIT(32'h555555C5)) 
    \pc[31]_i_101 
       (.I0(inp_A_final[24]),
        .I1(\pc[31]_i_60_0 ),
        .I2(\ID_EX_reg[3]_tristate_oe[24] ),
        .I3(\pc[31]_i_66_2 ),
        .I4(\pc[31]_i_66_1 ),
        .O(\pc[31]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \pc[31]_i_102 
       (.I0(\pc[31]_i_60_0 ),
        .I1(\pc[31]_i_66_0 ),
        .I2(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [4]),
        .O(\pc[31]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pc[31]_i_103 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[29]_i_23_0 ),
        .O(\pc[31]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h2222222220202220)) 
    \pc[31]_i_104 
       (.I0(\EX_MEM_tristate_oe[3]_i_11 ),
        .I1(\EX_MEM_tristate_oe[29]_i_23_0 ),
        .I2(\EX_MEM_tristate_oe[17]_i_19_n_0 ),
        .I3(\ID_EX_reg[3]_tristate_oe[24] ),
        .I4(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I5(\pc[31]_i_33_0 ),
        .O(\pc[31]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \pc[31]_i_105 
       (.I0(inp_B_final[17]),
        .I1(inp_A_final[23]),
        .I2(\pc[31]_i_66_0 ),
        .I3(ALU_SEL[0]),
        .O(\pc[31]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_106 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\pc[31]_i_137_n_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[22]_i_45_0 ),
        .O(\pc[31]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_107 
       (.I0(\pc[31]_i_137_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[22]_i_45_0 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .O(\pc[31]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \pc[31]_i_108 
       (.I0(ALU_SEL[0]),
        .I1(\pc[31]_i_66_0 ),
        .I2(inp_B_final[17]),
        .I3(\ID_EX_reg[4]_tristate_oe[30] [3]),
        .O(\pc[31]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \pc[31]_i_109 
       (.I0(\EX_MEM_tristate_oe[22]_i_26_0 [1]),
        .I1(ALU_SEL[2]),
        .I2(\EX_MEM_tristate_oe[3]_i_11 ),
        .I3(\pc[31]_i_137_n_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[22]_i_45_0 ),
        .O(\pc[31]_i_109_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[31]_i_11 
       (.I0(\EX_MEM_tristate_oe[22]_i_48 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_0 ),
        .O(\pc[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800080000)) 
    \pc[31]_i_110 
       (.I0(\EX_MEM_tristate_oe[3]_i_11 ),
        .I1(\EX_MEM_tristate_oe[3]_i_38 ),
        .I2(\pc[31]_i_66_1 ),
        .I3(\pc[31]_i_66_2 ),
        .I4(\ID_EX_reg[3]_tristate_oe[24] ),
        .I5(\pc[31]_i_34_1 ),
        .O(\pc[31]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h8C808C8C8C808080)) 
    \pc[31]_i_111 
       (.I0(\EX_MEM_tristate_oe[3]_i_38 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_65_0 ),
        .I4(inp_B_final[0]),
        .I5(\pc[31]_i_65_1 ),
        .O(\pc[31]_i_111_n_0 ));
  LUT5 #(
    .INIT(32'h555555C5)) 
    \pc[31]_i_112 
       (.I0(inp_A_final[24]),
        .I1(\pc[31]_i_66_3 ),
        .I2(\ID_EX_reg[3]_tristate_oe[24] ),
        .I3(\pc[31]_i_66_2 ),
        .I4(\pc[31]_i_66_1 ),
        .O(\pc[31]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \pc[31]_i_113 
       (.I0(\pc[31]_i_66_3 ),
        .I1(\pc[31]_i_66_0 ),
        .I2(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I3(inp_A_final[21]),
        .O(\pc[31]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444040)) 
    \pc[31]_i_114 
       (.I0(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I1(ALU_SEL[0]),
        .I2(inp_B_final[17]),
        .I3(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I4(\ID_EX_reg[3]_tristate_oe[24] ),
        .I5(ALU_SEL[1]),
        .O(\pc[31]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    \pc[31]_i_115 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[1]),
        .I2(\pc[31]_i_69_0 ),
        .I3(inp_B_final[0]),
        .I4(\pc[31]_i_69_1 ),
        .O(\pc[31]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pc[31]_i_116 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[1]),
        .I2(\ID_EX_reg[4]_tristate_oe[31]_0 ),
        .O(\pc[31]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555D000C000C)) 
    \pc[31]_i_117 
       (.I0(\pc[31]_i_66_0 ),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\pc[31]_i_66_2 ),
        .I3(\pc[31]_i_66_1 ),
        .I4(\ID_EX_reg[4]_tristate_oe[30] [6]),
        .I5(inp_B_final[17]),
        .O(\pc[31]_i_117_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \pc[31]_i_118 
       (.I0(\ID_EX_reg[4]_tristate_oe[31]_0 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .O(\pc[31]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_119 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[15]_i_22 ),
        .I4(inp_B_final[0]),
        .I5(\pc[31]_i_70_0 ),
        .O(\pc[31]_i_119_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[31]_i_12 
       (.I0(\EX_MEM_tristate_oe[22]_i_15_0 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[31]_i_5_1 ),
        .O(\pc[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_120 
       (.I0(\EX_MEM_tristate_oe[15]_i_22 ),
        .I1(inp_B_final[0]),
        .I2(\pc[31]_i_70_0 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[14]),
        .O(\pc[31]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_121 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\pc[31]_i_72_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[3]_i_55_0 ),
        .O(\pc[31]_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_122 
       (.I0(\pc[31]_i_72_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_55_0 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[8]),
        .O(\pc[31]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_123 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_54_0 ),
        .I4(inp_B_final[0]),
        .I5(\pc[31]_i_74_0 ),
        .O(\pc[31]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_124 
       (.I0(\EX_MEM_tristate_oe[3]_i_54_0 ),
        .I1(inp_B_final[0]),
        .I2(\pc[31]_i_74_0 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[5]),
        .O(\pc[31]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_125 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_55_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[3]_i_59 ),
        .O(\pc[31]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_126 
       (.I0(\EX_MEM_tristate_oe[3]_i_55_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_59 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[7]),
        .O(\pc[31]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_127 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[16]_i_34_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[16]_i_35 ),
        .O(\pc[31]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_128 
       (.I0(\EX_MEM_tristate_oe[16]_i_34_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[16]_i_35 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(\ID_EX_reg[4]_tristate_oe[30] [0]),
        .O(\pc[31]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_129 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\pc[31]_i_136_n_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[18]_i_22_0 ),
        .O(\pc[31]_i_129_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[31]_i_13 
       (.I0(\EX_MEM_tristate_oe[30]_i_11 ),
        .I1(\pc_reg[31]_i_5_2 ),
        .I2(\pc_reg[31]_i_5_0 [28]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [24]),
        .O(\pc[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_130 
       (.I0(\pc[31]_i_136_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[18]_i_22_0 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[16]),
        .O(\pc[31]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_131 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[16]_i_35 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[15]_i_22 ),
        .O(\pc[31]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_132 
       (.I0(\EX_MEM_tristate_oe[16]_i_35 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[15]_i_22 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[15]),
        .O(\pc[31]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_133 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_59 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[3]_i_54_0 ),
        .O(\pc[31]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_134 
       (.I0(\EX_MEM_tristate_oe[3]_i_59 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_54_0 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[6]),
        .O(\pc[31]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pc[31]_i_136 
       (.I0(\pc[31]_i_138_n_0 ),
        .I1(\ID_EX_reg[4]_tristate_oe[29] ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[16]_i_33_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[27]_0 ),
        .O(\pc[31]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'h747700007477FFFF)) 
    \pc[31]_i_137 
       (.I0(\pc[31]_i_109_1 ),
        .I1(inp_B_final[2]),
        .I2(\EX_MEM_tristate_oe[21]_i_22_n_0 ),
        .I3(\pc[31]_i_109_0 ),
        .I4(inp_B_final[1]),
        .I5(\ID_EX_reg[4]_tristate_oe[23] ),
        .O(\pc[31]_i_137_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \pc[31]_i_138 
       (.I0(inp_A_final[20]),
        .I1(inp_A_final[24]),
        .I2(inp_B_final[4]),
        .I3(inp_B_final[3]),
        .O(\pc[31]_i_138_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[31]_i_14 
       (.I0(\EX_MEM_tristate_oe[22]_i_48 ),
        .I1(\EX_MEM_tristate_oe[30]_i_11 ),
        .I2(\pc_reg[31]_i_5_0 [27]),
        .I3(\EX/target_pc2 ),
        .I4(\EX/inp1 [30]),
        .O(\pc[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[31]_i_15 
       (.I0(\EX_MEM_tristate_oe[22]_i_15_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_48 ),
        .I2(\pc_reg[31]_i_5_0 [26]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [23]),
        .O(\pc[31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[31]_i_16 
       (.I0(\pc_reg[31]_i_5_1 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_0 ),
        .I2(\pc_reg[31]_i_5_0 [25]),
        .I3(\EX/target_pc2 ),
        .I4(\EX/inp1 [28]),
        .O(\pc[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pc[31]_i_17 
       (.I0(\EX_MEM_tristate_oe[0]_i_12 ),
        .I1(\exception_intr_address_in_tristate_oe_reg[0] ),
        .O(\ID_EX_ctrl_reg[7]_tristate_oe ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pc[31]_i_18 
       (.I0(\pc[31]_i_29_n_0 ),
        .I1(\EX/Result [20]),
        .I2(\pc[31]_i_8_3 [5]),
        .I3(\EX/Result [21]),
        .I4(\EX/Result [19]),
        .I5(\pc[31]_i_8_3 [4]),
        .O(\pc[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \pc[31]_i_19 
       (.I0(\pc[31]_i_33_n_0 ),
        .I1(\pc[31]_i_34_n_0 ),
        .I2(\pc[31]_i_8_3 [0]),
        .I3(\pc[31]_i_35_n_0 ),
        .I4(\pc[31]_i_8_3 [3]),
        .I5(\EX_MEM_tristate_oe[17]_i_6_0 ),
        .O(\pc[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8A)) 
    \pc[31]_i_20 
       (.I0(\pc[31]_i_8_0 ),
        .I1(\pc[31]_i_8_1 ),
        .I2(\pc[31]_i_8_2 ),
        .I3(\pc[31]_i_8_3 [1]),
        .I4(\pc[31]_i_8_3 [2]),
        .I5(Result_1_0[0]),
        .O(\pc[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8A)) 
    \pc[31]_i_21 
       (.I0(\pc[31]_i_8_4 ),
        .I1(\pc[31]_i_8_5 ),
        .I2(\pc[31]_i_8_6 ),
        .I3(\EX/Result [14]),
        .I4(\EX/Result [8]),
        .I5(\EX/Result [5]),
        .O(\pc[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAEE)) 
    \pc[31]_i_22 
       (.I0(\EX/Result [7]),
        .I1(\pc[31]_i_8_10 ),
        .I2(\pc[31]_i_8_11 ),
        .I3(\pc[31]_i_8_12 ),
        .I4(\EX/Result [16]),
        .I5(\EX/Result [18]),
        .O(\pc[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8A)) 
    \pc[31]_i_23 
       (.I0(\pc[31]_i_8_7 ),
        .I1(\pc[31]_i_8_8 ),
        .I2(\pc[31]_i_8_9 ),
        .I3(\EX/Result [15]),
        .I4(\EX/Result [6]),
        .I5(Result_1_0[1]),
        .O(\pc[31]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \pc[31]_i_24 
       (.I0(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I1(\pc[31]_i_3_1 ),
        .I2(\pc[31]_i_3_0 [0]),
        .O(\EX/target_pc2 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[31]_i_26 
       (.I0(\pc[31]_i_47_n_0 ),
        .I1(temp1[13]),
        .I2(\pc[31]_i_14_0 [6]),
        .I3(ForwardA1),
        .I4(\pc[31]_i_14_1 ),
        .O(\EX/inp1 [30]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[31]_i_28 
       (.I0(\pc[31]_i_49_n_0 ),
        .I1(temp1[11]),
        .I2(\pc[31]_i_14_0 [5]),
        .I3(ForwardA1),
        .I4(\pc[31]_i_14_1 ),
        .O(\EX/inp1 [28]));
  LUT6 #(
    .INIT(64'h54FF54FF54FF5454)) 
    \pc[31]_i_29 
       (.I0(\pc[31]_i_18_4 ),
        .I1(\pc[31]_i_50_n_0 ),
        .I2(\pc[31]_i_18_5 ),
        .I3(\pc[31]_i_51_n_0 ),
        .I4(\pc[31]_i_18_6 ),
        .I5(\pc[31]_i_52_n_0 ),
        .O(\pc[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBB8B8B8B8B8)) 
    \pc[31]_i_3 
       (.I0(\pc_reg[1]_1 ),
        .I1(\pc[31]_i_6_n_0 ),
        .I2(\pc[31]_i_7_n_0 ),
        .I3(\EX/zero ),
        .I4(\pc[31]_i_3_0 [2]),
        .I5(\pc[31]_i_9_n_0 ),
        .O(Branch_taken));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \pc[31]_i_30 
       (.I0(\EX_MEM_tristate_oe[20]_i_10_0 ),
        .I1(ALU_SEL[3]),
        .I2(\pc[31]_i_53_n_0 ),
        .I3(\EX_MEM_tristate_oe_reg[17] ),
        .I4(\pc[31]_i_54_n_0 ),
        .I5(\pc[31]_i_55_n_0 ),
        .O(\EX/Result [20]));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \pc[31]_i_31 
       (.I0(\pc[31]_i_18_0 ),
        .I1(\pc[31]_i_18_1 ),
        .I2(\pc[31]_i_56_n_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_3_3 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_57_n_0 ),
        .O(\EX/Result [21]));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \pc[31]_i_32 
       (.I0(\pc[31]_i_18_2 ),
        .I1(\pc[31]_i_18_3 ),
        .I2(\pc[31]_i_58_n_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_3_4 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_59_n_0 ),
        .O(\EX/Result [19]));
  LUT6 #(
    .INIT(64'h54FF54FF54FF5454)) 
    \pc[31]_i_33 
       (.I0(\pc[31]_i_19_4 ),
        .I1(\pc[31]_i_60_n_0 ),
        .I2(\pc[31]_i_19_5 ),
        .I3(\pc[31]_i_61_n_0 ),
        .I4(\pc[31]_i_19_6 ),
        .I5(\pc[31]_i_62_n_0 ),
        .O(\pc[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000F200F2F2F2F2)) 
    \pc[31]_i_34 
       (.I0(\pc[31]_i_63_n_0 ),
        .I1(\pc[31]_i_64_n_0 ),
        .I2(\pc[31]_i_65_n_0 ),
        .I3(\pc[31]_i_66_n_0 ),
        .I4(\pc[31]_i_19_2 ),
        .I5(\pc[31]_i_19_3 ),
        .O(\pc[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \pc[31]_i_35 
       (.I0(\pc[31]_i_67_n_0 ),
        .I1(\pc[31]_i_68_n_0 ),
        .I2(\pc[31]_i_69_n_0 ),
        .I3(\pc[31]_i_19_0 ),
        .I4(\EX_MEM_tristate_oe_reg[17] ),
        .I5(\pc[31]_i_19_1 ),
        .O(\pc[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \pc[31]_i_36 
       (.I0(\pc[31]_i_21_6 ),
        .I1(\pc[31]_i_21_7 ),
        .I2(\pc[31]_i_70_n_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_3 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_71_n_0 ),
        .O(\EX/Result [14]));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \pc[31]_i_37 
       (.I0(\pc[31]_i_21_0 ),
        .I1(\pc[31]_i_21_1 ),
        .I2(\pc[31]_i_72_n_0 ),
        .I3(\pc[31]_i_21_2 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_73_n_0 ),
        .O(\EX/Result [8]));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \pc[31]_i_38 
       (.I0(\pc[31]_i_21_3 ),
        .I1(\pc[31]_i_21_4 ),
        .I2(\pc[31]_i_74_n_0 ),
        .I3(\pc[31]_i_21_5 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_75_n_0 ),
        .O(\EX/Result [5]));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \pc[31]_i_39 
       (.I0(\pc[31]_i_22_4 ),
        .I1(\pc[31]_i_22_5 ),
        .I2(\pc[31]_i_76_n_0 ),
        .I3(\pc[31]_i_22_6 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_77_n_0 ),
        .O(\EX/Result [7]));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \pc[31]_i_40 
       (.I0(\pc[31]_i_22_0 ),
        .I1(\pc[31]_i_22_1 ),
        .I2(\pc[31]_i_78_n_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_3_1 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_79_n_0 ),
        .O(\EX/Result [16]));
  LUT6 #(
    .INIT(64'hFE00FEFEFE00FE00)) 
    \pc[31]_i_41 
       (.I0(\pc[31]_i_22_2 ),
        .I1(\pc[31]_i_22_3 ),
        .I2(\pc[31]_i_80_n_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_3_2 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_81_n_0 ),
        .O(\EX/Result [18]));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \pc[31]_i_42 
       (.I0(\pc[31]_i_23_3 ),
        .I1(\pc[31]_i_23_4 ),
        .I2(\pc[31]_i_82_n_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_3_0 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_83_n_0 ),
        .O(\EX/Result [15]));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \pc[31]_i_43 
       (.I0(\pc[31]_i_23_0 ),
        .I1(\pc[31]_i_23_1 ),
        .I2(\pc[31]_i_84_n_0 ),
        .I3(\pc[31]_i_23_2 ),
        .I4(ALU_SEL[2]),
        .I5(\pc[31]_i_85_n_0 ),
        .O(\EX/Result [6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[31]_i_47 
       (.I0(\pc_reg[31]_i_5_0 [27]),
        .I1(\pc[31]_i_3_0 [1]),
        .I2(\pc[31]_i_26_0 ),
        .I3(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I4(\pc[31]_i_3_1 ),
        .O(\pc[31]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[31]_i_49 
       (.I0(\pc_reg[31]_i_5_0 [25]),
        .I1(\pc[31]_i_3_0 [1]),
        .I2(\pc[31]_i_28_0 ),
        .I3(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I4(\pc[31]_i_3_1 ),
        .O(\pc[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_50 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[23] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_88_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_89_n_0 ),
        .O(\pc[31]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0007)) 
    \pc[31]_i_51 
       (.I0(\pc[31]_i_29_2 ),
        .I1(\pc[31]_i_90_n_0 ),
        .I2(\pc[31]_i_91_n_0 ),
        .I3(\pc[31]_i_92_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[20]_i_3_7 ),
        .O(\pc[31]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555400)) 
    \pc[31]_i_52 
       (.I0(\pc[31]_i_29_3 ),
        .I1(\pc[31]_i_29_1 ),
        .I2(\pc[31]_i_29_0 ),
        .I3(\pc[31]_i_29_2 ),
        .I4(\pc[31]_i_93_n_0 ),
        .I5(\ID_EX_reg[4]_tristate_oe[28]_2 ),
        .O(\pc[31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h02AAFFFF02AA0000)) 
    \pc[31]_i_53 
       (.I0(\pc[31]_i_30_0 ),
        .I1(\EX_MEM_tristate_oe[17]_i_11_n_0 ),
        .I2(\pc[31]_i_94_n_0 ),
        .I3(\pc[31]_i_30_1 ),
        .I4(ALU_SEL[0]),
        .I5(\pc[31]_i_95_n_0 ),
        .O(\pc[31]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0151515101015101)) 
    \pc[31]_i_54 
       (.I0(ALU_SEL[2]),
        .I1(\ID_EX_reg[3]_tristate_oe[20] ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(\pc[31]_i_96_n_0 ),
        .I5(data2[3]),
        .O(\pc[31]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \pc[31]_i_55 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[22]_i_8_0 [3]),
        .I3(ALU_SEL[2]),
        .O(\pc[31]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_56 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[21] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_97_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_98_n_0 ),
        .O(\pc[31]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h13DF13DF13DF1FDF)) 
    \pc[31]_i_57 
       (.I0(\pc[31]_i_31_0 ),
        .I1(ALU_SEL[0]),
        .I2(ALU_SEL[1]),
        .I3(\EX_MEM_tristate_oe[3]_i_36 ),
        .I4(\pc[31]_i_29_1 ),
        .I5(\pc[31]_i_31_1 ),
        .O(\pc[31]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_58 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[19] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_99_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_100_n_0 ),
        .O(\pc[31]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFFFF000F11FF)) 
    \pc[31]_i_59 
       (.I0(\pc[31]_i_32_0 ),
        .I1(\pc[31]_i_34_0 ),
        .I2(\pc[31]_i_32_1 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\EX_MEM_tristate_oe[19]_i_28_0 ),
        .O(\pc[31]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pc[31]_i_6 
       (.I0(\pc[31]_i_3_1 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .O(\pc[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_60 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[24]_0 ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_101_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_102_n_0 ),
        .O(\pc[31]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0007)) 
    \pc[31]_i_61 
       (.I0(\pc[31]_i_33_1 ),
        .I1(\pc[31]_i_90_n_0 ),
        .I2(\pc[31]_i_103_n_0 ),
        .I3(\pc[31]_i_104_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[20]_i_3_5 ),
        .O(\pc[31]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555400)) 
    \pc[31]_i_62 
       (.I0(\pc[31]_i_33_2 ),
        .I1(\pc[31]_i_29_1 ),
        .I2(\pc[31]_i_33_0 ),
        .I3(\pc[31]_i_33_1 ),
        .I4(\pc[31]_i_105_n_0 ),
        .I5(\ID_EX_reg[4]_tristate_oe[29]_0 ),
        .O(\pc[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    \pc[31]_i_63 
       (.I0(\ID_EX_reg[3]_tristate_oe[22] ),
        .I1(ALU_SEL[0]),
        .I2(\pc[31]_i_106_n_0 ),
        .I3(inp_B_final[17]),
        .I4(\pc[31]_i_107_n_0 ),
        .I5(\EX_MEM_tristate_oe_reg[17] ),
        .O(\pc[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44405555)) 
    \pc[31]_i_64 
       (.I0(\pc[31]_i_34_2 ),
        .I1(\pc[31]_i_34_3 ),
        .I2(\pc[31]_i_34_0 ),
        .I3(\pc[31]_i_34_1 ),
        .I4(\pc[31]_i_108_n_0 ),
        .I5(\ID_EX_reg[4]_tristate_oe[22] ),
        .O(\pc[31]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hD000D000D000D0F0)) 
    \pc[31]_i_65 
       (.I0(\pc[31]_i_109_n_0 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[3]),
        .I3(ALU_SEL[2]),
        .I4(\pc[31]_i_110_n_0 ),
        .I5(\pc[31]_i_111_n_0 ),
        .O(\pc[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    \pc[31]_i_66 
       (.I0(\ID_EX_reg[3]_tristate_oe[26] ),
        .I1(ALU_SEL[0]),
        .I2(\pc[31]_i_112_n_0 ),
        .I3(inp_B_final[17]),
        .I4(\pc[31]_i_113_n_0 ),
        .I5(\EX_MEM_tristate_oe_reg[17] ),
        .O(\pc[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F7)) 
    \pc[31]_i_67 
       (.I0(\pc[31]_i_35_0 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_114_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\ID_EX_reg[4]_tristate_oe[31] ),
        .O(\pc[31]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55554055)) 
    \pc[31]_i_68 
       (.I0(\EX_MEM_tristate_oe_reg[31]_i_12 ),
        .I1(\pc[31]_i_29_1 ),
        .I2(\pc[31]_i_35_0 ),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[17]_i_11_n_0 ),
        .I5(\ID_EX_reg[4]_tristate_oe[31]_1 ),
        .O(\pc[31]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF2202)) 
    \pc[31]_i_69 
       (.I0(\pc[31]_i_115_n_0 ),
        .I1(\pc[31]_i_116_n_0 ),
        .I2(\pc[31]_i_117_n_0 ),
        .I3(\pc[31]_i_118_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[20]_i_3_6 ),
        .O(\pc[31]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \pc[31]_i_7 
       (.I0(\pc_reg[1]_1 ),
        .I1(Result_1_0[0]),
        .I2(\pc[31]_i_3_0 [2]),
        .I3(\pc[31]_i_3_0 [4]),
        .O(\pc[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_70 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[14] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_119_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_120_n_0 ),
        .O(\pc[31]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0F001FFF)) 
    \pc[31]_i_71 
       (.I0(\pc[31]_i_36_0 ),
        .I1(\pc[31]_i_34_0 ),
        .I2(\EX_MEM_tristate_oe[14]_i_21_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\pc[31]_i_36_1 ),
        .O(\pc[31]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_72 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[8] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_121_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_122_n_0 ),
        .O(\pc[31]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0F001FFF)) 
    \pc[31]_i_73 
       (.I0(\pc[31]_i_37_0 ),
        .I1(\pc[31]_i_29_1 ),
        .I2(\EX_MEM_tristate_oe[8]_i_26_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\pc[31]_i_37_1 ),
        .O(\pc[31]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_74 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[5] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_123_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_124_n_0 ),
        .O(\pc[31]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0F001FFF)) 
    \pc[31]_i_75 
       (.I0(\pc[31]_i_38_0 ),
        .I1(\pc[31]_i_29_1 ),
        .I2(\EX_MEM_tristate_oe[5]_i_21_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\pc[31]_i_38_1 ),
        .O(\pc[31]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_76 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[7] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_125_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_126_n_0 ),
        .O(\pc[31]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0F001FFF)) 
    \pc[31]_i_77 
       (.I0(\pc[31]_i_39_0 ),
        .I1(\pc[31]_i_29_1 ),
        .I2(\EX_MEM_tristate_oe[7]_i_21_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\pc[31]_i_39_1 ),
        .O(\pc[31]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_78 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[16] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_127_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_128_n_0 ),
        .O(\pc[31]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h13DF13DF13DF1FDF)) 
    \pc[31]_i_79 
       (.I0(\pc[31]_i_40_0 ),
        .I1(ALU_SEL[0]),
        .I2(ALU_SEL[1]),
        .I3(\EX_MEM_tristate_oe[16]_i_27_0 ),
        .I4(\pc[31]_i_29_1 ),
        .I5(\pc[31]_i_40_1 ),
        .O(\pc[31]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \pc[31]_i_8 
       (.I0(\pc[31]_i_18_n_0 ),
        .I1(\pc[31]_i_19_n_0 ),
        .I2(\pc[31]_i_20_n_0 ),
        .I3(\pc[31]_i_21_n_0 ),
        .I4(\pc[31]_i_22_n_0 ),
        .I5(\pc[31]_i_23_n_0 ),
        .O(\EX/zero ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_80 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[18] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_129_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_130_n_0 ),
        .O(\pc[31]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFE000F000E000)) 
    \pc[31]_i_81 
       (.I0(\pc[31]_i_41_0 ),
        .I1(\pc[31]_i_34_0 ),
        .I2(\EX_MEM_tristate_oe[3]_i_36_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\pc[31]_i_41_1 ),
        .O(\pc[31]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_82 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[15] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_131_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_132_n_0 ),
        .O(\pc[31]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0F001FFF)) 
    \pc[31]_i_83 
       (.I0(\pc[31]_i_42_0 ),
        .I1(\pc[31]_i_29_1 ),
        .I2(\EX_MEM_tristate_oe[15]_i_21_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\pc[31]_i_42_1 ),
        .O(\pc[31]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \pc[31]_i_84 
       (.I0(\EX_MEM_tristate_oe_reg[17] ),
        .I1(\ID_EX_reg[3]_tristate_oe[6] ),
        .I2(ALU_SEL[0]),
        .I3(\pc[31]_i_133_n_0 ),
        .I4(inp_B_final[17]),
        .I5(\pc[31]_i_134_n_0 ),
        .O(\pc[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0F001FFF)) 
    \pc[31]_i_85 
       (.I0(\pc[31]_i_43_0 ),
        .I1(\pc[31]_i_29_1 ),
        .I2(\EX_MEM_tristate_oe[6]_i_21_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\pc[31]_i_43_1 ),
        .O(\pc[31]_i_85_n_0 ));
  LUT5 #(
    .INIT(32'h555555C5)) 
    \pc[31]_i_88 
       (.I0(inp_A_final[24]),
        .I1(\pc[31]_i_50_0 ),
        .I2(\ID_EX_reg[3]_tristate_oe[24] ),
        .I3(\pc[31]_i_66_2 ),
        .I4(\pc[31]_i_66_1 ),
        .O(\pc[31]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \pc[31]_i_89 
       (.I0(\pc[31]_i_50_0 ),
        .I1(\pc[31]_i_66_0 ),
        .I2(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I3(inp_A_final[19]),
        .O(\pc[31]_i_89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \pc[31]_i_9 
       (.I0(\pc_reg[1]_1 ),
        .I1(\pc[31]_i_3_0 [3]),
        .I2(\pc[31]_i_3_0 [4]),
        .O(\pc[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pc[31]_i_90 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[0]),
        .O(\pc[31]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pc[31]_i_91 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[28]_i_28_0 ),
        .O(\pc[31]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h2222222220202220)) 
    \pc[31]_i_92 
       (.I0(\EX_MEM_tristate_oe[3]_i_11 ),
        .I1(\EX_MEM_tristate_oe[28]_i_28_0 ),
        .I2(\EX_MEM_tristate_oe[17]_i_19_n_0 ),
        .I3(\ID_EX_reg[3]_tristate_oe[24] ),
        .I4(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I5(\pc[31]_i_29_0 ),
        .O(\pc[31]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \pc[31]_i_93 
       (.I0(inp_B_final[17]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [5]),
        .I2(\pc[31]_i_66_0 ),
        .I3(ALU_SEL[0]),
        .O(\pc[31]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hE200E200E2E2E200)) 
    \pc[31]_i_94 
       (.I0(\EX_MEM_tristate_oe[20]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[21]_i_23_0 ),
        .I3(\EX_MEM_tristate_oe[17]_i_19_n_0 ),
        .I4(\ID_EX_reg[3]_tristate_oe[24] ),
        .I5(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .O(\pc[31]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pc[31]_i_95 
       (.I0(\ID_EX_reg[3]_tristate_oe[30]_0 [6]),
        .I1(\ID_EX_reg[4]_tristate_oe[30] [2]),
        .O(\pc[31]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h515151FFFFFF51FF)) 
    \pc[31]_i_96 
       (.I0(\ID_EX_reg[3]_tristate_oe[31] ),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\pc[31]_i_54_1 ),
        .I4(inp_B_final[0]),
        .I5(\pc[31]_i_54_0 ),
        .O(\pc[31]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_97 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[22]_i_45_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[21]_i_23_0 ),
        .O(\pc[31]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \pc[31]_i_98 
       (.I0(\EX_MEM_tristate_oe[22]_i_45_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[21]_i_23_0 ),
        .I3(\pc[31]_i_66_0 ),
        .I4(\EX_MEM_tristate_oe[0]_i_6_0 ),
        .I5(inp_A_final[18]),
        .O(\pc[31]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \pc[31]_i_99 
       (.I0(inp_A_final[24]),
        .I1(\ID_EX_reg[3]_tristate_oe[24] ),
        .I2(\EX_MEM_tristate_oe[2]_i_39_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_21_n_0 ),
        .I4(inp_B_final[0]),
        .I5(\pc[31]_i_136_n_0 ),
        .O(\pc[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[3]_i_10 
       (.I0(\ID_EX_reg[3]_tristate_oe[0] ),
        .I1(\ID_EX_reg[3]_tristate_oe[1] ),
        .I2(\pc_reg[3]_i_3_1 ),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [1]),
        .O(\pc[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCC5CCCCCCCACC)) 
    \pc[3]_i_11 
       (.I0(\ID_EX_reg[3]_tristate_oe[0] ),
        .I1(\pc_reg[3]_i_3_0 ),
        .I2(\pc[31]_i_3_0 [0]),
        .I3(\pc[31]_i_3_1 ),
        .I4(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I5(\pc_reg[31]_i_5_3 [0]),
        .O(\pc[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[3]_i_12 
       (.I0(\EX_MEM_tristate_oe[3]_i_22 [2]),
        .I1(\exception_intr_address_in_tristate_oe_reg[0] ),
        .O(\ID_EX_reg[3]_tristate_oe[2] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[3]_i_13 
       (.I0(\EX_MEM_tristate_oe[3]_i_22 [1]),
        .I1(\exception_intr_address_in_tristate_oe_reg[0] ),
        .O(\ID_EX_reg[3]_tristate_oe[1] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[3]_i_14 
       (.I0(\EX_MEM_tristate_oe[3]_i_22 [0]),
        .I1(\exception_intr_address_in_tristate_oe_reg[0] ),
        .O(\ID_EX_reg[3]_tristate_oe[0] ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[3]_i_4 
       (.I0(\ID_EX_reg[3]_tristate_oe[3] ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\ID_EX_reg[3]_tristate_oe[2] ),
        .O(\pc[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[3]_i_5 
       (.I0(\ID_EX_reg[3]_tristate_oe[2] ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\ID_EX_reg[3]_tristate_oe[1] ),
        .O(\pc[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[3]_i_6 
       (.I0(\ID_EX_reg[3]_tristate_oe[1] ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\ID_EX_reg[3]_tristate_oe[0] ),
        .O(\pc[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \pc[3]_i_7 
       (.I0(\pc[31]_i_3_0 [0]),
        .I1(\pc[31]_i_3_1 ),
        .I2(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I3(\ID_EX_reg[3]_tristate_oe[0] ),
        .O(\pc[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[3]_i_8 
       (.I0(\ID_EX_reg[3]_tristate_oe[2] ),
        .I1(\ID_EX_reg[3]_tristate_oe[3] ),
        .I2(\pc_reg[3]_i_3_2 ),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [3]),
        .O(\pc[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[3]_i_9 
       (.I0(\ID_EX_reg[3]_tristate_oe[1] ),
        .I1(\ID_EX_reg[3]_tristate_oe[2] ),
        .I2(\ID_EX_reg[4]_tristate_oe[2] ),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [2]),
        .O(\pc[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[7]_i_10 
       (.I0(\pc_reg[7]_i_3_0 ),
        .I1(\pc_reg[7]_i_3_1 ),
        .I2(\pc_reg[31]_i_5_0 [2]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [5]),
        .O(\pc[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[7]_i_11 
       (.I0(\ID_EX_reg[3]_tristate_oe[3] ),
        .I1(\pc_reg[7]_i_3_0 ),
        .I2(\pc_reg[31]_i_5_0 [1]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [4]),
        .O(\pc[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pc[7]_i_12 
       (.I0(\EX_MEM_tristate_oe[3]_i_22 [3]),
        .I1(\exception_intr_address_in_tristate_oe_reg[0] ),
        .O(\ID_EX_reg[3]_tristate_oe[3] ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[7]_i_4 
       (.I0(\pc_reg[11]_i_3_0 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[7]_i_3_2 ),
        .O(\pc[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[7]_i_5 
       (.I0(\pc_reg[7]_i_3_2 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[7]_i_3_1 ),
        .O(\pc[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[7]_i_6 
       (.I0(\pc_reg[7]_i_3_1 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\pc_reg[7]_i_3_0 ),
        .O(\pc[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \pc[7]_i_7 
       (.I0(\pc_reg[7]_i_3_0 ),
        .I1(\ID_EX_ctrl_reg[7]_tristate_oe ),
        .I2(\pc[31]_i_3_1 ),
        .I3(\pc[31]_i_3_0 [0]),
        .I4(\ID_EX_reg[3]_tristate_oe[3] ),
        .O(\pc[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[7]_i_8 
       (.I0(\pc_reg[7]_i_3_2 ),
        .I1(\pc_reg[11]_i_3_0 ),
        .I2(\pc_reg[31]_i_5_0 [4]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [7]),
        .O(\pc[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \pc[7]_i_9 
       (.I0(\pc_reg[7]_i_3_1 ),
        .I1(\pc_reg[7]_i_3_2 ),
        .I2(\pc_reg[31]_i_5_0 [3]),
        .I3(\EX/target_pc2 ),
        .I4(\pc_reg[31]_i_5_3 [6]),
        .O(\pc[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[0] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[10] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[8]),
        .Q(Q[10]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[11] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[9]),
        .Q(Q[11]),
        .R(rst_IBUF));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[11]_i_3 
       (.CI(\pc_reg[7]_i_3_n_0 ),
        .CO({\pc_reg[11]_i_3_n_0 ,\pc_reg[11]_i_3_n_1 ,\pc_reg[11]_i_3_n_2 ,\pc_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc[11]_i_4_n_0 ,\pc[11]_i_5_n_0 ,\pc[11]_i_6_n_0 ,\pc[11]_i_7_n_0 }),
        .O(\ID_EX_reg[3]_tristate_oe[30] [9:6]),
        .S({\pc[11]_i_8_n_0 ,\pc[11]_i_9_n_0 ,\pc[11]_i_10_n_0 ,\pc[11]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[12] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[10]),
        .Q(Q[12]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[13] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[11]),
        .Q(Q[13]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[14] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[12]),
        .Q(Q[14]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[15] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[13]),
        .Q(Q[15]),
        .R(rst_IBUF));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[15]_i_3 
       (.CI(\pc_reg[11]_i_3_n_0 ),
        .CO({\pc_reg[15]_i_3_n_0 ,\pc_reg[15]_i_3_n_1 ,\pc_reg[15]_i_3_n_2 ,\pc_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc[15]_i_4_n_0 ,\pc[15]_i_5_n_0 ,\pc[15]_i_6_n_0 ,\pc[15]_i_7_n_0 }),
        .O(\ID_EX_reg[3]_tristate_oe[30] [13:10]),
        .S({\pc[15]_i_8_n_0 ,\pc[15]_i_9_n_0 ,\pc[15]_i_10_n_0 ,\pc[15]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[16] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[14]),
        .Q(Q[16]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[17] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[15]),
        .Q(Q[17]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[18] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[16]),
        .Q(Q[18]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[19] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[17]),
        .Q(Q[19]),
        .R(rst_IBUF));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[19]_i_3 
       (.CI(\pc_reg[15]_i_3_n_0 ),
        .CO({\pc_reg[19]_i_3_n_0 ,\pc_reg[19]_i_3_n_1 ,\pc_reg[19]_i_3_n_2 ,\pc_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc[19]_i_4_n_0 ,\pc[19]_i_5_n_0 ,\pc[19]_i_6_n_0 ,\pc[19]_i_7_n_0 }),
        .O(\ID_EX_reg[3]_tristate_oe[30] [17:14]),
        .S({\pc[19]_i_8_n_0 ,\pc[19]_i_9_n_0 ,\pc[19]_i_10_n_0 ,\pc[19]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[1] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[20] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[18]),
        .Q(Q[20]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[21] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[19]),
        .Q(Q[21]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[22] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[20]),
        .Q(Q[22]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[23] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[21]),
        .Q(Q[23]),
        .R(rst_IBUF));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[23]_i_3 
       (.CI(\pc_reg[19]_i_3_n_0 ),
        .CO({\pc_reg[23]_i_3_n_0 ,\pc_reg[23]_i_3_n_1 ,\pc_reg[23]_i_3_n_2 ,\pc_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc[23]_i_4_n_0 ,\pc[23]_i_5_n_0 ,\pc[23]_i_6_n_0 ,\pc[23]_i_7_n_0 }),
        .O(\ID_EX_reg[3]_tristate_oe[30] [21:18]),
        .S({\pc[23]_i_8_n_0 ,\pc[23]_i_9_n_0 ,\pc[23]_i_10_n_0 ,\pc[23]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[24] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[22]),
        .Q(Q[24]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[25] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[23]),
        .Q(Q[25]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[26] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[24]),
        .Q(Q[26]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[27] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[25]),
        .Q(Q[27]),
        .R(rst_IBUF));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[27]_i_3 
       (.CI(\pc_reg[23]_i_3_n_0 ),
        .CO({\pc_reg[27]_i_3_n_0 ,\pc_reg[27]_i_3_n_1 ,\pc_reg[27]_i_3_n_2 ,\pc_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc[27]_i_4_n_0 ,\pc[27]_i_5_n_0 ,\pc[27]_i_6_n_0 ,\pc[27]_i_7_n_0 }),
        .O(\ID_EX_reg[3]_tristate_oe[30] [25:22]),
        .S({\pc[27]_i_8_n_0 ,\pc[27]_i_9_n_0 ,\pc[27]_i_10_n_0 ,\pc[27]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[28] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[26]),
        .Q(Q[28]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[29] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[27]),
        .Q(Q[29]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[2] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[2]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[30] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[28]),
        .Q(Q[30]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[31] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[29]),
        .Q(Q[31]),
        .R(rst_IBUF));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[31]_i_5 
       (.CI(\pc_reg[27]_i_3_n_0 ),
        .CO({\NLW_pc_reg[31]_i_5_CO_UNCONNECTED [3],\pc_reg[31]_i_5_n_1 ,\pc_reg[31]_i_5_n_2 ,\pc_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pc[31]_i_10_n_0 ,\pc[31]_i_11_n_0 ,\pc[31]_i_12_n_0 }),
        .O(\ID_EX_reg[3]_tristate_oe[30] [29:26]),
        .S({\pc[31]_i_13_n_0 ,\pc[31]_i_14_n_0 ,\pc[31]_i_15_n_0 ,\pc[31]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[3] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[3]),
        .R(rst_IBUF));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\pc_reg[3]_i_3_n_0 ,\pc_reg[3]_i_3_n_1 ,\pc_reg[3]_i_3_n_2 ,\pc_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc[3]_i_4_n_0 ,\pc[3]_i_5_n_0 ,\pc[3]_i_6_n_0 ,\pc[3]_i_7_n_0 }),
        .O({\ID_EX_reg[3]_tristate_oe[30] [1:0],\EX/target_pc0 }),
        .S({\pc[3]_i_8_n_0 ,\pc[3]_i_9_n_0 ,\pc[3]_i_10_n_0 ,\pc[3]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[4] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[4]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[5] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[5]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[6] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[6]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[7] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[5]),
        .Q(Q[7]),
        .R(rst_IBUF));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pc_reg[7]_i_3 
       (.CI(\pc_reg[3]_i_3_n_0 ),
        .CO({\pc_reg[7]_i_3_n_0 ,\pc_reg[7]_i_3_n_1 ,\pc_reg[7]_i_3_n_2 ,\pc_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\pc[7]_i_4_n_0 ,\pc[7]_i_5_n_0 ,\pc[7]_i_6_n_0 ,\pc[7]_i_7_n_0 }),
        .O(\ID_EX_reg[3]_tristate_oe[30] [5:2]),
        .S({\pc[7]_i_8_n_0 ,\pc[7]_i_9_n_0 ,\pc[7]_i_10_n_0 ,\pc[7]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[8] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[6]),
        .Q(Q[8]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[9] 
       (.C(clk1_BUFG),
        .CE(\pc[31]_i_1_n_0 ),
        .D(D[7]),
        .Q(Q[9]),
        .R(rst_IBUF));
endmodule

module Instruction_mem
   (D,
    out,
    instr_reg_1_0,
    instr_reg_1_1,
    instr_reg_0_0,
    \ID_EX_ctrl_reg[4] ,
    instr_reg_1_2,
    instr_reg_1_3,
    instr_reg_1_4,
    instr_reg_1_5,
    instr_reg_1_6,
    instr_reg_1_7,
    instr_reg_1_8,
    instr_reg_1_9,
    instr_reg_1_10,
    instr_reg_1_11,
    instr_reg_1_12,
    instr_reg_1_13,
    instr_reg_0_1,
    ID_EX_ctrl,
    select_control_unit,
    p_0_in,
    Q);
  output [4:0]D;
  output [25:0]out;
  output [4:0]instr_reg_1_0;
  output [19:0]instr_reg_1_1;
  output [17:0]instr_reg_0_0;
  output \ID_EX_ctrl_reg[4] ;
  output instr_reg_1_2;
  output instr_reg_1_3;
  output instr_reg_1_4;
  output instr_reg_1_5;
  output instr_reg_1_6;
  output instr_reg_1_7;
  output instr_reg_1_8;
  output instr_reg_1_9;
  output instr_reg_1_10;
  output instr_reg_1_11;
  output instr_reg_1_12;
  output instr_reg_1_13;
  output [0:0]instr_reg_0_1;
  input ID_EX_ctrl;
  input select_control_unit;
  input p_0_in;
  input [10:0]Q;

  wire [4:0]D;
  wire ID_EX_ctrl;
  wire \ID_EX_ctrl_reg[4] ;
  wire \IF_ID_CSR[0]_i_2_n_0 ;
  wire \IF_ID_CSR[0]_i_3_n_0 ;
  wire \IF_ID_CSR[17]_i_2_n_0 ;
  wire \IF_ID_CSR[2]_i_2_n_0 ;
  wire \IF_ID_CSR[2]_i_3_n_0 ;
  wire \IF_ID_register[0]_tristate_oe[0]_i_3_n_0 ;
  wire \IF_ID_register[0]_tristate_oe[0]_i_4_n_0 ;
  wire \IF_ID_register[0]_tristate_oe[0]_i_5_n_0 ;
  wire \IF_ID_register[0]_tristate_oe[0]_i_6_n_0 ;
  wire \IF_ID_register[0]_tristate_oe[4]_i_2_n_0 ;
  wire \IF_ID_register[0]_tristate_oe[4]_i_3_n_0 ;
  wire \IF_ID_register[0]_tristate_oe[4]_i_4_n_0 ;
  wire \IF_ID_register[1]_tristate_oe[0]_i_2_n_0 ;
  wire \IF_ID_register[1]_tristate_oe[0]_i_3_n_0 ;
  wire \IF_ID_register[1]_tristate_oe[1]_i_2_n_0 ;
  wire \IF_ID_register[1]_tristate_oe[2]_i_2_n_0 ;
  wire \IF_ID_register[1]_tristate_oe[3]_i_2_n_0 ;
  wire \IF_ID_register[1]_tristate_oe[4]_i_2_n_0 ;
  wire \IF_ID_register[1]_tristate_oe[4]_i_3_n_0 ;
  wire \IF_ID_register[1]_tristate_oe[4]_i_4_n_0 ;
  wire \IF_ID_register[1]_tristate_oe[4]_i_5_n_0 ;
  wire \IF_ID_register[2]_tristate_oe[0]_i_2_n_0 ;
  wire \IF_ID_register[2]_tristate_oe[4]_i_2_n_0 ;
  wire \IF_ID_register[2]_tristate_oe[4]_i_3_n_0 ;
  wire [10:0]Q;
  wire \imm_ext[0]_i_2_n_0 ;
  wire \imm_ext[10]_i_2_n_0 ;
  wire \imm_ext[10]_i_3_n_0 ;
  wire \imm_ext[18]_i_2_n_0 ;
  wire \imm_ext[18]_i_3_n_0 ;
  wire \imm_ext[1]_i_2_n_0 ;
  wire \imm_ext[2]_i_2_n_0 ;
  wire \imm_ext[30]_i_2_n_0 ;
  wire \imm_ext[31]_i_7_n_0 ;
  wire \imm_ext[31]_i_8_n_0 ;
  wire \imm_ext[3]_i_2_n_0 ;
  wire \imm_ext[4]_i_2_n_0 ;
  wire \imm_ext[4]_i_3_n_0 ;
  wire \imm_ext[4]_i_4_n_0 ;
  wire \imm_ext[9]_i_2_n_0 ;
  wire [24:20]instr;
  wire [17:0]instr_reg_0_0;
  wire [0:0]instr_reg_0_1;
  wire [4:0]instr_reg_1_0;
  wire [19:0]instr_reg_1_1;
  wire instr_reg_1_10;
  wire instr_reg_1_11;
  wire instr_reg_1_12;
  wire instr_reg_1_13;
  wire instr_reg_1_2;
  wire instr_reg_1_3;
  wire instr_reg_1_4;
  wire instr_reg_1_5;
  wire instr_reg_1_6;
  wire instr_reg_1_7;
  wire instr_reg_1_8;
  wire instr_reg_1_9;
  wire [25:0]out;
  wire p_0_in;
  wire select_control_unit;
  wire NLW_instr_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_instr_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_instr_reg_0_DBITERR_UNCONNECTED;
  wire NLW_instr_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_instr_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_instr_reg_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_instr_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_instr_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_instr_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_instr_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_instr_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_instr_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_instr_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_instr_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_instr_reg_1_DBITERR_UNCONNECTED;
  wire NLW_instr_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_instr_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_instr_reg_1_SBITERR_UNCONNECTED;
  wire [31:15]NLW_instr_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_instr_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_instr_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_instr_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_instr_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_instr_reg_1_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \IF_ID_CSR[0]_i_1 
       (.I0(\IF_ID_register[0]_tristate_oe[4]_i_2_n_0 ),
        .I1(out[22]),
        .I2(out[23]),
        .I3(\IF_ID_CSR[0]_i_2_n_0 ),
        .I4(\IF_ID_CSR[0]_i_3_n_0 ),
        .I5(\IF_ID_CSR[17]_i_2_n_0 ),
        .O(instr_reg_0_0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \IF_ID_CSR[0]_i_2 
       (.I0(out[24]),
        .I1(out[25]),
        .O(\IF_ID_CSR[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IF_ID_CSR[0]_i_3 
       (.I0(out[21]),
        .I1(out[20]),
        .I2(out[19]),
        .O(\IF_ID_CSR[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[10]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(instr[24]),
        .O(instr_reg_0_0[9]));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[11]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(out[19]),
        .O(instr_reg_0_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[12]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(out[20]),
        .O(instr_reg_0_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[13]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(out[21]),
        .O(instr_reg_0_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[14]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(out[22]),
        .O(instr_reg_0_0[13]));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[15]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(out[23]),
        .O(instr_reg_0_0[14]));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[16]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(out[24]),
        .O(instr_reg_0_0[15]));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[17]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(out[25]),
        .O(instr_reg_0_0[16]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \IF_ID_CSR[17]_i_2 
       (.I0(out[4]),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[5]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\IF_ID_CSR[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFCFFFCF4FEFFF2F)) 
    \IF_ID_CSR[18]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[5]),
        .I4(out[4]),
        .I5(out[3]),
        .O(instr_reg_0_0[17]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IF_ID_CSR[1]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[5]),
        .I3(out[3]),
        .I4(out[4]),
        .I5(out[0]),
        .O(instr_reg_0_0[1]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \IF_ID_CSR[2]_i_1 
       (.I0(\IF_ID_CSR[2]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\IF_ID_CSR[2]_i_3_n_0 ),
        .I4(out[0]),
        .I5(out[4]),
        .O(instr_reg_0_0[2]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \IF_ID_CSR[2]_i_2 
       (.I0(\IF_ID_CSR[0]_i_3_n_0 ),
        .I1(out[25]),
        .I2(out[24]),
        .I3(out[23]),
        .I4(out[22]),
        .I5(\IF_ID_register[0]_tristate_oe[4]_i_2_n_0 ),
        .O(\IF_ID_CSR[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \IF_ID_CSR[2]_i_3 
       (.I0(out[3]),
        .I1(out[5]),
        .O(\IF_ID_CSR[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IF_ID_CSR[3]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .O(instr_reg_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IF_ID_CSR[4]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[12]),
        .O(instr_reg_0_0[4]));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[6]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(instr[20]),
        .O(instr_reg_0_0[5]));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[7]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(instr[21]),
        .O(instr_reg_0_0[6]));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[8]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(instr[22]),
        .O(instr_reg_0_0[7]));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \IF_ID_CSR[9]_i_1 
       (.I0(\IF_ID_CSR[17]_i_2_n_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(instr[23]),
        .O(instr_reg_0_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \IF_ID_register[0]_tristate_oe[0]_i_2 
       (.I0(\IF_ID_register[0]_tristate_oe[0]_i_3_n_0 ),
        .I1(\IF_ID_register[0]_tristate_oe[0]_i_4_n_0 ),
        .O(instr_reg_0_1));
  LUT2 #(
    .INIT(4'h8)) 
    \IF_ID_register[0]_tristate_oe[0]_i_3 
       (.I0(\IF_ID_register[0]_tristate_oe[4]_i_4_n_0 ),
        .I1(out[14]),
        .O(\IF_ID_register[0]_tristate_oe[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \IF_ID_register[0]_tristate_oe[0]_i_4 
       (.I0(\IF_ID_register[1]_tristate_oe[4]_i_4_n_0 ),
        .I1(\IF_ID_register[0]_tristate_oe[4]_i_2_n_0 ),
        .I2(\IF_ID_register[0]_tristate_oe[0]_i_5_n_0 ),
        .I3(out[2]),
        .I4(\IF_ID_register[0]_tristate_oe[0]_i_6_n_0 ),
        .O(\IF_ID_register[0]_tristate_oe[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \IF_ID_register[0]_tristate_oe[0]_i_5 
       (.I0(out[0]),
        .I1(out[4]),
        .I2(out[3]),
        .I3(out[5]),
        .O(\IF_ID_register[0]_tristate_oe[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00440000000F0000)) 
    \IF_ID_register[0]_tristate_oe[0]_i_6 
       (.I0(out[3]),
        .I1(out[4]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(out[5]),
        .O(\IF_ID_register[0]_tristate_oe[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hECCCEEEE)) 
    \IF_ID_register[0]_tristate_oe[4]_i_1 
       (.I0(select_control_unit),
        .I1(ID_EX_ctrl),
        .I2(\IF_ID_register[0]_tristate_oe[4]_i_2_n_0 ),
        .I3(\IF_ID_register[0]_tristate_oe[4]_i_3_n_0 ),
        .I4(\IF_ID_register[0]_tristate_oe[4]_i_4_n_0 ),
        .O(\ID_EX_ctrl_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IF_ID_register[0]_tristate_oe[4]_i_2 
       (.I0(out[13]),
        .I1(out[12]),
        .I2(out[11]),
        .O(\IF_ID_register[0]_tristate_oe[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCEEFFE2FFFFFFFF)) 
    \IF_ID_register[0]_tristate_oe[4]_i_3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(out[5]),
        .I4(out[4]),
        .I5(out[0]),
        .O(\IF_ID_register[0]_tristate_oe[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h11310000010D0000)) 
    \IF_ID_register[0]_tristate_oe[4]_i_4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[5]),
        .I3(out[3]),
        .I4(out[0]),
        .I5(out[4]),
        .O(\IF_ID_register[0]_tristate_oe[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IF_ID_register[1]_tristate_oe[0]_i_1 
       (.I0(\IF_ID_register[1]_tristate_oe[0]_i_2_n_0 ),
        .I1(\IF_ID_register[1]_tristate_oe[0]_i_3_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \IF_ID_register[1]_tristate_oe[0]_i_2 
       (.I0(instr[20]),
        .I1(out[5]),
        .I2(out[3]),
        .I3(\IF_ID_register[0]_tristate_oe[4]_i_2_n_0 ),
        .I4(out[14]),
        .O(\IF_ID_register[1]_tristate_oe[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAFAFAFAEA)) 
    \IF_ID_register[1]_tristate_oe[0]_i_3 
       (.I0(\IF_ID_register[1]_tristate_oe[4]_i_5_n_0 ),
        .I1(\IF_ID_register[1]_tristate_oe[4]_i_3_n_0 ),
        .I2(\IF_ID_register[1]_tristate_oe[4]_i_4_n_0 ),
        .I3(out[11]),
        .I4(out[12]),
        .I5(out[13]),
        .O(\IF_ID_register[1]_tristate_oe[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA0E0A0)) 
    \IF_ID_register[1]_tristate_oe[1]_i_1 
       (.I0(\IF_ID_register[1]_tristate_oe[1]_i_2_n_0 ),
        .I1(\IF_ID_register[1]_tristate_oe[4]_i_3_n_0 ),
        .I2(\IF_ID_register[1]_tristate_oe[4]_i_4_n_0 ),
        .I3(instr[21]),
        .I4(\IF_ID_register[1]_tristate_oe[4]_i_5_n_0 ),
        .I5(ID_EX_ctrl),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4040400000000000)) 
    \IF_ID_register[1]_tristate_oe[1]_i_2 
       (.I0(out[13]),
        .I1(out[5]),
        .I2(out[3]),
        .I3(out[11]),
        .I4(out[12]),
        .I5(out[15]),
        .O(\IF_ID_register[1]_tristate_oe[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA0E0A0)) 
    \IF_ID_register[1]_tristate_oe[2]_i_1 
       (.I0(\IF_ID_register[1]_tristate_oe[2]_i_2_n_0 ),
        .I1(\IF_ID_register[1]_tristate_oe[4]_i_3_n_0 ),
        .I2(\IF_ID_register[1]_tristate_oe[4]_i_4_n_0 ),
        .I3(instr[22]),
        .I4(\IF_ID_register[1]_tristate_oe[4]_i_5_n_0 ),
        .I5(ID_EX_ctrl),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h4040400000000000)) 
    \IF_ID_register[1]_tristate_oe[2]_i_2 
       (.I0(out[13]),
        .I1(out[5]),
        .I2(out[3]),
        .I3(out[11]),
        .I4(out[12]),
        .I5(out[16]),
        .O(\IF_ID_register[1]_tristate_oe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA0E0A0)) 
    \IF_ID_register[1]_tristate_oe[3]_i_1 
       (.I0(\IF_ID_register[1]_tristate_oe[3]_i_2_n_0 ),
        .I1(\IF_ID_register[1]_tristate_oe[4]_i_3_n_0 ),
        .I2(\IF_ID_register[1]_tristate_oe[4]_i_4_n_0 ),
        .I3(instr[23]),
        .I4(\IF_ID_register[1]_tristate_oe[4]_i_5_n_0 ),
        .I5(ID_EX_ctrl),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h4040400000000000)) 
    \IF_ID_register[1]_tristate_oe[3]_i_2 
       (.I0(out[13]),
        .I1(out[5]),
        .I2(out[3]),
        .I3(out[11]),
        .I4(out[12]),
        .I5(out[17]),
        .O(\IF_ID_register[1]_tristate_oe[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA0E0A0)) 
    \IF_ID_register[1]_tristate_oe[4]_i_1 
       (.I0(\IF_ID_register[1]_tristate_oe[4]_i_2_n_0 ),
        .I1(\IF_ID_register[1]_tristate_oe[4]_i_3_n_0 ),
        .I2(\IF_ID_register[1]_tristate_oe[4]_i_4_n_0 ),
        .I3(instr[24]),
        .I4(\IF_ID_register[1]_tristate_oe[4]_i_5_n_0 ),
        .I5(ID_EX_ctrl),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h4040400000000000)) 
    \IF_ID_register[1]_tristate_oe[4]_i_2 
       (.I0(out[13]),
        .I1(out[5]),
        .I2(out[3]),
        .I3(out[11]),
        .I4(out[12]),
        .I5(out[18]),
        .O(\IF_ID_register[1]_tristate_oe[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \IF_ID_register[1]_tristate_oe[4]_i_3 
       (.I0(out[5]),
        .I1(\IF_ID_CSR[2]_i_2_n_0 ),
        .I2(out[3]),
        .O(\IF_ID_register[1]_tristate_oe[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \IF_ID_register[1]_tristate_oe[4]_i_4 
       (.I0(out[4]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[1]),
        .O(\IF_ID_register[1]_tristate_oe[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \IF_ID_register[1]_tristate_oe[4]_i_5 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[5]),
        .I3(out[3]),
        .I4(out[4]),
        .I5(out[0]),
        .O(\IF_ID_register[1]_tristate_oe[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IF_ID_register[2]_tristate_oe[0]_i_1 
       (.I0(\IF_ID_register[2]_tristate_oe[0]_i_2_n_0 ),
        .I1(\IF_ID_register[2]_tristate_oe[4]_i_2_n_0 ),
        .O(instr_reg_1_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h88C0)) 
    \IF_ID_register[2]_tristate_oe[0]_i_2 
       (.I0(instr[20]),
        .I1(\IF_ID_register[2]_tristate_oe[4]_i_2_n_0 ),
        .I2(out[6]),
        .I3(\IF_ID_register[2]_tristate_oe[4]_i_3_n_0 ),
        .O(\IF_ID_register[2]_tristate_oe[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \IF_ID_register[2]_tristate_oe[1]_i_1 
       (.I0(instr[21]),
        .I1(out[7]),
        .I2(ID_EX_ctrl),
        .I3(\IF_ID_register[2]_tristate_oe[4]_i_2_n_0 ),
        .I4(\IF_ID_register[2]_tristate_oe[4]_i_3_n_0 ),
        .O(instr_reg_1_0[1]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \IF_ID_register[2]_tristate_oe[2]_i_1 
       (.I0(instr[22]),
        .I1(out[8]),
        .I2(ID_EX_ctrl),
        .I3(\IF_ID_register[2]_tristate_oe[4]_i_2_n_0 ),
        .I4(\IF_ID_register[2]_tristate_oe[4]_i_3_n_0 ),
        .O(instr_reg_1_0[2]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \IF_ID_register[2]_tristate_oe[3]_i_1 
       (.I0(instr[23]),
        .I1(out[9]),
        .I2(ID_EX_ctrl),
        .I3(\IF_ID_register[2]_tristate_oe[4]_i_2_n_0 ),
        .I4(\IF_ID_register[2]_tristate_oe[4]_i_3_n_0 ),
        .O(instr_reg_1_0[3]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \IF_ID_register[2]_tristate_oe[4]_i_1 
       (.I0(instr[24]),
        .I1(out[10]),
        .I2(ID_EX_ctrl),
        .I3(\IF_ID_register[2]_tristate_oe[4]_i_2_n_0 ),
        .I4(\IF_ID_register[2]_tristate_oe[4]_i_3_n_0 ),
        .O(instr_reg_1_0[4]));
  LUT6 #(
    .INIT(64'h406000A010201030)) 
    \IF_ID_register[2]_tristate_oe[4]_i_2 
       (.I0(out[3]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[4]),
        .O(\IF_ID_register[2]_tristate_oe[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FD57FFFDFDDFD)) 
    \IF_ID_register[2]_tristate_oe[4]_i_3 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(out[4]),
        .O(\IF_ID_register[2]_tristate_oe[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \imm_ext[0]_i_1 
       (.I0(\imm_ext[0]_i_2_n_0 ),
        .I1(\imm_ext[10]_i_3_n_0 ),
        .I2(out[7]),
        .I3(\imm_ext[4]_i_2_n_0 ),
        .I4(out[14]),
        .O(instr_reg_1_1[0]));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    \imm_ext[0]_i_2 
       (.I0(\imm_ext[10]_i_2_n_0 ),
        .I1(\imm_ext[4]_i_4_n_0 ),
        .I2(instr[20]),
        .I3(out[6]),
        .I4(instr[21]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(\imm_ext[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \imm_ext[10]_i_1 
       (.I0(out[24]),
        .I1(\imm_ext[10]_i_2_n_0 ),
        .I2(\imm_ext[10]_i_3_n_0 ),
        .I3(out[6]),
        .I4(instr[20]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(instr_reg_1_1[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFD7FDD)) 
    \imm_ext[10]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\imm_ext[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \imm_ext[10]_i_3 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[5]),
        .I5(out[4]),
        .O(\imm_ext[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \imm_ext[11]_i_1 
       (.I0(\imm_ext[31]_i_7_n_0 ),
        .I1(out[25]),
        .I2(out[11]),
        .I3(\imm_ext[18]_i_3_n_0 ),
        .O(instr_reg_1_1[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \imm_ext[12]_i_1 
       (.I0(\imm_ext[31]_i_7_n_0 ),
        .I1(out[25]),
        .I2(\imm_ext[18]_i_2_n_0 ),
        .I3(out[11]),
        .I4(out[12]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(instr_reg_1_1[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \imm_ext[13]_i_1 
       (.I0(\imm_ext[31]_i_7_n_0 ),
        .I1(out[25]),
        .I2(\imm_ext[18]_i_2_n_0 ),
        .I3(out[12]),
        .I4(out[13]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(instr_reg_1_1[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \imm_ext[14]_i_1 
       (.I0(\imm_ext[31]_i_7_n_0 ),
        .I1(out[25]),
        .I2(\imm_ext[18]_i_2_n_0 ),
        .I3(out[13]),
        .I4(out[14]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(instr_reg_1_1[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \imm_ext[15]_i_1 
       (.I0(\imm_ext[31]_i_7_n_0 ),
        .I1(out[25]),
        .I2(\imm_ext[18]_i_2_n_0 ),
        .I3(out[14]),
        .I4(out[15]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(instr_reg_1_1[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \imm_ext[16]_i_1 
       (.I0(\imm_ext[31]_i_7_n_0 ),
        .I1(out[25]),
        .I2(\imm_ext[18]_i_2_n_0 ),
        .I3(out[15]),
        .I4(out[16]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(instr_reg_1_1[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \imm_ext[17]_i_1 
       (.I0(\imm_ext[31]_i_7_n_0 ),
        .I1(out[25]),
        .I2(\imm_ext[18]_i_2_n_0 ),
        .I3(out[16]),
        .I4(out[17]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(instr_reg_1_1[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \imm_ext[18]_i_1 
       (.I0(\imm_ext[31]_i_7_n_0 ),
        .I1(out[25]),
        .I2(\imm_ext[18]_i_2_n_0 ),
        .I3(out[17]),
        .I4(out[18]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(instr_reg_1_1[18]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \imm_ext[18]_i_2 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(out[5]),
        .I4(out[1]),
        .O(\imm_ext[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \imm_ext[18]_i_3 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(out[5]),
        .I4(out[1]),
        .I5(out[4]),
        .O(\imm_ext[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[19]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(out[18]),
        .O(instr_reg_1_13));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \imm_ext[1]_i_1 
       (.I0(\imm_ext[1]_i_2_n_0 ),
        .I1(\imm_ext[10]_i_3_n_0 ),
        .I2(out[8]),
        .I3(\imm_ext[4]_i_2_n_0 ),
        .I4(out[15]),
        .O(instr_reg_1_1[1]));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    \imm_ext[1]_i_2 
       (.I0(\imm_ext[10]_i_2_n_0 ),
        .I1(\imm_ext[4]_i_4_n_0 ),
        .I2(instr[21]),
        .I3(out[7]),
        .I4(instr[22]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(\imm_ext[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[20]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(instr[20]),
        .O(instr_reg_1_12));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[21]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(instr[21]),
        .O(instr_reg_1_11));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[22]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(instr[22]),
        .O(instr_reg_1_10));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[23]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(instr[23]),
        .O(instr_reg_1_9));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[24]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(instr[24]),
        .O(instr_reg_1_8));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[25]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(out[19]),
        .O(instr_reg_1_7));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[26]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(out[20]),
        .O(instr_reg_1_6));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[27]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(out[21]),
        .O(instr_reg_1_5));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[28]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(out[22]),
        .O(instr_reg_1_4));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[29]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(out[23]),
        .O(instr_reg_1_3));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \imm_ext[2]_i_1 
       (.I0(\imm_ext[2]_i_2_n_0 ),
        .I1(\imm_ext[10]_i_3_n_0 ),
        .I2(out[9]),
        .I3(\imm_ext[4]_i_2_n_0 ),
        .I4(out[16]),
        .O(instr_reg_1_1[2]));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    \imm_ext[2]_i_2 
       (.I0(\imm_ext[10]_i_2_n_0 ),
        .I1(\imm_ext[4]_i_4_n_0 ),
        .I2(instr[22]),
        .I3(out[8]),
        .I4(instr[23]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(\imm_ext[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \imm_ext[30]_i_1 
       (.I0(out[25]),
        .I1(\imm_ext[31]_i_8_n_0 ),
        .I2(\imm_ext[30]_i_2_n_0 ),
        .I3(\imm_ext[31]_i_7_n_0 ),
        .I4(\imm_ext[18]_i_2_n_0 ),
        .I5(out[24]),
        .O(instr_reg_1_2));
  LUT6 #(
    .INIT(64'hFFFFD27EFFFFFFFF)) 
    \imm_ext[30]_i_2 
       (.I0(out[4]),
        .I1(out[1]),
        .I2(out[5]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(out[0]),
        .O(\imm_ext[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \imm_ext[31]_i_2 
       (.I0(\imm_ext[31]_i_7_n_0 ),
        .I1(out[25]),
        .I2(\imm_ext[31]_i_8_n_0 ),
        .O(instr_reg_1_1[19]));
  LUT6 #(
    .INIT(64'h1000110700000000)) 
    \imm_ext[31]_i_7 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[5]),
        .I3(out[4]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\imm_ext[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFF6FFFFFFE7FF)) 
    \imm_ext[31]_i_8 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[5]),
        .I5(out[4]),
        .O(\imm_ext[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \imm_ext[3]_i_1 
       (.I0(\imm_ext[3]_i_2_n_0 ),
        .I1(\imm_ext[10]_i_3_n_0 ),
        .I2(out[10]),
        .I3(\imm_ext[4]_i_2_n_0 ),
        .I4(out[17]),
        .O(instr_reg_1_1[3]));
  LUT6 #(
    .INIT(64'hFFFF541054105410)) 
    \imm_ext[3]_i_2 
       (.I0(\imm_ext[10]_i_2_n_0 ),
        .I1(\imm_ext[4]_i_4_n_0 ),
        .I2(instr[23]),
        .I3(out[9]),
        .I4(instr[24]),
        .I5(\imm_ext[18]_i_3_n_0 ),
        .O(\imm_ext[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \imm_ext[4]_i_1 
       (.I0(\imm_ext[9]_i_2_n_0 ),
        .I1(out[19]),
        .I2(\imm_ext[4]_i_2_n_0 ),
        .I3(out[18]),
        .I4(\imm_ext[4]_i_3_n_0 ),
        .O(instr_reg_1_1[4]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \imm_ext[4]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\imm_ext[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \imm_ext[4]_i_3 
       (.I0(out[10]),
        .I1(instr[24]),
        .I2(\imm_ext[4]_i_4_n_0 ),
        .I3(\imm_ext[10]_i_2_n_0 ),
        .O(\imm_ext[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFF7FFF6F)) 
    \imm_ext[4]_i_4 
       (.I0(out[4]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[3]),
        .O(\imm_ext[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \imm_ext[5]_i_1 
       (.I0(out[20]),
        .I1(\imm_ext[9]_i_2_n_0 ),
        .I2(\imm_ext[10]_i_2_n_0 ),
        .I3(out[19]),
        .O(instr_reg_1_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \imm_ext[6]_i_1 
       (.I0(out[21]),
        .I1(\imm_ext[9]_i_2_n_0 ),
        .I2(\imm_ext[10]_i_2_n_0 ),
        .I3(out[20]),
        .O(instr_reg_1_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \imm_ext[7]_i_1 
       (.I0(out[22]),
        .I1(\imm_ext[9]_i_2_n_0 ),
        .I2(\imm_ext[10]_i_2_n_0 ),
        .I3(out[21]),
        .O(instr_reg_1_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \imm_ext[8]_i_1 
       (.I0(out[23]),
        .I1(\imm_ext[9]_i_2_n_0 ),
        .I2(\imm_ext[10]_i_2_n_0 ),
        .I3(out[22]),
        .O(instr_reg_1_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \imm_ext[9]_i_1 
       (.I0(out[24]),
        .I1(\imm_ext[9]_i_2_n_0 ),
        .I2(\imm_ext[10]_i_2_n_0 ),
        .I3(out[23]),
        .O(instr_reg_1_1[9]));
  LUT6 #(
    .INIT(64'h2000100000000000)) 
    \imm_ext[9]_i_2 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[5]),
        .I3(out[4]),
        .I4(out[1]),
        .I5(out[0]),
        .O(\imm_ext[9]_i_2_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "63488" *) 
  (* RTL_RAM_NAME = "inst_mem/instr" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0F8BF0C90037AA3117B9803382310789803107C9823107C9843107C917B90037),
    .INIT_01(256'h03890349030902C902890249020901C901890149010900C900890049F8379111),
    .INIT_02(256'h07890749070906C906890649060905C905890549050904C904890449040903C9),
    .INIT_03(256'h28394839014948394149015B48394149014B283948394149014B883112B907C9),
    .INIT_04(256'h0289044900C90007A6318A89028948394149014B00C92839283948394149014B),
    .INIT_05(256'h439900890049003912B948394149014B283948394149595B4839453101490039),
    .INIT_06(256'h00498F3100C901C94399008900498D3100C901C94399008900498B3100C901C9),
    .INIT_07(256'h00C9C1DB4399C09B005B8B3100C901DB43990089005B893100C9C1DB4399C09B),
    .INIT_08(256'h00C9C1C901DB439900894049005B8D3100C9C1C941DB43998089409B00498D31),
    .INIT_09(256'hC1C941DB43998089409B005B8C3100C9C1C941DB43998089409B4049005B8D31),
    .INIT_0A(256'h8E3100C901C94399008900498C3100C9C1C9C1DB4399C09B4049005B8C3100C9),
    .INIT_0B(256'h43998089009B00498A3100C901C9439900890049883100C901C9439900890049),
    .INIT_0C(256'h00498F3100C901C94099008900494D3100C901C94059008900498B3100C901DB),
    .INIT_0D(256'h01098F3100C901C90A7101490109818943990089004901094A3100C901C94059),
    .INIT_0E(256'h000943990089004901098B3100C901C909710149010981890009439900890049),
    .INIT_0F(256'h01C90B710149010943990089004901098E3100C901C908710149010981890009),
    .INIT_10(256'h008900490109893100C901C90A7101490109439900090089004901098C3100C9),
    .INIT_11(256'h01490109439900890009004901098D3100C901C9097101490109439900090009),
    .INIT_12(256'h8E3100C901C90971014901094399000900890009004901098A3100C901C90A71),
    .INIT_13(256'h43990049008901098A3100C901C9097101490109439900890009000900490109),
    .INIT_14(256'h00C901C90A710149010943990009004900890109883100C901C90B7101490109),
    .INIT_15(256'h000900890109893100C901C90971014901094399000900090049008901098D31),
    .INIT_16(256'h014901094399000900490009008901098E3100C901C90A710149010943990049),
    .INIT_17(256'h8E3100C901C90971014901094399004900090009008901098A3100C901C90971),
    .INIT_18(256'h00890049483100C901C900598C3100C901C940990049893100C901C900990049),
    .INIT_19(256'h0289044900C900070039C2890449F0C9C8C9C031000708310A3100C901C94019),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000008390039),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    instr_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_instr_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_instr_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(p_0_in),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_instr_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_instr_reg_0_DOADO_UNCONNECTED[31:16],out[15:0]}),
        .DOBDO(NLW_instr_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_instr_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_instr_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_instr_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_instr_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_instr_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_instr_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_instr_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "63488" *) 
  (* RTL_RAM_NAME = "inst_mem/instr" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "30" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000029C8002000071A1000070007000001FF005801FF004801FF00401A100240),
    .INIT_01(256'h000000000000000000000000000000000000000000000000000000007FCF7E1F),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h18201D0100F81D817FF940001829010100000C00182900810000000278A00000),
    .INIT_04(256'h000002E8000807F8000200FA0008182977610000000018181810182900A10000),
    .INIT_05(256'h001000000000181078A01A0900A1000018001811084900000829000100000000),
    .INIT_06(256'h0000243B00200050001000380018253B00180010001000080008263B00100000),
    .INIT_07(256'h00383FFF00107FFF4000233B00304000001000004000243B00287FFF00107FFF),
    .INIT_08(256'h00487FF94000001000007FF84000213B00407FF9000000107FF800000000223B),
    .INIT_09(256'h7FF9400000107FF8000040001F3B00507FF1400000107FF800007FF84000203B),
    .INIT_0A(256'h1C3B00687FF800107FF800001D3B00607FF93FFF00107FFF7FF840001E3B0058),
    .INIT_0B(256'h00107FF8400000081B3B00787FF000107FF87FF81C3B00700000001000087FF8),
    .INIT_0C(256'h00681838009000C80010005800701938008800C00010005800681A3B00804000),
    .INIT_0D(256'h0000163900A000C07F2900100009000300100058006800001838009800D00008),
    .INIT_0E(256'h00000010005800780000153900A800C87F290010000900030000001000580070),
    .INIT_0F(256'h00C07F29001000090010005800680000133900B000D07F290010000900030000),
    .INIT_10(256'h005800780000113B00C000C87F290010000900100000005800700000123B00B8),
    .INIT_11(256'h00100009001000580000006800000F3B00C800D07F2900100009001000000000),
    .INIT_12(256'h0C3B00D800C87F29001000090010000000580000007000000E3B00D000C07F29),
    .INIT_13(256'h00100068005800000B3B00E000D07F2900100009001000580000000000780000),
    .INIT_14(256'h00F000C87F2900100009001000000070005800000A3B00E800C07F2900100009),
    .INIT_15(256'h000000580000073B00F800D07F2900100009001000000000007800580000083B),
    .INIT_16(256'h00100009001000000070000000580000053B010000C07F290010000900100068),
    .INIT_17(256'h023B011000D07F2900100009001000780000000000580000043B010800C87F29),
    .INIT_18(256'h00F0008001380128000000000138012001000000010002380118007800080078),
    .INIT_19(256'h000002E8000807F80000000002E800080008000007F801180038013000000010),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000060000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    instr_reg_1
       (.ADDRARDADDR({1'b1,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_instr_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_instr_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(p_0_in),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_instr_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_instr_reg_1_DOADO_UNCONNECTED[31:15],out[25:19],instr,out[18:16]}),
        .DOBDO(NLW_instr_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_instr_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_instr_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_instr_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_instr_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_instr_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_instr_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_instr_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* BOOT_ADDRESS = "0" *) (* CLKS_PER_BIT = "260" *) 
(* NotValidForBitStream *)
module SOC
   (clk,
    rst,
    Tx,
    Tx_Done,
    Tx_Active,
    LED);
  input clk;
  input rst;
  output Tx;
  output Tx_Done;
  output Tx_Active;
  output LED;

  wire [11:0]CSR_ADDR_wire;
  wire [1:0]CSR_funct3_wire;
  wire [11:0]Data_addr;
  wire [7:0]Data_mem_data;
  wire [1:0]EX_MEM;
  wire [13:2]\EX_MEM_wire[0]_4 ;
  wire [31:0]\EX_MEM_wire[1]_3 ;
  wire [31:0]\ID/sign_ext/imm_ext ;
  wire ID_EX_ctrl;
  wire [0:0]\IF_ID_register_wire[0]_0 ;
  wire [0:0]\IF_ID_register_wire[1]_2 ;
  wire [0:0]\IF_ID_register_wire[2]_1 ;
  wire LED;
  wire LED_OBUF;
  wire LED_wr;
  wire \MEM_WB_register_tristate_oe_reg[0]_i_2_n_0 ;
  wire Tx;
  wire Tx_Active;
  wire Tx_Active_OBUF;
  wire Tx_Done;
  wire Tx_OBUF;
  wire Tx_req;
  wire clk;
  wire clk1;
  wire clk1_BUFG;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire custom0;
  wire [31:0]data_in;
  wire data_mem_n_32;
  wire data_mem_n_33;
  wire [0:0]data_out;
  wire \exception_intr_address_in_tristate_oe_reg[1]_i_2_n_0 ;
  wire \exception_intr_address_reg[0]_i_3_n_0 ;
  wire inst_mem_n_0;
  wire inst_mem_n_1;
  wire inst_mem_n_2;
  wire inst_mem_n_3;
  wire inst_mem_n_31;
  wire inst_mem_n_32;
  wire inst_mem_n_33;
  wire inst_mem_n_34;
  wire inst_mem_n_74;
  wire inst_mem_n_75;
  wire inst_mem_n_76;
  wire inst_mem_n_77;
  wire inst_mem_n_78;
  wire inst_mem_n_79;
  wire inst_mem_n_80;
  wire inst_mem_n_81;
  wire inst_mem_n_82;
  wire inst_mem_n_83;
  wire inst_mem_n_84;
  wire inst_mem_n_85;
  wire inst_mem_n_86;
  wire [31:0]instr;
  wire [10:0]instr_addr;
  wire is_ecall_ebreak_wire;
  wire is_fence_wire;
  wire is_illegal_instr;
  wire is_mret_wire;
  wire p_0_in;
  wire [31:8]p_1_in;
  wire p_2_in;
  wire p_3_out;
  wire processor_n_108;
  wire processor_n_114;
  wire processor_n_115;
  wire processor_n_116;
  wire processor_n_117;
  wire processor_n_118;
  wire processor_n_12;
  wire processor_n_25;
  wire processor_n_26;
  wire processor_n_27;
  wire processor_n_28;
  wire processor_n_42;
  wire registers_reg_r1_0_31_0_5_i_20_n_0;
  wire registers_reg_r1_0_31_0_5_i_21_n_0;
  wire rst;
  wire rst_IBUF;
  wire select_control_unit;

  OBUF LED_OBUF_inst
       (.I(LED_OBUF),
        .O(LED));
  FDRE #(
    .INIT(1'b0)) 
    LED_reg
       (.C(clk1_BUFG),
        .CE(LED_wr),
        .D(data_out),
        .Q(LED_OBUF),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \MEM_WB_register_tristate_oe_reg[0]_i_2 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(processor_n_115),
        .Q(\MEM_WB_register_tristate_oe_reg[0]_i_2_n_0 ),
        .R(1'b0));
  OBUF Tx_Active_OBUF_inst
       (.I(Tx_Active_OBUF),
        .O(Tx_Active));
  OBUF Tx_Done_OBUF_inst
       (.I(1'b0),
        .O(Tx_Done));
  OBUF Tx_OBUF_inst
       (.I(Tx_OBUF),
        .O(Tx));
  BUFG clk1_BUFG_inst
       (.I(clk1),
        .O(clk1_BUFG));
  (* OPT_MODIFIED = "MLO" *) 
  FDRE #(
    .INIT(1'b0)) 
    clk1_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in),
        .Q(clk1),
        .R(1'b0));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  data_mem data_mem
       (.ADDRARDADDR(Data_addr),
        .D(processor_n_42),
        .DIADI(Data_mem_data),
        .EX_MEM(EX_MEM),
        .\EX_MEM_wire[0]_1 ({\EX_MEM_wire[0]_4 [13:4],\EX_MEM_wire[0]_4 [2]}),
        .\EX_MEM_wire[1]_0 (\EX_MEM_wire[1]_3 ),
        .Q(processor_n_114),
        .WEA(processor_n_12),
        .clk1_BUFG(clk1_BUFG),
        .custom0(custom0),
        .data_in(data_in),
        .\mem_address_custom_reg[0]_0 (processor_n_116),
        .\mem_data_custom_reg[0]_0 (processor_n_117),
        .mem_ram_reg_0_0(processor_n_108),
        .mem_ram_reg_1_0(processor_n_26),
        .mem_ram_reg_2_0(data_mem_n_32),
        .mem_ram_reg_2_1(processor_n_25),
        .mem_ram_reg_3_0(data_mem_n_33),
        .mem_ram_reg_3_1(processor_n_28),
        .mem_ram_reg_3_2(processor_n_27),
        .p_0_in(clk1_BUFG),
        .p_1_in(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    \exception_intr_address_in_tristate_oe_reg[1]_i_2 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(p_3_out),
        .Q(\exception_intr_address_in_tristate_oe_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \exception_intr_address_reg[0]_i_3 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(processor_n_118),
        .Q(\exception_intr_address_reg[0]_i_3_n_0 ),
        .R(1'b0));
  Instruction_mem inst_mem
       (.D({inst_mem_n_0,inst_mem_n_1,inst_mem_n_2,inst_mem_n_3,\IF_ID_register_wire[1]_2 }),
        .ID_EX_ctrl(ID_EX_ctrl),
        .\ID_EX_ctrl_reg[4] (inst_mem_n_74),
        .Q(instr_addr),
        .instr_reg_0_0({is_illegal_instr,CSR_ADDR_wire,CSR_funct3_wire,is_mret_wire,is_fence_wire,is_ecall_ebreak_wire}),
        .instr_reg_0_1(\IF_ID_register_wire[0]_0 ),
        .instr_reg_1_0({inst_mem_n_31,inst_mem_n_32,inst_mem_n_33,inst_mem_n_34,\IF_ID_register_wire[2]_1 }),
        .instr_reg_1_1({\ID/sign_ext/imm_ext [31],\ID/sign_ext/imm_ext [18:0]}),
        .instr_reg_1_10(inst_mem_n_83),
        .instr_reg_1_11(inst_mem_n_84),
        .instr_reg_1_12(inst_mem_n_85),
        .instr_reg_1_13(inst_mem_n_86),
        .instr_reg_1_2(inst_mem_n_75),
        .instr_reg_1_3(inst_mem_n_76),
        .instr_reg_1_4(inst_mem_n_77),
        .instr_reg_1_5(inst_mem_n_78),
        .instr_reg_1_6(inst_mem_n_79),
        .instr_reg_1_7(inst_mem_n_80),
        .instr_reg_1_8(inst_mem_n_81),
        .instr_reg_1_9(inst_mem_n_82),
        .out({instr[31:25],instr[19:2],instr[0]}),
        .p_0_in(clk1_BUFG),
        .select_control_unit(select_control_unit));
  processor processor
       (.ADDRARDADDR(Data_addr),
        .ADDR_Misallign_reg(processor_n_115),
        .D(processor_n_42),
        .DIADI(Data_mem_data),
        .\EX_MEM_funct3_reg[0]_0 (processor_n_114),
        .\EX_MEM_register_tristate_oe_reg[0]_0 (\exception_intr_address_in_tristate_oe_reg[1]_i_2_n_0 ),
        .\EX_MEM_tristate_oe_reg[1]_0 (EX_MEM),
        .\EX_MEM_wire[1]_0 (\EX_MEM_wire[1]_3 ),
        .ID_EX_ctrl(ID_EX_ctrl),
        .\ID_EX_ctrl_reg[10]_0 ({\EX_MEM_wire[0]_4 [13:4],\EX_MEM_wire[0]_4 [2]}),
        .\ID_EX_ctrl_reg[4]_0 (processor_n_25),
        .\ID_EX_ctrl_reg[4]_1 (processor_n_26),
        .\ID_EX_ctrl_reg[4]_2 (processor_n_27),
        .\ID_EX_ctrl_reg[4]_3 (processor_n_28),
        .\ID_EX_ctrl_reg[4]_4 (processor_n_108),
        .\ID_EX_ctrl_reg[4]_5 (processor_n_116),
        .\ID_EX_ctrl_reg[4]_6 (processor_n_117),
        .\ID_EX_reg[2]_tristate_oe[31]_0 (registers_reg_r1_0_31_0_5_i_21_n_0),
        .\ID_EX_register_reg[0]_tristate_oe[0]_0 (registers_reg_r1_0_31_0_5_i_20_n_0),
        .\IF_ID_CSR_reg[0]_0 (processor_n_118),
        .\IF_ID_CSR_reg[18]_0 ({is_illegal_instr,CSR_ADDR_wire,CSR_funct3_wire,is_mret_wire,is_fence_wire,is_ecall_ebreak_wire}),
        .\IF_ID_reg[0][31]_0 ({instr[31:25],instr[19:2],instr[0]}),
        .\IF_ID_register_reg[0]_tristate_oe[0]_0 (\IF_ID_register_wire[0]_0 ),
        .\IF_ID_register_reg[0]_tristate_oe[1]_0 (inst_mem_n_74),
        .\IF_ID_register_reg[1]_tristate_oe[4]_0 ({inst_mem_n_0,inst_mem_n_1,inst_mem_n_2,inst_mem_n_3,\IF_ID_register_wire[1]_2 }),
        .\IF_ID_register_reg[2]_tristate_oe[4]_0 ({inst_mem_n_31,inst_mem_n_32,inst_mem_n_33,inst_mem_n_34,\IF_ID_register_wire[2]_1 }),
        .I_or_E_reg(\exception_intr_address_reg[0]_i_3_n_0 ),
        .LED_wr(LED_wr),
        .\MEM_WB_reg[0]_tristate_oe[0]_0 (\MEM_WB_register_tristate_oe_reg[0]_i_2_n_0 ),
        .\MEM_WB_reg[1]_tristate_oe[16]_0 (data_mem_n_33),
        .\MEM_WB_reg[1]_tristate_oe[7]_0 (data_mem_n_32),
        .Q(instr_addr),
        .Tx_Active_OBUF(Tx_Active_OBUF),
        .Tx_req(Tx_req),
        .WEA(processor_n_12),
        .clk1_BUFG(clk1_BUFG),
        .custom0(custom0),
        .data_in(data_in),
        .data_out(data_out),
        .\imm_ext_reg[19] (inst_mem_n_86),
        .\imm_ext_reg[20] (inst_mem_n_85),
        .\imm_ext_reg[21] (inst_mem_n_84),
        .\imm_ext_reg[22] (inst_mem_n_83),
        .\imm_ext_reg[23] (inst_mem_n_82),
        .\imm_ext_reg[24] (inst_mem_n_81),
        .\imm_ext_reg[25] (inst_mem_n_80),
        .\imm_ext_reg[26] (inst_mem_n_79),
        .\imm_ext_reg[27] (inst_mem_n_78),
        .\imm_ext_reg[28] (inst_mem_n_77),
        .\imm_ext_reg[29] (inst_mem_n_76),
        .\imm_ext_reg[30] (inst_mem_n_75),
        .\imm_ext_reg[31] ({\ID/sign_ext/imm_ext [31],\ID/sign_ext/imm_ext [18:0]}),
        .p_0_in(clk1_BUFG),
        .p_1_in(p_1_in),
        .p_3_out(p_3_out),
        .rst_IBUF(rst_IBUF),
        .select_control_unit(select_control_unit));
  LUT1 #(
    .INIT(2'h1)) 
    registers_reg_r1_0_31_0_5_i_1
       (.I0(clk1_BUFG),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b1)) 
    registers_reg_r1_0_31_0_5_i_20
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(select_control_unit),
        .Q(registers_reg_r1_0_31_0_5_i_20_n_0),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b1)) 
    registers_reg_r1_0_31_0_5_i_21
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(p_2_in),
        .Q(registers_reg_r1_0_31_0_5_i_21_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    registers_reg_r1_0_31_0_5_i_22
       (.I0(rst_IBUF),
        .O(p_2_in));
  IBUF rst_IBUF_inst
       (.I(rst),
        .O(rst_IBUF));
  uart_tx uart_tx
       (.Tx_Active_OBUF(Tx_Active_OBUF),
        .Tx_OBUF(Tx_OBUF),
        .Tx_req(Tx_req),
        .clk1_BUFG(clk1_BUFG));
endmodule

module WB
   (temp1,
    \ID_EX_reg[1]_tristate_oe[1] ,
    \ID_EX_reg[1]_tristate_oe[1]_0 ,
    \ID_EX_reg[1]_tristate_oe[1]_1 ,
    \ID_EX_reg[1]_tristate_oe[1]_2 ,
    \ID_EX_reg[1]_tristate_oe[1]_3 ,
    \ID_EX_reg[1]_tristate_oe[1]_4 ,
    \ID_EX_reg[1]_tristate_oe[1]_5 ,
    \ID_EX_reg[1]_tristate_oe[1]_6 ,
    \ID_EX_reg[1]_tristate_oe[1]_7 ,
    Q,
    \ID_EX_reg[1]_tristate_oe[31] ,
    \ID_EX_reg[1]_tristate_oe[13] ,
    \ID_EX_reg[1]_tristate_oe[13]_0 ,
    \ID_EX_reg[1]_tristate_oe[19] ,
    \ID_EX_reg[1]_tristate_oe[19]_0 ,
    \ID_EX_reg[1]_tristate_oe[19]_1 ,
    \ID_EX_reg[1]_tristate_oe[19]_2 ,
    \ID_EX_reg[1]_tristate_oe[19]_3 ,
    \ID_EX_reg[1]_tristate_oe[19]_4 ,
    \ID_EX_reg[1]_tristate_oe[25] ,
    \ID_EX_reg[1]_tristate_oe[25]_0 ,
    \ID_EX_reg[1]_tristate_oe[25]_1 ,
    \ID_EX_reg[1]_tristate_oe[25]_2 ,
    \ID_EX_reg[1]_tristate_oe[25]_3 ,
    \ID_EX_reg[1]_tristate_oe[25]_4 ,
    \ID_EX_reg[1]_tristate_oe[31]_0 ,
    \ID_EX_reg[1]_tristate_oe[31]_1 );
  output [31:0]temp1;
  input \ID_EX_reg[1]_tristate_oe[1] ;
  input \ID_EX_reg[1]_tristate_oe[1]_0 ;
  input \ID_EX_reg[1]_tristate_oe[1]_1 ;
  input \ID_EX_reg[1]_tristate_oe[1]_2 ;
  input \ID_EX_reg[1]_tristate_oe[1]_3 ;
  input \ID_EX_reg[1]_tristate_oe[1]_4 ;
  input \ID_EX_reg[1]_tristate_oe[1]_5 ;
  input \ID_EX_reg[1]_tristate_oe[1]_6 ;
  input \ID_EX_reg[1]_tristate_oe[1]_7 ;
  input [11:0]Q;
  input [27:0]\ID_EX_reg[1]_tristate_oe[31] ;
  input \ID_EX_reg[1]_tristate_oe[13] ;
  input \ID_EX_reg[1]_tristate_oe[13]_0 ;
  input \ID_EX_reg[1]_tristate_oe[19] ;
  input \ID_EX_reg[1]_tristate_oe[19]_0 ;
  input \ID_EX_reg[1]_tristate_oe[19]_1 ;
  input \ID_EX_reg[1]_tristate_oe[19]_2 ;
  input \ID_EX_reg[1]_tristate_oe[19]_3 ;
  input \ID_EX_reg[1]_tristate_oe[19]_4 ;
  input \ID_EX_reg[1]_tristate_oe[25] ;
  input \ID_EX_reg[1]_tristate_oe[25]_0 ;
  input \ID_EX_reg[1]_tristate_oe[25]_1 ;
  input \ID_EX_reg[1]_tristate_oe[25]_2 ;
  input \ID_EX_reg[1]_tristate_oe[25]_3 ;
  input \ID_EX_reg[1]_tristate_oe[25]_4 ;
  input \ID_EX_reg[1]_tristate_oe[31]_0 ;
  input \ID_EX_reg[1]_tristate_oe[31]_1 ;

  wire \ID_EX_reg[1]_tristate_oe[13] ;
  wire \ID_EX_reg[1]_tristate_oe[13]_0 ;
  wire \ID_EX_reg[1]_tristate_oe[19] ;
  wire \ID_EX_reg[1]_tristate_oe[19]_0 ;
  wire \ID_EX_reg[1]_tristate_oe[19]_1 ;
  wire \ID_EX_reg[1]_tristate_oe[19]_2 ;
  wire \ID_EX_reg[1]_tristate_oe[19]_3 ;
  wire \ID_EX_reg[1]_tristate_oe[19]_4 ;
  wire \ID_EX_reg[1]_tristate_oe[1] ;
  wire \ID_EX_reg[1]_tristate_oe[1]_0 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_1 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_2 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_3 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_4 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_5 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_6 ;
  wire \ID_EX_reg[1]_tristate_oe[1]_7 ;
  wire \ID_EX_reg[1]_tristate_oe[25] ;
  wire \ID_EX_reg[1]_tristate_oe[25]_0 ;
  wire \ID_EX_reg[1]_tristate_oe[25]_1 ;
  wire \ID_EX_reg[1]_tristate_oe[25]_2 ;
  wire \ID_EX_reg[1]_tristate_oe[25]_3 ;
  wire \ID_EX_reg[1]_tristate_oe[25]_4 ;
  wire [27:0]\ID_EX_reg[1]_tristate_oe[31] ;
  wire \ID_EX_reg[1]_tristate_oe[31]_0 ;
  wire \ID_EX_reg[1]_tristate_oe[31]_1 ;
  wire [11:0]Q;
  wire [31:0]temp1;

  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_0_5_i_3
       (.I0(\ID_EX_reg[1]_tristate_oe[1]_2 ),
        .I1(\ID_EX_reg[1]_tristate_oe[1]_3 ),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_0_5_i_4
       (.I0(\ID_EX_reg[1]_tristate_oe[1] ),
        .I1(\ID_EX_reg[1]_tristate_oe[1]_0 ),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_0_5_i_5
       (.I0(\ID_EX_reg[1]_tristate_oe[1]_6 ),
        .I1(\ID_EX_reg[1]_tristate_oe[1]_7 ),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_0_5_i_6
       (.I0(\ID_EX_reg[1]_tristate_oe[1]_4 ),
        .I1(\ID_EX_reg[1]_tristate_oe[1]_5 ),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_0_5_i_7
       (.I0(Q[1]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [1]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_0_5_i_8
       (.I0(Q[0]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [0]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_12_17_i_1
       (.I0(Q[9]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [9]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_12_17_i_2
       (.I0(Q[8]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [8]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_12_17_i_3
       (.I0(Q[11]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [11]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_12_17_i_4
       (.I0(Q[10]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [10]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_12_17_i_5
       (.I0(\ID_EX_reg[1]_tristate_oe[13]_0 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [13]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_12_17_i_6
       (.I0(\ID_EX_reg[1]_tristate_oe[13] ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [12]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_18_23_i_1
       (.I0(\ID_EX_reg[1]_tristate_oe[19]_0 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [15]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_18_23_i_2
       (.I0(\ID_EX_reg[1]_tristate_oe[19] ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [14]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_18_23_i_3
       (.I0(\ID_EX_reg[1]_tristate_oe[19]_2 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [17]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_18_23_i_4
       (.I0(\ID_EX_reg[1]_tristate_oe[19]_1 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [16]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_18_23_i_5
       (.I0(\ID_EX_reg[1]_tristate_oe[19]_4 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [19]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_18_23_i_6
       (.I0(\ID_EX_reg[1]_tristate_oe[19]_3 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [18]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_24_29_i_1
       (.I0(\ID_EX_reg[1]_tristate_oe[25]_0 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [21]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_24_29_i_2
       (.I0(\ID_EX_reg[1]_tristate_oe[25] ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [20]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_24_29_i_3
       (.I0(\ID_EX_reg[1]_tristate_oe[25]_2 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [23]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_24_29_i_4
       (.I0(\ID_EX_reg[1]_tristate_oe[25]_1 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [22]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_24_29_i_5
       (.I0(\ID_EX_reg[1]_tristate_oe[25]_4 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [25]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_24_29_i_6
       (.I0(\ID_EX_reg[1]_tristate_oe[25]_3 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [24]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_30_31_i_1
       (.I0(\ID_EX_reg[1]_tristate_oe[31]_1 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [27]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_30_31_i_2
       (.I0(\ID_EX_reg[1]_tristate_oe[31]_0 ),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [26]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_6_11_i_1
       (.I0(Q[3]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [3]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_6_11_i_2
       (.I0(Q[2]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [2]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_6_11_i_3
       (.I0(Q[5]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [5]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_6_11_i_4
       (.I0(Q[4]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [4]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_6_11_i_5
       (.I0(Q[7]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [7]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    registers_reg_r1_0_31_6_11_i_6
       (.I0(Q[6]),
        .I1(\ID_EX_reg[1]_tristate_oe[31] [6]),
        .I2(\ID_EX_reg[1]_tristate_oe[1]_1 ),
        .O(temp1[10]));
endmodule

module data_mem
   (data_in,
    mem_ram_reg_2_0,
    mem_ram_reg_3_0,
    clk1_BUFG,
    p_0_in,
    mem_ram_reg_3_1,
    mem_ram_reg_0_0,
    ADDRARDADDR,
    DIADI,
    WEA,
    p_1_in,
    mem_ram_reg_1_0,
    mem_ram_reg_2_1,
    mem_ram_reg_3_2,
    custom0,
    EX_MEM,
    Q,
    \mem_data_custom_reg[0]_0 ,
    \EX_MEM_wire[1]_0 ,
    D,
    \mem_address_custom_reg[0]_0 ,
    \EX_MEM_wire[0]_1 );
  output [31:0]data_in;
  output mem_ram_reg_2_0;
  output mem_ram_reg_3_0;
  input clk1_BUFG;
  input p_0_in;
  input mem_ram_reg_3_1;
  input mem_ram_reg_0_0;
  input [11:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [23:0]p_1_in;
  input [0:0]mem_ram_reg_1_0;
  input [0:0]mem_ram_reg_2_1;
  input [0:0]mem_ram_reg_3_2;
  input custom0;
  input [1:0]EX_MEM;
  input [0:0]Q;
  input \mem_data_custom_reg[0]_0 ;
  input [31:0]\EX_MEM_wire[1]_0 ;
  input [0:0]D;
  input \mem_address_custom_reg[0]_0 ;
  input [10:0]\EX_MEM_wire[0]_1 ;

  wire [11:0]ADDRARDADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [1:0]EX_MEM;
  wire [10:0]\EX_MEM_wire[0]_1 ;
  wire [31:0]\EX_MEM_wire[1]_0 ;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire clk1_BUFG;
  wire custom;
  wire custom0;
  wire [31:0]data_in;
  wire [11:0]mem_address_custom;
  wire \mem_address_custom_reg[0]_0 ;
  wire [31:0]mem_data_custom;
  wire \mem_data_custom_reg[0]_0 ;
  wire mem_ram_reg_0_0;
  wire [0:0]mem_ram_reg_1_0;
  wire mem_ram_reg_2_0;
  wire [0:0]mem_ram_reg_2_1;
  wire mem_ram_reg_3_0;
  wire mem_ram_reg_3_1;
  wire [0:0]mem_ram_reg_3_2;
  wire p_0_in;
  wire [23:0]p_1_in;
  wire NLW_mem_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_mem_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_mem_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_mem_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_mem_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_reg_3_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[1]_tristate_oe[31]_i_3 
       (.I0(data_in[31]),
        .I1(EX_MEM[1]),
        .I2(data_in[15]),
        .O(mem_ram_reg_3_0));
  LUT6 #(
    .INIT(64'h00000000FB0BF808)) 
    \MEM_WB[1]_tristate_oe[7]_i_2 
       (.I0(data_in[23]),
        .I1(EX_MEM[1]),
        .I2(EX_MEM[0]),
        .I3(mem_ram_reg_3_0),
        .I4(data_in[7]),
        .I5(Q),
        .O(mem_ram_reg_2_0));
  FDRE #(
    .INIT(1'b0)) 
    custom_reg
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(custom0),
        .Q(custom),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [0]),
        .Q(mem_address_custom[0]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [9]),
        .Q(mem_address_custom[10]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [10]),
        .Q(mem_address_custom[11]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(D),
        .Q(mem_address_custom[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [1]),
        .Q(mem_address_custom[2]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [2]),
        .Q(mem_address_custom[3]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [3]),
        .Q(mem_address_custom[4]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [4]),
        .Q(mem_address_custom[5]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [5]),
        .Q(mem_address_custom[6]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [6]),
        .Q(mem_address_custom[7]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [7]),
        .Q(mem_address_custom[8]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_address_custom_reg[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_1 [8]),
        .Q(mem_address_custom[9]),
        .R(\mem_address_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [0]),
        .Q(mem_data_custom[0]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [10]),
        .Q(mem_data_custom[10]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [11]),
        .Q(mem_data_custom[11]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [12]),
        .Q(mem_data_custom[12]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [13]),
        .Q(mem_data_custom[13]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [14]),
        .Q(mem_data_custom[14]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [15]),
        .Q(mem_data_custom[15]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [16]),
        .Q(mem_data_custom[16]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [17]),
        .Q(mem_data_custom[17]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [18]),
        .Q(mem_data_custom[18]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [19]),
        .Q(mem_data_custom[19]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [1]),
        .Q(mem_data_custom[1]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [20]),
        .Q(mem_data_custom[20]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [21]),
        .Q(mem_data_custom[21]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [22]),
        .Q(mem_data_custom[22]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [23]),
        .Q(mem_data_custom[23]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [24]),
        .Q(mem_data_custom[24]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [25]),
        .Q(mem_data_custom[25]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [26]),
        .Q(mem_data_custom[26]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [27]),
        .Q(mem_data_custom[27]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [28]),
        .Q(mem_data_custom[28]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [29]),
        .Q(mem_data_custom[29]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [2]),
        .Q(mem_data_custom[2]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [30]),
        .Q(mem_data_custom[30]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [31]),
        .Q(mem_data_custom[31]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [3]),
        .Q(mem_data_custom[3]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [4]),
        .Q(mem_data_custom[4]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [5]),
        .Q(mem_data_custom[5]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [6]),
        .Q(mem_data_custom[6]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [7]),
        .Q(mem_data_custom[7]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [8]),
        .Q(mem_data_custom[8]),
        .R(\mem_data_custom_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_data_custom_reg[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[1]_0 [9]),
        .Q(mem_data_custom[9]),
        .R(\mem_data_custom_reg[0]_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "data_mem/mem_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000500),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,mem_address_custom,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk1_BUFG),
        .CLKBWRCLK(p_0_in),
        .DBITERR(NLW_mem_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_data_custom[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_ram_reg_0_DOADO_UNCONNECTED[31:8],data_in[7:0]}),
        .DOBDO(NLW_mem_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_ram_reg_3_1),
        .ENBWREN(custom),
        .INJECTDBITERR(NLW_mem_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(mem_ram_reg_0_0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,custom,custom,custom,1'b1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "data_mem/mem_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,mem_address_custom,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk1_BUFG),
        .CLKBWRCLK(p_0_in),
        .DBITERR(NLW_mem_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_data_custom[15:8]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_ram_reg_1_DOADO_UNCONNECTED[31:8],data_in[15:8]}),
        .DOBDO(NLW_mem_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_ram_reg_3_1),
        .ENBWREN(custom),
        .INJECTDBITERR(NLW_mem_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(mem_ram_reg_0_0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_reg_1_0,mem_ram_reg_1_0,mem_ram_reg_1_0,mem_ram_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,custom,custom,custom,1'b1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "data_mem/mem_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,mem_address_custom,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk1_BUFG),
        .CLKBWRCLK(p_0_in),
        .DBITERR(NLW_mem_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[15:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_data_custom[23:16]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_ram_reg_2_DOADO_UNCONNECTED[31:8],data_in[23:16]}),
        .DOBDO(NLW_mem_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_ram_reg_3_1),
        .ENBWREN(custom),
        .INJECTDBITERR(NLW_mem_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(mem_ram_reg_0_0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({mem_ram_reg_2_1,mem_ram_reg_2_1,mem_ram_reg_2_1,mem_ram_reg_2_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,custom,custom,custom,1'b1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "data_mem/mem_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,mem_address_custom,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk1_BUFG),
        .CLKBWRCLK(p_0_in),
        .DBITERR(NLW_mem_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[23:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_data_custom[31:24]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_ram_reg_3_DOADO_UNCONNECTED[31:8],data_in[31:24]}),
        .DOBDO(NLW_mem_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_ram_reg_3_1),
        .ENBWREN(custom),
        .INJECTDBITERR(NLW_mem_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(mem_ram_reg_0_0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({mem_ram_reg_3_2,mem_ram_reg_3_2,mem_ram_reg_3_2,mem_ram_reg_3_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,custom,custom,custom,1'b1}));
endmodule

module processor
   (ID_EX_ctrl,
    Q,
    WEA,
    ADDRARDADDR,
    \ID_EX_ctrl_reg[4]_0 ,
    \ID_EX_ctrl_reg[4]_1 ,
    \ID_EX_ctrl_reg[4]_2 ,
    \ID_EX_ctrl_reg[4]_3 ,
    select_control_unit,
    p_3_out,
    \ID_EX_ctrl_reg[10]_0 ,
    D,
    p_1_in,
    \EX_MEM_wire[1]_0 ,
    DIADI,
    custom0,
    \ID_EX_ctrl_reg[4]_4 ,
    LED_wr,
    Tx_req,
    data_out,
    \EX_MEM_tristate_oe_reg[1]_0 ,
    \EX_MEM_funct3_reg[0]_0 ,
    ADDR_Misallign_reg,
    \ID_EX_ctrl_reg[4]_5 ,
    \ID_EX_ctrl_reg[4]_6 ,
    \IF_ID_CSR_reg[0]_0 ,
    p_0_in,
    clk1_BUFG,
    rst_IBUF,
    Tx_Active_OBUF,
    data_in,
    \MEM_WB_reg[1]_tristate_oe[7]_0 ,
    \MEM_WB_reg[1]_tristate_oe[16]_0 ,
    \EX_MEM_register_tristate_oe_reg[0]_0 ,
    \ID_EX_reg[2]_tristate_oe[31]_0 ,
    \ID_EX_register_reg[0]_tristate_oe[0]_0 ,
    \MEM_WB_reg[0]_tristate_oe[0]_0 ,
    I_or_E_reg,
    \imm_ext_reg[31] ,
    \imm_ext_reg[30] ,
    \imm_ext_reg[29] ,
    \imm_ext_reg[28] ,
    \imm_ext_reg[27] ,
    \imm_ext_reg[26] ,
    \imm_ext_reg[25] ,
    \imm_ext_reg[24] ,
    \imm_ext_reg[23] ,
    \imm_ext_reg[22] ,
    \imm_ext_reg[21] ,
    \imm_ext_reg[20] ,
    \imm_ext_reg[19] ,
    \IF_ID_register_reg[0]_tristate_oe[0]_0 ,
    \IF_ID_register_reg[0]_tristate_oe[1]_0 ,
    \IF_ID_reg[0][31]_0 ,
    \IF_ID_register_reg[1]_tristate_oe[4]_0 ,
    \IF_ID_register_reg[2]_tristate_oe[4]_0 ,
    \IF_ID_CSR_reg[18]_0 );
  output ID_EX_ctrl;
  output [10:0]Q;
  output [0:0]WEA;
  output [11:0]ADDRARDADDR;
  output [0:0]\ID_EX_ctrl_reg[4]_0 ;
  output [0:0]\ID_EX_ctrl_reg[4]_1 ;
  output [0:0]\ID_EX_ctrl_reg[4]_2 ;
  output \ID_EX_ctrl_reg[4]_3 ;
  output select_control_unit;
  output p_3_out;
  output [10:0]\ID_EX_ctrl_reg[10]_0 ;
  output [0:0]D;
  output [23:0]p_1_in;
  output [31:0]\EX_MEM_wire[1]_0 ;
  output [7:0]DIADI;
  output custom0;
  output \ID_EX_ctrl_reg[4]_4 ;
  output LED_wr;
  output Tx_req;
  output [0:0]data_out;
  output [1:0]\EX_MEM_tristate_oe_reg[1]_0 ;
  output [0:0]\EX_MEM_funct3_reg[0]_0 ;
  output ADDR_Misallign_reg;
  output \ID_EX_ctrl_reg[4]_5 ;
  output \ID_EX_ctrl_reg[4]_6 ;
  output \IF_ID_CSR_reg[0]_0 ;
  input p_0_in;
  input clk1_BUFG;
  input rst_IBUF;
  input Tx_Active_OBUF;
  input [31:0]data_in;
  input \MEM_WB_reg[1]_tristate_oe[7]_0 ;
  input \MEM_WB_reg[1]_tristate_oe[16]_0 ;
  input \EX_MEM_register_tristate_oe_reg[0]_0 ;
  input \ID_EX_reg[2]_tristate_oe[31]_0 ;
  input \ID_EX_register_reg[0]_tristate_oe[0]_0 ;
  input \MEM_WB_reg[0]_tristate_oe[0]_0 ;
  input I_or_E_reg;
  input [19:0]\imm_ext_reg[31] ;
  input \imm_ext_reg[30] ;
  input \imm_ext_reg[29] ;
  input \imm_ext_reg[28] ;
  input \imm_ext_reg[27] ;
  input \imm_ext_reg[26] ;
  input \imm_ext_reg[25] ;
  input \imm_ext_reg[24] ;
  input \imm_ext_reg[23] ;
  input \imm_ext_reg[22] ;
  input \imm_ext_reg[21] ;
  input \imm_ext_reg[20] ;
  input \imm_ext_reg[19] ;
  input [0:0]\IF_ID_register_reg[0]_tristate_oe[0]_0 ;
  input \IF_ID_register_reg[0]_tristate_oe[1]_0 ;
  input [25:0]\IF_ID_reg[0][31]_0 ;
  input [4:0]\IF_ID_register_reg[1]_tristate_oe[4]_0 ;
  input [4:0]\IF_ID_register_reg[2]_tristate_oe[4]_0 ;
  input [17:0]\IF_ID_CSR_reg[18]_0 ;

  wire [11:0]ADDRARDADDR;
  wire ADDR_Misallign;
  wire ADDR_Misallign_reg;
  wire [3:0]ALU_SEL;
  wire B;
  wire Branch_taken;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [31:2]EX_MEM;
  wire \EX_MEM_ctrl[0]_tristate_oe_i_1_n_0 ;
  wire \EX_MEM_ctrl_reg[0]_tristate_oe_n_0 ;
  wire \EX_MEM_ctrl_reg_n_0_[1] ;
  wire [0:0]\EX_MEM_funct3_reg[0]_0 ;
  wire \EX_MEM_funct3_reg_n_0_[1] ;
  wire \EX_MEM_funct3_reg_n_0_[2] ;
  wire [4:0]EX_MEM_register;
  wire [2:2]EX_MEM_register__0;
  wire \EX_MEM_register_tristate_oe_reg[0]_0 ;
  wire \EX_MEM_register_tristate_oe_reg_n_0_[0] ;
  wire \EX_MEM_tristate_oe[10]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[10]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_28_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_29_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_30_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_31_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_32_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_33_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_34_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_35_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_36_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[11]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_28_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_29_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_30_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_31_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_32_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_33_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_34_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_35_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_36_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_37_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_38_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[12]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[13]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[14]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[15]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_28_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_29_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_35_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_40_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[16]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[17]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[18]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_29_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_33_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[19]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[1]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_28_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_29_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_30_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_33_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_39_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_40_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_41_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_42_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_43_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_44_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_45_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_46_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[20]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[21]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_28_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_30_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_31_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_32_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_34_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_35_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_36_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_37_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_38_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_42_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_46_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_47_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_48_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_49_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_50_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_51_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_52_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_53_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_54_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_55_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_56_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_57_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[22]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[23]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[24]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[25]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[26]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[27]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[28]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[29]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_28_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_29_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_30_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_31_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_35_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_36_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[2]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[30]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_28_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_29_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_30_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_31_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_32_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_33_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_34_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_35_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_36_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_37_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_38_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_39_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_40_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_41_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_42_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_43_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_44_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_45_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_46_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_47_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[31]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_29_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_30_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_31_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_32_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_33_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_34_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_35_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_37_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_39_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_40_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_41_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_42_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_43_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_48_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_49_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_50_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_51_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_53_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_57_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_58_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_59_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_60_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_61_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_62_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_63_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_66_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_67_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_68_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[3]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_27_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[4]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[5]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[6]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[7]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_14_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_23_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_25_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[8]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_11_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_13_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_16_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_19_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_21_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_22_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_2_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_3_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_4_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_5_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_6_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_7_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe[9]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe_reg[11]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe_reg[11]_i_9_n_1 ;
  wire \EX_MEM_tristate_oe_reg[11]_i_9_n_2 ;
  wire \EX_MEM_tristate_oe_reg[11]_i_9_n_3 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_10_n_0 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_10_n_1 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_10_n_2 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_10_n_3 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_12_n_1 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_12_n_2 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_12_n_3 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_20_n_0 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_20_n_1 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_20_n_2 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_20_n_3 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_26_n_1 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_26_n_2 ;
  wire \EX_MEM_tristate_oe_reg[12]_i_26_n_3 ;
  wire \EX_MEM_tristate_oe_reg[17]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe_reg[17]_i_17_n_1 ;
  wire \EX_MEM_tristate_oe_reg[17]_i_17_n_2 ;
  wire \EX_MEM_tristate_oe_reg[17]_i_17_n_3 ;
  wire [1:0]\EX_MEM_tristate_oe_reg[1]_0 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_15_n_1 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_15_n_2 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_15_n_3 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_26_n_0 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_26_n_1 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_26_n_2 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_26_n_3 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_31_n_0 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_31_n_1 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_31_n_2 ;
  wire \EX_MEM_tristate_oe_reg[20]_i_31_n_3 ;
  wire \EX_MEM_tristate_oe_reg[28]_i_18_n_0 ;
  wire \EX_MEM_tristate_oe_reg[28]_i_18_n_1 ;
  wire \EX_MEM_tristate_oe_reg[28]_i_18_n_2 ;
  wire \EX_MEM_tristate_oe_reg[28]_i_18_n_3 ;
  wire \EX_MEM_tristate_oe_reg[2]_i_17_n_0 ;
  wire \EX_MEM_tristate_oe_reg[2]_i_17_n_1 ;
  wire \EX_MEM_tristate_oe_reg[2]_i_17_n_2 ;
  wire \EX_MEM_tristate_oe_reg[2]_i_17_n_3 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_12_n_1 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_12_n_2 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_12_n_3 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_13_n_2 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_13_n_3 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_15_n_0 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_15_n_1 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_15_n_2 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_15_n_3 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_24_n_1 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_24_n_2 ;
  wire \EX_MEM_tristate_oe_reg[31]_i_24_n_3 ;
  wire \EX_MEM_tristate_oe_reg[3]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe_reg[3]_i_12_n_1 ;
  wire \EX_MEM_tristate_oe_reg[3]_i_12_n_2 ;
  wire \EX_MEM_tristate_oe_reg[3]_i_12_n_3 ;
  wire \EX_MEM_tristate_oe_reg[3]_i_24_n_0 ;
  wire \EX_MEM_tristate_oe_reg[3]_i_24_n_1 ;
  wire \EX_MEM_tristate_oe_reg[3]_i_24_n_2 ;
  wire \EX_MEM_tristate_oe_reg[3]_i_24_n_3 ;
  wire \EX_MEM_tristate_oe_reg[4]_i_12_n_0 ;
  wire \EX_MEM_tristate_oe_reg[4]_i_12_n_1 ;
  wire \EX_MEM_tristate_oe_reg[4]_i_12_n_2 ;
  wire \EX_MEM_tristate_oe_reg[4]_i_12_n_3 ;
  wire \EX_MEM_tristate_oe_reg[4]_i_8_n_0 ;
  wire \EX_MEM_tristate_oe_reg[4]_i_8_n_1 ;
  wire \EX_MEM_tristate_oe_reg[4]_i_8_n_2 ;
  wire \EX_MEM_tristate_oe_reg[4]_i_8_n_3 ;
  wire \EX_MEM_tristate_oe_reg[8]_i_9_n_0 ;
  wire \EX_MEM_tristate_oe_reg[8]_i_9_n_1 ;
  wire \EX_MEM_tristate_oe_reg[8]_i_9_n_2 ;
  wire \EX_MEM_tristate_oe_reg[8]_i_9_n_3 ;
  wire \EX_MEM_tristate_oe_reg_n_0_[0] ;
  wire \EX_MEM_tristate_oe_reg_n_0_[1] ;
  wire \EX_MEM_tristate_oe_reg_n_0_[2] ;
  wire \EX_MEM_tristate_oe_reg_n_0_[3] ;
  wire [31:0]\EX_MEM_wire[0]_17 ;
  wire [31:0]\EX_MEM_wire[1]_0 ;
  wire EX_n_108;
  wire EX_n_111;
  wire EX_n_112;
  wire EX_n_113;
  wire EX_n_114;
  wire EX_n_148;
  wire EX_n_149;
  wire EX_n_150;
  wire EX_n_151;
  wire EX_n_155;
  wire EX_n_164;
  wire EX_n_165;
  wire EX_n_166;
  wire EX_n_167;
  wire EX_n_168;
  wire EX_n_169;
  wire EX_n_170;
  wire EX_n_171;
  wire EX_n_172;
  wire EX_n_173;
  wire EX_n_174;
  wire EX_n_175;
  wire EX_n_176;
  wire EX_n_177;
  wire EX_n_178;
  wire EX_n_179;
  wire EX_n_180;
  wire EX_n_181;
  wire EX_n_182;
  wire EX_n_183;
  wire EX_n_184;
  wire EX_n_185;
  wire EX_n_186;
  wire EX_n_187;
  wire EX_n_188;
  wire EX_n_189;
  wire EX_n_190;
  wire EX_n_191;
  wire EX_n_192;
  wire \Forwarding_unit/ForwardA1 ;
  wire \Forwarding_unit/p_14_in ;
  wire \Forwarding_unit/p_18_in ;
  wire H;
  wire \ID_EX[1]_tristate_oe[3]_i_1_n_0 ;
  wire \ID_EX[2]_tristate_oe[3]_i_1_n_0 ;
  wire \ID_EX[4]_tristate_oe[0]_i_1_n_0 ;
  wire \ID_EX[4]_tristate_oe[1]_i_1_n_0 ;
  wire \ID_EX[4]_tristate_oe[2]_i_1_n_0 ;
  wire \ID_EX[4]_tristate_oe[3]_i_1_n_0 ;
  wire [11:1]ID_EX_CSR;
  wire \ID_EX_CSR_tristate_oe_reg_n_0_[5] ;
  wire ID_EX_ctrl;
  wire \ID_EX_ctrl[10]_i_2_n_0 ;
  wire \ID_EX_ctrl[11]_i_2_n_0 ;
  wire \ID_EX_ctrl[1]_i_2_n_0 ;
  wire \ID_EX_ctrl[2]_tristate_oe_i_2_n_0 ;
  wire \ID_EX_ctrl[2]_tristate_oe_i_3_n_0 ;
  wire \ID_EX_ctrl[3]_i_2_n_0 ;
  wire \ID_EX_ctrl[5]_tristate_oe_i_2_n_0 ;
  wire \ID_EX_ctrl[6]_i_2_n_0 ;
  wire \ID_EX_ctrl[7]_tristate_oe_i_2_n_0 ;
  wire \ID_EX_ctrl[9]_i_2_n_0 ;
  wire [10:0]\ID_EX_ctrl_reg[10]_0 ;
  wire \ID_EX_ctrl_reg[2]_tristate_oe_n_0 ;
  wire [0:0]\ID_EX_ctrl_reg[4]_0 ;
  wire [0:0]\ID_EX_ctrl_reg[4]_1 ;
  wire [0:0]\ID_EX_ctrl_reg[4]_2 ;
  wire \ID_EX_ctrl_reg[4]_3 ;
  wire \ID_EX_ctrl_reg[4]_4 ;
  wire \ID_EX_ctrl_reg[4]_5 ;
  wire \ID_EX_ctrl_reg[4]_6 ;
  wire \ID_EX_ctrl_reg[5]_tristate_oe_n_0 ;
  wire \ID_EX_ctrl_reg[6]__0 ;
  wire \ID_EX_ctrl_reg[7]_tristate_oe_n_0 ;
  wire \ID_EX_ctrl_reg_n_0_[0] ;
  wire \ID_EX_ctrl_reg_n_0_[10] ;
  wire \ID_EX_ctrl_reg_n_0_[1] ;
  wire \ID_EX_ctrl_reg_n_0_[8] ;
  wire \ID_EX_ctrl_reg_n_0_[9] ;
  wire \ID_EX_ctrl_wire[0]_11 ;
  wire \ID_EX_ctrl_wire[10]_7 ;
  wire \ID_EX_ctrl_wire[11]_12 ;
  wire \ID_EX_ctrl_wire[12]_3 ;
  wire \ID_EX_ctrl_wire[13]_2 ;
  wire \ID_EX_ctrl_wire[1]_8 ;
  wire \ID_EX_ctrl_wire[3]_4 ;
  wire \ID_EX_ctrl_wire[4]_5 ;
  wire \ID_EX_ctrl_wire[5]_9 ;
  wire \ID_EX_ctrl_wire[6]_0 ;
  wire \ID_EX_ctrl_wire[8]_1 ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[0] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[10] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[11] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[12] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[13] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[14] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[15] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[16] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[17] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[18] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[19] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[1] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[20] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[21] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[22] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[23] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[24] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[25] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[26] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[27] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[28] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[29] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[2] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[30] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[31] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[3] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[4] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[5] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[6] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[7] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[8] ;
  wire \ID_EX_reg[1]_tristate_oe_n_0_[9] ;
  wire \ID_EX_reg[2]_tristate_oe[31]_0 ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[0] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[10] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[11] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[12] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[13] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[14] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[15] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[16] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[17] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[18] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[19] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[1] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[20] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[21] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[22] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[23] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[24] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[25] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[26] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[27] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[28] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[29] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[2] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[30] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[31] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[3] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[4] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[5] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[6] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[7] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[8] ;
  wire \ID_EX_reg[2]_tristate_oe_n_0_[9] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[0] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[10] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[11] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[12] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[13] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[14] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[15] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[16] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[17] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[18] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[19] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[1] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[20] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[21] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[22] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[23] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[24] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[25] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[26] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[27] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[28] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[29] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[2] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[30] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[31] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[3] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[4] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[5] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[6] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[7] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[8] ;
  wire \ID_EX_reg[3]_tristate_oe_n_0_[9] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[0] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[10] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[11] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[12] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[13] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[14] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[15] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[16] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[17] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[18] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[19] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[1] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[20] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[21] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[22] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[23] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[24] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[25] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[26] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[27] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[28] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[29] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[2] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[30] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[31] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[3] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[4] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[5] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[6] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[7] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[8] ;
  wire \ID_EX_reg[4]_tristate_oe_n_0_[9] ;
  wire \ID_EX_reg_n_0_[0][0] ;
  wire \ID_EX_reg_n_0_[0][12] ;
  wire \ID_EX_reg_n_0_[0][13] ;
  wire \ID_EX_reg_n_0_[0][25] ;
  wire \ID_EX_reg_n_0_[0][26] ;
  wire \ID_EX_reg_n_0_[0][27] ;
  wire \ID_EX_reg_n_0_[0][28] ;
  wire \ID_EX_reg_n_0_[0][29] ;
  wire \ID_EX_reg_n_0_[0][2] ;
  wire \ID_EX_reg_n_0_[0][30] ;
  wire \ID_EX_reg_n_0_[0][31] ;
  wire \ID_EX_reg_n_0_[0][3] ;
  wire \ID_EX_reg_n_0_[0][4] ;
  wire \ID_EX_reg_n_0_[0][5] ;
  wire \ID_EX_reg_n_0_[0][6] ;
  wire \ID_EX_register[2]_tristate_oe[0]_i_1_n_0 ;
  wire \ID_EX_register_reg[0]_tristate_oe[0]_0 ;
  wire \ID_EX_register_reg[0]_tristate_oe_n_0_[0] ;
  wire \ID_EX_register_reg[0]_tristate_oe_n_0_[1] ;
  wire \ID_EX_register_reg[0]_tristate_oe_n_0_[2] ;
  wire \ID_EX_register_reg[0]_tristate_oe_n_0_[3] ;
  wire \ID_EX_register_reg[0]_tristate_oe_n_0_[4] ;
  wire \ID_EX_register_reg[1]_tristate_oe_n_0_[0] ;
  wire \ID_EX_register_reg[1]_tristate_oe_n_0_[1] ;
  wire \ID_EX_register_reg[1]_tristate_oe_n_0_[2] ;
  wire \ID_EX_register_reg[1]_tristate_oe_n_0_[3] ;
  wire \ID_EX_register_reg[1]_tristate_oe_n_0_[4] ;
  wire \ID_EX_register_reg[2]_tristate_oe_n_0_[0] ;
  wire \ID_EX_register_reg[2]_tristate_oe_n_0_[1] ;
  wire \ID_EX_register_reg[2]_tristate_oe_n_0_[2] ;
  wire \ID_EX_register_reg[2]_tristate_oe_n_0_[3] ;
  wire \ID_EX_register_reg[2]_tristate_oe_n_0_[4] ;
  wire [31:0]\ID_EX_wire[3]_14 ;
  wire ID_n_32;
  wire ID_n_66;
  wire ID_n_72;
  wire ID_n_73;
  wire ID_n_76;
  wire ID_n_77;
  wire ID_n_79;
  wire ID_n_80;
  wire ID_n_81;
  wire ID_n_83;
  wire ID_n_85;
  wire ID_n_86;
  wire [18:0]IF_ID_CSR;
  wire \IF_ID_CSR_reg[0]_0 ;
  wire [17:0]\IF_ID_CSR_reg[18]_0 ;
  wire \IF_ID_CSR_reg_n_0_[3] ;
  wire \IF_ID_CSR_reg_n_0_[4] ;
  wire [25:0]\IF_ID_reg[0][31]_0 ;
  wire [31:25]\IF_ID_reg[0]_15 ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[0] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[10] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[11] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[12] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[13] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[14] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[15] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[16] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[17] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[18] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[19] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[1] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[20] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[21] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[22] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[23] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[24] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[25] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[26] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[27] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[28] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[29] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[2] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[30] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[31] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[3] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[4] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[5] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[6] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[7] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[8] ;
  wire \IF_ID_reg[1]_tristate_oe_n_0_[9] ;
  wire \IF_ID_reg_n_0_[0][0] ;
  wire \IF_ID_reg_n_0_[0][10] ;
  wire \IF_ID_reg_n_0_[0][11] ;
  wire \IF_ID_reg_n_0_[0][12] ;
  wire \IF_ID_reg_n_0_[0][13] ;
  wire \IF_ID_reg_n_0_[0][14] ;
  wire \IF_ID_reg_n_0_[0][15] ;
  wire \IF_ID_reg_n_0_[0][16] ;
  wire \IF_ID_reg_n_0_[0][17] ;
  wire \IF_ID_reg_n_0_[0][18] ;
  wire \IF_ID_reg_n_0_[0][19] ;
  wire \IF_ID_reg_n_0_[0][2] ;
  wire \IF_ID_reg_n_0_[0][3] ;
  wire \IF_ID_reg_n_0_[0][4] ;
  wire \IF_ID_reg_n_0_[0][5] ;
  wire \IF_ID_reg_n_0_[0][6] ;
  wire \IF_ID_reg_n_0_[0][7] ;
  wire \IF_ID_reg_n_0_[0][8] ;
  wire \IF_ID_reg_n_0_[0][9] ;
  wire IF_ID_register;
  wire [0:0]\IF_ID_register_reg[0]_tristate_oe[0]_0 ;
  wire \IF_ID_register_reg[0]_tristate_oe[1]_0 ;
  wire \IF_ID_register_reg[0]_tristate_oe_n_0_[0] ;
  wire \IF_ID_register_reg[0]_tristate_oe_n_0_[1] ;
  wire \IF_ID_register_reg[0]_tristate_oe_n_0_[2] ;
  wire \IF_ID_register_reg[0]_tristate_oe_n_0_[3] ;
  wire \IF_ID_register_reg[0]_tristate_oe_n_0_[4] ;
  wire [4:0]\IF_ID_register_reg[1]_tristate_oe[4]_0 ;
  wire \IF_ID_register_reg[1]_tristate_oe_n_0_[0] ;
  wire \IF_ID_register_reg[1]_tristate_oe_n_0_[1] ;
  wire \IF_ID_register_reg[1]_tristate_oe_n_0_[2] ;
  wire \IF_ID_register_reg[1]_tristate_oe_n_0_[3] ;
  wire \IF_ID_register_reg[1]_tristate_oe_n_0_[4] ;
  wire [4:0]\IF_ID_register_reg[2]_tristate_oe[4]_0 ;
  wire \IF_ID_register_reg[2]_tristate_oe_n_0_[0] ;
  wire \IF_ID_register_reg[2]_tristate_oe_n_0_[1] ;
  wire \IF_ID_register_reg[2]_tristate_oe_n_0_[2] ;
  wire \IF_ID_register_reg[2]_tristate_oe_n_0_[3] ;
  wire \IF_ID_register_reg[2]_tristate_oe_n_0_[4] ;
  wire [31:0]\IF_ID_wire[1]_13 ;
  wire IF_n_100;
  wire IF_n_101;
  wire IF_n_102;
  wire IF_n_103;
  wire IF_n_104;
  wire IF_n_105;
  wire IF_n_106;
  wire IF_n_107;
  wire IF_n_108;
  wire IF_n_109;
  wire IF_n_110;
  wire IF_n_111;
  wire IF_n_112;
  wire IF_n_113;
  wire IF_n_114;
  wire IF_n_115;
  wire IF_n_116;
  wire IF_n_117;
  wire IF_n_118;
  wire IF_n_126;
  wire IF_n_127;
  wire IF_n_128;
  wire IF_n_129;
  wire IF_n_130;
  wire IF_n_131;
  wire IF_n_146;
  wire IF_n_147;
  wire IF_n_148;
  wire IF_n_149;
  wire IF_n_150;
  wire IF_n_151;
  wire IF_n_152;
  wire IF_n_153;
  wire IF_n_154;
  wire IF_n_155;
  wire IF_n_156;
  wire IF_n_157;
  wire IF_n_158;
  wire IF_n_159;
  wire IF_n_160;
  wire IF_n_161;
  wire IF_n_162;
  wire IF_n_166;
  wire IF_n_167;
  wire IF_n_168;
  wire IF_n_169;
  wire IF_n_171;
  wire IF_n_172;
  wire IF_n_173;
  wire IF_n_174;
  wire IF_n_175;
  wire IF_n_176;
  wire IF_n_177;
  wire IF_n_178;
  wire IF_n_179;
  wire IF_n_180;
  wire IF_n_181;
  wire IF_n_182;
  wire IF_n_183;
  wire IF_n_184;
  wire IF_n_185;
  wire IF_n_186;
  wire IF_n_187;
  wire IF_n_188;
  wire IF_n_189;
  wire IF_n_190;
  wire IF_n_191;
  wire IF_n_192;
  wire IF_n_193;
  wire IF_n_194;
  wire IF_n_195;
  wire IF_n_196;
  wire IF_n_197;
  wire IF_n_198;
  wire IF_n_199;
  wire IF_n_200;
  wire IF_n_201;
  wire IF_n_202;
  wire IF_n_203;
  wire IF_n_204;
  wire IF_n_205;
  wire IF_n_206;
  wire IF_n_207;
  wire IF_n_208;
  wire IF_n_209;
  wire IF_n_210;
  wire IF_n_211;
  wire IF_n_212;
  wire IF_n_213;
  wire IF_n_214;
  wire IF_n_215;
  wire IF_n_216;
  wire IF_n_217;
  wire IF_n_93;
  wire IF_n_98;
  wire IF_n_99;
  wire I_or_E_reg;
  wire I_or_E_wire;
  wire LED_wr;
  wire \MEM_WB[1]_tristate_oe[0]_i_2_n_0 ;
  wire \MEM_WB[1]_tristate_oe[10]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[11]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[12]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[13]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[14]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[15]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[15]_i_2_n_0 ;
  wire \MEM_WB[1]_tristate_oe[15]_i_3_n_0 ;
  wire \MEM_WB[1]_tristate_oe[15]_i_4_n_0 ;
  wire \MEM_WB[1]_tristate_oe[16]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[17]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[18]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[19]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[1]_i_2_n_0 ;
  wire \MEM_WB[1]_tristate_oe[20]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[21]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[22]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[23]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[24]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[25]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[26]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[27]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[28]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[29]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[2]_i_2_n_0 ;
  wire \MEM_WB[1]_tristate_oe[30]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[31]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[31]_i_2_n_0 ;
  wire \MEM_WB[1]_tristate_oe[3]_i_2_n_0 ;
  wire \MEM_WB[1]_tristate_oe[3]_i_3_n_0 ;
  wire \MEM_WB[1]_tristate_oe[3]_i_4_n_0 ;
  wire \MEM_WB[1]_tristate_oe[4]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[4]_i_2_n_0 ;
  wire \MEM_WB[1]_tristate_oe[5]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[5]_i_2_n_0 ;
  wire \MEM_WB[1]_tristate_oe[6]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[6]_i_2_n_0 ;
  wire \MEM_WB[1]_tristate_oe[6]_i_3_n_0 ;
  wire \MEM_WB[1]_tristate_oe[6]_i_4_n_0 ;
  wire \MEM_WB[1]_tristate_oe[6]_i_5_n_0 ;
  wire \MEM_WB[1]_tristate_oe[7]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[7]_i_3_n_0 ;
  wire \MEM_WB[1]_tristate_oe[8]_i_1_n_0 ;
  wire \MEM_WB[1]_tristate_oe[9]_i_1_n_0 ;
  wire \MEM_WB_ctrl[0]_tristate_oe_i_1_n_0 ;
  wire \MEM_WB_ctrl_reg[0]_tristate_oe_n_0 ;
  wire \MEM_WB_ctrl_reg_n_0_[1] ;
  wire \MEM_WB_reg[0]_tristate_oe[0]_0 ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[0] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[10] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[11] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[12] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[13] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[14] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[15] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[16] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[17] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[18] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[19] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[1] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[20] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[21] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[22] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[23] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[24] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[25] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[26] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[27] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[28] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[29] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[2] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[30] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[31] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[3] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[4] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[5] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[6] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[7] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[8] ;
  wire \MEM_WB_reg[0]_tristate_oe_n_0_[9] ;
  wire \MEM_WB_reg[1]_tristate_oe[16]_0 ;
  wire \MEM_WB_reg[1]_tristate_oe[7]_0 ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[0] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[10] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[11] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[12] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[13] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[14] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[15] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[16] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[17] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[18] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[19] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[1] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[20] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[21] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[22] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[23] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[24] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[25] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[26] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[27] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[28] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[29] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[2] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[30] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[31] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[3] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[4] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[5] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[6] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[7] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[8] ;
  wire \MEM_WB_reg[1]_tristate_oe_n_0_[9] ;
  wire [4:0]MEM_WB_register;
  wire \MEM_WB_register_tristate_oe_reg_n_0_[0] ;
  wire [3:0]MEM_WB_wire;
  wire [10:0]Q;
  wire [31:2]Result;
  wire [1:0]Result_1_0;
  wire Tx_Active_OBUF;
  wire Tx_req;
  wire [0:0]WEA;
  wire [31:1]\alu/data13 ;
  wire [31:0]\alu/data2 ;
  wire [30:0]\alu/data7 ;
  wire clk1_BUFG;
  wire \control/EX_res_select0 ;
  wire custom0;
  wire [31:0]data_in;
  wire [0:0]data_out;
  wire [29:1]exception_intr_address_in;
  wire \exception_intr_address_in_tristate_oe[1]_i_1_n_0 ;
  wire \exception_intr_address_in_tristate_oe_reg_n_0_[0] ;
  wire [0:0]exception_intr_address_in_wire;
  wire \imm_ext_reg[19] ;
  wire \imm_ext_reg[20] ;
  wire \imm_ext_reg[21] ;
  wire \imm_ext_reg[22] ;
  wire \imm_ext_reg[23] ;
  wire \imm_ext_reg[24] ;
  wire \imm_ext_reg[25] ;
  wire \imm_ext_reg[26] ;
  wire \imm_ext_reg[27] ;
  wire \imm_ext_reg[28] ;
  wire \imm_ext_reg[29] ;
  wire \imm_ext_reg[30] ;
  wire [19:0]\imm_ext_reg[31] ;
  wire [31:0]inp1;
  wire [31:0]inp2;
  wire [31:0]inp_A_final;
  wire [31:0]inp_B_final;
  wire [11:11]instr_addr;
  wire \mem_data_custom[31]_i_3_n_0 ;
  wire \mem_data_custom[31]_i_8_n_0 ;
  wire mem_ram_reg_0_i_26_n_0;
  wire mem_read_ctrl;
  wire mem_write_ctrl;
  wire [2:2]operand2;
  wire p_0_in;
  wire p_0_in_16;
  wire [23:0]p_1_in;
  wire [31:2]p_1_in_0;
  wire p_1_in_10;
  wire p_3_out;
  wire p_4_in;
  wire [31:2]pc0__60;
  wire \pc[11]_i_16_n_0 ;
  wire \pc[11]_i_17_n_0 ;
  wire \pc[11]_i_18_n_0 ;
  wire \pc[11]_i_19_n_0 ;
  wire \pc[15]_i_16_n_0 ;
  wire \pc[15]_i_17_n_0 ;
  wire \pc[15]_i_18_n_0 ;
  wire \pc[15]_i_19_n_0 ;
  wire \pc[19]_i_16_n_0 ;
  wire \pc[19]_i_17_n_0 ;
  wire \pc[23]_i_16_n_0 ;
  wire \pc[23]_i_18_n_0 ;
  wire \pc[27]_i_16_n_0 ;
  wire \pc[27]_i_17_n_0 ;
  wire \pc[27]_i_18_n_0 ;
  wire \pc[31]_i_135_n_0 ;
  wire \pc[31]_i_44_n_0 ;
  wire \pc[31]_i_46_n_0 ;
  wire \pc[31]_i_48_n_0 ;
  wire \pc[31]_i_86_n_0 ;
  wire \pc[31]_i_87_n_0 ;
  wire \pc[3]_i_17_n_0 ;
  wire \pc[3]_i_19_n_0 ;
  wire \pc[3]_i_21_n_0 ;
  wire \pc[3]_i_22_n_0 ;
  wire \pc[3]_i_23_n_0 ;
  wire \pc[3]_i_24_n_0 ;
  wire \pc[3]_i_25_n_0 ;
  wire \pc[3]_i_26_n_0 ;
  wire \pc[3]_i_27_n_0 ;
  wire \pc[3]_i_28_n_0 ;
  wire \pc[7]_i_17_n_0 ;
  wire \pc[7]_i_18_n_0 ;
  wire \pc[7]_i_19_n_0 ;
  wire \pc[7]_i_20_n_0 ;
  wire [31:0]reg_out_10;
  wire [31:0]reg_out_20;
  wire registers_reg_r1_0_31_0_5_i_11_n_0;
  wire registers_reg_r1_0_31_0_5_i_12_n_0;
  wire registers_reg_r1_0_31_0_5_i_14_n_0;
  wire registers_reg_r1_0_31_0_5_i_15_n_0;
  wire registers_reg_r1_0_31_0_5_i_16_n_0;
  wire registers_reg_r1_0_31_0_5_i_17_n_0;
  wire rst_IBUF;
  wire select_control_unit;
  wire [31:2]target_pc0;
  wire [31:0]temp1;
  wire [3:3]\NLW_EX_MEM_tristate_oe_reg[31]_i_12_CO_UNCONNECTED ;
  wire [3:2]\NLW_EX_MEM_tristate_oe_reg[31]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_EX_MEM_tristate_oe_reg[31]_i_13_O_UNCONNECTED ;

  EX EX
       (.ADDRARDADDR({ADDRARDADDR[11:2],ADDRARDADDR[0]}),
        .ALU_SEL(ALU_SEL[3:2]),
        .B(B),
        .Branch_taken(Branch_taken),
        .\CSR_ADDR_pipeline_reg[11] (IF_ID_CSR[17:6]),
        .D(p_1_in_0),
        .DIADI(DIADI),
        .E(select_control_unit),
        .EX_MEM_register(EX_MEM_register[0]),
        .\EX_MEM_tristate_oe[10]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[10] ),
        .\EX_MEM_tristate_oe[10]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[10] ),
        .\EX_MEM_tristate_oe[11]_i_15 (\ID_EX_reg[2]_tristate_oe_n_0_[11] ),
        .\EX_MEM_tristate_oe[11]_i_15_0 (\ID_EX_reg[3]_tristate_oe_n_0_[11] ),
        .\EX_MEM_tristate_oe[12]_i_25 (\ID_EX_reg[2]_tristate_oe_n_0_[12] ),
        .\EX_MEM_tristate_oe[12]_i_25_0 (\ID_EX_reg[3]_tristate_oe_n_0_[12] ),
        .\EX_MEM_tristate_oe[14]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[14] ),
        .\EX_MEM_tristate_oe[14]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[14] ),
        .\EX_MEM_tristate_oe[15]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[15] ),
        .\EX_MEM_tristate_oe[15]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[15] ),
        .\EX_MEM_tristate_oe[16]_i_15 (\ID_EX_reg[2]_tristate_oe_n_0_[16] ),
        .\EX_MEM_tristate_oe[16]_i_15_0 (\ID_EX_reg[3]_tristate_oe_n_0_[16] ),
        .\EX_MEM_tristate_oe[16]_i_31 (\ID_EX_reg[2]_tristate_oe_n_0_[13] ),
        .\EX_MEM_tristate_oe[16]_i_31_0 (\ID_EX_reg[3]_tristate_oe_n_0_[13] ),
        .\EX_MEM_tristate_oe[18]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[18] ),
        .\EX_MEM_tristate_oe[18]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[18] ),
        .\EX_MEM_tristate_oe[19]_i_15 (\ID_EX_reg[2]_tristate_oe_n_0_[19] ),
        .\EX_MEM_tristate_oe[19]_i_15_0 (\ID_EX_reg[3]_tristate_oe_n_0_[19] ),
        .\EX_MEM_tristate_oe[20]_i_13 (\ID_EX_reg[2]_tristate_oe_n_0_[20] ),
        .\EX_MEM_tristate_oe[20]_i_13_0 (\ID_EX_reg[3]_tristate_oe_n_0_[20] ),
        .\EX_MEM_tristate_oe[21]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[21] ),
        .\EX_MEM_tristate_oe[21]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[21] ),
        .\EX_MEM_tristate_oe[22]_i_19 (\ID_EX_reg[2]_tristate_oe_n_0_[22] ),
        .\EX_MEM_tristate_oe[22]_i_19_0 (\ID_EX_reg[3]_tristate_oe_n_0_[22] ),
        .\EX_MEM_tristate_oe[23]_i_12 (\ID_EX_reg[2]_tristate_oe_n_0_[23] ),
        .\EX_MEM_tristate_oe[23]_i_12_0 (\ID_EX_reg[3]_tristate_oe_n_0_[23] ),
        .\EX_MEM_tristate_oe[25]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[25] ),
        .\EX_MEM_tristate_oe[25]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[25] ),
        .\EX_MEM_tristate_oe[26]_i_16 (\ID_EX_reg[2]_tristate_oe_n_0_[26] ),
        .\EX_MEM_tristate_oe[26]_i_16_0 (\ID_EX_reg[3]_tristate_oe_n_0_[26] ),
        .\EX_MEM_tristate_oe[27]_i_12 (\ID_EX_reg[2]_tristate_oe_n_0_[27] ),
        .\EX_MEM_tristate_oe[27]_i_12_0 (\ID_EX_reg[3]_tristate_oe_n_0_[27] ),
        .\EX_MEM_tristate_oe[29]_i_12 (\ID_EX_reg[2]_tristate_oe_n_0_[29] ),
        .\EX_MEM_tristate_oe[29]_i_12_0 (\ID_EX_reg[3]_tristate_oe_n_0_[29] ),
        .\EX_MEM_tristate_oe[30]_i_17 (\ID_EX_reg[2]_tristate_oe_n_0_[30] ),
        .\EX_MEM_tristate_oe[30]_i_17_0 (\ID_EX_reg[3]_tristate_oe_n_0_[30] ),
        .\EX_MEM_tristate_oe[3]_i_19 ({EX_MEM[31:4],EX_MEM[2]}),
        .\EX_MEM_tristate_oe[3]_i_19_0 (\ID_EX_reg[2]_tristate_oe_n_0_[31] ),
        .\EX_MEM_tristate_oe[3]_i_19_1 (\ID_EX_reg[3]_tristate_oe_n_0_[31] ),
        .\EX_MEM_tristate_oe[3]_i_22 (IF_n_161),
        .\EX_MEM_tristate_oe[3]_i_36 (\mem_data_custom[31]_i_8_n_0 ),
        .\EX_MEM_tristate_oe[3]_i_36_0 (\ID_EX_ctrl_reg_n_0_[0] ),
        .\EX_MEM_tristate_oe[3]_i_36_1 (IF_n_162),
        .\EX_MEM_tristate_oe[3]_i_36_2 (IF_n_158),
        .\EX_MEM_tristate_oe[3]_i_38 (IF_n_159),
        .\EX_MEM_tristate_oe[3]_i_44 (\ID_EX_reg[2]_tristate_oe_n_0_[4] ),
        .\EX_MEM_tristate_oe[3]_i_44_0 (\ID_EX_reg[3]_tristate_oe_n_0_[4] ),
        .\EX_MEM_tristate_oe[3]_i_45 (IF_n_160),
        .\EX_MEM_tristate_oe[3]_i_67 ({p_0_in_16,\ID_EX_reg_n_0_[0][6] ,\ID_EX_reg_n_0_[0][5] ,\ID_EX_reg_n_0_[0][4] ,\ID_EX_reg_n_0_[0][3] ,\ID_EX_reg_n_0_[0][2] ,\ID_EX_reg_n_0_[0][0] }),
        .\EX_MEM_tristate_oe[3]_i_67_0 ({\ID_EX_register_reg[1]_tristate_oe_n_0_[4] ,\ID_EX_register_reg[1]_tristate_oe_n_0_[3] ,\ID_EX_register_reg[1]_tristate_oe_n_0_[2] ,\ID_EX_register_reg[1]_tristate_oe_n_0_[1] ,\ID_EX_register_reg[1]_tristate_oe_n_0_[0] }),
        .\EX_MEM_tristate_oe[5]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[5] ),
        .\EX_MEM_tristate_oe[5]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[5] ),
        .\EX_MEM_tristate_oe[6]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[6] ),
        .\EX_MEM_tristate_oe[6]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[6] ),
        .\EX_MEM_tristate_oe[7]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[7] ),
        .\EX_MEM_tristate_oe[7]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[7] ),
        .\EX_MEM_tristate_oe[8]_i_15 (\ID_EX_reg[2]_tristate_oe_n_0_[8] ),
        .\EX_MEM_tristate_oe[8]_i_15_0 (\ID_EX_reg[3]_tristate_oe_n_0_[8] ),
        .\EX_MEM_tristate_oe[9]_i_14 (\ID_EX_reg[2]_tristate_oe_n_0_[9] ),
        .\EX_MEM_tristate_oe[9]_i_14_0 (\ID_EX_reg[3]_tristate_oe_n_0_[9] ),
        .\EX_MEM_tristate_oe_reg[14] (\EX_MEM_tristate_oe[14]_i_2_n_0 ),
        .\EX_MEM_tristate_oe_reg[14]_0 (IF_n_93),
        .\EX_MEM_tristate_oe_reg[14]_1 (\EX_MEM_tristate_oe[14]_i_4_n_0 ),
        .\EX_MEM_tristate_oe_reg[15] (\EX_MEM_tristate_oe[15]_i_2_n_0 ),
        .\EX_MEM_tristate_oe_reg[15]_0 (IF_n_98),
        .\EX_MEM_tristate_oe_reg[15]_1 (\EX_MEM_tristate_oe[15]_i_4_n_0 ),
        .\EX_MEM_tristate_oe_reg[16] (\EX_MEM_tristate_oe[16]_i_2_n_0 ),
        .\EX_MEM_tristate_oe_reg[16]_0 (IF_n_99),
        .\EX_MEM_tristate_oe_reg[16]_1 (\EX_MEM_tristate_oe[16]_i_4_n_0 ),
        .\EX_MEM_tristate_oe_reg[18] (\EX_MEM_tristate_oe[18]_i_2_n_0 ),
        .\EX_MEM_tristate_oe_reg[18]_0 (IF_n_100),
        .\EX_MEM_tristate_oe_reg[18]_1 (\EX_MEM_tristate_oe[18]_i_4_n_0 ),
        .\EX_MEM_tristate_oe_reg[19] (\EX_MEM_tristate_oe[19]_i_2_n_0 ),
        .\EX_MEM_tristate_oe_reg[19]_0 (IF_n_102),
        .\EX_MEM_tristate_oe_reg[19]_1 (\EX_MEM_tristate_oe[19]_i_4_n_0 ),
        .\EX_MEM_tristate_oe_reg[20] (IF_n_166),
        .\EX_MEM_tristate_oe_reg[20]_0 (\EX_MEM_tristate_oe[20]_i_4_n_0 ),
        .\EX_MEM_tristate_oe_reg[20]_1 (\EX_MEM_tristate_oe[20]_i_5_n_0 ),
        .\EX_MEM_tristate_oe_reg[21] (\EX_MEM_tristate_oe[21]_i_2_n_0 ),
        .\EX_MEM_tristate_oe_reg[21]_0 (IF_n_101),
        .\EX_MEM_tristate_oe_reg[21]_1 (\EX_MEM_tristate_oe[21]_i_4_n_0 ),
        .\EX_MEM_tristate_oe_reg[22] (\EX_MEM_tristate_oe[22]_i_2_n_0 ),
        .\EX_MEM_tristate_oe_reg[22]_0 (\EX_MEM_tristate_oe[22]_i_3_n_0 ),
        .\EX_MEM_tristate_oe_reg[22]_1 (\EX_MEM_tristate_oe[22]_i_5_n_0 ),
        .\EX_MEM_tristate_oe_reg[3] ({EX_MEM[3],\EX_MEM_tristate_oe_reg[1]_0 }),
        .\EX_MEM_tristate_oe_reg[3]_0 (\EX_MEM_tristate_oe[3]_i_2_n_0 ),
        .\EX_MEM_tristate_oe_reg[3]_1 (\EX_MEM_tristate_oe[3]_i_3_n_0 ),
        .\EX_MEM_tristate_oe_reg[3]_2 (\EX_MEM_tristate_oe[3]_i_4_n_0 ),
        .\EX_MEM_wire[0]_17 (\EX_MEM_wire[0]_17 [31:14]),
        .\EX_MEM_wire[1]_0 (\EX_MEM_wire[1]_0 [31:1]),
        .H(H),
        .\ID_EX_ctrl_reg[0] (EX_n_165),
        .\ID_EX_ctrl_reg[0]_0 (EX_n_166),
        .\ID_EX_ctrl_reg[0]_1 (EX_n_167),
        .\ID_EX_ctrl_reg[0]_10 (EX_n_176),
        .\ID_EX_ctrl_reg[0]_11 (EX_n_177),
        .\ID_EX_ctrl_reg[0]_12 (EX_n_178),
        .\ID_EX_ctrl_reg[0]_13 (EX_n_179),
        .\ID_EX_ctrl_reg[0]_14 (EX_n_180),
        .\ID_EX_ctrl_reg[0]_15 (EX_n_181),
        .\ID_EX_ctrl_reg[0]_16 (EX_n_182),
        .\ID_EX_ctrl_reg[0]_17 (EX_n_183),
        .\ID_EX_ctrl_reg[0]_18 (EX_n_184),
        .\ID_EX_ctrl_reg[0]_19 (EX_n_185),
        .\ID_EX_ctrl_reg[0]_2 (EX_n_168),
        .\ID_EX_ctrl_reg[0]_20 (EX_n_186),
        .\ID_EX_ctrl_reg[0]_21 (EX_n_187),
        .\ID_EX_ctrl_reg[0]_22 (EX_n_188),
        .\ID_EX_ctrl_reg[0]_23 (EX_n_189),
        .\ID_EX_ctrl_reg[0]_24 (EX_n_190),
        .\ID_EX_ctrl_reg[0]_25 (EX_n_191),
        .\ID_EX_ctrl_reg[0]_26 (EX_n_192),
        .\ID_EX_ctrl_reg[0]_3 (EX_n_169),
        .\ID_EX_ctrl_reg[0]_4 (EX_n_170),
        .\ID_EX_ctrl_reg[0]_5 (EX_n_171),
        .\ID_EX_ctrl_reg[0]_6 (EX_n_172),
        .\ID_EX_ctrl_reg[0]_7 (EX_n_173),
        .\ID_EX_ctrl_reg[0]_8 (EX_n_174),
        .\ID_EX_ctrl_reg[0]_9 (EX_n_175),
        .\ID_EX_ctrl_reg[10] (ADDRARDADDR[1]),
        .\ID_EX_ctrl_reg[10]_0 (\ID_EX_ctrl_reg[10]_0 [9]),
        .\ID_EX_ctrl_reg[10]_1 (\ID_EX_ctrl_reg[10]_0 [10]),
        .\ID_EX_ctrl_reg[10]_2 ({\EX_MEM_wire[0]_17 [3],\ID_EX_ctrl_reg[10]_0 [0],\EX_MEM_wire[0]_17 [1:0]}),
        .\ID_EX_ctrl_reg[10]_3 (\ID_EX_ctrl_reg[10]_0 [8:1]),
        .\ID_EX_ctrl_reg[4] (\ID_EX_ctrl_reg[4]_0 ),
        .\ID_EX_ctrl_reg[4]_0 (\ID_EX_ctrl_reg[4]_1 ),
        .\ID_EX_ctrl_reg[4]_1 (\ID_EX_ctrl_reg[4]_2 ),
        .\ID_EX_ctrl_reg[4]_2 (\ID_EX_ctrl_reg[4]_3 ),
        .\ID_EX_ctrl_reg[4]_3 (D),
        .\ID_EX_ctrl_reg[4]_4 (\ID_EX_ctrl_reg[4]_4 ),
        .\ID_EX_ctrl_reg[4]_5 (\ID_EX_ctrl_reg[4]_5 ),
        .\ID_EX_ctrl_reg[4]_6 (\ID_EX_ctrl_reg[4]_6 ),
        .\ID_EX_reg[0][14] (EX_n_113),
        .\ID_EX_reg[2]_tristate_oe[0] (EX_n_148),
        .\ID_EX_reg[2]_tristate_oe[1] (EX_n_149),
        .\ID_EX_reg[2]_tristate_oe[2] (EX_n_150),
        .\ID_EX_reg[2]_tristate_oe[3] (EX_n_151),
        .\ID_EX_register_reg[1]_tristate_oe[2] (EX_n_114),
        .\ID_EX_register_reg[1]_tristate_oe[4] (EX_n_112),
        .\ID_EX_register_reg[1]_tristate_oe[4]_0 (EX_n_164),
        .\IF_ID_reg[0][2] (EX_n_108),
        .I_or_E_reg(\ID_EX_CSR_tristate_oe_reg_n_0_[5] ),
        .I_or_E_reg_0(I_or_E_reg),
        .I_or_E_reg_1({\MEM_WB_reg[0]_tristate_oe_n_0_[31] ,\MEM_WB_reg[0]_tristate_oe_n_0_[30] ,\MEM_WB_reg[0]_tristate_oe_n_0_[29] ,\MEM_WB_reg[0]_tristate_oe_n_0_[28] ,\MEM_WB_reg[0]_tristate_oe_n_0_[27] ,\MEM_WB_reg[0]_tristate_oe_n_0_[26] ,\MEM_WB_reg[0]_tristate_oe_n_0_[25] ,\MEM_WB_reg[0]_tristate_oe_n_0_[24] ,\MEM_WB_reg[0]_tristate_oe_n_0_[23] ,\MEM_WB_reg[0]_tristate_oe_n_0_[22] ,\MEM_WB_reg[0]_tristate_oe_n_0_[21] ,\MEM_WB_reg[0]_tristate_oe_n_0_[20] ,\MEM_WB_reg[0]_tristate_oe_n_0_[19] ,\MEM_WB_reg[0]_tristate_oe_n_0_[18] ,\MEM_WB_reg[0]_tristate_oe_n_0_[17] ,\MEM_WB_reg[0]_tristate_oe_n_0_[16] ,\MEM_WB_reg[0]_tristate_oe_n_0_[15] ,\MEM_WB_reg[0]_tristate_oe_n_0_[14] ,\MEM_WB_reg[0]_tristate_oe_n_0_[13] ,\MEM_WB_reg[0]_tristate_oe_n_0_[12] ,\MEM_WB_reg[0]_tristate_oe_n_0_[11] ,\MEM_WB_reg[0]_tristate_oe_n_0_[10] ,\MEM_WB_reg[0]_tristate_oe_n_0_[9] ,\MEM_WB_reg[0]_tristate_oe_n_0_[8] ,\MEM_WB_reg[0]_tristate_oe_n_0_[7] ,\MEM_WB_reg[0]_tristate_oe_n_0_[6] ,\MEM_WB_reg[0]_tristate_oe_n_0_[5] ,\MEM_WB_reg[0]_tristate_oe_n_0_[4] }),
        .I_or_E_reg_2(\MEM_WB_reg[1]_tristate_oe_n_0_[31] ),
        .LED_wr(LED_wr),
        .\MEM_WB_ctrl_reg[0]_tristate_oe (EX_n_155),
        .\MEM_WB_reg[0]_tristate_oe[0] (\MEM_WB_reg[0]_tristate_oe[0]_0 ),
        .\MEM_WB_reg[0]_tristate_oe[3] ({\EX_MEM_tristate_oe_reg_n_0_[3] ,\EX_MEM_tristate_oe_reg_n_0_[1] ,\EX_MEM_tristate_oe_reg_n_0_[0] }),
        .MEM_WB_register(MEM_WB_register),
        .\MEM_WB_register_tristate_oe_reg[2] (EX_n_111),
        .\MTVAL_reg[0] (registers_reg_r1_0_31_0_5_i_14_n_0),
        .\MTVAL_reg[0]_0 (registers_reg_r1_0_31_0_5_i_15_n_0),
        .\MTVAL_reg[1] (registers_reg_r1_0_31_0_5_i_11_n_0),
        .\MTVAL_reg[1]_0 (registers_reg_r1_0_31_0_5_i_12_n_0),
        .Q({\IF_ID_reg_n_0_[0][13] ,\IF_ID_reg_n_0_[0][11] ,\IF_ID_reg_n_0_[0][10] ,\IF_ID_reg_n_0_[0][9] ,\IF_ID_reg_n_0_[0][8] ,\IF_ID_reg_n_0_[0][7] ,\IF_ID_reg_n_0_[0][6] ,\IF_ID_reg_n_0_[0][5] ,\IF_ID_reg_n_0_[0][4] ,\IF_ID_reg_n_0_[0][3] ,\IF_ID_reg_n_0_[0][2] ,\IF_ID_reg_n_0_[0][0] }),
        .Result({Result[31:23],Result[17],Result[13:12],Result[4],Result[2]}),
        .Result_1_0(Result_1_0),
        .Tx_Active_OBUF(Tx_Active_OBUF),
        .Tx_req(Tx_req),
        .WEA(WEA),
        .\cause[0]_i_3 ({EX_MEM_register[4:1],\EX_MEM_register_tristate_oe_reg_n_0_[0] }),
        .\cause_reg[3] ({ID_EX_CSR[11:8],ID_EX_CSR[6],ID_EX_CSR[3:1]}),
        .clk1_BUFG(clk1_BUFG),
        .custom0(custom0),
        .\exception_intr_address_reg[0] (\exception_intr_address_in_tristate_oe_reg_n_0_[0] ),
        .\exception_intr_address_reg[13] ({\MEM_WB_reg[1]_tristate_oe_n_0_[15] ,\MEM_WB_reg[1]_tristate_oe_n_0_[14] ,\MEM_WB_reg[1]_tristate_oe_n_0_[13] ,\MEM_WB_reg[1]_tristate_oe_n_0_[12] ,\MEM_WB_reg[1]_tristate_oe_n_0_[11] ,\MEM_WB_reg[1]_tristate_oe_n_0_[10] ,\MEM_WB_reg[1]_tristate_oe_n_0_[9] ,\MEM_WB_reg[1]_tristate_oe_n_0_[8] ,\MEM_WB_reg[1]_tristate_oe_n_0_[7] ,\MEM_WB_reg[1]_tristate_oe_n_0_[6] ,\MEM_WB_reg[1]_tristate_oe_n_0_[5] ,\MEM_WB_reg[1]_tristate_oe_n_0_[4] }),
        .\exception_intr_address_reg[14] (\MEM_WB_reg[1]_tristate_oe_n_0_[16] ),
        .\exception_intr_address_reg[15] (\MEM_WB_reg[1]_tristate_oe_n_0_[17] ),
        .\exception_intr_address_reg[16] (\MEM_WB_reg[1]_tristate_oe_n_0_[18] ),
        .\exception_intr_address_reg[17] (\MEM_WB_reg[1]_tristate_oe_n_0_[19] ),
        .\exception_intr_address_reg[18] (\MEM_WB_reg[1]_tristate_oe_n_0_[20] ),
        .\exception_intr_address_reg[19] (\MEM_WB_reg[1]_tristate_oe_n_0_[21] ),
        .\exception_intr_address_reg[20] (\MEM_WB_reg[1]_tristate_oe_n_0_[22] ),
        .\exception_intr_address_reg[21] (\MEM_WB_reg[1]_tristate_oe_n_0_[23] ),
        .\exception_intr_address_reg[22] (\MEM_WB_reg[1]_tristate_oe_n_0_[24] ),
        .\exception_intr_address_reg[23] (\MEM_WB_reg[1]_tristate_oe_n_0_[25] ),
        .\exception_intr_address_reg[24] (\MEM_WB_reg[1]_tristate_oe_n_0_[26] ),
        .\exception_intr_address_reg[25] (\MEM_WB_reg[1]_tristate_oe_n_0_[27] ),
        .\exception_intr_address_reg[26] (\MEM_WB_reg[1]_tristate_oe_n_0_[28] ),
        .\exception_intr_address_reg[27] (\MEM_WB_reg[1]_tristate_oe_n_0_[29] ),
        .\exception_intr_address_reg[28] (\MEM_WB_reg[1]_tristate_oe_n_0_[30] ),
        .\exception_intr_address_reg[29] (exception_intr_address_in),
        .inp2(inp2),
        .\mem_data_custom_reg[0] (\ID_EX_reg[2]_tristate_oe_n_0_[0] ),
        .\mem_data_custom_reg[0]_0 (\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .\mem_data_custom_reg[1] (\ID_EX_reg[2]_tristate_oe_n_0_[1] ),
        .\mem_data_custom_reg[2] (\ID_EX_reg[2]_tristate_oe_n_0_[2] ),
        .\mem_data_custom_reg[3] (\ID_EX_reg[2]_tristate_oe_n_0_[3] ),
        .mem_ram_reg_2(\EX_MEM_wire[1]_0 [0]),
        .mem_ram_reg_3(mem_ram_reg_0_i_26_n_0),
        .mem_ram_reg_3_0(\EX_MEM_tristate_oe[8]_i_2_n_0 ),
        .mem_ram_reg_3_1(\EX_MEM_tristate_oe[8]_i_3_n_0 ),
        .mem_ram_reg_3_10(\EX_MEM_tristate_oe[6]_i_2_n_0 ),
        .mem_ram_reg_3_11(\EX_MEM_tristate_oe[6]_i_3_n_0 ),
        .mem_ram_reg_3_12(\EX_MEM_tristate_oe[6]_i_4_n_0 ),
        .mem_ram_reg_3_13(\EX_MEM_tristate_oe[11]_i_2_n_0 ),
        .mem_ram_reg_3_14(\EX_MEM_tristate_oe[11]_i_3_n_0 ),
        .mem_ram_reg_3_15(\EX_MEM_tristate_oe[11]_i_4_n_0 ),
        .mem_ram_reg_3_16(\EX_MEM_tristate_oe[7]_i_2_n_0 ),
        .mem_ram_reg_3_17(\EX_MEM_tristate_oe[7]_i_3_n_0 ),
        .mem_ram_reg_3_18(\EX_MEM_tristate_oe[7]_i_4_n_0 ),
        .mem_ram_reg_3_19(\EX_MEM_tristate_oe[10]_i_2_n_0 ),
        .mem_ram_reg_3_2(\EX_MEM_tristate_oe[8]_i_4_n_0 ),
        .mem_ram_reg_3_20(\EX_MEM_tristate_oe[10]_i_3_n_0 ),
        .mem_ram_reg_3_21(\EX_MEM_tristate_oe[10]_i_4_n_0 ),
        .mem_ram_reg_3_3(\ID_EX_ctrl_reg_n_0_[10] ),
        .mem_ram_reg_3_4(\EX_MEM_tristate_oe[5]_i_2_n_0 ),
        .mem_ram_reg_3_5(\EX_MEM_tristate_oe[5]_i_3_n_0 ),
        .mem_ram_reg_3_6(\EX_MEM_tristate_oe[5]_i_4_n_0 ),
        .mem_ram_reg_3_7(\EX_MEM_tristate_oe[9]_i_2_n_0 ),
        .mem_ram_reg_3_8(\EX_MEM_tristate_oe[9]_i_3_n_0 ),
        .mem_ram_reg_3_9(\EX_MEM_tristate_oe[9]_i_4_n_0 ),
        .mem_read_ctrl(mem_read_ctrl),
        .mem_write_ctrl(mem_write_ctrl),
        .mie_reg(registers_reg_r1_0_31_0_5_i_16_n_0),
        .mie_reg_0(registers_reg_r1_0_31_0_5_i_17_n_0),
        .operand2(operand2),
        .p_14_in(\Forwarding_unit/p_14_in ),
        .p_18_in(\Forwarding_unit/p_18_in ),
        .p_1_in(p_1_in),
        .pc0__60(pc0__60),
        .registers_reg_r1_0_31_30_31_i_1(\MEM_WB_ctrl_reg[0]_tristate_oe_n_0 ),
        .registers_reg_r1_0_31_30_31_i_1_0(\ID_EX_reg[2]_tristate_oe[31]_0 ),
        .target_pc0(target_pc0),
        .temp1(temp1[2]),
        .\trap_addr[15]_i_2 (\ID_EX_reg[2]_tristate_oe_n_0_[17] ),
        .\trap_addr[15]_i_2_0 (\ID_EX_reg[3]_tristate_oe_n_0_[17] ),
        .\trap_addr[22]_i_2 (\ID_EX_reg[2]_tristate_oe_n_0_[24] ),
        .\trap_addr[22]_i_2_0 (\ID_EX_reg[3]_tristate_oe_n_0_[24] ),
        .\trap_addr[26]_i_2 (\ID_EX_reg[2]_tristate_oe_n_0_[28] ),
        .\trap_addr[26]_i_2_0 (\ID_EX_reg[3]_tristate_oe_n_0_[28] ),
        .\trap_addr[29]_i_3 (\ID_EX_ctrl_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_ctrl[0]_tristate_oe_i_1 
       (.I0(\ID_EX_ctrl_reg[5]_tristate_oe_n_0 ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\EX_MEM_ctrl[0]_tristate_oe_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_ctrl_reg[0]_tristate_oe 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_ctrl[0]_tristate_oe_i_1_n_0 ),
        .Q(\EX_MEM_ctrl_reg[0]_tristate_oe_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_ctrl_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[6]__0 ),
        .Q(\EX_MEM_ctrl_reg_n_0_[1] ),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_funct3_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg_n_0_[0][12] ),
        .Q(\EX_MEM_funct3_reg[0]_0 ),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_funct3_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg_n_0_[0][13] ),
        .Q(\EX_MEM_funct3_reg_n_0_[1] ),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_funct3_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(p_0_in_16),
        .Q(\EX_MEM_funct3_reg_n_0_[2] ),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_register_tristate_oe_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(ID_n_72),
        .Q(\EX_MEM_register_tristate_oe_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_register_tristate_oe_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_register_reg[2]_tristate_oe_n_0_[1] ),
        .Q(EX_MEM_register[1]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_register_tristate_oe_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_register_reg[2]_tristate_oe_n_0_[2] ),
        .Q(EX_MEM_register[2]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_register_tristate_oe_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_register_reg[2]_tristate_oe_n_0_[3] ),
        .Q(EX_MEM_register[3]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_register_tristate_oe_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_register_reg[2]_tristate_oe_n_0_[4] ),
        .Q(EX_MEM_register[4]),
        .R(EX_MEM_register__0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[0]_i_12 
       (.I0(\pc[3]_i_19_n_0 ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[0]),
        .O(inp_A_final[0]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \EX_MEM_tristate_oe[10]_i_10 
       (.I0(\EX_MEM_tristate_oe[10]_i_20_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[11]_i_26_n_0 ),
        .I3(\EX_MEM_tristate_oe[11]_i_27_n_0 ),
        .I4(\EX_MEM_tristate_oe[11]_i_28_n_0 ),
        .I5(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[10]_i_11 
       (.I0(\EX_MEM_tristate_oe[11]_i_30_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[10]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    \EX_MEM_tristate_oe[10]_i_12 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(inp_A_final[10]),
        .I2(inp_B_final[31]),
        .I3(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[10]_i_13 
       (.I0(inp_A_final[10]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[10]_i_14 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[10] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[10]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_174),
        .O(inp_B_final[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[10]_i_15 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[10] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[10]),
        .O(inp_A_final[10]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[10]_i_16 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [10]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[10]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \EX_MEM_tristate_oe[10]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[10]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[10]_i_18 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [10]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[10]_i_19 
       (.I0(\EX_MEM_tristate_oe[16]_i_35_n_0 ),
        .I1(\EX_MEM_tristate_oe[11]_i_31_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[14]_i_22_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[3]_i_53_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[10]_i_2 
       (.I0(\EX_MEM_tristate_oe[10]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(\EX_MEM_tristate_oe[10]_i_6_n_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[10]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[10]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \EX_MEM_tristate_oe[10]_i_20 
       (.I0(inp_A_final[3]),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[3]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[7]),
        .O(\EX_MEM_tristate_oe[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h3F30AFAF3F30A0A0)) 
    \EX_MEM_tristate_oe[10]_i_21 
       (.I0(\EX_MEM_tristate_oe[11]_i_34_n_0 ),
        .I1(IF_n_206),
        .I2(inp_B_final[1]),
        .I3(IF_n_202),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[3]_i_63_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[10]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [10]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[10]_i_9_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFAFEFFFEF)) 
    \EX_MEM_tristate_oe[10]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[10]_i_10_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[10]_i_11_n_0 ),
        .I5(\EX_MEM_tristate_oe[10]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[10]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[10]_i_13_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[10]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[10]_i_6 
       (.I0(inp_B_final[10]),
        .I1(inp_A_final[10]),
        .O(\EX_MEM_tristate_oe[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[10]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[10]),
        .I3(inp_B_final[10]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[10]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F8FFFCF)) 
    \EX_MEM_tristate_oe[10]_i_8 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[10]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I4(\EX_MEM_tristate_oe[10]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[10]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[10]_i_9 
       (.I0(\EX_MEM_tristate_oe[11]_i_25_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[10]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[11]_i_10 
       (.I0(\EX_MEM_tristate_oe[11]_i_24_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[11]_i_25_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \EX_MEM_tristate_oe[11]_i_11 
       (.I0(\EX_MEM_tristate_oe[11]_i_26_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[14]_i_20_n_0 ),
        .I3(\EX_MEM_tristate_oe[11]_i_27_n_0 ),
        .I4(\EX_MEM_tristate_oe[11]_i_28_n_0 ),
        .I5(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[11]_i_12 
       (.I0(\EX_MEM_tristate_oe[11]_i_29_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[11]_i_30_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0233)) 
    \EX_MEM_tristate_oe[11]_i_13 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[11]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[11]_i_14 
       (.I0(inp_A_final[11]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[11]_i_15 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[11] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[11]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_175),
        .O(inp_B_final[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[11]_i_16 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[11] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[11]),
        .O(inp_A_final[11]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[11]_i_17 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [11]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[11]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[11]_i_18 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[11]),
        .O(\EX_MEM_tristate_oe[11]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[11]_i_19 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [11]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[11]_i_2 
       (.I0(\EX_MEM_tristate_oe[11]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(\EX_MEM_tristate_oe[11]_i_6_n_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[11]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[11]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[11]_i_20 
       (.I0(inp_B_final[12]),
        .I1(inp_A_final[12]),
        .O(\EX_MEM_tristate_oe[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[11]_i_21 
       (.I0(inp_B_final[11]),
        .I1(inp_A_final[11]),
        .O(\EX_MEM_tristate_oe[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[11]_i_22 
       (.I0(inp_B_final[10]),
        .I1(inp_A_final[10]),
        .O(\EX_MEM_tristate_oe[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[11]_i_23 
       (.I0(inp_B_final[9]),
        .I1(inp_A_final[9]),
        .O(\EX_MEM_tristate_oe[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[11]_i_24 
       (.I0(IF_n_205),
        .I1(\EX_MEM_tristate_oe[14]_i_22_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[16]_i_35_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[11]_i_31_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[11]_i_25 
       (.I0(IF_n_192),
        .I1(\EX_MEM_tristate_oe[11]_i_32_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[15]_i_22_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[11]_i_33_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \EX_MEM_tristate_oe[11]_i_26 
       (.I0(inp_A_final[5]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[1]),
        .I3(inp_B_final[3]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[9]),
        .O(\EX_MEM_tristate_oe[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCF44CF77)) 
    \EX_MEM_tristate_oe[11]_i_27 
       (.I0(inp_A_final[4]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[0]),
        .I3(inp_B_final[3]),
        .I4(inp_A_final[8]),
        .I5(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \EX_MEM_tristate_oe[11]_i_28 
       (.I0(inp_A_final[6]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[2]),
        .I3(inp_B_final[3]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[10]),
        .O(\EX_MEM_tristate_oe[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0AFAFCFC0CFC0)) 
    \EX_MEM_tristate_oe[11]_i_29 
       (.I0(IF_n_207),
        .I1(IF_n_202),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[11]_i_34_n_0 ),
        .I4(IF_n_206),
        .I5(inp_B_final[2]),
        .O(\EX_MEM_tristate_oe[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[11]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [11]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[11]_i_10_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[11]_i_30 
       (.I0(IF_n_195),
        .I1(\EX_MEM_tristate_oe[11]_i_35_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[15]_i_24_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[11]_i_36_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[11]_i_31 
       (.I0(inp_A_final[31]),
        .I1(inp_A_final[20]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[28]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[12]),
        .O(\EX_MEM_tristate_oe[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[11]_i_32 
       (.I0(inp_A_final[31]),
        .I1(inp_A_final[21]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[29]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[13]),
        .O(\EX_MEM_tristate_oe[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[11]_i_33 
       (.I0(inp_A_final[31]),
        .I1(inp_A_final[19]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[27]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[11]),
        .O(\EX_MEM_tristate_oe[11]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[11]_i_34 
       (.I0(inp_A_final[20]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[28]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[12]),
        .O(\EX_MEM_tristate_oe[11]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[11]_i_35 
       (.I0(inp_A_final[21]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[29]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[13]),
        .O(\EX_MEM_tristate_oe[11]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[11]_i_36 
       (.I0(inp_A_final[19]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[27]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[11]),
        .O(\EX_MEM_tristate_oe[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFFFEFAAEFFFEF)) 
    \EX_MEM_tristate_oe[11]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[11]_i_11_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[11]_i_12_n_0 ),
        .I5(\EX_MEM_tristate_oe[11]_i_13_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[11]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[11]_i_14_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[11]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[11]_i_6 
       (.I0(inp_B_final[11]),
        .I1(inp_A_final[11]),
        .O(\EX_MEM_tristate_oe[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[11]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[11]),
        .I3(inp_B_final[11]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[11]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008FFF8FAF)) 
    \EX_MEM_tristate_oe[11]_i_8 
       (.I0(\EX_MEM_tristate_oe[11]_i_18_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[11]_i_11_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[11]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \EX_MEM_tristate_oe[12]_i_11 
       (.I0(inp_B_final[12]),
        .I1(inp_A_final[12]),
        .I2(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[12]_i_13 
       (.I0(inp_B_final[12]),
        .I1(inp_A_final[12]),
        .O(\EX_MEM_tristate_oe[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \EX_MEM_tristate_oe[12]_i_14 
       (.I0(inp_A_final[31]),
        .I1(IF_n_114),
        .I2(IF_n_115),
        .I3(\EX_MEM_tristate_oe[13]_i_18_n_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[11]_i_24_n_0 ),
        .O(\EX_MEM_tristate_oe[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \EX_MEM_tristate_oe[12]_i_15 
       (.I0(\EX_MEM_tristate_oe[13]_i_18_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[11]_i_24_n_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I4(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .I5(inp_A_final[12]),
        .O(\EX_MEM_tristate_oe[12]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[12]_i_16 
       (.I0(\EX_MEM_tristate_oe[13]_i_18_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[11]_i_24_n_0 ),
        .O(\EX_MEM_tristate_oe[12]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[12]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[12]),
        .O(\EX_MEM_tristate_oe[12]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[12]_i_18 
       (.I0(\EX_MEM_tristate_oe[13]_i_19_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[11]_i_29_n_0 ),
        .O(\EX_MEM_tristate_oe[12]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[12]_i_19 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[12] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[12]),
        .O(inp_A_final[12]));
  LUT6 #(
    .INIT(64'hFC00FD00FC00FDFD)) 
    \EX_MEM_tristate_oe[12]_i_2 
       (.I0(\EX_MEM_tristate_oe[12]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe[12]_i_4_n_0 ),
        .I2(\EX_MEM_tristate_oe[12]_i_5_n_0 ),
        .I3(\EX_MEM_tristate_oe[12]_i_6_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[12]_i_7_n_0 ),
        .O(Result[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[12]_i_21 
       (.I0(inp_A_final[15]),
        .I1(inp_B_final[15]),
        .O(\EX_MEM_tristate_oe[12]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[12]_i_22 
       (.I0(inp_A_final[14]),
        .I1(inp_B_final[14]),
        .O(\EX_MEM_tristate_oe[12]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[12]_i_23 
       (.I0(inp_A_final[13]),
        .I1(inp_B_final[13]),
        .O(\EX_MEM_tristate_oe[12]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[12]_i_24 
       (.I0(inp_A_final[12]),
        .I1(inp_B_final[12]),
        .O(\EX_MEM_tristate_oe[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[12]_i_25 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[12] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[12]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_176),
        .O(inp_B_final[12]));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[12]_i_27 
       (.I0(inp_A_final[15]),
        .I1(inp_B_final[15]),
        .O(\EX_MEM_tristate_oe[12]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[12]_i_28 
       (.I0(inp_A_final[14]),
        .I1(inp_B_final[14]),
        .O(\EX_MEM_tristate_oe[12]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[12]_i_29 
       (.I0(inp_A_final[13]),
        .I1(inp_B_final[13]),
        .O(\EX_MEM_tristate_oe[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB0BFFFFFB0BF0000)) 
    \EX_MEM_tristate_oe[12]_i_3 
       (.I0(\EX_MEM_tristate_oe[12]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[12]_i_9_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\alu/data2 [12]),
        .I4(ALU_SEL[1]),
        .I5(\EX_MEM_tristate_oe[12]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[12]_i_30 
       (.I0(inp_A_final[12]),
        .I1(inp_B_final[12]),
        .O(\EX_MEM_tristate_oe[12]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[12]_i_31 
       (.I0(inp_A_final[11]),
        .I1(inp_B_final[11]),
        .O(\EX_MEM_tristate_oe[12]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[12]_i_32 
       (.I0(inp_A_final[10]),
        .I1(inp_B_final[10]),
        .O(\EX_MEM_tristate_oe[12]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[12]_i_33 
       (.I0(inp_A_final[9]),
        .I1(inp_B_final[9]),
        .O(\EX_MEM_tristate_oe[12]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[12]_i_34 
       (.I0(inp_A_final[8]),
        .I1(inp_B_final[8]),
        .O(\EX_MEM_tristate_oe[12]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[12]_i_35 
       (.I0(inp_A_final[11]),
        .I1(inp_B_final[11]),
        .O(\EX_MEM_tristate_oe[12]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[12]_i_36 
       (.I0(inp_A_final[10]),
        .I1(inp_B_final[10]),
        .O(\EX_MEM_tristate_oe[12]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[12]_i_37 
       (.I0(inp_A_final[9]),
        .I1(inp_B_final[9]),
        .O(\EX_MEM_tristate_oe[12]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[12]_i_38 
       (.I0(inp_A_final[8]),
        .I1(inp_B_final[8]),
        .O(\EX_MEM_tristate_oe[12]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[12]_i_4 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [12]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \EX_MEM_tristate_oe[12]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[12]_i_13_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[12]_i_14_n_0 ),
        .I4(inp_B_final[31]),
        .I5(\EX_MEM_tristate_oe[12]_i_15_n_0 ),
        .O(\EX_MEM_tristate_oe[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[12]_i_6 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [12]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[12]_i_16_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0F001FFF)) 
    \EX_MEM_tristate_oe[12]_i_7 
       (.I0(\EX_MEM_tristate_oe[12]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I2(\EX_MEM_tristate_oe[12]_i_18_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\EX_MEM_tristate_oe[12]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \EX_MEM_tristate_oe[12]_i_8 
       (.I0(\EX_MEM_tristate_oe[11]_i_26_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[14]_i_20_n_0 ),
        .I3(inp_B_final[0]),
        .I4(\EX_MEM_tristate_oe[13]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555D000C000C)) 
    \EX_MEM_tristate_oe[12]_i_9 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(IF_n_114),
        .I2(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I3(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .I4(inp_A_final[12]),
        .I5(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \EX_MEM_tristate_oe[13]_i_10 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[13]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[13]_i_11 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[13]),
        .I3(inp_B_final[13]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[13]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \EX_MEM_tristate_oe[13]_i_12 
       (.I0(\EX_MEM_tristate_oe[14]_i_19_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[13]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[13]_i_13 
       (.I0(inp_B_final[13]),
        .I1(inp_A_final[13]),
        .O(\EX_MEM_tristate_oe[13]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \EX_MEM_tristate_oe[13]_i_14 
       (.I0(inp_A_final[13]),
        .I1(inp_B_final[31]),
        .I2(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[13]_i_15 
       (.I0(IF_n_194),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[13]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h88BB8B8B)) 
    \EX_MEM_tristate_oe[13]_i_16 
       (.I0(\EX_MEM_tristate_oe[11]_i_28_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[19]_i_33_n_0 ),
        .I3(\EX_MEM_tristate_oe[15]_i_23_n_0 ),
        .I4(inp_B_final[2]),
        .O(\EX_MEM_tristate_oe[13]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[13]_i_17 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [13]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[13]_i_18 
       (.I0(IF_n_190),
        .I1(\EX_MEM_tristate_oe[15]_i_22_n_0 ),
        .I2(inp_B_final[1]),
        .I3(IF_n_192),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[11]_i_32_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[13]_i_19 
       (.I0(IF_n_196),
        .I1(\EX_MEM_tristate_oe[15]_i_24_n_0 ),
        .I2(inp_B_final[1]),
        .I3(IF_n_195),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[11]_i_35_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAB00AA00AB00AAAA)) 
    \EX_MEM_tristate_oe[13]_i_2 
       (.I0(\EX_MEM_tristate_oe[13]_i_3_n_0 ),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[13]_i_4_n_0 ),
        .I3(\EX_MEM_tristate_oe[13]_i_5_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[13]_i_6_n_0 ),
        .O(Result[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550054)) 
    \EX_MEM_tristate_oe[13]_i_3 
       (.I0(\EX_MEM_tristate_oe[13]_i_7_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I2(\EX_MEM_tristate_oe[13]_i_8_n_0 ),
        .I3(\EX_MEM_tristate_oe[13]_i_9_n_0 ),
        .I4(\EX_MEM_tristate_oe[13]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[13]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000FDD0F000F000F)) 
    \EX_MEM_tristate_oe[13]_i_4 
       (.I0(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I1(\EX_MEM_tristate_oe[13]_i_12_n_0 ),
        .I2(\EX_MEM_tristate_oe[13]_i_13_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[13]_i_14_n_0 ),
        .I5(\EX_MEM_tristate_oe[2]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00404440FFFFFFFF)) 
    \EX_MEM_tristate_oe[13]_i_5 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data13 [13]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[13]_i_12_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0F001FFF)) 
    \EX_MEM_tristate_oe[13]_i_6 
       (.I0(\EX_MEM_tristate_oe[13]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I2(\EX_MEM_tristate_oe[13]_i_15_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\EX_MEM_tristate_oe[13]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[13]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [13]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[13]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[13]_i_8 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[13]),
        .O(\EX_MEM_tristate_oe[13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[13]_i_9 
       (.I0(\EX_MEM_tristate_oe[13]_i_16_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[14]_i_20_n_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[16]_i_28_n_0 ),
        .O(\EX_MEM_tristate_oe[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \EX_MEM_tristate_oe[14]_i_10 
       (.I0(\EX_MEM_tristate_oe[14]_i_20_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[16]_i_28_n_0 ),
        .I3(inp_B_final[0]),
        .I4(\EX_MEM_tristate_oe[15]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \EX_MEM_tristate_oe[14]_i_12 
       (.I0(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(inp_A_final[14]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[14]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[14]_i_13 
       (.I0(inp_A_final[14]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[14]_i_15 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[14] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[14]),
        .O(inp_A_final[14]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[14]_i_16 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [14]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[14]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \EX_MEM_tristate_oe[14]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[14]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[14]_i_18 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [14]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[14]_i_19 
       (.I0(IF_n_204),
        .I1(\EX_MEM_tristate_oe[16]_i_35_n_0 ),
        .I2(inp_B_final[1]),
        .I3(IF_n_205),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[14]_i_22_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[14]_i_2 
       (.I0(\EX_MEM_tristate_oe[14]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_131),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[14]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[14]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \EX_MEM_tristate_oe[14]_i_20 
       (.I0(inp_A_final[7]),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[4]),
        .I3(inp_A_final[11]),
        .I4(inp_B_final[3]),
        .I5(inp_A_final[3]),
        .O(\EX_MEM_tristate_oe[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[14]_i_22 
       (.I0(inp_A_final[31]),
        .I1(inp_A_final[22]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[30]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[14]),
        .O(\EX_MEM_tristate_oe[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFFFEFAAEFFFEF)) 
    \EX_MEM_tristate_oe[14]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[14]_i_10_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(IF_n_178),
        .I5(\EX_MEM_tristate_oe[14]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[14]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[14]_i_13_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[14]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[14]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[14]),
        .I3(inp_B_final[14]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[14]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008FFF8FCF)) 
    \EX_MEM_tristate_oe[14]_i_8 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[14]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[14]_i_10_n_0 ),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[14]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[14]_i_9 
       (.I0(IF_n_193),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[14]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h74447477)) 
    \EX_MEM_tristate_oe[15]_i_10 
       (.I0(\EX_MEM_tristate_oe[15]_i_20_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[16]_i_28_n_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[16]_i_29_n_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFDCC)) 
    \EX_MEM_tristate_oe[15]_i_12 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[15]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[15]_i_13 
       (.I0(inp_A_final[15]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[15]_i_15 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[15] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[15]),
        .O(inp_A_final[15]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[15]_i_16 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [15]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[15]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[15]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[15]),
        .O(\EX_MEM_tristate_oe[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[15]_i_18 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [15]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[15]_i_2 
       (.I0(\EX_MEM_tristate_oe[15]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_146),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[15]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[15]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0CFAFAFC0CFA0A0)) 
    \EX_MEM_tristate_oe[15]_i_20 
       (.I0(\EX_MEM_tristate_oe[19]_i_33_n_0 ),
        .I1(\EX_MEM_tristate_oe[15]_i_23_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[16]_i_40_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[21]_i_24_n_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \EX_MEM_tristate_oe[15]_i_22 
       (.I0(inp_A_final[23]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[31]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[15]),
        .O(\EX_MEM_tristate_oe[15]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \EX_MEM_tristate_oe[15]_i_23 
       (.I0(inp_A_final[0]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[8]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[15]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[15]_i_24 
       (.I0(inp_A_final[23]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[31]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[15]),
        .O(\EX_MEM_tristate_oe[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFAFEFFFEF)) 
    \EX_MEM_tristate_oe[15]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[15]_i_10_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(IF_n_173),
        .I5(\EX_MEM_tristate_oe[15]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[15]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[15]_i_13_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[15]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[15]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[15]),
        .I3(inp_B_final[15]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[15]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F8FFFAF)) 
    \EX_MEM_tristate_oe[15]_i_8 
       (.I0(\EX_MEM_tristate_oe[15]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I4(\EX_MEM_tristate_oe[15]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[15]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[15]_i_9 
       (.I0(IF_n_189),
        .I1(inp_B_final[0]),
        .I2(IF_n_193),
        .O(\EX_MEM_tristate_oe[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[16]_i_10 
       (.I0(IF_n_105),
        .I1(inp_B_final[0]),
        .I2(IF_n_189),
        .O(\EX_MEM_tristate_oe[16]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0233)) 
    \EX_MEM_tristate_oe[16]_i_11 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[16]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \EX_MEM_tristate_oe[16]_i_13 
       (.I0(\EX_MEM_tristate_oe[16]_i_28_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[16]_i_29_n_0 ),
        .I3(inp_B_final[0]),
        .I4(IF_n_209),
        .O(\EX_MEM_tristate_oe[16]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[16]_i_14 
       (.I0(inp_A_final[16]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[16]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[16]_i_17 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [16]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[16]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[16]_i_18 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[16]),
        .O(\EX_MEM_tristate_oe[16]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[16]_i_19 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [16]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[16]_i_2 
       (.I0(\EX_MEM_tristate_oe[16]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_147),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[16]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[16]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0CF55555555)) 
    \EX_MEM_tristate_oe[16]_i_28 
       (.I0(IF_n_212),
        .I1(\EX_MEM_tristate_oe[1]_i_17_n_0 ),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[9]),
        .I4(inp_B_final[4]),
        .I5(inp_B_final[2]),
        .O(\EX_MEM_tristate_oe[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \EX_MEM_tristate_oe[16]_i_29 
       (.I0(inp_A_final[3]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[11]),
        .I3(inp_B_final[4]),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[22]_i_50_n_0 ),
        .O(\EX_MEM_tristate_oe[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[16]_i_31 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[13] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[13]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_177),
        .O(inp_B_final[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[16]_i_32 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[13] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[13]),
        .O(inp_A_final[13]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \EX_MEM_tristate_oe[16]_i_35 
       (.I0(inp_A_final[24]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[31]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[16]),
        .O(\EX_MEM_tristate_oe[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFAAFFAFEFFFFF)) 
    \EX_MEM_tristate_oe[16]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[16]_i_11_n_0 ),
        .I2(IF_n_177),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[16]_i_13_n_0 ),
        .O(\EX_MEM_tristate_oe[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \EX_MEM_tristate_oe[16]_i_40 
       (.I0(inp_A_final[2]),
        .I1(inp_B_final[3]),
        .I2(inp_B_final[4]),
        .I3(inp_A_final[10]),
        .O(\EX_MEM_tristate_oe[16]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[16]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[16]_i_14_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[16]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[16]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[16]),
        .I3(inp_B_final[16]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[16]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FAF8F)) 
    \EX_MEM_tristate_oe[16]_i_8 
       (.I0(\EX_MEM_tristate_oe[16]_i_18_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[16]_i_13_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[16]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[17]_i_20 
       (.I0(inp_A_final[19]),
        .I1(inp_B_final[19]),
        .O(\EX_MEM_tristate_oe[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[17]_i_21 
       (.I0(inp_A_final[18]),
        .I1(inp_B_final[18]),
        .O(\EX_MEM_tristate_oe[17]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[17]_i_22 
       (.I0(inp_A_final[17]),
        .I1(inp_B_final[17]),
        .O(\EX_MEM_tristate_oe[17]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[17]_i_23 
       (.I0(inp_A_final[16]),
        .I1(inp_B_final[16]),
        .O(\EX_MEM_tristate_oe[17]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[18]_i_10 
       (.I0(IF_n_208),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[19]_i_29_n_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \EX_MEM_tristate_oe[18]_i_12 
       (.I0(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(inp_A_final[18]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[18]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[18]_i_13 
       (.I0(inp_A_final[18]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[18]_i_15 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[18] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[18]),
        .O(inp_A_final[18]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[18]_i_16 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [18]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[18]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \EX_MEM_tristate_oe[18]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[18]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[18]_i_18 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [18]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[18]_i_2 
       (.I0(\EX_MEM_tristate_oe[18]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_148),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[18]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[18]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFBFFFBFAABFFFBF)) 
    \EX_MEM_tristate_oe[18]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[18]_i_10_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(IF_n_176),
        .I5(\EX_MEM_tristate_oe[18]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[18]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[18]_i_13_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[18]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[18]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[18]),
        .I3(inp_B_final[18]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[18]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FCF8F)) 
    \EX_MEM_tristate_oe[18]_i_8 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[18]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[18]_i_10_n_0 ),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[18]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[18]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \EX_MEM_tristate_oe[18]_i_9 
       (.I0(\EX_MEM_tristate_oe[19]_i_26_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[19]_i_27_n_0 ),
        .I3(inp_B_final[0]),
        .I4(IF_n_106),
        .O(\EX_MEM_tristate_oe[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[19]_i_10 
       (.I0(\EX_MEM_tristate_oe[19]_i_24_n_0 ),
        .I1(\EX_MEM_tristate_oe[19]_i_25_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[19]_i_26_n_0 ),
        .I4(inp_B_final[1]),
        .I5(\EX_MEM_tristate_oe[19]_i_27_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[19]_i_12 
       (.I0(\EX_MEM_tristate_oe[19]_i_29_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[20]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \EX_MEM_tristate_oe[19]_i_13 
       (.I0(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(inp_A_final[19]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[19]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[19]_i_14 
       (.I0(inp_A_final[19]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[19]_i_16 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[19] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[19]),
        .O(inp_A_final[19]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[19]_i_17 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [19]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[19]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \EX_MEM_tristate_oe[19]_i_18 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[19]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[19]_i_19 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [19]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[19]_i_2 
       (.I0(\EX_MEM_tristate_oe[19]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_149),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[19]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[19]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFF04FF0000)) 
    \EX_MEM_tristate_oe[19]_i_24 
       (.I0(inp_B_final[3]),
        .I1(inp_A_final[26]),
        .I2(inp_B_final[4]),
        .I3(\EX_MEM_tristate_oe[22]_i_42_n_0 ),
        .I4(inp_B_final[2]),
        .I5(IF_n_203),
        .O(\EX_MEM_tristate_oe[19]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h5575FFFF55750000)) 
    \EX_MEM_tristate_oe[19]_i_25 
       (.I0(\EX_MEM_tristate_oe[22]_i_42_n_0 ),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[24]),
        .I3(inp_B_final[4]),
        .I4(inp_B_final[2]),
        .I5(IF_n_204),
        .O(\EX_MEM_tristate_oe[19]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFF04FF0000)) 
    \EX_MEM_tristate_oe[19]_i_26 
       (.I0(inp_B_final[3]),
        .I1(inp_A_final[25]),
        .I2(inp_B_final[4]),
        .I3(\EX_MEM_tristate_oe[22]_i_42_n_0 ),
        .I4(inp_B_final[2]),
        .I5(IF_n_191),
        .O(\EX_MEM_tristate_oe[19]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFF04FF0000)) 
    \EX_MEM_tristate_oe[19]_i_27 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[23]),
        .I2(inp_B_final[3]),
        .I3(\EX_MEM_tristate_oe[22]_i_42_n_0 ),
        .I4(inp_B_final[2]),
        .I5(IF_n_190),
        .O(\EX_MEM_tristate_oe[19]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[19]_i_29 
       (.I0(\EX_MEM_tristate_oe[19]_i_33_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_54_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[21]_i_24_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[22]_i_56_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \EX_MEM_tristate_oe[19]_i_33 
       (.I0(inp_A_final[4]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[12]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[19]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFEFFFEEAFEEFF)) 
    \EX_MEM_tristate_oe[19]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(IF_n_156),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[19]_i_12_n_0 ),
        .I5(\EX_MEM_tristate_oe[19]_i_13_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[19]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[19]_i_14_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[19]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[19]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[19]),
        .I3(inp_B_final[19]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[19]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FCF8F)) 
    \EX_MEM_tristate_oe[19]_i_8 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[19]_i_18_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[19]_i_12_n_0 ),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[19]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \EX_MEM_tristate_oe[1]_i_17 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[1]),
        .O(\EX_MEM_tristate_oe[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h3302220044042200)) 
    \EX_MEM_tristate_oe[20]_i_11 
       (.I0(p_0_in_16),
        .I1(\ID_EX_reg_n_0_[0][13] ),
        .I2(\ID_EX_reg_n_0_[0][30] ),
        .I3(\EX_MEM_tristate_oe[22]_i_30_n_0 ),
        .I4(\ID_EX_ctrl_reg_n_0_[1] ),
        .I5(\ID_EX_reg_n_0_[0][12] ),
        .O(\EX_MEM_tristate_oe[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h10115FDDFFDDFFDD)) 
    \EX_MEM_tristate_oe[20]_i_14 
       (.I0(inp_A_final[31]),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I3(inp_B_final[31]),
        .I4(\EX_MEM_tristate_oe[20]_i_24_n_0 ),
        .I5(\EX_MEM_tristate_oe[20]_i_25_n_0 ),
        .O(\EX_MEM_tristate_oe[20]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h03FF5555)) 
    \EX_MEM_tristate_oe[20]_i_16 
       (.I0(\alu/data2 [20]),
        .I1(IF_n_210),
        .I2(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I3(\EX_MEM_tristate_oe[20]_i_33_n_0 ),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[20]_i_20 
       (.I0(IF_n_212),
        .I1(\EX_MEM_tristate_oe[22]_i_52_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[22]_i_50_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[22]_i_51_n_0 ),
        .O(\EX_MEM_tristate_oe[20]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[20]_i_23 
       (.I0(IF_n_162),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\EX_MEM_tristate_oe[20]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[20]_i_24 
       (.I0(IF_n_103),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[19]_i_24_n_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[19]_i_25_n_0 ),
        .O(\EX_MEM_tristate_oe[20]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \EX_MEM_tristate_oe[20]_i_25 
       (.I0(inp_A_final[20]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[20]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[20]_i_27 
       (.I0(inp_A_final[23]),
        .I1(inp_B_final[23]),
        .O(\EX_MEM_tristate_oe[20]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[20]_i_28 
       (.I0(inp_A_final[22]),
        .I1(inp_B_final[22]),
        .O(\EX_MEM_tristate_oe[20]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[20]_i_29 
       (.I0(inp_A_final[21]),
        .I1(inp_B_final[21]),
        .O(\EX_MEM_tristate_oe[20]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[20]_i_3 
       (.I0(\EX_MEM_tristate_oe[20]_i_11_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_13_n_0 ),
        .O(ALU_SEL[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[20]_i_30 
       (.I0(inp_A_final[20]),
        .I1(inp_B_final[20]),
        .O(\EX_MEM_tristate_oe[20]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[20]_i_33 
       (.I0(\EX_MEM_tristate_oe[20]_i_20_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[21]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[20]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[20]_i_39 
       (.I0(inp_A_final[19]),
        .I1(inp_B_final[19]),
        .O(\EX_MEM_tristate_oe[20]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000044044440440)) 
    \EX_MEM_tristate_oe[20]_i_4 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[20]),
        .I3(inp_B_final[20]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[20]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[20]_i_40 
       (.I0(inp_A_final[18]),
        .I1(inp_B_final[18]),
        .O(\EX_MEM_tristate_oe[20]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[20]_i_41 
       (.I0(inp_A_final[17]),
        .I1(inp_B_final[17]),
        .O(\EX_MEM_tristate_oe[20]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[20]_i_42 
       (.I0(inp_A_final[16]),
        .I1(inp_B_final[16]),
        .O(\EX_MEM_tristate_oe[20]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[20]_i_43 
       (.I0(inp_A_final[23]),
        .I1(inp_B_final[23]),
        .O(\EX_MEM_tristate_oe[20]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[20]_i_44 
       (.I0(inp_A_final[22]),
        .I1(inp_B_final[22]),
        .O(\EX_MEM_tristate_oe[20]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[20]_i_45 
       (.I0(inp_A_final[21]),
        .I1(inp_B_final[21]),
        .O(\EX_MEM_tristate_oe[20]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[20]_i_46 
       (.I0(inp_A_final[20]),
        .I1(inp_B_final[20]),
        .O(\EX_MEM_tristate_oe[20]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h220022000F000FFF)) 
    \EX_MEM_tristate_oe[20]_i_5 
       (.I0(\alu/data7 [20]),
        .I1(ALU_SEL[0]),
        .I2(\EX_MEM_tristate_oe[20]_i_16_n_0 ),
        .I3(ALU_SEL[1]),
        .I4(IF_n_118),
        .I5(ALU_SEL[2]),
        .O(\EX_MEM_tristate_oe[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0233)) 
    \EX_MEM_tristate_oe[21]_i_10 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[21]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[21]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[21]_i_12 
       (.I0(\EX_MEM_tristate_oe[21]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[22]_i_36_n_0 ),
        .O(\EX_MEM_tristate_oe[21]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[21]_i_13 
       (.I0(inp_A_final[21]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[21]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[21]_i_15 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[21] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[21]),
        .O(inp_A_final[21]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[21]_i_16 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [21]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[21]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[21]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[21]),
        .O(\EX_MEM_tristate_oe[21]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[21]_i_18 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [21]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[21]_i_2 
       (.I0(\EX_MEM_tristate_oe[21]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_150),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[21]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[21]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[21]_i_21 
       (.I0(\EX_MEM_tristate_oe[21]_i_24_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_56_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[22]_i_54_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[22]_i_55_n_0 ),
        .O(\EX_MEM_tristate_oe[21]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \EX_MEM_tristate_oe[21]_i_24 
       (.I0(inp_A_final[6]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[14]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFAAFFAFEFFFFF)) 
    \EX_MEM_tristate_oe[21]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[21]_i_10_n_0 ),
        .I2(IF_n_153),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[21]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[21]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[21]_i_13_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[21]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[21]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[21]),
        .I3(inp_B_final[21]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[21]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FAF8F)) 
    \EX_MEM_tristate_oe[21]_i_8 
       (.I0(\EX_MEM_tristate_oe[21]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[21]_i_12_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[21]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[21]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[21]_i_9 
       (.I0(IF_n_180),
        .I1(inp_B_final[0]),
        .I2(IF_n_103),
        .O(\EX_MEM_tristate_oe[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \EX_MEM_tristate_oe[22]_i_11 
       (.I0(\EX_MEM_tristate_oe[22]_i_27_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[22]_i_28_n_0 ),
        .I3(inp_B_final[0]),
        .I4(IF_n_180),
        .O(\EX_MEM_tristate_oe[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h66E6CC6622E20C22)) 
    \EX_MEM_tristate_oe[22]_i_12 
       (.I0(\EX_MEM_tristate_oe[22]_i_30_n_0 ),
        .I1(\ID_EX_ctrl_reg_n_0_[1] ),
        .I2(\ID_EX_reg_n_0_[0][12] ),
        .I3(p_0_in_16),
        .I4(\ID_EX_reg_n_0_[0][13] ),
        .I5(\ID_EX_reg_n_0_[0][30] ),
        .O(\EX_MEM_tristate_oe[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA22AAA2A2AAAA)) 
    \EX_MEM_tristate_oe[22]_i_13 
       (.I0(\EX_MEM_tristate_oe[22]_i_31_n_0 ),
        .I1(\ID_EX_reg_n_0_[0][13] ),
        .I2(p_0_in_16),
        .I3(\ID_EX_reg_n_0_[0][30] ),
        .I4(\EX_MEM_tristate_oe[22]_i_30_n_0 ),
        .I5(\ID_EX_ctrl_reg_n_0_[1] ),
        .O(\EX_MEM_tristate_oe[22]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \EX_MEM_tristate_oe[22]_i_14 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[22]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \EX_MEM_tristate_oe[22]_i_15 
       (.I0(\EX_MEM_tristate_oe[22]_i_32_n_0 ),
        .I1(inp_B_final[17]),
        .I2(inp_B_final[28]),
        .I3(inp_B_final[24]),
        .I4(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I5(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[22]_i_16 
       (.I0(\EX_MEM_tristate_oe[22]_i_36_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[22]_i_37_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[22]_i_18 
       (.I0(inp_A_final[22]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DFD5)) 
    \EX_MEM_tristate_oe[22]_i_2 
       (.I0(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_6_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(IF_n_108),
        .I4(IF_n_211),
        .I5(\EX_MEM_tristate_oe[22]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[22]_i_22 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [22]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000B08FFFFFFFF)) 
    \EX_MEM_tristate_oe[22]_i_27 
       (.I0(inp_A_final[29]),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[25]),
        .I4(inp_B_final[4]),
        .I5(\EX_MEM_tristate_oe[22]_i_42_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555DF55D5)) 
    \EX_MEM_tristate_oe[22]_i_28 
       (.I0(\EX_MEM_tristate_oe[22]_i_42_n_0 ),
        .I1(inp_A_final[27]),
        .I2(inp_B_final[2]),
        .I3(inp_B_final[3]),
        .I4(inp_A_final[23]),
        .I5(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[22]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2AAAAAAA2AA)) 
    \EX_MEM_tristate_oe[22]_i_3 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(ALU_SEL[1]),
        .I3(\alu/data13 [22]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[22]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[22]_i_30 
       (.I0(\ID_EX_ctrl_reg[2]_tristate_oe_n_0 ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBF3FBF3FBFBFB)) 
    \EX_MEM_tristate_oe[22]_i_31 
       (.I0(\EX_MEM_tristate_oe[22]_i_46_n_0 ),
        .I1(\ID_EX_ctrl_reg_n_0_[1] ),
        .I2(\EX_MEM_tristate_oe[22]_i_30_n_0 ),
        .I3(\ID_EX_reg_n_0_[0][30] ),
        .I4(\ID_EX_reg_n_0_[0][12] ),
        .I5(p_0_in_16),
        .O(\EX_MEM_tristate_oe[22]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \EX_MEM_tristate_oe[22]_i_32 
       (.I0(inp_B_final[27]),
        .I1(inp_B_final[30]),
        .I2(inp_B_final[18]),
        .I3(inp_B_final[19]),
        .I4(\EX_MEM_tristate_oe[22]_i_47_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \EX_MEM_tristate_oe[22]_i_34 
       (.I0(inp_B_final[6]),
        .I1(inp_B_final[7]),
        .I2(inp_B_final[15]),
        .I3(inp_B_final[22]),
        .I4(\EX_MEM_tristate_oe[22]_i_48_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \EX_MEM_tristate_oe[22]_i_35 
       (.I0(inp_B_final[8]),
        .I1(inp_B_final[20]),
        .I2(inp_B_final[9]),
        .I3(inp_B_final[11]),
        .I4(\EX_MEM_tristate_oe[22]_i_49_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[22]_i_36 
       (.I0(\EX_MEM_tristate_oe[22]_i_50_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_51_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[22]_i_52_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[22]_i_53_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[22]_i_37 
       (.I0(\EX_MEM_tristate_oe[22]_i_54_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_55_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[22]_i_56_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[22]_i_57_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \EX_MEM_tristate_oe[22]_i_38 
       (.I0(inp_A_final[29]),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[4]),
        .I3(inp_A_final[25]),
        .I4(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[22]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[22]_i_4 
       (.I0(\EX_MEM_tristate_oe[22]_i_12_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_13_n_0 ),
        .O(ALU_SEL[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \EX_MEM_tristate_oe[22]_i_42 
       (.I0(inp_B_final[3]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[31]),
        .O(\EX_MEM_tristate_oe[22]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \EX_MEM_tristate_oe[22]_i_46 
       (.I0(\ID_EX_reg_n_0_[0][27] ),
        .I1(\ID_EX_reg_n_0_[0][28] ),
        .I2(\ID_EX_reg_n_0_[0][25] ),
        .I3(\ID_EX_reg_n_0_[0][26] ),
        .I4(\ID_EX_reg_n_0_[0][31] ),
        .I5(\ID_EX_reg_n_0_[0][29] ),
        .O(\EX_MEM_tristate_oe[22]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \EX_MEM_tristate_oe[22]_i_47 
       (.I0(inp_B_final[5]),
        .I1(inp_B_final[31]),
        .I2(inp_B_final[25]),
        .I3(inp_B_final[16]),
        .O(\EX_MEM_tristate_oe[22]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \EX_MEM_tristate_oe[22]_i_48 
       (.I0(inp_B_final[26]),
        .I1(inp_B_final[10]),
        .I2(inp_B_final[29]),
        .I3(inp_B_final[21]),
        .O(\EX_MEM_tristate_oe[22]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \EX_MEM_tristate_oe[22]_i_49 
       (.I0(inp_B_final[14]),
        .I1(inp_B_final[12]),
        .I2(inp_B_final[23]),
        .I3(inp_B_final[13]),
        .O(\EX_MEM_tristate_oe[22]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EE0000F00000)) 
    \EX_MEM_tristate_oe[22]_i_5 
       (.I0(\EX_MEM_tristate_oe[22]_i_14_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(\EX_MEM_tristate_oe[22]_i_16_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(IF_n_175),
        .O(\EX_MEM_tristate_oe[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \EX_MEM_tristate_oe[22]_i_50 
       (.I0(inp_A_final[7]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[15]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[22]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[22]_i_51 
       (.I0(inp_A_final[11]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[3]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[19]),
        .O(\EX_MEM_tristate_oe[22]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[22]_i_52 
       (.I0(inp_A_final[9]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[1]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[17]),
        .O(\EX_MEM_tristate_oe[22]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[22]_i_53 
       (.I0(inp_A_final[13]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[5]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[21]),
        .O(\EX_MEM_tristate_oe[22]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[22]_i_54 
       (.I0(inp_A_final[8]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[0]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[16]),
        .O(\EX_MEM_tristate_oe[22]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[22]_i_55 
       (.I0(inp_A_final[12]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[4]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[20]),
        .O(\EX_MEM_tristate_oe[22]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[22]_i_56 
       (.I0(inp_A_final[10]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[2]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[18]),
        .O(\EX_MEM_tristate_oe[22]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[22]_i_57 
       (.I0(inp_A_final[14]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[6]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[22]),
        .O(\EX_MEM_tristate_oe[22]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[22]_i_6 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_18_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[22]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF5D5D5)) 
    \EX_MEM_tristate_oe[22]_i_9 
       (.I0(ALU_SEL[0]),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(\EX_MEM_tristate_oe[22]_i_14_n_0 ),
        .I3(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I4(\EX_MEM_tristate_oe[22]_i_16_n_0 ),
        .I5(\EX_MEM_tristate_oe[22]_i_22_n_0 ),
        .O(\EX_MEM_tristate_oe[22]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \EX_MEM_tristate_oe[23]_i_10 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[23]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[23]_i_11 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[23]),
        .I3(inp_B_final[23]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[23]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[23]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[23]_i_13 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[23] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[23]),
        .O(inp_A_final[23]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[23]_i_14 
       (.I0(inp_A_final[23]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[23]_i_15 
       (.I0(\EX_MEM_tristate_oe[26]_i_26_n_0 ),
        .I1(\EX_MEM_tristate_oe[24]_i_22_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[25]_i_19_n_0 ),
        .I4(inp_B_final[1]),
        .I5(IF_n_126),
        .O(\EX_MEM_tristate_oe[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA2FFF3FFF3)) 
    \EX_MEM_tristate_oe[23]_i_16 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(IF_n_114),
        .I2(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I3(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .I4(inp_A_final[23]),
        .I5(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \EX_MEM_tristate_oe[23]_i_17 
       (.I0(\EX_MEM_tristate_oe[26]_i_23_n_0 ),
        .I1(IF_n_154),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[22]_i_38_n_0 ),
        .I4(inp_B_final[1]),
        .I5(IF_n_155),
        .O(\EX_MEM_tristate_oe[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \EX_MEM_tristate_oe[23]_i_18 
       (.I0(\EX_MEM_tristate_oe[24]_i_20_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[22]_i_37_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[23]_i_17_n_0 ),
        .I5(ALU_SEL[1]),
        .O(\EX_MEM_tristate_oe[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h13001000FFFFFFFF)) 
    \EX_MEM_tristate_oe[23]_i_19 
       (.I0(\EX_MEM_tristate_oe[23]_i_15_n_0 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(ALU_SEL[2]),
        .I4(\alu/data13 [23]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \EX_MEM_tristate_oe[23]_i_2 
       (.I0(\EX_MEM_tristate_oe[23]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I2(IF_n_151),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[23]_i_5_n_0 ),
        .I5(\EX_MEM_tristate_oe[23]_i_6_n_0 ),
        .O(Result[23]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[23]_i_20 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [23]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555400)) 
    \EX_MEM_tristate_oe[23]_i_3 
       (.I0(\EX_MEM_tristate_oe[23]_i_7_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I2(\EX_MEM_tristate_oe[23]_i_8_n_0 ),
        .I3(\EX_MEM_tristate_oe[23]_i_9_n_0 ),
        .I4(\EX_MEM_tristate_oe[23]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[23]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF0C000F550C55)) 
    \EX_MEM_tristate_oe[23]_i_5 
       (.I0(inp_A_final[31]),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(\EX_MEM_tristate_oe[23]_i_14_n_0 ),
        .I3(inp_B_final[31]),
        .I4(\EX_MEM_tristate_oe[23]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .O(\EX_MEM_tristate_oe[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00BF)) 
    \EX_MEM_tristate_oe[23]_i_6 
       (.I0(\EX_MEM_tristate_oe[23]_i_16_n_0 ),
        .I1(\EX_MEM_tristate_oe[23]_i_17_n_0 ),
        .I2(IF_n_112),
        .I3(\EX_MEM_tristate_oe[23]_i_18_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[23]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[23]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [23]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[23]_i_8 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[23]),
        .O(\EX_MEM_tristate_oe[23]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[23]_i_9 
       (.I0(\EX_MEM_tristate_oe[22]_i_37_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[24]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \EX_MEM_tristate_oe[24]_i_10 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[24]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[24]_i_11 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[24]),
        .I3(inp_B_final[24]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[24]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[24]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[24]_i_14 
       (.I0(inp_A_final[24]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[24]_i_15 
       (.I0(\EX_MEM_tristate_oe[27]_i_21_n_0 ),
        .I1(\EX_MEM_tristate_oe[25]_i_19_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[26]_i_26_n_0 ),
        .I4(inp_B_final[1]),
        .I5(\EX_MEM_tristate_oe[24]_i_22_n_0 ),
        .O(\EX_MEM_tristate_oe[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA2FFF3FFF3)) 
    \EX_MEM_tristate_oe[24]_i_16 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(IF_n_114),
        .I2(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I3(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .I4(inp_A_final[24]),
        .I5(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5F505F50C0C0CFCF)) 
    \EX_MEM_tristate_oe[24]_i_17 
       (.I0(\EX_MEM_tristate_oe[26]_i_21_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_38_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[26]_i_23_n_0 ),
        .I4(IF_n_154),
        .I5(inp_B_final[1]),
        .O(\EX_MEM_tristate_oe[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \EX_MEM_tristate_oe[24]_i_18 
       (.I0(\EX_MEM_tristate_oe[25]_i_22_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[24]_i_20_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[24]_i_17_n_0 ),
        .I5(ALU_SEL[1]),
        .O(\EX_MEM_tristate_oe[24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h13001000FFFFFFFF)) 
    \EX_MEM_tristate_oe[24]_i_19 
       (.I0(\EX_MEM_tristate_oe[24]_i_15_n_0 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(ALU_SEL[2]),
        .I4(\alu/data13 [24]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \EX_MEM_tristate_oe[24]_i_2 
       (.I0(\EX_MEM_tristate_oe[24]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I2(IF_n_152),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[24]_i_5_n_0 ),
        .I5(\EX_MEM_tristate_oe[24]_i_6_n_0 ),
        .O(Result[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[24]_i_20 
       (.I0(\EX_MEM_tristate_oe[22]_i_52_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_53_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[22]_i_51_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[30]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[24]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[24]_i_21 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [24]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FF4747)) 
    \EX_MEM_tristate_oe[24]_i_22 
       (.I0(inp_A_final[28]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[24]),
        .I3(inp_A_final[31]),
        .I4(inp_B_final[4]),
        .I5(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555400)) 
    \EX_MEM_tristate_oe[24]_i_3 
       (.I0(\EX_MEM_tristate_oe[24]_i_7_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I2(\EX_MEM_tristate_oe[24]_i_8_n_0 ),
        .I3(\EX_MEM_tristate_oe[24]_i_9_n_0 ),
        .I4(\EX_MEM_tristate_oe[24]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[24]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF0C000F550C55)) 
    \EX_MEM_tristate_oe[24]_i_5 
       (.I0(inp_A_final[31]),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(\EX_MEM_tristate_oe[24]_i_14_n_0 ),
        .I3(inp_B_final[31]),
        .I4(\EX_MEM_tristate_oe[24]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .O(\EX_MEM_tristate_oe[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00DF)) 
    \EX_MEM_tristate_oe[24]_i_6 
       (.I0(IF_n_112),
        .I1(\EX_MEM_tristate_oe[24]_i_16_n_0 ),
        .I2(\EX_MEM_tristate_oe[24]_i_17_n_0 ),
        .I3(\EX_MEM_tristate_oe[24]_i_18_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[24]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[24]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [24]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[24]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[24]_i_8 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[24]),
        .O(\EX_MEM_tristate_oe[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[24]_i_9 
       (.I0(\EX_MEM_tristate_oe[24]_i_20_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[25]_i_22_n_0 ),
        .O(\EX_MEM_tristate_oe[24]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[25]_i_10 
       (.I0(\EX_MEM_tristate_oe[25]_i_20_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[25]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[25]_i_11 
       (.I0(\EX_MEM_tristate_oe[25]_i_22_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[26]_i_24_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[25]_i_12 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [25]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[25]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[25]_i_13 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[25] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[25]),
        .O(inp_A_final[25]));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[25]_i_14 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[25] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[25]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_187),
        .O(inp_B_final[25]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[25]_i_15 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [25]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[25]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[25]_i_16 
       (.I0(inp_B_final[25]),
        .I1(inp_A_final[25]),
        .O(\EX_MEM_tristate_oe[25]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h555555C5)) 
    \EX_MEM_tristate_oe[25]_i_17 
       (.I0(inp_A_final[31]),
        .I1(\EX_MEM_tristate_oe[25]_i_8_n_0 ),
        .I2(IF_n_114),
        .I3(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I4(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \EX_MEM_tristate_oe[25]_i_18 
       (.I0(\EX_MEM_tristate_oe[25]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .I3(inp_A_final[25]),
        .O(\EX_MEM_tristate_oe[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FF4747)) 
    \EX_MEM_tristate_oe[25]_i_19 
       (.I0(inp_A_final[29]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[25]),
        .I3(inp_A_final[31]),
        .I4(inp_B_final[4]),
        .I5(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hABABAB00ABABABAB)) 
    \EX_MEM_tristate_oe[25]_i_2 
       (.I0(\EX_MEM_tristate_oe[25]_i_3_n_0 ),
        .I1(ALU_SEL[2]),
        .I2(\EX_MEM_tristate_oe[25]_i_4_n_0 ),
        .I3(\EX_MEM_tristate_oe[25]_i_5_n_0 ),
        .I4(\EX_MEM_tristate_oe[25]_i_6_n_0 ),
        .I5(\EX_MEM_tristate_oe[25]_i_7_n_0 ),
        .O(Result[25]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \EX_MEM_tristate_oe[25]_i_20 
       (.I0(\EX_MEM_tristate_oe[3]_i_62_n_0 ),
        .I1(inp_A_final[28]),
        .I2(inp_B_final[4]),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[26]_i_23_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h220FFFFF220F0000)) 
    \EX_MEM_tristate_oe[25]_i_21 
       (.I0(\EX_MEM_tristate_oe[29]_i_22_n_0 ),
        .I1(inp_B_final[3]),
        .I2(\EX_MEM_tristate_oe[27]_i_23_n_0 ),
        .I3(inp_B_final[2]),
        .I4(inp_B_final[1]),
        .I5(\EX_MEM_tristate_oe[22]_i_38_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[25]_i_22 
       (.I0(\EX_MEM_tristate_oe[22]_i_56_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_57_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[22]_i_55_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[31]_i_36_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h13001000FFFFFFFF)) 
    \EX_MEM_tristate_oe[25]_i_3 
       (.I0(\EX_MEM_tristate_oe[25]_i_8_n_0 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(ALU_SEL[2]),
        .I4(\alu/data13 [25]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01FF0F0F01FFFFFF)) 
    \EX_MEM_tristate_oe[25]_i_4 
       (.I0(\EX_MEM_tristate_oe[25]_i_9_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(\EX_MEM_tristate_oe[25]_i_10_n_0 ),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[25]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FAF8F)) 
    \EX_MEM_tristate_oe[25]_i_5 
       (.I0(\EX_MEM_tristate_oe[25]_i_9_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[25]_i_11_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[25]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[25]_i_6 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[25]),
        .I3(inp_B_final[25]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[25]_i_15_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    \EX_MEM_tristate_oe[25]_i_7 
       (.I0(\EX_MEM_tristate_oe[25]_i_16_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(\EX_MEM_tristate_oe[25]_i_17_n_0 ),
        .I3(inp_B_final[31]),
        .I4(\EX_MEM_tristate_oe[25]_i_18_n_0 ),
        .I5(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[25]_i_8 
       (.I0(\EX_MEM_tristate_oe[28]_i_22_n_0 ),
        .I1(\EX_MEM_tristate_oe[26]_i_26_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[27]_i_21_n_0 ),
        .I4(inp_B_final[1]),
        .I5(\EX_MEM_tristate_oe[25]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[25]_i_9 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[25]),
        .O(\EX_MEM_tristate_oe[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h07000400FFFFFFFF)) 
    \EX_MEM_tristate_oe[26]_i_10 
       (.I0(\EX_MEM_tristate_oe[26]_i_19_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[2]),
        .I4(\alu/data13 [26]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[26]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[26]_i_11 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [26]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[26]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[26]_i_12 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[26]),
        .O(\EX_MEM_tristate_oe[26]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[26]_i_13 
       (.I0(\EX_MEM_tristate_oe[26]_i_24_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[27]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[26]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \EX_MEM_tristate_oe[26]_i_14 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[26]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[26]_i_15 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[26]),
        .I3(inp_B_final[26]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[26]_i_25_n_0 ),
        .O(\EX_MEM_tristate_oe[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[26]_i_16 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[26] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[26]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_188),
        .O(inp_B_final[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[26]_i_17 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[26] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[26]),
        .O(inp_A_final[26]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[26]_i_18 
       (.I0(inp_A_final[26]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[26]_i_19 
       (.I0(\EX_MEM_tristate_oe[27]_i_20_n_0 ),
        .I1(\EX_MEM_tristate_oe[27]_i_21_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[28]_i_22_n_0 ),
        .I4(inp_B_final[1]),
        .I5(\EX_MEM_tristate_oe[26]_i_26_n_0 ),
        .O(\EX_MEM_tristate_oe[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h888AAA8A88888888)) 
    \EX_MEM_tristate_oe[26]_i_2 
       (.I0(\EX_MEM_tristate_oe[26]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe[26]_i_4_n_0 ),
        .I2(IF_n_107),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[26]_i_6_n_0 ),
        .I5(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .O(Result[26]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \EX_MEM_tristate_oe[26]_i_20 
       (.I0(inp_B_final[3]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[29]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[26]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFFDDFFCF)) 
    \EX_MEM_tristate_oe[26]_i_21 
       (.I0(inp_A_final[31]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[27]),
        .I3(inp_B_final[4]),
        .I4(inp_B_final[2]),
        .O(\EX_MEM_tristate_oe[26]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \EX_MEM_tristate_oe[26]_i_22 
       (.I0(inp_B_final[3]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[28]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[26]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \EX_MEM_tristate_oe[26]_i_23 
       (.I0(inp_A_final[30]),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[4]),
        .I3(inp_A_final[26]),
        .I4(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[26]_i_24 
       (.I0(\EX_MEM_tristate_oe[22]_i_51_n_0 ),
        .I1(\EX_MEM_tristate_oe[30]_i_20_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[22]_i_53_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[31]_i_40_n_0 ),
        .O(\EX_MEM_tristate_oe[26]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[26]_i_25 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [26]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[26]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FF4747)) 
    \EX_MEM_tristate_oe[26]_i_26 
       (.I0(inp_A_final[30]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[26]),
        .I3(inp_A_final[31]),
        .I4(inp_B_final[4]),
        .I5(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[26]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551000)) 
    \EX_MEM_tristate_oe[26]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[26]_i_7_n_0 ),
        .I2(\EX_MEM_tristate_oe[26]_i_8_n_0 ),
        .I3(IF_n_112),
        .I4(\EX_MEM_tristate_oe[26]_i_9_n_0 ),
        .I5(\EX_MEM_tristate_oe[26]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555400)) 
    \EX_MEM_tristate_oe[26]_i_4 
       (.I0(\EX_MEM_tristate_oe[26]_i_11_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I2(\EX_MEM_tristate_oe[26]_i_12_n_0 ),
        .I3(\EX_MEM_tristate_oe[26]_i_13_n_0 ),
        .I4(\EX_MEM_tristate_oe[26]_i_14_n_0 ),
        .I5(\EX_MEM_tristate_oe[26]_i_15_n_0 ),
        .O(\EX_MEM_tristate_oe[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF0C000F550C55)) 
    \EX_MEM_tristate_oe[26]_i_6 
       (.I0(inp_A_final[31]),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(\EX_MEM_tristate_oe[26]_i_18_n_0 ),
        .I3(inp_B_final[31]),
        .I4(\EX_MEM_tristate_oe[26]_i_19_n_0 ),
        .I5(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .O(\EX_MEM_tristate_oe[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA2FFF3FFF3)) 
    \EX_MEM_tristate_oe[26]_i_7 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(IF_n_114),
        .I2(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I3(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .I4(inp_A_final[26]),
        .I5(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \EX_MEM_tristate_oe[26]_i_8 
       (.I0(\EX_MEM_tristate_oe[26]_i_20_n_0 ),
        .I1(\EX_MEM_tristate_oe[26]_i_21_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[26]_i_22_n_0 ),
        .I4(inp_B_final[1]),
        .I5(\EX_MEM_tristate_oe[26]_i_23_n_0 ),
        .O(\EX_MEM_tristate_oe[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \EX_MEM_tristate_oe[26]_i_9 
       (.I0(\EX_MEM_tristate_oe[27]_i_19_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[26]_i_24_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[26]_i_8_n_0 ),
        .I5(ALU_SEL[1]),
        .O(\EX_MEM_tristate_oe[26]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \EX_MEM_tristate_oe[27]_i_10 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(\alu/data2 [27]),
        .O(\EX_MEM_tristate_oe[27]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[27]_i_11 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[27] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[27]),
        .O(inp_A_final[27]));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[27]_i_12 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[27] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[27]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_189),
        .O(inp_B_final[27]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[27]_i_13 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [27]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[27]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[27]_i_14 
       (.I0(inp_B_final[27]),
        .I1(inp_A_final[27]),
        .O(\EX_MEM_tristate_oe[27]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h555555C5)) 
    \EX_MEM_tristate_oe[27]_i_15 
       (.I0(inp_A_final[31]),
        .I1(\EX_MEM_tristate_oe[27]_i_17_n_0 ),
        .I2(IF_n_114),
        .I3(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I4(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .O(\EX_MEM_tristate_oe[27]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \EX_MEM_tristate_oe[27]_i_16 
       (.I0(\EX_MEM_tristate_oe[27]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .I3(inp_A_final[27]),
        .O(\EX_MEM_tristate_oe[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[27]_i_17 
       (.I0(\EX_MEM_tristate_oe[30]_i_19_n_0 ),
        .I1(\EX_MEM_tristate_oe[28]_i_22_n_0 ),
        .I2(inp_B_final[0]),
        .I3(\EX_MEM_tristate_oe[27]_i_20_n_0 ),
        .I4(inp_B_final[1]),
        .I5(\EX_MEM_tristate_oe[27]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[27]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \EX_MEM_tristate_oe[27]_i_18 
       (.I0(IF_n_216),
        .I1(\EX_MEM_tristate_oe[27]_i_22_n_0 ),
        .I2(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[27]_i_19 
       (.I0(\EX_MEM_tristate_oe[22]_i_55_n_0 ),
        .I1(\EX_MEM_tristate_oe[31]_i_36_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[22]_i_57_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[31]_i_38_n_0 ),
        .O(\EX_MEM_tristate_oe[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \EX_MEM_tristate_oe[27]_i_2 
       (.I0(\EX_MEM_tristate_oe[27]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe[27]_i_4_n_0 ),
        .I2(\EX_MEM_tristate_oe[27]_i_5_n_0 ),
        .I3(\EX_MEM_tristate_oe[27]_i_6_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[27]_i_7_n_0 ),
        .O(Result[27]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h33333237)) 
    \EX_MEM_tristate_oe[27]_i_20 
       (.I0(inp_B_final[2]),
        .I1(inp_A_final[31]),
        .I2(inp_B_final[4]),
        .I3(inp_A_final[29]),
        .I4(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[27]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h0F0F0F1B)) 
    \EX_MEM_tristate_oe[27]_i_21 
       (.I0(inp_B_final[2]),
        .I1(inp_A_final[27]),
        .I2(inp_A_final[31]),
        .I3(inp_B_final[4]),
        .I4(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFFCFFFBBCC88)) 
    \EX_MEM_tristate_oe[27]_i_22 
       (.I0(IF_n_215),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[29]_i_22_n_0 ),
        .I3(inp_B_final[3]),
        .I4(\EX_MEM_tristate_oe[27]_i_23_n_0 ),
        .I5(inp_B_final[2]),
        .O(\EX_MEM_tristate_oe[27]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \EX_MEM_tristate_oe[27]_i_23 
       (.I0(inp_B_final[3]),
        .I1(inp_A_final[27]),
        .I2(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[27]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FAF8F)) 
    \EX_MEM_tristate_oe[27]_i_3 
       (.I0(\EX_MEM_tristate_oe[27]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[27]_i_9_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[27]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[27]_i_4 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[27]),
        .I3(inp_B_final[27]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[27]_i_13_n_0 ),
        .O(\EX_MEM_tristate_oe[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \EX_MEM_tristate_oe[27]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[27]_i_14_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[27]_i_15_n_0 ),
        .I4(inp_B_final[31]),
        .I5(\EX_MEM_tristate_oe[27]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h07000400FFFFFFFF)) 
    \EX_MEM_tristate_oe[27]_i_6 
       (.I0(\EX_MEM_tristate_oe[27]_i_17_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[2]),
        .I4(\alu/data13 [27]),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h01FF0F0F01FFFFFF)) 
    \EX_MEM_tristate_oe[27]_i_7 
       (.I0(\EX_MEM_tristate_oe[27]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(\EX_MEM_tristate_oe[27]_i_18_n_0 ),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[27]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[27]_i_8 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[27]),
        .O(\EX_MEM_tristate_oe[27]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[27]_i_9 
       (.I0(\EX_MEM_tristate_oe[27]_i_19_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[28]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \EX_MEM_tristate_oe[28]_i_10 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(\alu/data2 [28]),
        .O(\EX_MEM_tristate_oe[28]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[28]_i_14 
       (.I0(inp_B_final[28]),
        .I1(inp_A_final[28]),
        .O(\EX_MEM_tristate_oe[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h555555C5)) 
    \EX_MEM_tristate_oe[28]_i_15 
       (.I0(inp_A_final[31]),
        .I1(\EX_MEM_tristate_oe[28]_i_17_n_0 ),
        .I2(IF_n_114),
        .I3(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I4(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .O(\EX_MEM_tristate_oe[28]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \EX_MEM_tristate_oe[28]_i_16 
       (.I0(\EX_MEM_tristate_oe[28]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .I3(inp_A_final[28]),
        .O(\EX_MEM_tristate_oe[28]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[28]_i_17 
       (.I0(\EX_MEM_tristate_oe[28]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[30]_i_19_n_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[28]_i_22_n_0 ),
        .O(\EX_MEM_tristate_oe[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \EX_MEM_tristate_oe[28]_i_2 
       (.I0(\EX_MEM_tristate_oe[28]_i_3_n_0 ),
        .I1(IF_n_214),
        .I2(\EX_MEM_tristate_oe[28]_i_5_n_0 ),
        .I3(IF_n_111),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[28]_i_7_n_0 ),
        .O(Result[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[28]_i_20 
       (.I0(\EX_MEM_tristate_oe[22]_i_53_n_0 ),
        .I1(\EX_MEM_tristate_oe[31]_i_40_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[30]_i_20_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[31]_i_42_n_0 ),
        .O(\EX_MEM_tristate_oe[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0E0F1F)) 
    \EX_MEM_tristate_oe[28]_i_21 
       (.I0(inp_B_final[1]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[31]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[29]),
        .I5(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[28]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h0F0F0F1B)) 
    \EX_MEM_tristate_oe[28]_i_22 
       (.I0(inp_B_final[2]),
        .I1(inp_A_final[28]),
        .I2(inp_A_final[31]),
        .I3(inp_B_final[4]),
        .I4(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[28]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[28]_i_23 
       (.I0(inp_B_final[28]),
        .I1(inp_A_final[28]),
        .O(\EX_MEM_tristate_oe[28]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[28]_i_24 
       (.I0(inp_B_final[27]),
        .I1(inp_A_final[27]),
        .O(\EX_MEM_tristate_oe[28]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[28]_i_25 
       (.I0(inp_B_final[26]),
        .I1(inp_A_final[26]),
        .O(\EX_MEM_tristate_oe[28]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[28]_i_26 
       (.I0(inp_B_final[25]),
        .I1(inp_A_final[25]),
        .O(\EX_MEM_tristate_oe[28]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FAF8F)) 
    \EX_MEM_tristate_oe[28]_i_3 
       (.I0(\EX_MEM_tristate_oe[28]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[28]_i_9_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[28]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \EX_MEM_tristate_oe[28]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[28]_i_14_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[28]_i_15_n_0 ),
        .I4(inp_B_final[31]),
        .I5(\EX_MEM_tristate_oe[28]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDF13DF13DF13DF1F)) 
    \EX_MEM_tristate_oe[28]_i_7 
       (.I0(\EX_MEM_tristate_oe[28]_i_9_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(ALU_SEL[1]),
        .I3(IF_n_113),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[28]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[28]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[28]_i_8 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[28]),
        .O(\EX_MEM_tristate_oe[28]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[28]_i_9 
       (.I0(\EX_MEM_tristate_oe[28]_i_20_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[29]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[28]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \EX_MEM_tristate_oe[29]_i_10 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(\alu/data2 [29]),
        .O(\EX_MEM_tristate_oe[29]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[29]_i_11 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[29] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[29]),
        .O(inp_A_final[29]));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[29]_i_14 
       (.I0(inp_B_final[29]),
        .I1(inp_A_final[29]),
        .O(\EX_MEM_tristate_oe[29]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h555555C5)) 
    \EX_MEM_tristate_oe[29]_i_15 
       (.I0(inp_A_final[31]),
        .I1(\EX_MEM_tristate_oe[29]_i_17_n_0 ),
        .I2(IF_n_114),
        .I3(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I4(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .O(\EX_MEM_tristate_oe[29]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \EX_MEM_tristate_oe[29]_i_16 
       (.I0(\EX_MEM_tristate_oe[29]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .I3(inp_A_final[29]),
        .O(\EX_MEM_tristate_oe[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h55C555CF55C555C0)) 
    \EX_MEM_tristate_oe[29]_i_17 
       (.I0(inp_A_final[31]),
        .I1(\EX_MEM_tristate_oe[30]_i_19_n_0 ),
        .I2(inp_B_final[0]),
        .I3(inp_B_final[1]),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[29]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[29]_i_19 
       (.I0(\EX_MEM_tristate_oe[22]_i_57_n_0 ),
        .I1(\EX_MEM_tristate_oe[31]_i_38_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[31]_i_36_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[31]_i_37_n_0 ),
        .O(\EX_MEM_tristate_oe[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FE00FEFE)) 
    \EX_MEM_tristate_oe[29]_i_2 
       (.I0(\EX_MEM_tristate_oe[29]_i_3_n_0 ),
        .I1(IF_n_213),
        .I2(\EX_MEM_tristate_oe[29]_i_5_n_0 ),
        .I3(IF_n_109),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[29]_i_7_n_0 ),
        .O(Result[29]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h5547)) 
    \EX_MEM_tristate_oe[29]_i_20 
       (.I0(inp_A_final[31]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[29]),
        .I3(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[29]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[29]_i_22 
       (.I0(inp_A_final[31]),
        .I1(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FAF8F)) 
    \EX_MEM_tristate_oe[29]_i_3 
       (.I0(\EX_MEM_tristate_oe[29]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[29]_i_9_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[29]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \EX_MEM_tristate_oe[29]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[29]_i_14_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[29]_i_15_n_0 ),
        .I4(inp_B_final[31]),
        .I5(\EX_MEM_tristate_oe[29]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDF13DF13DF13DF1F)) 
    \EX_MEM_tristate_oe[29]_i_7 
       (.I0(\EX_MEM_tristate_oe[29]_i_9_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(ALU_SEL[1]),
        .I3(IF_n_117),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[29]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[29]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[29]_i_8 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[29]),
        .O(\EX_MEM_tristate_oe[29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[29]_i_9 
       (.I0(\EX_MEM_tristate_oe[29]_i_19_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[30]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FFB8)) 
    \EX_MEM_tristate_oe[2]_i_10 
       (.I0(\EX_MEM_tristate_oe[2]_i_23_n_0 ),
        .I1(inp_B_final[0]),
        .I2(IF_n_185),
        .I3(ALU_SEL[2]),
        .I4(IF_n_112),
        .I5(\EX_MEM_tristate_oe[2]_i_25_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \EX_MEM_tristate_oe[2]_i_11 
       (.I0(\EX_MEM_tristate_oe[3]_i_37_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_39_n_0 ),
        .I2(inp_B_final[0]),
        .I3(IF_n_186),
        .I4(inp_B_final[1]),
        .I5(IF_n_184),
        .O(\EX_MEM_tristate_oe[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[2]_i_12 
       (.I0(inp_B_final[2]),
        .I1(inp_A_final[2]),
        .O(\EX_MEM_tristate_oe[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \EX_MEM_tristate_oe[2]_i_13 
       (.I0(inp_A_final[2]),
        .I1(inp_B_final[31]),
        .I2(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBFB)) 
    \EX_MEM_tristate_oe[2]_i_14 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[31]),
        .I2(IF_n_114),
        .I3(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I4(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \EX_MEM_tristate_oe[2]_i_15 
       (.I0(inp_B_final[2]),
        .I1(inp_A_final[2]),
        .I2(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBFAABFBFBBAABBBB)) 
    \EX_MEM_tristate_oe[2]_i_16 
       (.I0(\EX_MEM_tristate_oe[2]_i_20_n_0 ),
        .I1(inp_B_final[31]),
        .I2(inp_A_final[2]),
        .I3(IF_n_115),
        .I4(IF_n_114),
        .I5(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \EX_MEM_tristate_oe[2]_i_2 
       (.I0(\EX_MEM_tristate_oe[2]_i_3_n_0 ),
        .I1(ALU_SEL[3]),
        .I2(\EX_MEM_tristate_oe[2]_i_4_n_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[2]_i_5_n_0 ),
        .I5(\EX_MEM_tristate_oe[2]_i_6_n_0 ),
        .O(Result[2]));
  LUT6 #(
    .INIT(64'hFFFFCFBBFFFFCF88)) 
    \EX_MEM_tristate_oe[2]_i_20 
       (.I0(\EX_MEM_tristate_oe[1]_i_17_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[2]_i_35_n_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[3]_i_62_n_0 ),
        .I5(\EX_MEM_tristate_oe[4]_i_23_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[2]_i_21 
       (.I0(\EX_MEM_tristate_oe[9]_i_22_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_58_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[3]_i_59_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[2]_i_36_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[2]_i_22 
       (.I0(IF_n_201),
        .I1(IF_n_197),
        .I2(inp_B_final[1]),
        .I3(IF_n_199),
        .I4(inp_B_final[2]),
        .I5(IF_n_200),
        .O(\EX_MEM_tristate_oe[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[2]_i_23 
       (.I0(\EX_MEM_tristate_oe[3]_i_57_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_58_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[3]_i_59_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[2]_i_36_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \EX_MEM_tristate_oe[2]_i_25 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data13 [2]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[2]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[2]_i_28 
       (.I0(inp_A_final[3]),
        .I1(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[2]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[2]_i_29 
       (.I0(inp_A_final[2]),
        .I1(inp_B_final[2]),
        .O(\EX_MEM_tristate_oe[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF80)) 
    \EX_MEM_tristate_oe[2]_i_3 
       (.I0(IF_n_112),
        .I1(\EX_MEM_tristate_oe[2]_i_7_n_0 ),
        .I2(\EX_MEM_tristate_oe[2]_i_8_n_0 ),
        .I3(\EX_MEM_tristate_oe[2]_i_9_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[2]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[2]_i_30 
       (.I0(inp_A_final[1]),
        .I1(inp_B_final[1]),
        .O(\EX_MEM_tristate_oe[2]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[2]_i_31 
       (.I0(inp_B_final[0]),
        .I1(inp_A_final[0]),
        .O(\EX_MEM_tristate_oe[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[2]_i_35 
       (.I0(inp_A_final[0]),
        .I1(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[2]_i_36 
       (.I0(inp_A_final[27]),
        .I1(inp_A_final[11]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[19]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[3]),
        .O(\EX_MEM_tristate_oe[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \EX_MEM_tristate_oe[2]_i_4 
       (.I0(ALU_SEL[0]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data7 [2]),
        .I3(ALU_SEL[2]),
        .O(\EX_MEM_tristate_oe[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000FDD0F000F000F)) 
    \EX_MEM_tristate_oe[2]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I1(\EX_MEM_tristate_oe[2]_i_11_n_0 ),
        .I2(\EX_MEM_tristate_oe[2]_i_12_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[2]_i_13_n_0 ),
        .I5(\EX_MEM_tristate_oe[2]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0151515101015101)) 
    \EX_MEM_tristate_oe[2]_i_6 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[2]_i_15_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[2]_i_16_n_0 ),
        .I5(\alu/data2 [2]),
        .O(\EX_MEM_tristate_oe[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555D000C000C)) 
    \EX_MEM_tristate_oe[2]_i_7 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(IF_n_114),
        .I2(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I3(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .I4(inp_A_final[2]),
        .I5(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[2]_i_8 
       (.I0(\EX_MEM_tristate_oe[3]_i_43_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_39_n_0 ),
        .I2(inp_B_final[0]),
        .I3(IF_n_183),
        .I4(inp_B_final[1]),
        .I5(IF_n_184),
        .O(\EX_MEM_tristate_oe[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC404C4C4C4040404)) 
    \EX_MEM_tristate_oe[2]_i_9 
       (.I0(\EX_MEM_tristate_oe[2]_i_20_n_0 ),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[2]_i_21_n_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[2]_i_22_n_0 ),
        .O(\EX_MEM_tristate_oe[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \EX_MEM_tristate_oe[30]_i_10 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[30]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[30]_i_11 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[30]),
        .I3(inp_B_final[30]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[30]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[30]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h5754)) 
    \EX_MEM_tristate_oe[30]_i_12 
       (.I0(inp_A_final[31]),
        .I1(inp_B_final[0]),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[30]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[30]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \EX_MEM_tristate_oe[30]_i_13 
       (.I0(inp_A_final[31]),
        .I1(inp_B_final[31]),
        .I2(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .I3(inp_A_final[30]),
        .O(\EX_MEM_tristate_oe[30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[30]_i_14 
       (.I0(inp_B_final[30]),
        .I1(inp_A_final[30]),
        .O(\EX_MEM_tristate_oe[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[30]_i_16 
       (.I0(\EX_MEM_tristate_oe[30]_i_20_n_0 ),
        .I1(\EX_MEM_tristate_oe[31]_i_42_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[31]_i_40_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[31]_i_41_n_0 ),
        .O(\EX_MEM_tristate_oe[30]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[30]_i_18 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [30]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[30]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h33333237)) 
    \EX_MEM_tristate_oe[30]_i_19 
       (.I0(inp_B_final[2]),
        .I1(inp_A_final[31]),
        .I2(inp_B_final[4]),
        .I3(inp_A_final[30]),
        .I4(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAB00AA00AB00AAAA)) 
    \EX_MEM_tristate_oe[30]_i_2 
       (.I0(\EX_MEM_tristate_oe[30]_i_3_n_0 ),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[30]_i_4_n_0 ),
        .I3(IF_n_110),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[30]_i_6_n_0 ),
        .O(Result[30]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[30]_i_20 
       (.I0(inp_A_final[15]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[7]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[23]),
        .O(\EX_MEM_tristate_oe[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555400)) 
    \EX_MEM_tristate_oe[30]_i_3 
       (.I0(\EX_MEM_tristate_oe[30]_i_7_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I2(\EX_MEM_tristate_oe[30]_i_8_n_0 ),
        .I3(\EX_MEM_tristate_oe[30]_i_9_n_0 ),
        .I4(\EX_MEM_tristate_oe[30]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[30]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00D0FFFF00D00000)) 
    \EX_MEM_tristate_oe[30]_i_4 
       (.I0(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I1(\EX_MEM_tristate_oe[30]_i_12_n_0 ),
        .I2(\EX_MEM_tristate_oe[2]_i_14_n_0 ),
        .I3(\EX_MEM_tristate_oe[30]_i_13_n_0 ),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[30]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDF13DF13DF13DF1F)) 
    \EX_MEM_tristate_oe[30]_i_6 
       (.I0(\EX_MEM_tristate_oe[30]_i_9_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(ALU_SEL[1]),
        .I3(IF_n_116),
        .I4(\EX_MEM_tristate_oe[30]_i_8_n_0 ),
        .I5(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .O(\EX_MEM_tristate_oe[30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \EX_MEM_tristate_oe[30]_i_7 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(ALU_SEL[0]),
        .I3(\alu/data2 [30]),
        .O(\EX_MEM_tristate_oe[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[30]_i_8 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[30]),
        .O(\EX_MEM_tristate_oe[30]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[30]_i_9 
       (.I0(\EX_MEM_tristate_oe[30]_i_16_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[31]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[31]_i_11 
       (.I0(\EX_MEM_tristate_oe[31]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[31]_i_22_n_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[31]_i_23_n_0 ),
        .O(\EX_MEM_tristate_oe[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \EX_MEM_tristate_oe[31]_i_14 
       (.I0(inp_B_final[0]),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[3]_i_62_n_0 ),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[31]),
        .O(\EX_MEM_tristate_oe[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[31]_i_21 
       (.I0(\EX_MEM_tristate_oe[31]_i_36_n_0 ),
        .I1(\EX_MEM_tristate_oe[31]_i_37_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[31]_i_38_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[31]_i_39_n_0 ),
        .O(\EX_MEM_tristate_oe[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[31]_i_22 
       (.I0(\EX_MEM_tristate_oe[31]_i_40_n_0 ),
        .I1(inp_B_final[2]),
        .I2(\EX_MEM_tristate_oe[31]_i_41_n_0 ),
        .O(\EX_MEM_tristate_oe[31]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[31]_i_23 
       (.I0(\EX_MEM_tristate_oe[31]_i_42_n_0 ),
        .I1(inp_B_final[2]),
        .I2(\EX_MEM_tristate_oe[31]_i_43_n_0 ),
        .O(\EX_MEM_tristate_oe[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[31]_i_25 
       (.I0(inp_A_final[31]),
        .I1(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[31]_i_26 
       (.I0(inp_A_final[30]),
        .I1(inp_B_final[30]),
        .O(\EX_MEM_tristate_oe[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[31]_i_27 
       (.I0(inp_A_final[29]),
        .I1(inp_B_final[29]),
        .O(\EX_MEM_tristate_oe[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[31]_i_28 
       (.I0(inp_A_final[28]),
        .I1(inp_B_final[28]),
        .O(\EX_MEM_tristate_oe[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[31]_i_29 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[31]),
        .O(\EX_MEM_tristate_oe[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAE00AE00AE00AEAE)) 
    \EX_MEM_tristate_oe[31]_i_3 
       (.I0(IF_n_169),
        .I1(\EX_MEM_tristate_oe[31]_i_5_n_0 ),
        .I2(IF_n_168),
        .I3(IF_n_104),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[31]_i_8_n_0 ),
        .O(Result[31]));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[31]_i_30 
       (.I0(inp_B_final[30]),
        .I1(inp_A_final[30]),
        .O(\EX_MEM_tristate_oe[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[31]_i_31 
       (.I0(inp_B_final[29]),
        .I1(inp_A_final[29]),
        .O(\EX_MEM_tristate_oe[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[31]_i_32 
       (.I0(inp_A_final[27]),
        .I1(inp_B_final[27]),
        .O(\EX_MEM_tristate_oe[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[31]_i_33 
       (.I0(inp_A_final[26]),
        .I1(inp_B_final[26]),
        .O(\EX_MEM_tristate_oe[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[31]_i_34 
       (.I0(inp_A_final[25]),
        .I1(inp_B_final[25]),
        .O(\EX_MEM_tristate_oe[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[31]_i_35 
       (.I0(inp_A_final[24]),
        .I1(inp_B_final[24]),
        .O(\EX_MEM_tristate_oe[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[31]_i_36 
       (.I0(inp_A_final[0]),
        .I1(inp_A_final[16]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[8]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[24]),
        .O(\EX_MEM_tristate_oe[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[31]_i_37 
       (.I0(inp_A_final[4]),
        .I1(inp_A_final[20]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[12]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[28]),
        .O(\EX_MEM_tristate_oe[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[31]_i_38 
       (.I0(inp_A_final[2]),
        .I1(inp_A_final[18]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[10]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[26]),
        .O(\EX_MEM_tristate_oe[31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[31]_i_39 
       (.I0(inp_A_final[6]),
        .I1(inp_A_final[22]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[14]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[30]),
        .O(\EX_MEM_tristate_oe[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[31]_i_40 
       (.I0(inp_A_final[1]),
        .I1(inp_A_final[17]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[9]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[25]),
        .O(\EX_MEM_tristate_oe[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[31]_i_41 
       (.I0(inp_A_final[5]),
        .I1(inp_A_final[21]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[13]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[29]),
        .O(\EX_MEM_tristate_oe[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[31]_i_42 
       (.I0(inp_A_final[3]),
        .I1(inp_A_final[19]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[11]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[27]),
        .O(\EX_MEM_tristate_oe[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[31]_i_43 
       (.I0(inp_A_final[7]),
        .I1(inp_A_final[23]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[15]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[31]),
        .O(\EX_MEM_tristate_oe[31]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[31]_i_44 
       (.I0(inp_A_final[27]),
        .I1(inp_B_final[27]),
        .O(\EX_MEM_tristate_oe[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[31]_i_45 
       (.I0(inp_A_final[26]),
        .I1(inp_B_final[26]),
        .O(\EX_MEM_tristate_oe[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[31]_i_46 
       (.I0(inp_A_final[25]),
        .I1(inp_B_final[25]),
        .O(\EX_MEM_tristate_oe[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[31]_i_47 
       (.I0(inp_A_final[24]),
        .I1(inp_B_final[24]),
        .O(\EX_MEM_tristate_oe[31]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8FCFCF8F8F)) 
    \EX_MEM_tristate_oe[31]_i_5 
       (.I0(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I1(\EX_MEM_tristate_oe[31]_i_11_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(inp_A_final[31]),
        .I4(inp_B_final[31]),
        .I5(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF777700037777)) 
    \EX_MEM_tristate_oe[31]_i_8 
       (.I0(\EX_MEM_tristate_oe[31]_i_11_n_0 ),
        .I1(ALU_SEL[1]),
        .I2(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I3(inp_B_final[31]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4444555444444444)) 
    \EX_MEM_tristate_oe[3]_i_10 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[3]_i_25_n_0 ),
        .I2(\EX_MEM_tristate_oe[3]_i_26_n_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_14_n_0 ),
        .I5(IF_n_167),
        .O(\EX_MEM_tristate_oe[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[3]_i_11 
       (.I0(\EX_MEM_tristate_oe[3]_i_29_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_13_n_0 ),
        .O(ALU_SEL[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[3]_i_13 
       (.I0(\EX_MEM_tristate_oe[3]_i_35_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_37_n_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[3]_i_39_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[3]_i_14 
       (.I0(\EX_MEM_tristate_oe[3]_i_40_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_41_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[3]_i_15 
       (.I0(\EX_MEM_tristate_oe[3]_i_42_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_43_n_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[3]_i_39_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFDCC)) 
    \EX_MEM_tristate_oe[3]_i_16 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[3]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \EX_MEM_tristate_oe[3]_i_17 
       (.I0(inp_B_final[4]),
        .I1(inp_B_final[0]),
        .I2(inp_B_final[1]),
        .I3(inp_B_final[2]),
        .I4(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[3]_i_18 
       (.I0(inp_A_final[3]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[3]_i_19 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[31] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[31]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_192),
        .O(inp_B_final[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[3]_i_2 
       (.I0(\EX_MEM_tristate_oe[3]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_7_n_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_9_n_0 ),
        .I5(\EX_MEM_tristate_oe[3]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[3]_i_20 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[31] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[31]),
        .O(inp_A_final[31]));
  LUT5 #(
    .INIT(32'h3DA0C0A0)) 
    \EX_MEM_tristate_oe[3]_i_21 
       (.I0(\EX_MEM_tristate_oe[22]_i_30_n_0 ),
        .I1(p_0_in_16),
        .I2(\ID_EX_reg_n_0_[0][13] ),
        .I3(\ID_EX_ctrl_reg_n_0_[1] ),
        .I4(\ID_EX_reg_n_0_[0][12] ),
        .O(\EX_MEM_tristate_oe[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[3]_i_22 
       (.I0(IF_n_161),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[3]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_167),
        .O(inp_B_final[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[3]_i_23 
       (.I0(\exception_intr_address_in_tristate_oe[1]_i_1_n_0 ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[3]),
        .O(inp_A_final[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h0EF80E08)) 
    \EX_MEM_tristate_oe[3]_i_25 
       (.I0(inp_A_final[3]),
        .I1(inp_B_final[3]),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(\alu/data2 [3]),
        .O(\EX_MEM_tristate_oe[3]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[3]_i_26 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[3]),
        .O(\EX_MEM_tristate_oe[3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \EX_MEM_tristate_oe[3]_i_27 
       (.I0(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I2(IF_n_114),
        .I3(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I4(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0D4D0D0DAFAFFFFF)) 
    \EX_MEM_tristate_oe[3]_i_29 
       (.I0(\ID_EX_reg_n_0_[0][13] ),
        .I1(\ID_EX_reg_n_0_[0][12] ),
        .I2(p_0_in_16),
        .I3(\ID_EX_reg_n_0_[0][30] ),
        .I4(\EX_MEM_tristate_oe[22]_i_30_n_0 ),
        .I5(\ID_EX_ctrl_reg_n_0_[1] ),
        .O(\EX_MEM_tristate_oe[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[3]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [3]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[3]_i_13_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[3]_i_30 
       (.I0(inp_B_final[0]),
        .I1(inp_A_final[0]),
        .O(\EX_MEM_tristate_oe[3]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[3]_i_31 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[4]),
        .O(\EX_MEM_tristate_oe[3]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[3]_i_32 
       (.I0(inp_B_final[3]),
        .I1(inp_A_final[3]),
        .O(\EX_MEM_tristate_oe[3]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[3]_i_33 
       (.I0(inp_B_final[2]),
        .I1(inp_A_final[2]),
        .O(\EX_MEM_tristate_oe[3]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[3]_i_34 
       (.I0(inp_B_final[1]),
        .I1(inp_A_final[1]),
        .O(\EX_MEM_tristate_oe[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[3]_i_35 
       (.I0(\EX_MEM_tristate_oe[3]_i_53_n_0 ),
        .I1(IF_n_199),
        .I2(inp_B_final[1]),
        .I3(IF_n_198),
        .I4(inp_B_final[2]),
        .I5(IF_n_197),
        .O(\EX_MEM_tristate_oe[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[3]_i_36 
       (.I0(IF_n_158),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[0]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_165),
        .O(inp_B_final[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[3]_i_37 
       (.I0(\EX_MEM_tristate_oe[3]_i_57_n_0 ),
        .I1(inp_B_final[2]),
        .I2(\EX_MEM_tristate_oe[3]_i_58_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[3]_i_38 
       (.I0(IF_n_159),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[1]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_166),
        .O(inp_B_final[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[3]_i_39 
       (.I0(\EX_MEM_tristate_oe[3]_i_59_n_0 ),
        .I1(inp_B_final[2]),
        .I2(\EX_MEM_tristate_oe[3]_i_60_n_0 ),
        .I3(inp_B_final[3]),
        .I4(\EX_MEM_tristate_oe[3]_i_61_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFAFEFFFEF)) 
    \EX_MEM_tristate_oe[3]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[3]_i_14_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[3]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[3]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \EX_MEM_tristate_oe[3]_i_40 
       (.I0(inp_A_final[0]),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[3]_i_62_n_0 ),
        .I3(inp_A_final[2]),
        .I4(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \EX_MEM_tristate_oe[3]_i_41 
       (.I0(inp_A_final[1]),
        .I1(inp_B_final[1]),
        .I2(inp_B_final[3]),
        .I3(inp_B_final[2]),
        .I4(inp_A_final[3]),
        .I5(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[3]_i_42 
       (.I0(\EX_MEM_tristate_oe[3]_i_63_n_0 ),
        .I1(IF_n_199),
        .I2(inp_B_final[1]),
        .I3(IF_n_201),
        .I4(inp_B_final[2]),
        .I5(IF_n_197),
        .O(\EX_MEM_tristate_oe[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \EX_MEM_tristate_oe[3]_i_43 
       (.I0(inp_A_final[17]),
        .I1(inp_B_final[4]),
        .I2(inp_B_final[3]),
        .I3(\EX_MEM_tristate_oe[3]_i_66_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[3]_i_58_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[3]_i_44 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[4] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[4]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_168),
        .O(inp_B_final[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM_tristate_oe[3]_i_45 
       (.I0(IF_n_160),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(\mem_data_custom[31]_i_3_n_0 ),
        .I3(operand2),
        .I4(\EX_MEM_tristate_oe[3]_i_67_n_0 ),
        .I5(\EX_MEM_tristate_oe[3]_i_68_n_0 ),
        .O(inp_B_final[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[3]_i_46 
       (.I0(IF_n_157),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[2]),
        .O(inp_A_final[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[3]_i_47 
       (.I0(\pc[3]_i_17_n_0 ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[1]),
        .O(inp_A_final[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[3]_i_48 
       (.I0(inp_A_final[3]),
        .I1(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[3]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[3]_i_49 
       (.I0(inp_A_final[2]),
        .I1(inp_B_final[2]),
        .O(\EX_MEM_tristate_oe[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[3]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_18_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[3]_i_13_n_0 ),
        .O(\EX_MEM_tristate_oe[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[3]_i_50 
       (.I0(inp_A_final[1]),
        .I1(inp_B_final[1]),
        .O(\EX_MEM_tristate_oe[3]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[3]_i_51 
       (.I0(inp_A_final[0]),
        .I1(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[3]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[3]_i_52 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[4] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[4]),
        .O(inp_A_final[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[3]_i_53 
       (.I0(inp_A_final[31]),
        .I1(inp_A_final[18]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[26]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[10]),
        .O(\EX_MEM_tristate_oe[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[3]_i_57 
       (.I0(inp_A_final[31]),
        .I1(inp_A_final[17]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[25]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[9]),
        .O(\EX_MEM_tristate_oe[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[3]_i_58 
       (.I0(inp_A_final[29]),
        .I1(inp_A_final[13]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[21]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[5]),
        .O(\EX_MEM_tristate_oe[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[3]_i_59 
       (.I0(inp_A_final[31]),
        .I1(inp_A_final[15]),
        .I2(inp_B_final[3]),
        .I3(inp_A_final[23]),
        .I4(inp_B_final[4]),
        .I5(inp_A_final[7]),
        .O(\EX_MEM_tristate_oe[3]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[3]_i_6 
       (.I0(\EX_MEM_tristate_oe[3]_i_21_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_13_n_0 ),
        .O(ALU_SEL[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[3]_i_60 
       (.I0(inp_A_final[27]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[11]),
        .O(\EX_MEM_tristate_oe[3]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[3]_i_61 
       (.I0(inp_A_final[19]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[3]),
        .O(\EX_MEM_tristate_oe[3]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \EX_MEM_tristate_oe[3]_i_62 
       (.I0(inp_B_final[2]),
        .I1(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[3]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h0F00ACAC)) 
    \EX_MEM_tristate_oe[3]_i_63 
       (.I0(inp_A_final[26]),
        .I1(inp_A_final[10]),
        .I2(inp_B_final[4]),
        .I3(inp_A_final[18]),
        .I4(inp_B_final[3]),
        .O(\EX_MEM_tristate_oe[3]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[3]_i_66 
       (.I0(inp_A_final[25]),
        .I1(inp_B_final[4]),
        .I2(inp_A_final[9]),
        .O(\EX_MEM_tristate_oe[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h5700000000000000)) 
    \EX_MEM_tristate_oe[3]_i_67 
       (.I0(\mem_data_custom[31]_i_8_n_0 ),
        .I1(EX_n_113),
        .I2(\Forwarding_unit/p_14_in ),
        .I3(\Forwarding_unit/p_18_in ),
        .I4(EX_n_112),
        .I5(temp1[2]),
        .O(\EX_MEM_tristate_oe[3]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \EX_MEM_tristate_oe[3]_i_68 
       (.I0(EX_MEM[2]),
        .I1(\mem_data_custom[31]_i_8_n_0 ),
        .I2(\Forwarding_unit/p_14_in ),
        .O(\EX_MEM_tristate_oe[3]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[3]_i_7 
       (.I0(inp_B_final[3]),
        .I1(inp_A_final[3]),
        .O(\EX_MEM_tristate_oe[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[3]_i_8 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .O(\EX_MEM_tristate_oe[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[3]_i_9 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [3]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000EF00EFEFEFEF)) 
    \EX_MEM_tristate_oe[4]_i_10 
       (.I0(\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .I2(IF_n_114),
        .I3(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I4(inp_A_final[4]),
        .I5(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \EX_MEM_tristate_oe[4]_i_11 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[4]),
        .I2(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[4]_i_13 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[4]),
        .O(\EX_MEM_tristate_oe[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h515D5151515D5D5D)) 
    \EX_MEM_tristate_oe[4]_i_14 
       (.I0(inp_A_final[31]),
        .I1(IF_n_114),
        .I2(IF_n_115),
        .I3(\EX_MEM_tristate_oe[5]_i_19_n_0 ),
        .I4(inp_B_final[0]),
        .I5(\EX_MEM_tristate_oe[3]_i_35_n_0 ),
        .O(\EX_MEM_tristate_oe[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FF47)) 
    \EX_MEM_tristate_oe[4]_i_15 
       (.I0(\EX_MEM_tristate_oe[5]_i_19_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_35_n_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I4(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .I5(inp_A_final[4]),
        .O(\EX_MEM_tristate_oe[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[4]_i_16 
       (.I0(\EX_MEM_tristate_oe[5]_i_19_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_35_n_0 ),
        .O(\EX_MEM_tristate_oe[4]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \EX_MEM_tristate_oe[4]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[4]),
        .I2(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[4]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[4]_i_18 
       (.I0(IF_n_181),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_42_n_0 ),
        .O(\EX_MEM_tristate_oe[4]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[4]_i_19 
       (.I0(inp_A_final[7]),
        .I1(inp_B_final[7]),
        .O(\EX_MEM_tristate_oe[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFC00FD00FC00FDFD)) 
    \EX_MEM_tristate_oe[4]_i_2 
       (.I0(\EX_MEM_tristate_oe[4]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe[4]_i_4_n_0 ),
        .I2(\EX_MEM_tristate_oe[4]_i_5_n_0 ),
        .I3(\EX_MEM_tristate_oe[4]_i_6_n_0 ),
        .I4(ALU_SEL[2]),
        .I5(\EX_MEM_tristate_oe[4]_i_7_n_0 ),
        .O(Result[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[4]_i_20 
       (.I0(inp_A_final[6]),
        .I1(inp_B_final[6]),
        .O(\EX_MEM_tristate_oe[4]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[4]_i_21 
       (.I0(inp_A_final[5]),
        .I1(inp_B_final[5]),
        .O(\EX_MEM_tristate_oe[4]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \EX_MEM_tristate_oe[4]_i_22 
       (.I0(inp_A_final[4]),
        .I1(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \EX_MEM_tristate_oe[4]_i_23 
       (.I0(inp_B_final[4]),
        .I1(inp_A_final[2]),
        .O(\EX_MEM_tristate_oe[4]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[4]_i_24 
       (.I0(inp_A_final[7]),
        .I1(inp_B_final[7]),
        .O(\EX_MEM_tristate_oe[4]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[4]_i_25 
       (.I0(inp_A_final[6]),
        .I1(inp_B_final[6]),
        .O(\EX_MEM_tristate_oe[4]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[4]_i_26 
       (.I0(inp_A_final[5]),
        .I1(inp_B_final[5]),
        .O(\EX_MEM_tristate_oe[4]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[4]_i_27 
       (.I0(inp_A_final[4]),
        .I1(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFC55FFFFFC550000)) 
    \EX_MEM_tristate_oe[4]_i_3 
       (.I0(\alu/data2 [4]),
        .I1(\EX_MEM_tristate_oe[4]_i_9_n_0 ),
        .I2(\EX_MEM_tristate_oe[4]_i_10_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\EX_MEM_tristate_oe[4]_i_11_n_0 ),
        .O(\EX_MEM_tristate_oe[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[4]_i_4 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [4]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \EX_MEM_tristate_oe[4]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I1(\EX_MEM_tristate_oe[4]_i_13_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[4]_i_14_n_0 ),
        .I4(inp_B_final[31]),
        .I5(\EX_MEM_tristate_oe[4]_i_15_n_0 ),
        .O(\EX_MEM_tristate_oe[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[4]_i_6 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [4]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[4]_i_16_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF1FFF0F001FFF)) 
    \EX_MEM_tristate_oe[4]_i_7 
       (.I0(\EX_MEM_tristate_oe[4]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(\EX_MEM_tristate_oe[4]_i_18_n_0 ),
        .I3(ALU_SEL[0]),
        .I4(ALU_SEL[1]),
        .I5(\EX_MEM_tristate_oe[4]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \EX_MEM_tristate_oe[4]_i_9 
       (.I0(\EX_MEM_tristate_oe[3]_i_41_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[3]_i_62_n_0 ),
        .I3(\EX_MEM_tristate_oe[4]_i_23_n_0 ),
        .I4(inp_B_final[1]),
        .I5(\EX_MEM_tristate_oe[7]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM_tristate_oe[5]_i_10 
       (.I0(\EX_MEM_tristate_oe[5]_i_20_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[6]_i_20_n_0 ),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[8]_i_25_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFDCC)) 
    \EX_MEM_tristate_oe[5]_i_12 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[5]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[5]_i_13 
       (.I0(inp_A_final[5]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[5]_i_14 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[5] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[5]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_169),
        .O(inp_B_final[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[5]_i_15 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[5] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[5]),
        .O(inp_A_final[5]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[5]_i_16 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [5]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[5]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[5]),
        .O(\EX_MEM_tristate_oe[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[5]_i_18 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [5]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[5]_i_19 
       (.I0(\EX_MEM_tristate_oe[11]_i_33_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_59_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[3]_i_57_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[3]_i_58_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[5]_i_2 
       (.I0(\EX_MEM_tristate_oe[5]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_127),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[5]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[5]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFB00)) 
    \EX_MEM_tristate_oe[5]_i_20 
       (.I0(\EX_MEM_tristate_oe[3]_i_62_n_0 ),
        .I1(inp_A_final[2]),
        .I2(inp_B_final[4]),
        .I3(inp_B_final[1]),
        .I4(\EX_MEM_tristate_oe[7]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[5]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [5]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[5]_i_9_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFAFEFFFEF)) 
    \EX_MEM_tristate_oe[5]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[5]_i_10_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(IF_n_171),
        .I5(\EX_MEM_tristate_oe[5]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[5]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[5]_i_13_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[5]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[5]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[5]),
        .I3(inp_B_final[5]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[5]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F8FFFAF)) 
    \EX_MEM_tristate_oe[5]_i_8 
       (.I0(\EX_MEM_tristate_oe[5]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I4(\EX_MEM_tristate_oe[5]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[5]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[5]_i_9 
       (.I0(IF_n_182),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[5]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \EX_MEM_tristate_oe[6]_i_10 
       (.I0(\EX_MEM_tristate_oe[7]_i_20_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[9]_i_20_n_0 ),
        .I3(\EX_MEM_tristate_oe[6]_i_20_n_0 ),
        .I4(\EX_MEM_tristate_oe[8]_i_25_n_0 ),
        .I5(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFDCC)) 
    \EX_MEM_tristate_oe[6]_i_12 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[6]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[6]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[6]_i_13 
       (.I0(inp_A_final[6]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[6]_i_14 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[6] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[6]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_170),
        .O(inp_B_final[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[6]_i_15 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[6] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[6]),
        .O(inp_A_final[6]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[6]_i_16 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [6]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[6]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[6]),
        .O(\EX_MEM_tristate_oe[6]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[6]_i_18 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [6]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[6]_i_2 
       (.I0(\EX_MEM_tristate_oe[6]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_128),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[6]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[6]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \EX_MEM_tristate_oe[6]_i_20 
       (.I0(inp_B_final[3]),
        .I1(inp_B_final[2]),
        .I2(inp_A_final[3]),
        .I3(inp_B_final[4]),
        .O(\EX_MEM_tristate_oe[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[6]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [6]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[6]_i_9_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFAFEFFFEF)) 
    \EX_MEM_tristate_oe[6]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[6]_i_10_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(IF_n_172),
        .I5(\EX_MEM_tristate_oe[6]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[6]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[6]_i_13_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[6]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[6]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[6]),
        .I3(inp_B_final[6]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[6]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F8FFFAF)) 
    \EX_MEM_tristate_oe[6]_i_8 
       (.I0(\EX_MEM_tristate_oe[6]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I4(\EX_MEM_tristate_oe[6]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[6]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[6]_i_9 
       (.I0(IF_n_188),
        .I1(inp_B_final[0]),
        .I2(IF_n_182),
        .O(\EX_MEM_tristate_oe[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \EX_MEM_tristate_oe[7]_i_10 
       (.I0(\EX_MEM_tristate_oe[7]_i_20_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[9]_i_20_n_0 ),
        .I3(inp_B_final[0]),
        .I4(\EX_MEM_tristate_oe[8]_i_25_n_0 ),
        .I5(\EX_MEM_tristate_oe[10]_i_20_n_0 ),
        .O(\EX_MEM_tristate_oe[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFDCC)) 
    \EX_MEM_tristate_oe[7]_i_12 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[7]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[7]_i_13 
       (.I0(inp_A_final[7]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[7]_i_14 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[7] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[7]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_171),
        .O(inp_B_final[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[7]_i_15 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[7] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[7]),
        .O(inp_A_final[7]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[7]_i_16 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [7]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[7]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[7]),
        .O(\EX_MEM_tristate_oe[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[7]_i_18 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [7]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[7]_i_2 
       (.I0(\EX_MEM_tristate_oe[7]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_129),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[7]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[7]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \EX_MEM_tristate_oe[7]_i_20 
       (.I0(inp_A_final[0]),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[3]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[4]),
        .O(\EX_MEM_tristate_oe[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[7]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [7]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[7]_i_9_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFAFEFFFEF)) 
    \EX_MEM_tristate_oe[7]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[7]_i_10_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(IF_n_174),
        .I5(\EX_MEM_tristate_oe[7]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[7]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[7]_i_13_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[7]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[7]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[7]),
        .I3(inp_B_final[7]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[7]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F8FFFAF)) 
    \EX_MEM_tristate_oe[7]_i_8 
       (.I0(\EX_MEM_tristate_oe[7]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I4(\EX_MEM_tristate_oe[7]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[7]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[7]_i_9 
       (.I0(IF_n_187),
        .I1(inp_B_final[0]),
        .I2(IF_n_188),
        .O(\EX_MEM_tristate_oe[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[8]_i_10 
       (.I0(\EX_MEM_tristate_oe[9]_i_19_n_0 ),
        .I1(inp_B_final[0]),
        .I2(IF_n_187),
        .O(\EX_MEM_tristate_oe[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \EX_MEM_tristate_oe[8]_i_11 
       (.I0(\EX_MEM_tristate_oe[9]_i_20_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[11]_i_27_n_0 ),
        .I3(\EX_MEM_tristate_oe[8]_i_25_n_0 ),
        .I4(\EX_MEM_tristate_oe[10]_i_20_n_0 ),
        .I5(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[8]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0233)) 
    \EX_MEM_tristate_oe[8]_i_13 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[8]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[8]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[8]_i_14 
       (.I0(inp_A_final[8]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[8]_i_15 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[8] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[8]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_172),
        .O(inp_B_final[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[8]_i_16 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[8] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[8]),
        .O(inp_A_final[8]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[8]_i_17 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [8]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[8]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[8]_i_18 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[8]),
        .O(\EX_MEM_tristate_oe[8]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[8]_i_19 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [8]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[8]_i_2 
       (.I0(\EX_MEM_tristate_oe[8]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(IF_n_130),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[8]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[8]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[8]_i_20 
       (.I0(inp_B_final[8]),
        .I1(inp_A_final[8]),
        .O(\EX_MEM_tristate_oe[8]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[8]_i_21 
       (.I0(inp_B_final[7]),
        .I1(inp_A_final[7]),
        .O(\EX_MEM_tristate_oe[8]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[8]_i_22 
       (.I0(inp_B_final[6]),
        .I1(inp_A_final[6]),
        .O(\EX_MEM_tristate_oe[8]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM_tristate_oe[8]_i_23 
       (.I0(inp_B_final[5]),
        .I1(inp_A_final[5]),
        .O(\EX_MEM_tristate_oe[8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFBF8FBFB)) 
    \EX_MEM_tristate_oe[8]_i_25 
       (.I0(\EX_MEM_tristate_oe[1]_i_17_n_0 ),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[3]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[5]),
        .O(\EX_MEM_tristate_oe[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[8]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [8]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[8]_i_10_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFFFEFAAEFFFEF)) 
    \EX_MEM_tristate_oe[8]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[8]_i_11_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(IF_n_179),
        .I5(\EX_MEM_tristate_oe[8]_i_13_n_0 ),
        .O(\EX_MEM_tristate_oe[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[8]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[8]_i_14_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[8]_i_10_n_0 ),
        .O(\EX_MEM_tristate_oe[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[8]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[8]),
        .I3(inp_B_final[8]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[8]_i_17_n_0 ),
        .O(\EX_MEM_tristate_oe[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008FFF8FAF)) 
    \EX_MEM_tristate_oe[8]_i_8 
       (.I0(\EX_MEM_tristate_oe[8]_i_18_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[8]_i_11_n_0 ),
        .I4(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I5(\EX_MEM_tristate_oe[8]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \EX_MEM_tristate_oe[9]_i_10 
       (.I0(\EX_MEM_tristate_oe[10]_i_20_n_0 ),
        .I1(inp_B_final[1]),
        .I2(\EX_MEM_tristate_oe[11]_i_26_n_0 ),
        .I3(\EX_MEM_tristate_oe[9]_i_20_n_0 ),
        .I4(\EX_MEM_tristate_oe[11]_i_27_n_0 ),
        .I5(inp_B_final[0]),
        .O(\EX_MEM_tristate_oe[9]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[9]_i_11 
       (.I0(\EX_MEM_tristate_oe[10]_i_21_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[9]_i_21_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFDCC)) 
    \EX_MEM_tristate_oe[9]_i_12 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I2(inp_A_final[9]),
        .I3(inp_B_final[31]),
        .O(\EX_MEM_tristate_oe[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM_tristate_oe[9]_i_13 
       (.I0(inp_A_final[9]),
        .I1(\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \EX_MEM_tristate_oe[9]_i_14 
       (.I0(\ID_EX_reg[3]_tristate_oe_n_0_[9] ),
        .I1(\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .I2(temp1[9]),
        .I3(EX_n_164),
        .I4(EX_n_111),
        .I5(EX_n_173),
        .O(inp_B_final[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \EX_MEM_tristate_oe[9]_i_15 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[9] ),
        .I1(\ID_EX_ctrl_reg_n_0_[0] ),
        .I2(IF_n_162),
        .I3(inp1[9]),
        .O(inp_A_final[9]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \EX_MEM_tristate_oe[9]_i_16 
       (.I0(ALU_SEL[3]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data7 [9]),
        .I3(ALU_SEL[1]),
        .I4(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_tristate_oe[9]_i_17 
       (.I0(inp_B_final[31]),
        .I1(inp_A_final[9]),
        .O(\EX_MEM_tristate_oe[9]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \EX_MEM_tristate_oe[9]_i_18 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(\alu/data2 [9]),
        .I3(ALU_SEL[0]),
        .O(\EX_MEM_tristate_oe[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[9]_i_19 
       (.I0(\EX_MEM_tristate_oe[15]_i_22_n_0 ),
        .I1(\EX_MEM_tristate_oe[11]_i_33_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[11]_i_32_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[3]_i_57_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \EX_MEM_tristate_oe[9]_i_2 
       (.I0(\EX_MEM_tristate_oe[9]_i_5_n_0 ),
        .I1(ALU_SEL[0]),
        .I2(\EX_MEM_tristate_oe[9]_i_6_n_0 ),
        .I3(\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .I4(\EX_MEM_tristate_oe[9]_i_7_n_0 ),
        .I5(\EX_MEM_tristate_oe[9]_i_8_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \EX_MEM_tristate_oe[9]_i_20 
       (.I0(inp_A_final[2]),
        .I1(inp_B_final[2]),
        .I2(inp_B_final[3]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[6]),
        .O(\EX_MEM_tristate_oe[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM_tristate_oe[9]_i_21 
       (.I0(\EX_MEM_tristate_oe[15]_i_24_n_0 ),
        .I1(\EX_MEM_tristate_oe[11]_i_36_n_0 ),
        .I2(inp_B_final[1]),
        .I3(\EX_MEM_tristate_oe[11]_i_35_n_0 ),
        .I4(inp_B_final[2]),
        .I5(\EX_MEM_tristate_oe[9]_i_22_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \EX_MEM_tristate_oe[9]_i_22 
       (.I0(inp_A_final[17]),
        .I1(inp_B_final[3]),
        .I2(inp_A_final[25]),
        .I3(inp_B_final[4]),
        .I4(inp_A_final[9]),
        .O(\EX_MEM_tristate_oe[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h22200020FFFFFFFF)) 
    \EX_MEM_tristate_oe[9]_i_3 
       (.I0(ALU_SEL[2]),
        .I1(ALU_SEL[1]),
        .I2(\alu/data13 [9]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[9]_i_9_n_0 ),
        .I5(ALU_SEL[3]),
        .O(\EX_MEM_tristate_oe[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFAFEFFFEF)) 
    \EX_MEM_tristate_oe[9]_i_4 
       (.I0(ALU_SEL[2]),
        .I1(\EX_MEM_tristate_oe[9]_i_10_n_0 ),
        .I2(ALU_SEL[1]),
        .I3(ALU_SEL[0]),
        .I4(\EX_MEM_tristate_oe[9]_i_11_n_0 ),
        .I5(\EX_MEM_tristate_oe[9]_i_12_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020202F3F3F303F)) 
    \EX_MEM_tristate_oe[9]_i_5 
       (.I0(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[9]_i_13_n_0 ),
        .I2(inp_B_final[31]),
        .I3(inp_A_final[31]),
        .I4(\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .I5(\EX_MEM_tristate_oe[9]_i_9_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \EX_MEM_tristate_oe[9]_i_6 
       (.I0(inp_B_final[9]),
        .I1(inp_A_final[9]),
        .O(\EX_MEM_tristate_oe[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101000)) 
    \EX_MEM_tristate_oe[9]_i_7 
       (.I0(ALU_SEL[1]),
        .I1(ALU_SEL[2]),
        .I2(inp_A_final[9]),
        .I3(inp_B_final[9]),
        .I4(ALU_SEL[0]),
        .I5(\EX_MEM_tristate_oe[9]_i_16_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F8FFFAF)) 
    \EX_MEM_tristate_oe[9]_i_8 
       (.I0(\EX_MEM_tristate_oe[9]_i_17_n_0 ),
        .I1(\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .I2(ALU_SEL[0]),
        .I3(\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .I4(\EX_MEM_tristate_oe[9]_i_10_n_0 ),
        .I5(\EX_MEM_tristate_oe[9]_i_18_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM_tristate_oe[9]_i_9 
       (.I0(\EX_MEM_tristate_oe[10]_i_19_n_0 ),
        .I1(inp_B_final[0]),
        .I2(\EX_MEM_tristate_oe[9]_i_19_n_0 ),
        .O(\EX_MEM_tristate_oe[9]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [0]),
        .Q(\EX_MEM_tristate_oe_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [7]),
        .Q(EX_MEM[10]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [8]),
        .Q(EX_MEM[11]),
        .R(EX_MEM_register__0));
  CARRY4 \EX_MEM_tristate_oe_reg[11]_i_9 
       (.CI(\EX_MEM_tristate_oe_reg[8]_i_9_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[11]_i_9_n_0 ,\EX_MEM_tristate_oe_reg[11]_i_9_n_1 ,\EX_MEM_tristate_oe_reg[11]_i_9_n_2 ,\EX_MEM_tristate_oe_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu/data13 [12:9]),
        .S({\EX_MEM_tristate_oe[11]_i_20_n_0 ,\EX_MEM_tristate_oe[11]_i_21_n_0 ,\EX_MEM_tristate_oe[11]_i_22_n_0 ,\EX_MEM_tristate_oe[11]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [9]),
        .Q(EX_MEM[12]),
        .R(EX_MEM_register__0));
  CARRY4 \EX_MEM_tristate_oe_reg[12]_i_10 
       (.CI(\EX_MEM_tristate_oe_reg[12]_i_20_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[12]_i_10_n_0 ,\EX_MEM_tristate_oe_reg[12]_i_10_n_1 ,\EX_MEM_tristate_oe_reg[12]_i_10_n_2 ,\EX_MEM_tristate_oe_reg[12]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[15:12]),
        .O(\alu/data2 [15:12]),
        .S({\EX_MEM_tristate_oe[12]_i_21_n_0 ,\EX_MEM_tristate_oe[12]_i_22_n_0 ,\EX_MEM_tristate_oe[12]_i_23_n_0 ,\EX_MEM_tristate_oe[12]_i_24_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[12]_i_12 
       (.CI(\EX_MEM_tristate_oe_reg[12]_i_26_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[12]_i_12_n_0 ,\EX_MEM_tristate_oe_reg[12]_i_12_n_1 ,\EX_MEM_tristate_oe_reg[12]_i_12_n_2 ,\EX_MEM_tristate_oe_reg[12]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[15:12]),
        .O(\alu/data7 [15:12]),
        .S({\EX_MEM_tristate_oe[12]_i_27_n_0 ,\EX_MEM_tristate_oe[12]_i_28_n_0 ,\EX_MEM_tristate_oe[12]_i_29_n_0 ,\EX_MEM_tristate_oe[12]_i_30_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[12]_i_20 
       (.CI(\EX_MEM_tristate_oe_reg[4]_i_8_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[12]_i_20_n_0 ,\EX_MEM_tristate_oe_reg[12]_i_20_n_1 ,\EX_MEM_tristate_oe_reg[12]_i_20_n_2 ,\EX_MEM_tristate_oe_reg[12]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[11:8]),
        .O(\alu/data2 [11:8]),
        .S({\EX_MEM_tristate_oe[12]_i_31_n_0 ,\EX_MEM_tristate_oe[12]_i_32_n_0 ,\EX_MEM_tristate_oe[12]_i_33_n_0 ,\EX_MEM_tristate_oe[12]_i_34_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[12]_i_26 
       (.CI(\EX_MEM_tristate_oe_reg[4]_i_12_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[12]_i_26_n_0 ,\EX_MEM_tristate_oe_reg[12]_i_26_n_1 ,\EX_MEM_tristate_oe_reg[12]_i_26_n_2 ,\EX_MEM_tristate_oe_reg[12]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[11:8]),
        .O(\alu/data7 [11:8]),
        .S({\EX_MEM_tristate_oe[12]_i_35_n_0 ,\EX_MEM_tristate_oe[12]_i_36_n_0 ,\EX_MEM_tristate_oe[12]_i_37_n_0 ,\EX_MEM_tristate_oe[12]_i_38_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [10]),
        .Q(EX_MEM[13]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [14]),
        .Q(EX_MEM[14]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [15]),
        .Q(EX_MEM[15]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [16]),
        .Q(EX_MEM[16]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [17]),
        .Q(EX_MEM[17]),
        .R(EX_MEM_register__0));
  CARRY4 \EX_MEM_tristate_oe_reg[17]_i_17 
       (.CI(\EX_MEM_tristate_oe_reg[12]_i_10_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[17]_i_17_n_0 ,\EX_MEM_tristate_oe_reg[17]_i_17_n_1 ,\EX_MEM_tristate_oe_reg[17]_i_17_n_2 ,\EX_MEM_tristate_oe_reg[17]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[19:16]),
        .O(\alu/data2 [19:16]),
        .S({\EX_MEM_tristate_oe[17]_i_20_n_0 ,\EX_MEM_tristate_oe[17]_i_21_n_0 ,\EX_MEM_tristate_oe[17]_i_22_n_0 ,\EX_MEM_tristate_oe[17]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [18]),
        .Q(EX_MEM[18]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [19]),
        .Q(EX_MEM[19]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [1]),
        .Q(\EX_MEM_tristate_oe_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [20]),
        .Q(EX_MEM[20]),
        .R(EX_MEM_register__0));
  CARRY4 \EX_MEM_tristate_oe_reg[20]_i_15 
       (.CI(\EX_MEM_tristate_oe_reg[20]_i_26_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[20]_i_15_n_0 ,\EX_MEM_tristate_oe_reg[20]_i_15_n_1 ,\EX_MEM_tristate_oe_reg[20]_i_15_n_2 ,\EX_MEM_tristate_oe_reg[20]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[23:20]),
        .O(\alu/data7 [23:20]),
        .S({\EX_MEM_tristate_oe[20]_i_27_n_0 ,\EX_MEM_tristate_oe[20]_i_28_n_0 ,\EX_MEM_tristate_oe[20]_i_29_n_0 ,\EX_MEM_tristate_oe[20]_i_30_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[20]_i_26 
       (.CI(\EX_MEM_tristate_oe_reg[12]_i_12_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[20]_i_26_n_0 ,\EX_MEM_tristate_oe_reg[20]_i_26_n_1 ,\EX_MEM_tristate_oe_reg[20]_i_26_n_2 ,\EX_MEM_tristate_oe_reg[20]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[19:16]),
        .O(\alu/data7 [19:16]),
        .S({\EX_MEM_tristate_oe[20]_i_39_n_0 ,\EX_MEM_tristate_oe[20]_i_40_n_0 ,\EX_MEM_tristate_oe[20]_i_41_n_0 ,\EX_MEM_tristate_oe[20]_i_42_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[20]_i_31 
       (.CI(\EX_MEM_tristate_oe_reg[17]_i_17_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[20]_i_31_n_0 ,\EX_MEM_tristate_oe_reg[20]_i_31_n_1 ,\EX_MEM_tristate_oe_reg[20]_i_31_n_2 ,\EX_MEM_tristate_oe_reg[20]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[23:20]),
        .O(\alu/data2 [23:20]),
        .S({\EX_MEM_tristate_oe[20]_i_43_n_0 ,\EX_MEM_tristate_oe[20]_i_44_n_0 ,\EX_MEM_tristate_oe[20]_i_45_n_0 ,\EX_MEM_tristate_oe[20]_i_46_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [21]),
        .Q(EX_MEM[21]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [22]),
        .Q(EX_MEM[22]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [23]),
        .Q(EX_MEM[23]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [24]),
        .Q(EX_MEM[24]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [25]),
        .Q(EX_MEM[25]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [26]),
        .Q(EX_MEM[26]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [27]),
        .Q(EX_MEM[27]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [28]),
        .Q(EX_MEM[28]),
        .R(EX_MEM_register__0));
  CARRY4 \EX_MEM_tristate_oe_reg[28]_i_18 
       (.CI(IF_n_217),
        .CO({\EX_MEM_tristate_oe_reg[28]_i_18_n_0 ,\EX_MEM_tristate_oe_reg[28]_i_18_n_1 ,\EX_MEM_tristate_oe_reg[28]_i_18_n_2 ,\EX_MEM_tristate_oe_reg[28]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu/data13 [28:25]),
        .S({\EX_MEM_tristate_oe[28]_i_23_n_0 ,\EX_MEM_tristate_oe[28]_i_24_n_0 ,\EX_MEM_tristate_oe[28]_i_25_n_0 ,\EX_MEM_tristate_oe[28]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [29]),
        .Q(EX_MEM[29]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [0]),
        .Q(\EX_MEM_tristate_oe_reg_n_0_[2] ),
        .R(1'b0));
  CARRY4 \EX_MEM_tristate_oe_reg[2]_i_17 
       (.CI(1'b0),
        .CO({\EX_MEM_tristate_oe_reg[2]_i_17_n_0 ,\EX_MEM_tristate_oe_reg[2]_i_17_n_1 ,\EX_MEM_tristate_oe_reg[2]_i_17_n_2 ,\EX_MEM_tristate_oe_reg[2]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[3:0]),
        .O(\alu/data2 [3:0]),
        .S({\EX_MEM_tristate_oe[2]_i_28_n_0 ,\EX_MEM_tristate_oe[2]_i_29_n_0 ,\EX_MEM_tristate_oe[2]_i_30_n_0 ,\EX_MEM_tristate_oe[2]_i_31_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [30]),
        .Q(EX_MEM[30]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [31]),
        .Q(EX_MEM[31]),
        .R(EX_MEM_register__0));
  CARRY4 \EX_MEM_tristate_oe_reg[31]_i_12 
       (.CI(\EX_MEM_tristate_oe_reg[31]_i_24_n_0 ),
        .CO({\NLW_EX_MEM_tristate_oe_reg[31]_i_12_CO_UNCONNECTED [3],\EX_MEM_tristate_oe_reg[31]_i_12_n_1 ,\EX_MEM_tristate_oe_reg[31]_i_12_n_2 ,\EX_MEM_tristate_oe_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,inp_A_final[30:28]}),
        .O(\alu/data2 [31:28]),
        .S({\EX_MEM_tristate_oe[31]_i_25_n_0 ,\EX_MEM_tristate_oe[31]_i_26_n_0 ,\EX_MEM_tristate_oe[31]_i_27_n_0 ,\EX_MEM_tristate_oe[31]_i_28_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[31]_i_13 
       (.CI(\EX_MEM_tristate_oe_reg[28]_i_18_n_0 ),
        .CO({\NLW_EX_MEM_tristate_oe_reg[31]_i_13_CO_UNCONNECTED [3:2],\EX_MEM_tristate_oe_reg[31]_i_13_n_2 ,\EX_MEM_tristate_oe_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_EX_MEM_tristate_oe_reg[31]_i_13_O_UNCONNECTED [3],\alu/data13 [31:29]}),
        .S({1'b0,\EX_MEM_tristate_oe[31]_i_29_n_0 ,\EX_MEM_tristate_oe[31]_i_30_n_0 ,\EX_MEM_tristate_oe[31]_i_31_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[31]_i_15 
       (.CI(\EX_MEM_tristate_oe_reg[20]_i_15_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[31]_i_15_n_0 ,\EX_MEM_tristate_oe_reg[31]_i_15_n_1 ,\EX_MEM_tristate_oe_reg[31]_i_15_n_2 ,\EX_MEM_tristate_oe_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[27:24]),
        .O(\alu/data7 [27:24]),
        .S({\EX_MEM_tristate_oe[31]_i_32_n_0 ,\EX_MEM_tristate_oe[31]_i_33_n_0 ,\EX_MEM_tristate_oe[31]_i_34_n_0 ,\EX_MEM_tristate_oe[31]_i_35_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[31]_i_24 
       (.CI(\EX_MEM_tristate_oe_reg[20]_i_31_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[31]_i_24_n_0 ,\EX_MEM_tristate_oe_reg[31]_i_24_n_1 ,\EX_MEM_tristate_oe_reg[31]_i_24_n_2 ,\EX_MEM_tristate_oe_reg[31]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[27:24]),
        .O(\alu/data2 [27:24]),
        .S({\EX_MEM_tristate_oe[31]_i_44_n_0 ,\EX_MEM_tristate_oe[31]_i_45_n_0 ,\EX_MEM_tristate_oe[31]_i_46_n_0 ,\EX_MEM_tristate_oe[31]_i_47_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_wire[0]_17 [3]),
        .Q(\EX_MEM_tristate_oe_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \EX_MEM_tristate_oe_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\EX_MEM_tristate_oe_reg[3]_i_12_n_0 ,\EX_MEM_tristate_oe_reg[3]_i_12_n_1 ,\EX_MEM_tristate_oe_reg[3]_i_12_n_2 ,\EX_MEM_tristate_oe_reg[3]_i_12_n_3 }),
        .CYINIT(\EX_MEM_tristate_oe[3]_i_30_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu/data13 [4:1]),
        .S({\EX_MEM_tristate_oe[3]_i_31_n_0 ,\EX_MEM_tristate_oe[3]_i_32_n_0 ,\EX_MEM_tristate_oe[3]_i_33_n_0 ,\EX_MEM_tristate_oe[3]_i_34_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[3]_i_24 
       (.CI(1'b0),
        .CO({\EX_MEM_tristate_oe_reg[3]_i_24_n_0 ,\EX_MEM_tristate_oe_reg[3]_i_24_n_1 ,\EX_MEM_tristate_oe_reg[3]_i_24_n_2 ,\EX_MEM_tristate_oe_reg[3]_i_24_n_3 }),
        .CYINIT(1'b1),
        .DI(inp_A_final[3:0]),
        .O(\alu/data7 [3:0]),
        .S({\EX_MEM_tristate_oe[3]_i_48_n_0 ,\EX_MEM_tristate_oe[3]_i_49_n_0 ,\EX_MEM_tristate_oe[3]_i_50_n_0 ,\EX_MEM_tristate_oe[3]_i_51_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [1]),
        .Q(EX_MEM[4]),
        .R(EX_MEM_register__0));
  CARRY4 \EX_MEM_tristate_oe_reg[4]_i_12 
       (.CI(\EX_MEM_tristate_oe_reg[3]_i_24_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[4]_i_12_n_0 ,\EX_MEM_tristate_oe_reg[4]_i_12_n_1 ,\EX_MEM_tristate_oe_reg[4]_i_12_n_2 ,\EX_MEM_tristate_oe_reg[4]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[7:4]),
        .O(\alu/data7 [7:4]),
        .S({\EX_MEM_tristate_oe[4]_i_24_n_0 ,\EX_MEM_tristate_oe[4]_i_25_n_0 ,\EX_MEM_tristate_oe[4]_i_26_n_0 ,\EX_MEM_tristate_oe[4]_i_27_n_0 }));
  CARRY4 \EX_MEM_tristate_oe_reg[4]_i_8 
       (.CI(\EX_MEM_tristate_oe_reg[2]_i_17_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[4]_i_8_n_0 ,\EX_MEM_tristate_oe_reg[4]_i_8_n_1 ,\EX_MEM_tristate_oe_reg[4]_i_8_n_2 ,\EX_MEM_tristate_oe_reg[4]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(inp_A_final[7:4]),
        .O(\alu/data2 [7:4]),
        .S({\EX_MEM_tristate_oe[4]_i_19_n_0 ,\EX_MEM_tristate_oe[4]_i_20_n_0 ,\EX_MEM_tristate_oe[4]_i_21_n_0 ,\EX_MEM_tristate_oe[4]_i_22_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [2]),
        .Q(EX_MEM[5]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [3]),
        .Q(EX_MEM[6]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [4]),
        .Q(EX_MEM[7]),
        .R(EX_MEM_register__0));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [5]),
        .Q(EX_MEM[8]),
        .R(EX_MEM_register__0));
  CARRY4 \EX_MEM_tristate_oe_reg[8]_i_9 
       (.CI(\EX_MEM_tristate_oe_reg[3]_i_12_n_0 ),
        .CO({\EX_MEM_tristate_oe_reg[8]_i_9_n_0 ,\EX_MEM_tristate_oe_reg[8]_i_9_n_1 ,\EX_MEM_tristate_oe_reg[8]_i_9_n_2 ,\EX_MEM_tristate_oe_reg[8]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\alu/data13 [8:5]),
        .S({\EX_MEM_tristate_oe[8]_i_20_n_0 ,\EX_MEM_tristate_oe[8]_i_21_n_0 ,\EX_MEM_tristate_oe[8]_i_22_n_0 ,\EX_MEM_tristate_oe[8]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_tristate_oe_reg[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_reg[10]_0 [6]),
        .Q(EX_MEM[9]),
        .R(EX_MEM_register__0));
  ID ID
       (.ADDR_Misallign(ADDR_Misallign),
        .ADDR_Misallign_reg_0(ID_EX_ctrl),
        .ADDR_Misallign_reg_1(ADDR_Misallign_reg),
        .ADDR_Misallign_reg_2({ID_n_79,ID_n_80,ID_n_81,I_or_E_wire}),
        .Branch_taken(Branch_taken),
        .D(ID_n_72),
        .E(IF_ID_register),
        .EX_MEM_register__0(EX_MEM_register__0),
        .\EX_MEM_register_tristate_oe_reg[0] (\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .\ID_EX_ctrl_reg[4] (select_control_unit),
        .\ID_EX_ctrl_reg[4]_0 (ID_EX_CSR[6]),
        .\ID_EX_ctrl_reg[4]_1 ({IF_ID_CSR[18],IF_ID_CSR[2:0]}),
        .\ID_EX_reg[1]_tristate_oe[1] (\IF_ID_register_reg[0]_tristate_oe_n_0_[4] ),
        .\ID_EX_reg[1]_tristate_oe[1]_0 (\IF_ID_register_reg[0]_tristate_oe_n_0_[3] ),
        .\ID_EX_reg[1]_tristate_oe[1]_1 (\IF_ID_register_reg[0]_tristate_oe_n_0_[2] ),
        .\ID_EX_reg[1]_tristate_oe[1]_2 (\IF_ID_register_reg[0]_tristate_oe_n_0_[1] ),
        .\ID_EX_reg[1]_tristate_oe[1]_3 (\MEM_WB_ctrl_reg_n_0_[1] ),
        .\ID_EX_reg[2]_tristate_oe[1] ({\IF_ID_register_reg[1]_tristate_oe_n_0_[4] ,\IF_ID_register_reg[1]_tristate_oe_n_0_[3] ,\IF_ID_register_reg[1]_tristate_oe_n_0_[2] ,\IF_ID_register_reg[1]_tristate_oe_n_0_[1] ,\IF_ID_register_reg[1]_tristate_oe_n_0_[0] }),
        .\ID_EX_reg[2]_tristate_oe[31] (\ID_EX_reg[2]_tristate_oe[31]_0 ),
        .\ID_EX_reg[4]_tristate_oe[2] (exception_intr_address_in_wire),
        .\ID_EX_register_reg[0]_tristate_oe[0] (\IF_ID_register_reg[0]_tristate_oe_n_0_[0] ),
        .\ID_EX_register_reg[0]_tristate_oe[0]_0 (\ID_EX_register_reg[0]_tristate_oe[0]_0 ),
        .\ID_EX_wire[3]_14 (\ID_EX_wire[3]_14 ),
        .\IF_ID_CSR_reg[0] (ID_n_73),
        .\IF_ID_CSR_reg[0]_0 (\IF_ID_CSR_reg[0]_0 ),
        .\IF_ID_CSR_reg[18] (ID_n_83),
        .\IF_ID_register_reg[0]_tristate_oe[0] (ID_n_32),
        .\IF_ID_register_reg[0]_tristate_oe[3] (ID_n_77),
        .\IF_ID_register_reg[1]_tristate_oe[0] (ID_n_66),
        .\IF_ID_register_reg[1]_tristate_oe[3] (ID_n_76),
        .\MEM_WB_reg[0]_tristate_oe[2] (ID_n_86),
        .\MEM_WB_reg[1]_tristate_oe[2] (ID_n_85),
        .MEM_WB_register(MEM_WB_register[0]),
        .Q({MEM_WB_register[4:1],\MEM_WB_register_tristate_oe_reg_n_0_[0] }),
        .Result_1_0(Result_1_0),
        .clk1_BUFG(clk1_BUFG),
        .\exception_intr_address_in_tristate_oe_reg[0] (IF_n_157),
        .\imm_ext_reg[19] (\imm_ext_reg[19] ),
        .\imm_ext_reg[20] (\imm_ext_reg[20] ),
        .\imm_ext_reg[21] (\imm_ext_reg[21] ),
        .\imm_ext_reg[22] (\imm_ext_reg[22] ),
        .\imm_ext_reg[23] (\imm_ext_reg[23] ),
        .\imm_ext_reg[24] (\imm_ext_reg[24] ),
        .\imm_ext_reg[25] (\imm_ext_reg[25] ),
        .\imm_ext_reg[26] (\imm_ext_reg[26] ),
        .\imm_ext_reg[27] (\imm_ext_reg[27] ),
        .\imm_ext_reg[28] (\imm_ext_reg[28] ),
        .\imm_ext_reg[29] (\imm_ext_reg[29] ),
        .\imm_ext_reg[30] (\imm_ext_reg[30] ),
        .\imm_ext_reg[31] ({\ID_EX_register_reg[2]_tristate_oe_n_0_[4] ,\ID_EX_register_reg[2]_tristate_oe_n_0_[3] ,\ID_EX_register_reg[2]_tristate_oe_n_0_[2] ,\ID_EX_register_reg[2]_tristate_oe_n_0_[1] ,\ID_EX_register_reg[2]_tristate_oe_n_0_[0] }),
        .\imm_ext_reg[31]_0 (\imm_ext_reg[31] ),
        .mem_read_ctrl(mem_read_ctrl),
        .p_0_in(p_0_in),
        .p_3_out(p_3_out),
        .\prev_instr_funct3_1_0_reg[1]_0 ({\IF_ID_reg_n_0_[0][13] ,\IF_ID_reg_n_0_[0][12] ,\IF_ID_reg_n_0_[0][6] ,\IF_ID_reg_n_0_[0][5] ,\IF_ID_reg_n_0_[0][4] ,\IF_ID_reg_n_0_[0][3] ,\IF_ID_reg_n_0_[0][2] ,\IF_ID_reg_n_0_[0][0] }),
        .reg_out_10(reg_out_10),
        .reg_out_20(reg_out_20),
        .registers_reg_r1_0_31_0_5_i_6(\MEM_WB_reg[1]_tristate_oe_n_0_[2] ),
        .registers_reg_r1_0_31_0_5_i_6_0(\MEM_WB_reg[0]_tristate_oe_n_0_[2] ),
        .rst_IBUF(rst_IBUF),
        .temp1(temp1));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ID_EX[1]_tristate_oe[3]_i_1 
       (.I0(ID_n_32),
        .I1(\IF_ID_register_reg[0]_tristate_oe_n_0_[1] ),
        .I2(\IF_ID_register_reg[0]_tristate_oe_n_0_[2] ),
        .I3(\IF_ID_register_reg[0]_tristate_oe_n_0_[4] ),
        .I4(\IF_ID_register_reg[0]_tristate_oe_n_0_[3] ),
        .O(\ID_EX[1]_tristate_oe[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ID_EX[2]_tristate_oe[3]_i_1 
       (.I0(ID_n_66),
        .I1(\IF_ID_register_reg[1]_tristate_oe_n_0_[1] ),
        .I2(\IF_ID_register_reg[1]_tristate_oe_n_0_[2] ),
        .I3(\IF_ID_register_reg[1]_tristate_oe_n_0_[4] ),
        .I4(\IF_ID_register_reg[1]_tristate_oe_n_0_[3] ),
        .O(\ID_EX[2]_tristate_oe[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX[4]_tristate_oe[0]_i_1 
       (.I0(\IF_ID_reg[1]_tristate_oe_n_0_[0] ),
        .I1(\ID_EX_register_reg[0]_tristate_oe[0]_0 ),
        .O(\ID_EX[4]_tristate_oe[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX[4]_tristate_oe[1]_i_1 
       (.I0(\IF_ID_reg[1]_tristate_oe_n_0_[1] ),
        .I1(\ID_EX_register_reg[0]_tristate_oe[0]_0 ),
        .O(\ID_EX[4]_tristate_oe[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX[4]_tristate_oe[2]_i_1 
       (.I0(\IF_ID_reg[1]_tristate_oe_n_0_[2] ),
        .I1(\ID_EX_register_reg[0]_tristate_oe[0]_0 ),
        .O(\ID_EX[4]_tristate_oe[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX[4]_tristate_oe[3]_i_1 
       (.I0(\IF_ID_reg[1]_tristate_oe_n_0_[3] ),
        .I1(\ID_EX_register_reg[0]_tristate_oe[0]_0 ),
        .O(\ID_EX[4]_tristate_oe[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_CSR_tristate_oe_reg[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(ADDR_Misallign),
        .Q(ID_EX_CSR[10]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_CSR_tristate_oe_reg[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(ID_n_73),
        .Q(ID_EX_CSR[11]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_CSR_tristate_oe_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(IF_ID_CSR[2]),
        .Q(ID_EX_CSR[1]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_CSR_tristate_oe_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg_n_0_[3] ),
        .Q(ID_EX_CSR[2]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_CSR_tristate_oe_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg_n_0_[4] ),
        .Q(ID_EX_CSR[3]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_CSR_tristate_oe_reg[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(I_or_E_wire),
        .Q(\ID_EX_CSR_tristate_oe_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_CSR_tristate_oe_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(ID_n_81),
        .Q(ID_EX_CSR[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_CSR_tristate_oe_reg[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(ID_n_80),
        .Q(ID_EX_CSR[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_CSR_tristate_oe_reg[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(ID_n_79),
        .Q(ID_EX_CSR[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX_ctrl[0]_i_1 
       (.I0(\IF_ID_reg_n_0_[0][2] ),
        .I1(\control/EX_res_select0 ),
        .O(\ID_EX_ctrl_wire[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX_ctrl[10]_i_1 
       (.I0(\ID_EX_ctrl[10]_i_2_n_0 ),
        .I1(\control/EX_res_select0 ),
        .O(\ID_EX_ctrl_wire[11]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \ID_EX_ctrl[10]_i_2 
       (.I0(\IF_ID_reg_n_0_[0][6] ),
        .I1(\IF_ID_reg_n_0_[0][4] ),
        .I2(\IF_ID_reg_n_0_[0][3] ),
        .O(\ID_EX_ctrl[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0007000000000000)) 
    \ID_EX_ctrl[11]_i_1 
       (.I0(\IF_ID_reg_n_0_[0][14] ),
        .I1(\IF_ID_reg_n_0_[0][5] ),
        .I2(\IF_ID_reg_n_0_[0][13] ),
        .I3(\IF_ID_reg_n_0_[0][12] ),
        .I4(\ID_EX_ctrl[11]_i_2_n_0 ),
        .I5(\ID_EX_ctrl[3]_i_2_n_0 ),
        .O(\ID_EX_ctrl_wire[12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ID_EX_ctrl[11]_i_2 
       (.I0(\IF_ID_reg_n_0_[0][3] ),
        .I1(\IF_ID_reg_n_0_[0][2] ),
        .O(\ID_EX_ctrl[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0700000000000000)) 
    \ID_EX_ctrl[12]_i_1 
       (.I0(\IF_ID_reg_n_0_[0][14] ),
        .I1(\IF_ID_reg_n_0_[0][5] ),
        .I2(\IF_ID_reg_n_0_[0][13] ),
        .I3(\IF_ID_reg_n_0_[0][12] ),
        .I4(\ID_EX_ctrl[11]_i_2_n_0 ),
        .I5(\ID_EX_ctrl[3]_i_2_n_0 ),
        .O(\ID_EX_ctrl_wire[13]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX_ctrl[1]_i_1 
       (.I0(\ID_EX_ctrl[1]_i_2_n_0 ),
        .I1(\ID_EX_ctrl[2]_tristate_oe_i_3_n_0 ),
        .O(\ID_EX_ctrl_wire[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ID_EX_ctrl[1]_i_2 
       (.I0(\IF_ID_reg_n_0_[0][4] ),
        .I1(\IF_ID_reg_n_0_[0][2] ),
        .O(\ID_EX_ctrl[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX_ctrl[2]_tristate_oe_i_1 
       (.I0(\ID_EX_ctrl[2]_tristate_oe_i_2_n_0 ),
        .I1(\ID_EX_ctrl[2]_tristate_oe_i_3_n_0 ),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    \ID_EX_ctrl[2]_tristate_oe_i_2 
       (.I0(\IF_ID_reg_n_0_[0][5] ),
        .I1(\IF_ID_reg_n_0_[0][4] ),
        .I2(\IF_ID_reg_n_0_[0][2] ),
        .I3(\IF_ID_reg_n_0_[0][6] ),
        .O(\ID_EX_ctrl[2]_tristate_oe_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800484C00044044)) 
    \ID_EX_ctrl[2]_tristate_oe_i_3 
       (.I0(\IF_ID_reg_n_0_[0][6] ),
        .I1(\ID_EX_ctrl[6]_i_2_n_0 ),
        .I2(\IF_ID_reg_n_0_[0][4] ),
        .I3(\IF_ID_reg_n_0_[0][2] ),
        .I4(\IF_ID_reg_n_0_[0][3] ),
        .I5(\IF_ID_reg_n_0_[0][5] ),
        .O(\ID_EX_ctrl[2]_tristate_oe_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0208)) 
    \ID_EX_ctrl[3]_i_1 
       (.I0(\ID_EX_ctrl[3]_i_2_n_0 ),
        .I1(\IF_ID_reg_n_0_[0][3] ),
        .I2(\IF_ID_reg_n_0_[0][2] ),
        .I3(\IF_ID_reg_n_0_[0][5] ),
        .O(\ID_EX_ctrl_wire[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ID_EX_ctrl[3]_i_2 
       (.I0(\IF_ID_reg_n_0_[0][4] ),
        .I1(select_control_unit),
        .I2(\IF_ID_reg_n_0_[0][0] ),
        .I3(\IF_ID_reg_n_0_[0][6] ),
        .O(\ID_EX_ctrl[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ID_EX_ctrl[4]_i_1 
       (.I0(\IF_ID_reg_n_0_[0][5] ),
        .I1(\IF_ID_reg_n_0_[0][2] ),
        .I2(\IF_ID_reg_n_0_[0][6] ),
        .I3(\IF_ID_reg_n_0_[0][0] ),
        .I4(select_control_unit),
        .I5(\IF_ID_reg_n_0_[0][4] ),
        .O(\ID_EX_ctrl_wire[4]_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX_ctrl[5]_tristate_oe_i_1 
       (.I0(\ID_EX_ctrl[5]_tristate_oe_i_2_n_0 ),
        .I1(\ID_EX_ctrl_wire[6]_0 ),
        .O(\ID_EX_ctrl_wire[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ID_EX_ctrl[5]_tristate_oe_i_2 
       (.I0(\IF_ID_reg_n_0_[0][4] ),
        .I1(\IF_ID_reg_n_0_[0][2] ),
        .O(\ID_EX_ctrl[5]_tristate_oe_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A2000002020202A)) 
    \ID_EX_ctrl[6]_i_1 
       (.I0(\ID_EX_ctrl[6]_i_2_n_0 ),
        .I1(\IF_ID_reg_n_0_[0][3] ),
        .I2(\IF_ID_reg_n_0_[0][4] ),
        .I3(\IF_ID_reg_n_0_[0][2] ),
        .I4(\IF_ID_reg_n_0_[0][5] ),
        .I5(\IF_ID_reg_n_0_[0][6] ),
        .O(\ID_EX_ctrl_wire[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX_ctrl[6]_i_2 
       (.I0(select_control_unit),
        .I1(\IF_ID_reg_n_0_[0][0] ),
        .O(\ID_EX_ctrl[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX_ctrl[7]_tristate_oe_i_1 
       (.I0(\ID_EX_ctrl[7]_tristate_oe_i_2_n_0 ),
        .I1(\control/EX_res_select0 ),
        .O(p_1_in_10));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hF5DF55DF)) 
    \ID_EX_ctrl[7]_tristate_oe_i_2 
       (.I0(\IF_ID_reg_n_0_[0][5] ),
        .I1(\IF_ID_reg_n_0_[0][2] ),
        .I2(\IF_ID_reg_n_0_[0][4] ),
        .I3(\IF_ID_reg_n_0_[0][6] ),
        .I4(\IF_ID_reg_n_0_[0][14] ),
        .O(\ID_EX_ctrl[7]_tristate_oe_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A2200002022202A)) 
    \ID_EX_ctrl[7]_tristate_oe_i_3 
       (.I0(\ID_EX_ctrl[6]_i_2_n_0 ),
        .I1(\IF_ID_reg_n_0_[0][3] ),
        .I2(\IF_ID_reg_n_0_[0][4] ),
        .I3(\IF_ID_reg_n_0_[0][2] ),
        .I4(\IF_ID_reg_n_0_[0][5] ),
        .I5(\IF_ID_reg_n_0_[0][6] ),
        .O(\control/EX_res_select0 ));
  LUT6 #(
    .INIT(64'h0000B00000000000)) 
    \ID_EX_ctrl[8]_i_1 
       (.I0(\IF_ID_reg_n_0_[0][2] ),
        .I1(\IF_ID_reg_n_0_[0][3] ),
        .I2(\IF_ID_reg_n_0_[0][5] ),
        .I3(\IF_ID_reg_n_0_[0][6] ),
        .I4(\IF_ID_reg_n_0_[0][4] ),
        .I5(\ID_EX_ctrl[6]_i_2_n_0 ),
        .O(\ID_EX_ctrl_wire[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \ID_EX_ctrl[9]_i_1 
       (.I0(\IF_ID_reg_n_0_[0][5] ),
        .I1(\IF_ID_reg_n_0_[0][0] ),
        .I2(\ID_EX_ctrl[9]_i_2_n_0 ),
        .I3(EX_n_108),
        .I4(select_control_unit),
        .O(\ID_EX_ctrl_wire[10]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ID_EX_ctrl[9]_i_2 
       (.I0(\IF_ID_reg_n_0_[0][16] ),
        .I1(\IF_ID_reg_n_0_[0][17] ),
        .I2(\IF_ID_reg_n_0_[0][13] ),
        .I3(\IF_ID_reg_n_0_[0][15] ),
        .I4(\IF_ID_reg_n_0_[0][19] ),
        .I5(\IF_ID_reg_n_0_[0][18] ),
        .O(\ID_EX_ctrl[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[0]_11 ),
        .Q(\ID_EX_ctrl_reg_n_0_[0] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[11]_12 ),
        .Q(\ID_EX_ctrl_reg_n_0_[10] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[12]_3 ),
        .Q(B),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[13]_2 ),
        .Q(H),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[1]_8 ),
        .Q(\ID_EX_ctrl_reg_n_0_[1] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[2]_tristate_oe 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(p_4_in),
        .Q(\ID_EX_ctrl_reg[2]_tristate_oe_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[3]_4 ),
        .Q(mem_write_ctrl),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[4]_5 ),
        .Q(mem_read_ctrl),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[5]_tristate_oe 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[5]_9 ),
        .Q(\ID_EX_ctrl_reg[5]_tristate_oe_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[6]_0 ),
        .Q(\ID_EX_ctrl_reg[6]__0 ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[7]_tristate_oe 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(p_1_in_10),
        .Q(\ID_EX_ctrl_reg[7]_tristate_oe_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[8]_1 ),
        .Q(\ID_EX_ctrl_reg_n_0_[8] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_ctrl_reg[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_ctrl_wire[10]_7 ),
        .Q(\ID_EX_ctrl_reg_n_0_[9] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg_n_0_[0][0] ),
        .Q(\ID_EX_reg_n_0_[0][0] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg_n_0_[0][12] ),
        .Q(\ID_EX_reg_n_0_[0][12] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg_n_0_[0][13] ),
        .Q(\ID_EX_reg_n_0_[0][13] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg_n_0_[0][14] ),
        .Q(p_0_in_16),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[0]_15 [25]),
        .Q(\ID_EX_reg_n_0_[0][25] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[0]_15 [26]),
        .Q(\ID_EX_reg_n_0_[0][26] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[0]_15 [27]),
        .Q(\ID_EX_reg_n_0_[0][27] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[0]_15 [28]),
        .Q(\ID_EX_reg_n_0_[0][28] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[0]_15 [29]),
        .Q(\ID_EX_reg_n_0_[0][29] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg_n_0_[0][2] ),
        .Q(\ID_EX_reg_n_0_[0][2] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[0]_15 [30]),
        .Q(\ID_EX_reg_n_0_[0][30] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[0]_15 [31]),
        .Q(\ID_EX_reg_n_0_[0][31] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg_n_0_[0][3] ),
        .Q(\ID_EX_reg_n_0_[0][3] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg_n_0_[0][4] ),
        .Q(\ID_EX_reg_n_0_[0][4] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg_n_0_[0][5] ),
        .Q(\ID_EX_reg_n_0_[0][5] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[0][6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg_n_0_[0][6] ),
        .Q(\ID_EX_reg_n_0_[0][6] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[0]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[0] ),
        .R(\ID_EX[1]_tristate_oe[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[10]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[10] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[11]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[11] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[12]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[12] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[13]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[13] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[14]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[14] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[15]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[15] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[16]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[16] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[17]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[17] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[18]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[18] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[19]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[19] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[1]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[1] ),
        .R(\ID_EX[1]_tristate_oe[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[20]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[20] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[21]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[21] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[22]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[22] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[23]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[23] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[24]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[24] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[25]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[25] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[26]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[26] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[27]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[27] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[28]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[28] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[29]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[29] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[2]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[2] ),
        .R(\ID_EX[1]_tristate_oe[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[30]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[30] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[31]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[31] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[3]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[3] ),
        .R(\ID_EX[1]_tristate_oe[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[4]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[4] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[5]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[5] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[6]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[6] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[7]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[7] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[8]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[8] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[1]_tristate_oe[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_10[9]),
        .Q(\ID_EX_reg[1]_tristate_oe_n_0_[9] ),
        .R(ID_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[0]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[0] ),
        .R(\ID_EX[2]_tristate_oe[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[10]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[10] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[11]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[11] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[12]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[12] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[13]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[13] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[14]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[14] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[15]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[15] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[16]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[16] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[17]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[17] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[18]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[18] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[19]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[19] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[1]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[1] ),
        .R(\ID_EX[2]_tristate_oe[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[20]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[20] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[21]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[21] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[22]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[22] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[23]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[23] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[24]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[24] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[25]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[25] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[26]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[26] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[27]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[27] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[28]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[28] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[29]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[29] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[2]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[2] ),
        .R(\ID_EX[2]_tristate_oe[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[30]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[30] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[31]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[31] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[3]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[3] ),
        .R(\ID_EX[2]_tristate_oe[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[4]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[4] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[5]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[5] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[6]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[6] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[7]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[7] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[8]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[8] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[2]_tristate_oe[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(reg_out_20[9]),
        .Q(\ID_EX_reg[2]_tristate_oe_n_0_[9] ),
        .R(ID_n_76));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [0]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [10]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[10] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [11]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[11] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [12]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[12] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [13]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[13] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [14]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[14] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [15]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[15] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [16]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[16] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [17]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[17] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [18]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[18] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [19]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[19] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [1]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [20]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[20] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [21]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[21] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [22]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[22] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [23]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[23] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [24]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[24] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [25]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[25] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [26]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[26] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [27]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[27] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [28]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[28] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [29]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[29] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [2]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [30]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[30] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [31]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[31] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [3]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [4]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[4] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [5]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[5] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [6]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[6] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [7]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[7] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [8]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[8] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[3]_tristate_oe[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_wire[3]_14 [9]),
        .Q(\ID_EX_reg[3]_tristate_oe_n_0_[9] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX[4]_tristate_oe[0]_i_1_n_0 ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[10] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[10] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[11] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[11] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[12] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[12] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[13] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[13] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[14] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[14] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[15] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[15] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[16] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[16] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[17] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[17] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[18] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[18] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[19] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[19] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX[4]_tristate_oe[1]_i_1_n_0 ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[20] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[20] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[21] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[21] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[22] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[22] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[23] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[23] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[24] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[24] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[25] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[25] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[26] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[26] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[27] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[27] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[28] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[28] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[29] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[29] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX[4]_tristate_oe[2]_i_1_n_0 ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[30] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[30] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[31] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[31] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX[4]_tristate_oe[3]_i_1_n_0 ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[4] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[4] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[5] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[5] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[6] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[6] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[7] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[7] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[8] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[8] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_reg[4]_tristate_oe[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_reg[1]_tristate_oe_n_0_[9] ),
        .Q(\ID_EX_reg[4]_tristate_oe_n_0_[9] ),
        .R(ID_EX_ctrl));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_EX_register[2]_tristate_oe[0]_i_1 
       (.I0(\IF_ID_register_reg[2]_tristate_oe_n_0_[0] ),
        .I1(\ID_EX_register_reg[0]_tristate_oe[0]_0 ),
        .O(\ID_EX_register[2]_tristate_oe[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[0]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(ID_n_32),
        .Q(\ID_EX_register_reg[0]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[0]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[0]_tristate_oe_n_0_[1] ),
        .Q(\ID_EX_register_reg[0]_tristate_oe_n_0_[1] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[0]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[0]_tristate_oe_n_0_[2] ),
        .Q(\ID_EX_register_reg[0]_tristate_oe_n_0_[2] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[0]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[0]_tristate_oe_n_0_[3] ),
        .Q(\ID_EX_register_reg[0]_tristate_oe_n_0_[3] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[0]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[0]_tristate_oe_n_0_[4] ),
        .Q(\ID_EX_register_reg[0]_tristate_oe_n_0_[4] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[1]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(ID_n_66),
        .Q(\ID_EX_register_reg[1]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[1]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[1]_tristate_oe_n_0_[1] ),
        .Q(\ID_EX_register_reg[1]_tristate_oe_n_0_[1] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[1]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[1]_tristate_oe_n_0_[2] ),
        .Q(\ID_EX_register_reg[1]_tristate_oe_n_0_[2] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[1]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[1]_tristate_oe_n_0_[3] ),
        .Q(\ID_EX_register_reg[1]_tristate_oe_n_0_[3] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[1]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[1]_tristate_oe_n_0_[4] ),
        .Q(\ID_EX_register_reg[1]_tristate_oe_n_0_[4] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[2]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_register[2]_tristate_oe[0]_i_1_n_0 ),
        .Q(\ID_EX_register_reg[2]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[2]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[2]_tristate_oe_n_0_[1] ),
        .Q(\ID_EX_register_reg[2]_tristate_oe_n_0_[1] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[2]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[2]_tristate_oe_n_0_[2] ),
        .Q(\ID_EX_register_reg[2]_tristate_oe_n_0_[2] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[2]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[2]_tristate_oe_n_0_[3] ),
        .Q(\ID_EX_register_reg[2]_tristate_oe_n_0_[3] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \ID_EX_register_reg[2]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_register_reg[2]_tristate_oe_n_0_[4] ),
        .Q(\ID_EX_register_reg[2]_tristate_oe_n_0_[4] ),
        .R(ID_EX_ctrl));
  IF IF
       (.ALU_SEL(ALU_SEL),
        .Branch_taken(Branch_taken),
        .CO(\EX_MEM_tristate_oe_reg[31]_i_15_n_0 ),
        .D(p_1_in_0),
        .E(select_control_unit),
        .\EX_MEM_tristate_oe[0]_i_12 (\ID_EX_ctrl_reg[7]_tristate_oe_n_0 ),
        .\EX_MEM_tristate_oe[0]_i_16_0 (\EX_MEM_tristate_oe[3]_i_58_n_0 ),
        .\EX_MEM_tristate_oe[0]_i_16_1 (\EX_MEM_tristate_oe[2]_i_36_n_0 ),
        .\EX_MEM_tristate_oe[0]_i_6_0 (\EX_MEM_tristate_oe[31]_i_14_n_0 ),
        .\EX_MEM_tristate_oe[13]_i_5 (\EX_MEM_tristate_oe_reg[11]_i_9_n_0 ),
        .\EX_MEM_tristate_oe[14]_i_11_0 (\EX_MEM_tristate_oe[15]_i_24_n_0 ),
        .\EX_MEM_tristate_oe[14]_i_21_0 (IF_n_178),
        .\EX_MEM_tristate_oe[14]_i_23_0 (IF_n_194),
        .\EX_MEM_tristate_oe[14]_i_7 (\ID_EX_reg[3]_tristate_oe_n_0_[14] ),
        .\EX_MEM_tristate_oe[14]_i_7_0 (EX_n_178),
        .\EX_MEM_tristate_oe[14]_i_9 (\EX_MEM_tristate_oe[15]_i_22_n_0 ),
        .\EX_MEM_tristate_oe[15]_i_21_0 (IF_n_173),
        .\EX_MEM_tristate_oe[15]_i_22 (IF_n_193),
        .\EX_MEM_tristate_oe[15]_i_7 (\ID_EX_reg[3]_tristate_oe_n_0_[15] ),
        .\EX_MEM_tristate_oe[15]_i_7_0 (EX_n_179),
        .\EX_MEM_tristate_oe[16]_i_10 (\EX_MEM_tristate_oe[16]_i_35_n_0 ),
        .\EX_MEM_tristate_oe[16]_i_13 (\EX_MEM_tristate_oe[16]_i_40_n_0 ),
        .\EX_MEM_tristate_oe[16]_i_13_0 (\EX_MEM_tristate_oe[21]_i_24_n_0 ),
        .\EX_MEM_tristate_oe[16]_i_13_1 (\EX_MEM_tristate_oe[19]_i_33_n_0 ),
        .\EX_MEM_tristate_oe[16]_i_13_2 (\EX_MEM_tristate_oe[22]_i_54_n_0 ),
        .\EX_MEM_tristate_oe[16]_i_27_0 (IF_n_177),
        .\EX_MEM_tristate_oe[16]_i_34_0 (IF_n_105),
        .\EX_MEM_tristate_oe[16]_i_35 (IF_n_189),
        .\EX_MEM_tristate_oe[16]_i_7 (\ID_EX_reg[3]_tristate_oe_n_0_[16] ),
        .\EX_MEM_tristate_oe[16]_i_7_0 (EX_n_180),
        .\EX_MEM_tristate_oe[17]_i_6_0 (Result[17]),
        .\EX_MEM_tristate_oe[18]_i_10 (\EX_MEM_tristate_oe[22]_i_50_n_0 ),
        .\EX_MEM_tristate_oe[18]_i_10_0 (\EX_MEM_tristate_oe[22]_i_52_n_0 ),
        .\EX_MEM_tristate_oe[18]_i_22_0 (IF_n_106),
        .\EX_MEM_tristate_oe[18]_i_7 (\ID_EX_reg[3]_tristate_oe_n_0_[18] ),
        .\EX_MEM_tristate_oe[18]_i_7_0 (EX_n_181),
        .\EX_MEM_tristate_oe[19]_i_28_0 (IF_n_156),
        .\EX_MEM_tristate_oe[19]_i_7 (\ID_EX_reg[3]_tristate_oe_n_0_[19] ),
        .\EX_MEM_tristate_oe[19]_i_7_0 (EX_n_182),
        .\EX_MEM_tristate_oe[1]_i_7_0 (\EX_MEM_tristate_oe[1]_i_17_n_0 ),
        .\EX_MEM_tristate_oe[20]_i_10_0 (IF_n_166),
        .\EX_MEM_tristate_oe[20]_i_3 (IF_n_93),
        .\EX_MEM_tristate_oe[20]_i_3_0 (IF_n_98),
        .\EX_MEM_tristate_oe[20]_i_3_1 (IF_n_99),
        .\EX_MEM_tristate_oe[20]_i_3_2 (IF_n_100),
        .\EX_MEM_tristate_oe[20]_i_3_3 (IF_n_101),
        .\EX_MEM_tristate_oe[20]_i_3_4 (IF_n_102),
        .\EX_MEM_tristate_oe[20]_i_3_5 (IF_n_109),
        .\EX_MEM_tristate_oe[20]_i_3_6 (IF_n_110),
        .\EX_MEM_tristate_oe[20]_i_3_7 (IF_n_111),
        .\EX_MEM_tristate_oe[20]_i_4 (\ID_EX_reg[3]_tristate_oe_n_0_[20] ),
        .\EX_MEM_tristate_oe[20]_i_4_0 (EX_n_183),
        .\EX_MEM_tristate_oe[21]_i_23_0 (IF_n_103),
        .\EX_MEM_tristate_oe[21]_i_7 (\ID_EX_reg[3]_tristate_oe_n_0_[21] ),
        .\EX_MEM_tristate_oe[21]_i_7_0 (EX_n_184),
        .\EX_MEM_tristate_oe[22]_i_15 (\ID_EX_reg[3]_tristate_oe_n_0_[17] ),
        .\EX_MEM_tristate_oe[22]_i_15_0 (\ID_EX_reg[3]_tristate_oe_n_0_[28] ),
        .\EX_MEM_tristate_oe[22]_i_26_0 ({\alu/data13 [24:22],\alu/data13 [13]}),
        .\EX_MEM_tristate_oe[22]_i_26_1 (IF_n_217),
        .\EX_MEM_tristate_oe[22]_i_34 (\ID_EX_reg[3]_tristate_oe_n_0_[22] ),
        .\EX_MEM_tristate_oe[22]_i_34_0 (EX_n_185),
        .\EX_MEM_tristate_oe[22]_i_45_0 (IF_n_180),
        .\EX_MEM_tristate_oe[22]_i_48 (\ID_EX_reg[3]_tristate_oe_n_0_[29] ),
        .\EX_MEM_tristate_oe[22]_i_48_0 (EX_n_190),
        .\EX_MEM_tristate_oe[22]_i_5 (\EX_MEM_tristate_oe[22]_i_38_n_0 ),
        .\EX_MEM_tristate_oe[22]_i_52 (IF_n_208),
        .\EX_MEM_tristate_oe[22]_i_54 (IF_n_209),
        .\EX_MEM_tristate_oe[22]_i_8_0 ({\alu/data7 [22],\alu/data7 [20],\alu/data7 [17],\alu/data7 [1:0]}),
        .\EX_MEM_tristate_oe[23]_i_11 (\ID_EX_reg[3]_tristate_oe_n_0_[23] ),
        .\EX_MEM_tristate_oe[23]_i_11_0 (EX_n_186),
        .\EX_MEM_tristate_oe[24]_i_11 (\ID_EX_reg[3]_tristate_oe_n_0_[24] ),
        .\EX_MEM_tristate_oe[28]_i_2 (\EX_MEM_tristate_oe[28]_i_17_n_0 ),
        .\EX_MEM_tristate_oe[28]_i_28_0 (IF_n_113),
        .\EX_MEM_tristate_oe[29]_i_2 (\EX_MEM_tristate_oe[29]_i_17_n_0 ),
        .\EX_MEM_tristate_oe[29]_i_23_0 (IF_n_117),
        .\EX_MEM_tristate_oe[29]_i_7 (\EX_MEM_tristate_oe[3]_i_62_n_0 ),
        .\EX_MEM_tristate_oe[29]_i_7_0 (\EX_MEM_tristate_oe[29]_i_22_n_0 ),
        .\EX_MEM_tristate_oe[2]_i_34_0 (IF_n_184),
        .\EX_MEM_tristate_oe[2]_i_37_0 (IF_n_185),
        .\EX_MEM_tristate_oe[2]_i_39_0 (IF_n_115),
        .\EX_MEM_tristate_oe[30]_i_11 (\ID_EX_reg[3]_tristate_oe_n_0_[30] ),
        .\EX_MEM_tristate_oe[30]_i_11_0 (\EX_MEM_tristate_oe[20]_i_23_n_0 ),
        .\EX_MEM_tristate_oe[30]_i_11_1 (EX_n_164),
        .\EX_MEM_tristate_oe[30]_i_11_2 (EX_n_111),
        .\EX_MEM_tristate_oe[30]_i_11_3 (EX_n_191),
        .\EX_MEM_tristate_oe[30]_i_2 (\EX_MEM_tristate_oe[30]_i_12_n_0 ),
        .\EX_MEM_tristate_oe[31]_i_3 ({\alu/data13 [31:28],\alu/data13 [1]}),
        .\EX_MEM_tristate_oe[3]_i_11 (IF_n_112),
        .\EX_MEM_tristate_oe[3]_i_22 ({\ID_EX_reg[3]_tristate_oe_n_0_[3] ,\ID_EX_reg[3]_tristate_oe_n_0_[2] ,\ID_EX_reg[3]_tristate_oe_n_0_[1] ,\ID_EX_reg[3]_tristate_oe_n_0_[0] }),
        .\EX_MEM_tristate_oe[3]_i_36 (IF_n_153),
        .\EX_MEM_tristate_oe[3]_i_36_0 (IF_n_176),
        .\EX_MEM_tristate_oe[3]_i_38 (IF_n_175),
        .\EX_MEM_tristate_oe[3]_i_54_0 (IF_n_182),
        .\EX_MEM_tristate_oe[3]_i_55_0 (IF_n_187),
        .\EX_MEM_tristate_oe[3]_i_56_0 (IF_n_186),
        .\EX_MEM_tristate_oe[3]_i_58 (IF_n_181),
        .\EX_MEM_tristate_oe[3]_i_59 (IF_n_188),
        .\EX_MEM_tristate_oe[3]_i_6 (IF_n_167),
        .\EX_MEM_tristate_oe[4]_i_14 (\EX_MEM_tristate_oe[22]_i_49_n_0 ),
        .\EX_MEM_tristate_oe[4]_i_14_0 (\EX_MEM_tristate_oe[22]_i_48_n_0 ),
        .\EX_MEM_tristate_oe[4]_i_14_1 (\EX_MEM_tristate_oe[22]_i_47_n_0 ),
        .\EX_MEM_tristate_oe[5]_i_21_0 (IF_n_171),
        .\EX_MEM_tristate_oe[6]_i_21_0 (IF_n_172),
        .\EX_MEM_tristate_oe[7]_i_11_0 (\EX_MEM_tristate_oe[11]_i_36_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_11_1 (\EX_MEM_tristate_oe[9]_i_22_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_11_2 (\EX_MEM_tristate_oe[11]_i_35_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_11_3 (\EX_MEM_tristate_oe[11]_i_34_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_11_4 (\EX_MEM_tristate_oe[3]_i_63_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_21_0 (IF_n_174),
        .\EX_MEM_tristate_oe[7]_i_9 (\EX_MEM_tristate_oe[3]_i_59_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_9_0 (\EX_MEM_tristate_oe[11]_i_32_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_9_1 (\EX_MEM_tristate_oe[3]_i_57_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_9_2 (\EX_MEM_tristate_oe[11]_i_33_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_9_3 (\EX_MEM_tristate_oe[11]_i_31_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_9_4 (\EX_MEM_tristate_oe[3]_i_53_n_0 ),
        .\EX_MEM_tristate_oe[7]_i_9_5 (\EX_MEM_tristate_oe[14]_i_22_n_0 ),
        .\EX_MEM_tristate_oe[8]_i_26_0 (IF_n_179),
        .\EX_MEM_tristate_oe[8]_i_4 (\EX_MEM_tristate_oe[9]_i_21_n_0 ),
        .\EX_MEM_tristate_oe_reg[14] (\EX_MEM_tristate_oe[14]_i_9_n_0 ),
        .\EX_MEM_tristate_oe_reg[15] (\EX_MEM_tristate_oe[15]_i_9_n_0 ),
        .\EX_MEM_tristate_oe_reg[16] (\EX_MEM_tristate_oe[16]_i_10_n_0 ),
        .\EX_MEM_tristate_oe_reg[17] (\EX_MEM_tristate_oe[3]_i_8_n_0 ),
        .\EX_MEM_tristate_oe_reg[18] (\EX_MEM_tristate_oe[18]_i_9_n_0 ),
        .\EX_MEM_tristate_oe_reg[19] (\EX_MEM_tristate_oe[19]_i_10_n_0 ),
        .\EX_MEM_tristate_oe_reg[21] (\EX_MEM_tristate_oe[21]_i_9_n_0 ),
        .\EX_MEM_tristate_oe_reg[31]_i_12 (IF_n_168),
        .ForwardA1(\Forwarding_unit/ForwardA1 ),
        .\ID_EX_ctrl_reg[7]_tristate_oe (IF_n_162),
        .\ID_EX_reg[3]_tristate_oe[0] (IF_n_158),
        .\ID_EX_reg[3]_tristate_oe[14] (IF_n_131),
        .\ID_EX_reg[3]_tristate_oe[15] (IF_n_146),
        .\ID_EX_reg[3]_tristate_oe[16] (IF_n_147),
        .\ID_EX_reg[3]_tristate_oe[18] (IF_n_148),
        .\ID_EX_reg[3]_tristate_oe[19] (IF_n_149),
        .\ID_EX_reg[3]_tristate_oe[1] (IF_n_159),
        .\ID_EX_reg[3]_tristate_oe[20] (IF_n_118),
        .\ID_EX_reg[3]_tristate_oe[21] (IF_n_150),
        .\ID_EX_reg[3]_tristate_oe[22] (IF_n_108),
        .\ID_EX_reg[3]_tristate_oe[23] (IF_n_151),
        .\ID_EX_reg[3]_tristate_oe[24] (IF_n_114),
        .\ID_EX_reg[3]_tristate_oe[24]_0 (IF_n_152),
        .\ID_EX_reg[3]_tristate_oe[26] (IF_n_107),
        .\ID_EX_reg[3]_tristate_oe[2] (IF_n_160),
        .\ID_EX_reg[3]_tristate_oe[30] (target_pc0),
        .\ID_EX_reg[3]_tristate_oe[30]_0 ({inp_B_final[30:28],inp_B_final[24:14]}),
        .\ID_EX_reg[3]_tristate_oe[31] (IF_n_210),
        .\ID_EX_reg[3]_tristate_oe[3] (IF_n_161),
        .\ID_EX_reg[3]_tristate_oe[4] (IF_n_183),
        .\ID_EX_reg[3]_tristate_oe[4]_0 (IF_n_215),
        .\ID_EX_reg[3]_tristate_oe[5] (IF_n_127),
        .\ID_EX_reg[3]_tristate_oe[6] (IF_n_128),
        .\ID_EX_reg[3]_tristate_oe[7] (IF_n_129),
        .\ID_EX_reg[3]_tristate_oe[8] (IF_n_130),
        .\ID_EX_reg[4]_tristate_oe[22] (IF_n_211),
        .\ID_EX_reg[4]_tristate_oe[23] (IF_n_126),
        .\ID_EX_reg[4]_tristate_oe[24] (IF_n_201),
        .\ID_EX_reg[4]_tristate_oe[24]_0 (IF_n_206),
        .\ID_EX_reg[4]_tristate_oe[25] (IF_n_192),
        .\ID_EX_reg[4]_tristate_oe[25]_0 (IF_n_195),
        .\ID_EX_reg[4]_tristate_oe[26] (IF_n_200),
        .\ID_EX_reg[4]_tristate_oe[26]_0 (IF_n_205),
        .\ID_EX_reg[4]_tristate_oe[26]_1 (IF_n_207),
        .\ID_EX_reg[4]_tristate_oe[27] (IF_n_155),
        .\ID_EX_reg[4]_tristate_oe[27]_0 (IF_n_190),
        .\ID_EX_reg[4]_tristate_oe[27]_1 (IF_n_196),
        .\ID_EX_reg[4]_tristate_oe[28] (IF_n_154),
        .\ID_EX_reg[4]_tristate_oe[28]_0 (IF_n_197),
        .\ID_EX_reg[4]_tristate_oe[28]_1 (IF_n_204),
        .\ID_EX_reg[4]_tristate_oe[28]_2 (IF_n_214),
        .\ID_EX_reg[4]_tristate_oe[29] (IF_n_191),
        .\ID_EX_reg[4]_tristate_oe[29]_0 (IF_n_213),
        .\ID_EX_reg[4]_tristate_oe[2] (IF_n_157),
        .\ID_EX_reg[4]_tristate_oe[30] ({inp_A_final[30],inp_A_final[28],inp_A_final[24],inp_A_final[22],inp_A_final[20],inp_A_final[17:16]}),
        .\ID_EX_reg[4]_tristate_oe[30]_0 (IF_n_199),
        .\ID_EX_reg[4]_tristate_oe[30]_1 (IF_n_202),
        .\ID_EX_reg[4]_tristate_oe[30]_2 (IF_n_203),
        .\ID_EX_reg[4]_tristate_oe[30]_3 (IF_n_216),
        .\ID_EX_reg[4]_tristate_oe[31] (IF_n_104),
        .\ID_EX_reg[4]_tristate_oe[31]_0 (IF_n_116),
        .\ID_EX_reg[4]_tristate_oe[31]_1 (IF_n_169),
        .\ID_EX_reg[4]_tristate_oe[31]_2 (IF_n_198),
        .\ID_EX_reg[4]_tristate_oe[5] (IF_n_212),
        .O(\alu/data7 [30]),
        .Q({\IF_ID_wire[1]_13 [31:14],instr_addr,Q,\IF_ID_wire[1]_13 [1:0]}),
        .Result_1_0(Result_1_0),
        .clk1_BUFG(clk1_BUFG),
        .data2({\alu/data2 [31],\alu/data2 [20],\alu/data2 [17],\alu/data2 [1:0]}),
        .\exception_intr_address_in_tristate_oe_reg[0] (\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .inp2({inp2[28],inp2[24],inp2[17]}),
        .inp_A_final({inp_A_final[31],inp_A_final[29],inp_A_final[27:25],inp_A_final[23],inp_A_final[21],inp_A_final[19:18],inp_A_final[15:0]}),
        .inp_B_final({inp_B_final[31],inp_B_final[27:25],inp_B_final[13:0]}),
        .\pc[19]_i_14_0 (\ID_EX_reg[1]_tristate_oe_n_0_[17] ),
        .\pc[19]_i_15_0 (\ID_EX_reg[1]_tristate_oe_n_0_[16] ),
        .\pc[23]_i_13_0 (\ID_EX_reg[1]_tristate_oe_n_0_[22] ),
        .\pc[23]_i_15_0 (\ID_EX_reg[1]_tristate_oe_n_0_[20] ),
        .\pc[27]_i_15_0 (\ID_EX_reg[1]_tristate_oe_n_0_[24] ),
        .\pc[31]_i_109_0 (\EX_MEM_tristate_oe[22]_i_42_n_0 ),
        .\pc[31]_i_109_1 (\EX_MEM_tristate_oe[29]_i_20_n_0 ),
        .\pc[31]_i_14_0 ({EX_MEM[30],EX_MEM[28],EX_MEM[24],EX_MEM[22],EX_MEM[20],EX_MEM[17:16]}),
        .\pc[31]_i_14_1 (\pc[31]_i_46_n_0 ),
        .\pc[31]_i_18_0 (\EX_MEM_tristate_oe[21]_i_8_n_0 ),
        .\pc[31]_i_18_1 (\EX_MEM_tristate_oe[21]_i_7_n_0 ),
        .\pc[31]_i_18_2 (\EX_MEM_tristate_oe[19]_i_8_n_0 ),
        .\pc[31]_i_18_3 (\EX_MEM_tristate_oe[19]_i_7_n_0 ),
        .\pc[31]_i_18_4 (\EX_MEM_tristate_oe[23]_i_6_n_0 ),
        .\pc[31]_i_18_5 (\EX_MEM_tristate_oe[23]_i_3_n_0 ),
        .\pc[31]_i_18_6 (\EX_MEM_tristate_oe[28]_i_5_n_0 ),
        .\pc[31]_i_19_0 (\EX_MEM_tristate_oe[30]_i_4_n_0 ),
        .\pc[31]_i_19_1 (\EX_MEM_tristate_oe[30]_i_3_n_0 ),
        .\pc[31]_i_19_2 (\EX_MEM_tristate_oe[26]_i_4_n_0 ),
        .\pc[31]_i_19_3 (\EX_MEM_tristate_oe[26]_i_3_n_0 ),
        .\pc[31]_i_19_4 (\EX_MEM_tristate_oe[24]_i_6_n_0 ),
        .\pc[31]_i_19_5 (\EX_MEM_tristate_oe[24]_i_3_n_0 ),
        .\pc[31]_i_19_6 (\EX_MEM_tristate_oe[29]_i_5_n_0 ),
        .\pc[31]_i_21_0 (\EX_MEM_tristate_oe[8]_i_8_n_0 ),
        .\pc[31]_i_21_1 (\EX_MEM_tristate_oe[8]_i_7_n_0 ),
        .\pc[31]_i_21_2 (\EX_MEM_tristate_oe[8]_i_3_n_0 ),
        .\pc[31]_i_21_3 (\EX_MEM_tristate_oe[5]_i_8_n_0 ),
        .\pc[31]_i_21_4 (\EX_MEM_tristate_oe[5]_i_7_n_0 ),
        .\pc[31]_i_21_5 (\EX_MEM_tristate_oe[5]_i_3_n_0 ),
        .\pc[31]_i_21_6 (\EX_MEM_tristate_oe[14]_i_8_n_0 ),
        .\pc[31]_i_21_7 (\EX_MEM_tristate_oe[14]_i_7_n_0 ),
        .\pc[31]_i_22_0 (\EX_MEM_tristate_oe[16]_i_8_n_0 ),
        .\pc[31]_i_22_1 (\EX_MEM_tristate_oe[16]_i_7_n_0 ),
        .\pc[31]_i_22_2 (\EX_MEM_tristate_oe[18]_i_8_n_0 ),
        .\pc[31]_i_22_3 (\EX_MEM_tristate_oe[18]_i_7_n_0 ),
        .\pc[31]_i_22_4 (\EX_MEM_tristate_oe[7]_i_8_n_0 ),
        .\pc[31]_i_22_5 (\EX_MEM_tristate_oe[7]_i_7_n_0 ),
        .\pc[31]_i_22_6 (\EX_MEM_tristate_oe[7]_i_3_n_0 ),
        .\pc[31]_i_23_0 (\EX_MEM_tristate_oe[6]_i_8_n_0 ),
        .\pc[31]_i_23_1 (\EX_MEM_tristate_oe[6]_i_7_n_0 ),
        .\pc[31]_i_23_2 (\EX_MEM_tristate_oe[6]_i_3_n_0 ),
        .\pc[31]_i_23_3 (\EX_MEM_tristate_oe[15]_i_8_n_0 ),
        .\pc[31]_i_23_4 (\EX_MEM_tristate_oe[15]_i_7_n_0 ),
        .\pc[31]_i_26_0 (\ID_EX_reg[1]_tristate_oe_n_0_[30] ),
        .\pc[31]_i_28_0 (\ID_EX_reg[1]_tristate_oe_n_0_[28] ),
        .\pc[31]_i_29_0 (\EX_MEM_tristate_oe[28]_i_8_n_0 ),
        .\pc[31]_i_29_1 (\EX_MEM_tristate_oe[3]_i_27_n_0 ),
        .\pc[31]_i_29_2 (\EX_MEM_tristate_oe[28]_i_9_n_0 ),
        .\pc[31]_i_29_3 (\EX_MEM_tristate_oe[28]_i_10_n_0 ),
        .\pc[31]_i_30_0 (\EX_MEM_tristate_oe[2]_i_14_n_0 ),
        .\pc[31]_i_30_1 (\EX_MEM_tristate_oe[20]_i_25_n_0 ),
        .\pc[31]_i_31_0 (\EX_MEM_tristate_oe[21]_i_12_n_0 ),
        .\pc[31]_i_31_1 (\EX_MEM_tristate_oe[21]_i_17_n_0 ),
        .\pc[31]_i_32_0 (\EX_MEM_tristate_oe[19]_i_18_n_0 ),
        .\pc[31]_i_32_1 (\EX_MEM_tristate_oe[19]_i_12_n_0 ),
        .\pc[31]_i_33_0 (\EX_MEM_tristate_oe[29]_i_8_n_0 ),
        .\pc[31]_i_33_1 (\EX_MEM_tristate_oe[29]_i_9_n_0 ),
        .\pc[31]_i_33_2 (\EX_MEM_tristate_oe[29]_i_10_n_0 ),
        .\pc[31]_i_34_0 (\EX_MEM_tristate_oe[22]_i_15_n_0 ),
        .\pc[31]_i_34_1 (\EX_MEM_tristate_oe[22]_i_14_n_0 ),
        .\pc[31]_i_34_2 (\EX_MEM_tristate_oe[22]_i_22_n_0 ),
        .\pc[31]_i_34_3 (\EX_MEM_tristate_oe[22]_i_16_n_0 ),
        .\pc[31]_i_35_0 (\EX_MEM_tristate_oe[31]_i_11_n_0 ),
        .\pc[31]_i_36_0 (\EX_MEM_tristate_oe[14]_i_17_n_0 ),
        .\pc[31]_i_36_1 (\EX_MEM_tristate_oe[14]_i_10_n_0 ),
        .\pc[31]_i_37_0 (\EX_MEM_tristate_oe[8]_i_18_n_0 ),
        .\pc[31]_i_37_1 (\EX_MEM_tristate_oe[8]_i_11_n_0 ),
        .\pc[31]_i_38_0 (\EX_MEM_tristate_oe[5]_i_17_n_0 ),
        .\pc[31]_i_38_1 (\EX_MEM_tristate_oe[5]_i_10_n_0 ),
        .\pc[31]_i_39_0 (\EX_MEM_tristate_oe[7]_i_17_n_0 ),
        .\pc[31]_i_39_1 (\EX_MEM_tristate_oe[7]_i_10_n_0 ),
        .\pc[31]_i_3_0 ({p_0_in_16,\ID_EX_reg_n_0_[0][13] ,\ID_EX_reg_n_0_[0][12] ,\ID_EX_reg_n_0_[0][5] ,\ID_EX_reg_n_0_[0][3] }),
        .\pc[31]_i_3_1 (\ID_EX_ctrl_reg_n_0_[0] ),
        .\pc[31]_i_40_0 (\EX_MEM_tristate_oe[16]_i_13_n_0 ),
        .\pc[31]_i_40_1 (\EX_MEM_tristate_oe[16]_i_18_n_0 ),
        .\pc[31]_i_41_0 (\EX_MEM_tristate_oe[18]_i_17_n_0 ),
        .\pc[31]_i_41_1 (\EX_MEM_tristate_oe[18]_i_10_n_0 ),
        .\pc[31]_i_42_0 (\EX_MEM_tristate_oe[15]_i_17_n_0 ),
        .\pc[31]_i_42_1 (\EX_MEM_tristate_oe[15]_i_10_n_0 ),
        .\pc[31]_i_43_0 (\EX_MEM_tristate_oe[6]_i_17_n_0 ),
        .\pc[31]_i_43_1 (\EX_MEM_tristate_oe[6]_i_10_n_0 ),
        .\pc[31]_i_50_0 (\EX_MEM_tristate_oe[23]_i_15_n_0 ),
        .\pc[31]_i_54_0 (\EX_MEM_tristate_oe[20]_i_20_n_0 ),
        .\pc[31]_i_54_1 (\EX_MEM_tristate_oe[21]_i_21_n_0 ),
        .\pc[31]_i_60_0 (\EX_MEM_tristate_oe[24]_i_15_n_0 ),
        .\pc[31]_i_65_0 (\EX_MEM_tristate_oe[22]_i_36_n_0 ),
        .\pc[31]_i_65_1 (\EX_MEM_tristate_oe[22]_i_37_n_0 ),
        .\pc[31]_i_66_0 (\EX_MEM_tristate_oe[3]_i_17_n_0 ),
        .\pc[31]_i_66_1 (\EX_MEM_tristate_oe[22]_i_35_n_0 ),
        .\pc[31]_i_66_2 (\EX_MEM_tristate_oe[22]_i_34_n_0 ),
        .\pc[31]_i_66_3 (\EX_MEM_tristate_oe[26]_i_19_n_0 ),
        .\pc[31]_i_69_0 (\EX_MEM_tristate_oe[31]_i_21_n_0 ),
        .\pc[31]_i_69_1 (\EX_MEM_tristate_oe[30]_i_16_n_0 ),
        .\pc[31]_i_70_0 (\EX_MEM_tristate_oe[14]_i_19_n_0 ),
        .\pc[31]_i_72_0 (\EX_MEM_tristate_oe[9]_i_19_n_0 ),
        .\pc[31]_i_74_0 (\EX_MEM_tristate_oe[5]_i_19_n_0 ),
        .\pc[31]_i_8_0 (\EX_MEM_tristate_oe[3]_i_2_n_0 ),
        .\pc[31]_i_8_1 (\EX_MEM_tristate_oe[3]_i_3_n_0 ),
        .\pc[31]_i_8_10 (\EX_MEM_tristate_oe[10]_i_2_n_0 ),
        .\pc[31]_i_8_11 (\EX_MEM_tristate_oe[10]_i_3_n_0 ),
        .\pc[31]_i_8_12 (\EX_MEM_tristate_oe[10]_i_4_n_0 ),
        .\pc[31]_i_8_2 (\EX_MEM_tristate_oe[3]_i_4_n_0 ),
        .\pc[31]_i_8_3 ({Result[27],Result[25],Result[13:12],Result[4],Result[2]}),
        .\pc[31]_i_8_4 (\EX_MEM_tristate_oe[9]_i_2_n_0 ),
        .\pc[31]_i_8_5 (\EX_MEM_tristate_oe[9]_i_3_n_0 ),
        .\pc[31]_i_8_6 (\EX_MEM_tristate_oe[9]_i_4_n_0 ),
        .\pc[31]_i_8_7 (\EX_MEM_tristate_oe[11]_i_2_n_0 ),
        .\pc[31]_i_8_8 (\EX_MEM_tristate_oe[11]_i_3_n_0 ),
        .\pc[31]_i_8_9 (\EX_MEM_tristate_oe[11]_i_4_n_0 ),
        .\pc_reg[11]_i_3_0 (\ID_EX_reg[3]_tristate_oe_n_0_[7] ),
        .\pc_reg[11]_i_3_1 (\ID_EX_reg[3]_tristate_oe_n_0_[8] ),
        .\pc_reg[11]_i_3_2 (\ID_EX_reg[3]_tristate_oe_n_0_[9] ),
        .\pc_reg[11]_i_3_3 (\ID_EX_reg[3]_tristate_oe_n_0_[10] ),
        .\pc_reg[15]_i_3_0 (\ID_EX_reg[3]_tristate_oe_n_0_[11] ),
        .\pc_reg[15]_i_3_1 (\ID_EX_reg[3]_tristate_oe_n_0_[12] ),
        .\pc_reg[15]_i_3_2 (\ID_EX_reg[3]_tristate_oe_n_0_[13] ),
        .\pc_reg[1]_0 ({ID_EX_CSR[6],ID_EX_CSR[1]}),
        .\pc_reg[1]_1 (\ID_EX_ctrl_reg_n_0_[8] ),
        .\pc_reg[27]_i_3_0 (\ID_EX_reg[3]_tristate_oe_n_0_[25] ),
        .\pc_reg[27]_i_3_1 (\ID_EX_reg[3]_tristate_oe_n_0_[26] ),
        .\pc_reg[31]_0 (pc0__60),
        .\pc_reg[31]_i_5_0 ({\ID_EX_reg[4]_tristate_oe_n_0_[31] ,\ID_EX_reg[4]_tristate_oe_n_0_[30] ,\ID_EX_reg[4]_tristate_oe_n_0_[29] ,\ID_EX_reg[4]_tristate_oe_n_0_[28] ,\ID_EX_reg[4]_tristate_oe_n_0_[27] ,\ID_EX_reg[4]_tristate_oe_n_0_[26] ,\ID_EX_reg[4]_tristate_oe_n_0_[25] ,\ID_EX_reg[4]_tristate_oe_n_0_[24] ,\ID_EX_reg[4]_tristate_oe_n_0_[23] ,\ID_EX_reg[4]_tristate_oe_n_0_[22] ,\ID_EX_reg[4]_tristate_oe_n_0_[21] ,\ID_EX_reg[4]_tristate_oe_n_0_[20] ,\ID_EX_reg[4]_tristate_oe_n_0_[19] ,\ID_EX_reg[4]_tristate_oe_n_0_[18] ,\ID_EX_reg[4]_tristate_oe_n_0_[17] ,\ID_EX_reg[4]_tristate_oe_n_0_[16] ,\ID_EX_reg[4]_tristate_oe_n_0_[15] ,\ID_EX_reg[4]_tristate_oe_n_0_[14] ,\ID_EX_reg[4]_tristate_oe_n_0_[13] ,\ID_EX_reg[4]_tristate_oe_n_0_[12] ,\ID_EX_reg[4]_tristate_oe_n_0_[11] ,\ID_EX_reg[4]_tristate_oe_n_0_[10] ,\ID_EX_reg[4]_tristate_oe_n_0_[9] ,\ID_EX_reg[4]_tristate_oe_n_0_[8] ,\ID_EX_reg[4]_tristate_oe_n_0_[7] ,\ID_EX_reg[4]_tristate_oe_n_0_[6] ,\ID_EX_reg[4]_tristate_oe_n_0_[5] ,\ID_EX_reg[4]_tristate_oe_n_0_[4] ,\ID_EX_reg[4]_tristate_oe_n_0_[2] }),
        .\pc_reg[31]_i_5_1 (\ID_EX_reg[3]_tristate_oe_n_0_[27] ),
        .\pc_reg[31]_i_5_2 (\ID_EX_reg[3]_tristate_oe_n_0_[31] ),
        .\pc_reg[31]_i_5_3 ({inp1[31],inp1[29],inp1[27:25],inp1[23],inp1[21],inp1[19:18],inp1[15:0]}),
        .\pc_reg[3]_i_3_0 (\pc[3]_i_19_n_0 ),
        .\pc_reg[3]_i_3_1 (\pc[3]_i_17_n_0 ),
        .\pc_reg[3]_i_3_2 (\exception_intr_address_in_tristate_oe[1]_i_1_n_0 ),
        .\pc_reg[7]_i_3_0 (\ID_EX_reg[3]_tristate_oe_n_0_[4] ),
        .\pc_reg[7]_i_3_1 (\ID_EX_reg[3]_tristate_oe_n_0_[5] ),
        .\pc_reg[7]_i_3_2 (\ID_EX_reg[3]_tristate_oe_n_0_[6] ),
        .rst_IBUF(rst_IBUF),
        .temp1({temp1[30:28],temp1[24:14]}));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [0]),
        .Q(IF_ID_CSR[0]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [9]),
        .Q(IF_ID_CSR[10]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [10]),
        .Q(IF_ID_CSR[11]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [11]),
        .Q(IF_ID_CSR[12]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [12]),
        .Q(IF_ID_CSR[13]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [13]),
        .Q(IF_ID_CSR[14]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [14]),
        .Q(IF_ID_CSR[15]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [15]),
        .Q(IF_ID_CSR[16]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [16]),
        .Q(IF_ID_CSR[17]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [17]),
        .Q(IF_ID_CSR[18]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [1]),
        .Q(IF_ID_CSR[1]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [2]),
        .Q(IF_ID_CSR[2]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [3]),
        .Q(\IF_ID_CSR_reg_n_0_[3] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [4]),
        .Q(\IF_ID_CSR_reg_n_0_[4] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [5]),
        .Q(IF_ID_CSR[6]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [6]),
        .Q(IF_ID_CSR[7]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [7]),
        .Q(IF_ID_CSR[8]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_CSR_reg[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\IF_ID_CSR_reg[18]_0 [8]),
        .Q(IF_ID_CSR[9]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][0] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [0]),
        .Q(\IF_ID_reg_n_0_[0][0] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][10] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [9]),
        .Q(\IF_ID_reg_n_0_[0][10] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][11] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [10]),
        .Q(\IF_ID_reg_n_0_[0][11] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][12] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [11]),
        .Q(\IF_ID_reg_n_0_[0][12] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][13] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [12]),
        .Q(\IF_ID_reg_n_0_[0][13] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][14] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [13]),
        .Q(\IF_ID_reg_n_0_[0][14] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][15] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [14]),
        .Q(\IF_ID_reg_n_0_[0][15] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][16] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [15]),
        .Q(\IF_ID_reg_n_0_[0][16] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][17] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [16]),
        .Q(\IF_ID_reg_n_0_[0][17] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][18] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [17]),
        .Q(\IF_ID_reg_n_0_[0][18] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][19] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [18]),
        .Q(\IF_ID_reg_n_0_[0][19] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][25] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [19]),
        .Q(\IF_ID_reg[0]_15 [25]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][26] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [20]),
        .Q(\IF_ID_reg[0]_15 [26]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][27] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [21]),
        .Q(\IF_ID_reg[0]_15 [27]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][28] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [22]),
        .Q(\IF_ID_reg[0]_15 [28]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][29] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [23]),
        .Q(\IF_ID_reg[0]_15 [29]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][2] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [1]),
        .Q(\IF_ID_reg_n_0_[0][2] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][30] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [24]),
        .Q(\IF_ID_reg[0]_15 [30]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][31] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [25]),
        .Q(\IF_ID_reg[0]_15 [31]),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][3] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [2]),
        .Q(\IF_ID_reg_n_0_[0][3] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][4] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [3]),
        .Q(\IF_ID_reg_n_0_[0][4] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][5] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [4]),
        .Q(\IF_ID_reg_n_0_[0][5] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][6] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [5]),
        .Q(\IF_ID_reg_n_0_[0][6] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][7] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [6]),
        .Q(\IF_ID_reg_n_0_[0][7] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][8] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [7]),
        .Q(\IF_ID_reg_n_0_[0][8] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[0][9] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [8]),
        .Q(\IF_ID_reg_n_0_[0][9] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_wire[1]_13 [0]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[10] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(Q[8]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[10] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[11] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(Q[9]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[11] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[12] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(Q[10]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[12] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[13] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(instr_addr),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[13] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[14] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [14]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[14] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[15] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [15]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[15] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[16] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [16]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[16] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[17] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [17]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[17] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[18] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [18]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[18] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[19] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [19]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[19] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_wire[1]_13 [1]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[20] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [20]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[20] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[21] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [21]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[21] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[22] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [22]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[22] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[23] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [23]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[23] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[24] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [24]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[24] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[25] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [25]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[25] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[26] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [26]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[26] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[27] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [27]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[27] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[28] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [28]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[28] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[29] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [29]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[29] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(Q[0]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[30] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [30]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[30] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[31] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_wire[1]_13 [31]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[31] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(Q[1]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(Q[2]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[4] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[5] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(Q[3]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[5] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[6] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(Q[4]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[6] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[7] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(Q[5]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[7] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[8] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(Q[6]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[8] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_reg[1]_tristate_oe[9] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(Q[7]),
        .Q(\IF_ID_reg[1]_tristate_oe_n_0_[9] ),
        .R(ID_EX_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[0]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[0]_tristate_oe[0]_0 ),
        .Q(\IF_ID_register_reg[0]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[0]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [15]),
        .Q(\IF_ID_register_reg[0]_tristate_oe_n_0_[1] ),
        .R(\IF_ID_register_reg[0]_tristate_oe[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[0]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [16]),
        .Q(\IF_ID_register_reg[0]_tristate_oe_n_0_[2] ),
        .R(\IF_ID_register_reg[0]_tristate_oe[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[0]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [17]),
        .Q(\IF_ID_register_reg[0]_tristate_oe_n_0_[3] ),
        .R(\IF_ID_register_reg[0]_tristate_oe[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[0]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(select_control_unit),
        .D(\IF_ID_reg[0][31]_0 [18]),
        .Q(\IF_ID_register_reg[0]_tristate_oe_n_0_[4] ),
        .R(\IF_ID_register_reg[0]_tristate_oe[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[1]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[1]_tristate_oe[4]_0 [0]),
        .Q(\IF_ID_register_reg[1]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[1]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[1]_tristate_oe[4]_0 [1]),
        .Q(\IF_ID_register_reg[1]_tristate_oe_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[1]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[1]_tristate_oe[4]_0 [2]),
        .Q(\IF_ID_register_reg[1]_tristate_oe_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[1]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[1]_tristate_oe[4]_0 [3]),
        .Q(\IF_ID_register_reg[1]_tristate_oe_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[1]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[1]_tristate_oe[4]_0 [4]),
        .Q(\IF_ID_register_reg[1]_tristate_oe_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[2]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[2]_tristate_oe[4]_0 [0]),
        .Q(\IF_ID_register_reg[2]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[2]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[2]_tristate_oe[4]_0 [1]),
        .Q(\IF_ID_register_reg[2]_tristate_oe_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[2]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[2]_tristate_oe[4]_0 [2]),
        .Q(\IF_ID_register_reg[2]_tristate_oe_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[2]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[2]_tristate_oe[4]_0 [3]),
        .Q(\IF_ID_register_reg[2]_tristate_oe_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IF_ID_register_reg[2]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(IF_ID_register),
        .D(\IF_ID_register_reg[2]_tristate_oe[4]_0 [4]),
        .Q(\IF_ID_register_reg[2]_tristate_oe_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    LED_i_2
       (.I0(mem_write_ctrl),
        .I1(\EX_MEM_wire[1]_0 [0]),
        .O(data_out));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[0]_tristate_oe[2]_i_1 
       (.I0(\EX_MEM_tristate_oe_reg_n_0_[2] ),
        .I1(\MEM_WB_reg[0]_tristate_oe[0]_0 ),
        .O(EX_MEM[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[0]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[0]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[3]_i_3_n_0 ),
        .I2(data_in[0]),
        .I3(\MEM_WB[1]_tristate_oe[3]_i_4_n_0 ),
        .I4(data_in[8]),
        .O(MEM_WB_wire[0]));
  LUT6 #(
    .INIT(64'h4400440050004400)) 
    \MEM_WB[1]_tristate_oe[0]_i_2 
       (.I0(\EX_MEM_funct3_reg_n_0_[1] ),
        .I1(data_in[16]),
        .I2(data_in[24]),
        .I3(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I4(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I5(\EX_MEM_funct3_reg[0]_0 ),
        .O(\MEM_WB[1]_tristate_oe[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[10]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[15]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ),
        .I2(data_in[10]),
        .I3(data_in[26]),
        .I4(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[11]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[15]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ),
        .I2(data_in[11]),
        .I3(data_in[27]),
        .I4(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[12]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[15]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ),
        .I2(data_in[12]),
        .I3(data_in[28]),
        .I4(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[13]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[15]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ),
        .I2(data_in[13]),
        .I3(data_in[29]),
        .I4(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[14]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[15]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ),
        .I2(data_in[14]),
        .I3(data_in[30]),
        .I4(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[15]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[15]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ),
        .I2(data_in[15]),
        .I3(data_in[31]),
        .I4(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \MEM_WB[1]_tristate_oe[15]_i_2 
       (.I0(\MEM_WB_reg[1]_tristate_oe[7]_0 ),
        .I1(rst_IBUF),
        .I2(\EX_MEM_funct3_reg_n_0_[1] ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .O(\MEM_WB[1]_tristate_oe[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00000246)) 
    \MEM_WB[1]_tristate_oe[15]_i_3 
       (.I0(\EX_MEM_funct3_reg_n_0_[1] ),
        .I1(\EX_MEM_funct3_reg[0]_0 ),
        .I2(\EX_MEM_funct3_reg_n_0_[2] ),
        .I3(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I4(rst_IBUF),
        .O(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \MEM_WB[1]_tristate_oe[15]_i_4 
       (.I0(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(rst_IBUF),
        .I3(\EX_MEM_funct3_reg[0]_0 ),
        .O(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[16]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[16]),
        .O(\MEM_WB[1]_tristate_oe[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[17]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[17]),
        .O(\MEM_WB[1]_tristate_oe[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[18]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[18]),
        .O(\MEM_WB[1]_tristate_oe[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[19]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[19]),
        .O(\MEM_WB[1]_tristate_oe[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[1]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[1]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[3]_i_3_n_0 ),
        .I2(data_in[1]),
        .I3(\MEM_WB[1]_tristate_oe[3]_i_4_n_0 ),
        .I4(data_in[9]),
        .O(MEM_WB_wire[1]));
  LUT6 #(
    .INIT(64'h4400440050004400)) 
    \MEM_WB[1]_tristate_oe[1]_i_2 
       (.I0(\EX_MEM_funct3_reg_n_0_[1] ),
        .I1(data_in[17]),
        .I2(data_in[25]),
        .I3(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I4(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I5(\EX_MEM_funct3_reg[0]_0 ),
        .O(\MEM_WB[1]_tristate_oe[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[20]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[20]),
        .O(\MEM_WB[1]_tristate_oe[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[21]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[21]),
        .O(\MEM_WB[1]_tristate_oe[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[22]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[22]),
        .O(\MEM_WB[1]_tristate_oe[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[23]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[23]),
        .O(\MEM_WB[1]_tristate_oe[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[24]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[24]),
        .O(\MEM_WB[1]_tristate_oe[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[25]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[25]),
        .O(\MEM_WB[1]_tristate_oe[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[26]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[26]),
        .O(\MEM_WB[1]_tristate_oe[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[27]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[27]),
        .O(\MEM_WB[1]_tristate_oe[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[28]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[28]),
        .O(\MEM_WB[1]_tristate_oe[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[29]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[29]),
        .O(\MEM_WB[1]_tristate_oe[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[2]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[2]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[3]_i_3_n_0 ),
        .I2(data_in[2]),
        .I3(\MEM_WB[1]_tristate_oe[3]_i_4_n_0 ),
        .I4(data_in[10]),
        .O(MEM_WB_wire[2]));
  LUT6 #(
    .INIT(64'h4400440050004400)) 
    \MEM_WB[1]_tristate_oe[2]_i_2 
       (.I0(\EX_MEM_funct3_reg_n_0_[1] ),
        .I1(data_in[18]),
        .I2(data_in[26]),
        .I3(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I4(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I5(\EX_MEM_funct3_reg[0]_0 ),
        .O(\MEM_WB[1]_tristate_oe[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[30]_i_1 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[30]),
        .O(\MEM_WB[1]_tristate_oe[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011111000)) 
    \MEM_WB[1]_tristate_oe[31]_i_1 
       (.I0(\EX_MEM_funct3_reg_n_0_[2] ),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\MEM_WB_reg[1]_tristate_oe[16]_0 ),
        .I3(\EX_MEM_funct3_reg[0]_0 ),
        .I4(\MEM_WB_reg[1]_tristate_oe[7]_0 ),
        .I5(rst_IBUF),
        .O(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \MEM_WB[1]_tristate_oe[31]_i_2 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(data_in[31]),
        .O(\MEM_WB[1]_tristate_oe[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[3]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[3]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[3]_i_3_n_0 ),
        .I2(data_in[3]),
        .I3(\MEM_WB[1]_tristate_oe[3]_i_4_n_0 ),
        .I4(data_in[11]),
        .O(MEM_WB_wire[3]));
  LUT6 #(
    .INIT(64'h4400440050004400)) 
    \MEM_WB[1]_tristate_oe[3]_i_2 
       (.I0(\EX_MEM_funct3_reg_n_0_[1] ),
        .I1(data_in[19]),
        .I2(data_in[27]),
        .I3(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I4(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I5(\EX_MEM_funct3_reg[0]_0 ),
        .O(\MEM_WB[1]_tristate_oe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h000C313D)) 
    \MEM_WB[1]_tristate_oe[3]_i_3 
       (.I0(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .O(\MEM_WB[1]_tristate_oe[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \MEM_WB[1]_tristate_oe[3]_i_4 
       (.I0(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I1(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I2(\EX_MEM_funct3_reg[0]_0 ),
        .I3(\EX_MEM_funct3_reg_n_0_[1] ),
        .O(\MEM_WB[1]_tristate_oe[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB004000)) 
    \MEM_WB[1]_tristate_oe[4]_i_1 
       (.I0(\EX_MEM_funct3_reg[0]_0 ),
        .I1(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I2(data_in[28]),
        .I3(\MEM_WB[1]_tristate_oe[6]_i_2_n_0 ),
        .I4(data_in[20]),
        .I5(\MEM_WB[1]_tristate_oe[4]_i_2_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \MEM_WB[1]_tristate_oe[4]_i_2 
       (.I0(\MEM_WB[1]_tristate_oe[7]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I2(\MEM_WB[1]_tristate_oe[6]_i_4_n_0 ),
        .I3(data_in[12]),
        .I4(data_in[4]),
        .I5(\MEM_WB[1]_tristate_oe[6]_i_5_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB004000)) 
    \MEM_WB[1]_tristate_oe[5]_i_1 
       (.I0(\EX_MEM_funct3_reg[0]_0 ),
        .I1(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I2(data_in[29]),
        .I3(\MEM_WB[1]_tristate_oe[6]_i_2_n_0 ),
        .I4(data_in[21]),
        .I5(\MEM_WB[1]_tristate_oe[5]_i_2_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \MEM_WB[1]_tristate_oe[5]_i_2 
       (.I0(\MEM_WB[1]_tristate_oe[7]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I2(\MEM_WB[1]_tristate_oe[6]_i_4_n_0 ),
        .I3(data_in[13]),
        .I4(data_in[5]),
        .I5(\MEM_WB[1]_tristate_oe[6]_i_5_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB004000)) 
    \MEM_WB[1]_tristate_oe[6]_i_1 
       (.I0(\EX_MEM_funct3_reg[0]_0 ),
        .I1(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I2(data_in[30]),
        .I3(\MEM_WB[1]_tristate_oe[6]_i_2_n_0 ),
        .I4(data_in[22]),
        .I5(\MEM_WB[1]_tristate_oe[6]_i_3_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \MEM_WB[1]_tristate_oe[6]_i_2 
       (.I0(rst_IBUF),
        .I1(\EX_MEM_funct3_reg_n_0_[1] ),
        .I2(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .O(\MEM_WB[1]_tristate_oe[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \MEM_WB[1]_tristate_oe[6]_i_3 
       (.I0(\MEM_WB[1]_tristate_oe[7]_i_3_n_0 ),
        .I1(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I2(\MEM_WB[1]_tristate_oe[6]_i_4_n_0 ),
        .I3(data_in[14]),
        .I4(data_in[6]),
        .I5(\MEM_WB[1]_tristate_oe[6]_i_5_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \MEM_WB[1]_tristate_oe[6]_i_4 
       (.I0(\EX_MEM_funct3_reg[0]_0 ),
        .I1(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .O(\MEM_WB[1]_tristate_oe[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000003303030101)) 
    \MEM_WB[1]_tristate_oe[6]_i_5 
       (.I0(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I1(rst_IBUF),
        .I2(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I3(\EX_MEM_funct3_reg_n_0_[2] ),
        .I4(\EX_MEM_funct3_reg[0]_0 ),
        .I5(\EX_MEM_funct3_reg_n_0_[1] ),
        .O(\MEM_WB[1]_tristate_oe[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \MEM_WB[1]_tristate_oe[7]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ),
        .I1(data_in[7]),
        .I2(\MEM_WB_reg[1]_tristate_oe[7]_0 ),
        .I3(\MEM_WB[1]_tristate_oe[7]_i_3_n_0 ),
        .I4(data_in[23]),
        .I5(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_WB[1]_tristate_oe[7]_i_3 
       (.I0(\EX_MEM_funct3_reg_n_0_[1] ),
        .I1(rst_IBUF),
        .O(\MEM_WB[1]_tristate_oe[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[8]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[15]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ),
        .I2(data_in[8]),
        .I3(data_in[24]),
        .I4(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \MEM_WB[1]_tristate_oe[9]_i_1 
       (.I0(\MEM_WB[1]_tristate_oe[15]_i_2_n_0 ),
        .I1(\MEM_WB[1]_tristate_oe[15]_i_3_n_0 ),
        .I2(data_in[9]),
        .I3(data_in[25]),
        .I4(\MEM_WB[1]_tristate_oe[15]_i_4_n_0 ),
        .O(\MEM_WB[1]_tristate_oe[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB_ctrl[0]_tristate_oe_i_1 
       (.I0(\EX_MEM_ctrl_reg[0]_tristate_oe_n_0 ),
        .I1(\MEM_WB_reg[0]_tristate_oe[0]_0 ),
        .O(\MEM_WB_ctrl[0]_tristate_oe_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_ctrl_reg[0]_tristate_oe 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_ctrl[0]_tristate_oe_i_1_n_0 ),
        .Q(\MEM_WB_ctrl_reg[0]_tristate_oe_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_ctrl_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_ctrl_reg_n_0_[1] ),
        .Q(\MEM_WB_ctrl_reg_n_0_[1] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[10]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[10] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[11]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[11] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[12]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[12] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[13]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[13] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[14]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[14] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[15]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[15] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[16]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[16] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[17]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[17] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[18]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[18] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[19]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[19] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[20]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[20] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[21]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[21] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[22]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[22] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[23]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[23] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[24]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[24] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[25]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[25] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[26]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[26] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[27]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[27] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[28]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[28] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[29]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[29] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[2]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[30]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[30] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[31]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[31] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[3]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[4]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[4] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[5]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[5] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[6]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[6] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[7]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[7] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[8]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[8] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[0]_tristate_oe[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM[9]),
        .Q(\MEM_WB_reg[0]_tristate_oe_n_0_[9] ),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(MEM_WB_wire[0]),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[10]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[11]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[12]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[13]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[14]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[15]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[15] ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[16]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[16] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[17]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[17] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[18]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[18] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[19]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[19] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(MEM_WB_wire[1]),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[1] ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[20]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[20] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[21]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[21] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[22]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[22] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[23]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[23] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[24]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[24] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[25]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[25] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[26]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[26] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[27]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[27] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[28]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[28] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[29]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[29] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(MEM_WB_wire[2]),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[2] ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[30] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[30]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[30] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \MEM_WB_reg[1]_tristate_oe[31] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[31]_i_2_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[31] ),
        .S(\MEM_WB[1]_tristate_oe[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(MEM_WB_wire[3]),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[4]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[5]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[6]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[7]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[8]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[1]_tristate_oe[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\MEM_WB[1]_tristate_oe[9]_i_1_n_0 ),
        .Q(\MEM_WB_reg[1]_tristate_oe_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_register_tristate_oe_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM_register[0]),
        .Q(\MEM_WB_register_tristate_oe_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_register_tristate_oe_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM_register[1]),
        .Q(MEM_WB_register[1]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_register_tristate_oe_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM_register[2]),
        .Q(MEM_WB_register[2]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_register_tristate_oe_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM_register[3]),
        .Q(MEM_WB_register[3]),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_register_tristate_oe_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(EX_MEM_register[4]),
        .Q(MEM_WB_register[4]),
        .R(rst_IBUF));
  WB WB
       (.\ID_EX_reg[1]_tristate_oe[13] (\MEM_WB_reg[1]_tristate_oe_n_0_[16] ),
        .\ID_EX_reg[1]_tristate_oe[13]_0 (\MEM_WB_reg[1]_tristate_oe_n_0_[17] ),
        .\ID_EX_reg[1]_tristate_oe[19] (\MEM_WB_reg[1]_tristate_oe_n_0_[18] ),
        .\ID_EX_reg[1]_tristate_oe[19]_0 (\MEM_WB_reg[1]_tristate_oe_n_0_[19] ),
        .\ID_EX_reg[1]_tristate_oe[19]_1 (\MEM_WB_reg[1]_tristate_oe_n_0_[20] ),
        .\ID_EX_reg[1]_tristate_oe[19]_2 (\MEM_WB_reg[1]_tristate_oe_n_0_[21] ),
        .\ID_EX_reg[1]_tristate_oe[19]_3 (\MEM_WB_reg[1]_tristate_oe_n_0_[22] ),
        .\ID_EX_reg[1]_tristate_oe[19]_4 (\MEM_WB_reg[1]_tristate_oe_n_0_[23] ),
        .\ID_EX_reg[1]_tristate_oe[1] (registers_reg_r1_0_31_0_5_i_14_n_0),
        .\ID_EX_reg[1]_tristate_oe[1]_0 (registers_reg_r1_0_31_0_5_i_15_n_0),
        .\ID_EX_reg[1]_tristate_oe[1]_1 (EX_n_155),
        .\ID_EX_reg[1]_tristate_oe[1]_2 (registers_reg_r1_0_31_0_5_i_11_n_0),
        .\ID_EX_reg[1]_tristate_oe[1]_3 (registers_reg_r1_0_31_0_5_i_12_n_0),
        .\ID_EX_reg[1]_tristate_oe[1]_4 (ID_n_85),
        .\ID_EX_reg[1]_tristate_oe[1]_5 (ID_n_86),
        .\ID_EX_reg[1]_tristate_oe[1]_6 (registers_reg_r1_0_31_0_5_i_16_n_0),
        .\ID_EX_reg[1]_tristate_oe[1]_7 (registers_reg_r1_0_31_0_5_i_17_n_0),
        .\ID_EX_reg[1]_tristate_oe[25] (\MEM_WB_reg[1]_tristate_oe_n_0_[24] ),
        .\ID_EX_reg[1]_tristate_oe[25]_0 (\MEM_WB_reg[1]_tristate_oe_n_0_[25] ),
        .\ID_EX_reg[1]_tristate_oe[25]_1 (\MEM_WB_reg[1]_tristate_oe_n_0_[26] ),
        .\ID_EX_reg[1]_tristate_oe[25]_2 (\MEM_WB_reg[1]_tristate_oe_n_0_[27] ),
        .\ID_EX_reg[1]_tristate_oe[25]_3 (\MEM_WB_reg[1]_tristate_oe_n_0_[28] ),
        .\ID_EX_reg[1]_tristate_oe[25]_4 (\MEM_WB_reg[1]_tristate_oe_n_0_[29] ),
        .\ID_EX_reg[1]_tristate_oe[31] ({\MEM_WB_reg[0]_tristate_oe_n_0_[31] ,\MEM_WB_reg[0]_tristate_oe_n_0_[30] ,\MEM_WB_reg[0]_tristate_oe_n_0_[29] ,\MEM_WB_reg[0]_tristate_oe_n_0_[28] ,\MEM_WB_reg[0]_tristate_oe_n_0_[27] ,\MEM_WB_reg[0]_tristate_oe_n_0_[26] ,\MEM_WB_reg[0]_tristate_oe_n_0_[25] ,\MEM_WB_reg[0]_tristate_oe_n_0_[24] ,\MEM_WB_reg[0]_tristate_oe_n_0_[23] ,\MEM_WB_reg[0]_tristate_oe_n_0_[22] ,\MEM_WB_reg[0]_tristate_oe_n_0_[21] ,\MEM_WB_reg[0]_tristate_oe_n_0_[20] ,\MEM_WB_reg[0]_tristate_oe_n_0_[19] ,\MEM_WB_reg[0]_tristate_oe_n_0_[18] ,\MEM_WB_reg[0]_tristate_oe_n_0_[17] ,\MEM_WB_reg[0]_tristate_oe_n_0_[16] ,\MEM_WB_reg[0]_tristate_oe_n_0_[15] ,\MEM_WB_reg[0]_tristate_oe_n_0_[14] ,\MEM_WB_reg[0]_tristate_oe_n_0_[13] ,\MEM_WB_reg[0]_tristate_oe_n_0_[12] ,\MEM_WB_reg[0]_tristate_oe_n_0_[11] ,\MEM_WB_reg[0]_tristate_oe_n_0_[10] ,\MEM_WB_reg[0]_tristate_oe_n_0_[9] ,\MEM_WB_reg[0]_tristate_oe_n_0_[8] ,\MEM_WB_reg[0]_tristate_oe_n_0_[7] ,\MEM_WB_reg[0]_tristate_oe_n_0_[6] ,\MEM_WB_reg[0]_tristate_oe_n_0_[5] ,\MEM_WB_reg[0]_tristate_oe_n_0_[4] }),
        .\ID_EX_reg[1]_tristate_oe[31]_0 (\MEM_WB_reg[1]_tristate_oe_n_0_[30] ),
        .\ID_EX_reg[1]_tristate_oe[31]_1 (\MEM_WB_reg[1]_tristate_oe_n_0_[31] ),
        .Q({\MEM_WB_reg[1]_tristate_oe_n_0_[15] ,\MEM_WB_reg[1]_tristate_oe_n_0_[14] ,\MEM_WB_reg[1]_tristate_oe_n_0_[13] ,\MEM_WB_reg[1]_tristate_oe_n_0_[12] ,\MEM_WB_reg[1]_tristate_oe_n_0_[11] ,\MEM_WB_reg[1]_tristate_oe_n_0_[10] ,\MEM_WB_reg[1]_tristate_oe_n_0_[9] ,\MEM_WB_reg[1]_tristate_oe_n_0_[8] ,\MEM_WB_reg[1]_tristate_oe_n_0_[7] ,\MEM_WB_reg[1]_tristate_oe_n_0_[6] ,\MEM_WB_reg[1]_tristate_oe_n_0_[5] ,\MEM_WB_reg[1]_tristate_oe_n_0_[4] }),
        .temp1(temp1));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \exception_intr_address_in_tristate_oe[1]_i_1 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[3] ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\exception_intr_address_in_tristate_oe[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[0] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(exception_intr_address_in_wire),
        .Q(\exception_intr_address_in_tristate_oe_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[10] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[12] ),
        .Q(exception_intr_address_in[10]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[11] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[13] ),
        .Q(exception_intr_address_in[11]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[12] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[14] ),
        .Q(exception_intr_address_in[12]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[13] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[15] ),
        .Q(exception_intr_address_in[13]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[14] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[16] ),
        .Q(exception_intr_address_in[14]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[15] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[17] ),
        .Q(exception_intr_address_in[15]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[16] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[18] ),
        .Q(exception_intr_address_in[16]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[17] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[19] ),
        .Q(exception_intr_address_in[17]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[18] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[20] ),
        .Q(exception_intr_address_in[18]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[19] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[21] ),
        .Q(exception_intr_address_in[19]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[1] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\exception_intr_address_in_tristate_oe[1]_i_1_n_0 ),
        .Q(exception_intr_address_in[1]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[20] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[22] ),
        .Q(exception_intr_address_in[20]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[21] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[23] ),
        .Q(exception_intr_address_in[21]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[22] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[24] ),
        .Q(exception_intr_address_in[22]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[23] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[25] ),
        .Q(exception_intr_address_in[23]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[24] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[26] ),
        .Q(exception_intr_address_in[24]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[25] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[27] ),
        .Q(exception_intr_address_in[25]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[26] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[28] ),
        .Q(exception_intr_address_in[26]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[27] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[29] ),
        .Q(exception_intr_address_in[27]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[28] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[30] ),
        .Q(exception_intr_address_in[28]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[29] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[31] ),
        .Q(exception_intr_address_in[29]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[2] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[4] ),
        .Q(exception_intr_address_in[2]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[3] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[5] ),
        .Q(exception_intr_address_in[3]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[4] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[6] ),
        .Q(exception_intr_address_in[4]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[5] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[7] ),
        .Q(exception_intr_address_in[5]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[6] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[8] ),
        .Q(exception_intr_address_in[6]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[7] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[9] ),
        .Q(exception_intr_address_in[7]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[8] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[10] ),
        .Q(exception_intr_address_in[8]),
        .R(ID_n_83));
  FDRE #(
    .INIT(1'b0)) 
    \exception_intr_address_in_tristate_oe_reg[9] 
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(\ID_EX_reg[4]_tristate_oe_n_0_[11] ),
        .Q(exception_intr_address_in[9]),
        .R(ID_n_83));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[0]_i_1 
       (.I0(EX_n_148),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[0]),
        .O(\EX_MEM_wire[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[10]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[10] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[10]),
        .O(\EX_MEM_wire[1]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[11]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[11] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[11]),
        .O(\EX_MEM_wire[1]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[12]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[12] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[12]),
        .O(\EX_MEM_wire[1]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[13]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[13] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[13]),
        .O(\EX_MEM_wire[1]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[14]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[14] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[14]),
        .O(\EX_MEM_wire[1]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[15]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[15] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[15]),
        .O(\EX_MEM_wire[1]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[16]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[16] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[16]),
        .O(\EX_MEM_wire[1]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[17]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[17] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[17]),
        .O(\EX_MEM_wire[1]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[18]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[18] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[18]),
        .O(\EX_MEM_wire[1]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[19]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[19] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[19]),
        .O(\EX_MEM_wire[1]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[1]_i_1 
       (.I0(EX_n_149),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[1]),
        .O(\EX_MEM_wire[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[20]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[20] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[20]),
        .O(\EX_MEM_wire[1]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[21]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[21] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[21]),
        .O(\EX_MEM_wire[1]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[22]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[22] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[22]),
        .O(\EX_MEM_wire[1]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[23]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[23] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[23]),
        .O(\EX_MEM_wire[1]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[24]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[24] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[24]),
        .O(\EX_MEM_wire[1]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[25]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[25] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[25]),
        .O(\EX_MEM_wire[1]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[26]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[26] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[26]),
        .O(\EX_MEM_wire[1]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[27]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[27] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[27]),
        .O(\EX_MEM_wire[1]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[28]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[28] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[28]),
        .O(\EX_MEM_wire[1]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[29]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[29] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[29]),
        .O(\EX_MEM_wire[1]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[2]_i_1 
       (.I0(EX_n_150),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[2]),
        .O(\EX_MEM_wire[1]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[30]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[30] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[30]),
        .O(\EX_MEM_wire[1]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[31]_i_2 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[31] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[31]),
        .O(\EX_MEM_wire[1]_0 [31]));
  LUT5 #(
    .INIT(32'h0F077777)) 
    \mem_data_custom[31]_i_3 
       (.I0(EX_n_112),
        .I1(\Forwarding_unit/p_18_in ),
        .I2(\Forwarding_unit/p_14_in ),
        .I3(EX_n_113),
        .I4(\mem_data_custom[31]_i_8_n_0 ),
        .O(\mem_data_custom[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \mem_data_custom[31]_i_5 
       (.I0(MEM_WB_register[2]),
        .I1(MEM_WB_register[4]),
        .I2(MEM_WB_register[0]),
        .I3(MEM_WB_register[1]),
        .I4(MEM_WB_register[3]),
        .I5(\MEM_WB_ctrl_reg_n_0_[1] ),
        .O(\Forwarding_unit/p_18_in ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \mem_data_custom[31]_i_6 
       (.I0(EX_MEM_register[2]),
        .I1(EX_MEM_register[4]),
        .I2(EX_MEM_register[0]),
        .I3(EX_MEM_register[1]),
        .I4(EX_MEM_register[3]),
        .I5(\EX_MEM_ctrl_reg_n_0_[1] ),
        .O(\Forwarding_unit/p_14_in ));
  LUT5 #(
    .INIT(32'h90000090)) 
    \mem_data_custom[31]_i_8 
       (.I0(\ID_EX_register_reg[1]_tristate_oe_n_0_[4] ),
        .I1(EX_MEM_register[4]),
        .I2(EX_n_114),
        .I3(EX_MEM_register[3]),
        .I4(\ID_EX_register_reg[1]_tristate_oe_n_0_[3] ),
        .O(\mem_data_custom[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[3]_i_1 
       (.I0(EX_n_151),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[3]),
        .O(\EX_MEM_wire[1]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[4]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[4] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[4]),
        .O(\EX_MEM_wire[1]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[5]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[5] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[5]),
        .O(\EX_MEM_wire[1]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[6]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[6] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[6]),
        .O(\EX_MEM_wire[1]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[7]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[7] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[7]),
        .O(\EX_MEM_wire[1]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[8]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[8] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[8]),
        .O(\EX_MEM_wire[1]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_data_custom[9]_i_1 
       (.I0(\ID_EX_reg[2]_tristate_oe_n_0_[9] ),
        .I1(\mem_data_custom[31]_i_3_n_0 ),
        .I2(inp2[9]),
        .O(\EX_MEM_wire[1]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_ram_reg_0_i_26
       (.I0(mem_read_ctrl),
        .I1(mem_write_ctrl),
        .O(mem_ram_reg_0_i_26_n_0));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[11]_i_12 
       (.I0(\pc[11]_i_16_n_0 ),
        .I1(temp1[11]),
        .I2(EX_MEM[11]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[11]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[11]_i_13 
       (.I0(\pc[11]_i_17_n_0 ),
        .I1(temp1[10]),
        .I2(EX_MEM[10]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[10]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[11]_i_14 
       (.I0(\pc[11]_i_18_n_0 ),
        .I1(temp1[9]),
        .I2(EX_MEM[9]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[9]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[11]_i_15 
       (.I0(\pc[11]_i_19_n_0 ),
        .I1(temp1[8]),
        .I2(EX_MEM[8]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[8]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[11]_i_16 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[11] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[11] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[11]_i_17 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[10] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[10] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[11]_i_18 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[9] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[9] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[11]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[11]_i_19 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[8] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[8] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[15]_i_12 
       (.I0(\pc[15]_i_16_n_0 ),
        .I1(temp1[15]),
        .I2(EX_MEM[15]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[15]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[15]_i_13 
       (.I0(\pc[15]_i_17_n_0 ),
        .I1(temp1[14]),
        .I2(EX_MEM[14]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[14]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[15]_i_14 
       (.I0(\pc[15]_i_18_n_0 ),
        .I1(temp1[13]),
        .I2(EX_MEM[13]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[13]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[15]_i_15 
       (.I0(\pc[15]_i_19_n_0 ),
        .I1(temp1[12]),
        .I2(EX_MEM[12]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[12]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[15]_i_16 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[15] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[15] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[15]_i_17 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[14] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[14] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[15]_i_18 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[13] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[13] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[15]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[15]_i_19 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[12] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[12] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[19]_i_12 
       (.I0(\pc[19]_i_16_n_0 ),
        .I1(temp1[19]),
        .I2(EX_MEM[19]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[19]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[19]_i_13 
       (.I0(\pc[19]_i_17_n_0 ),
        .I1(temp1[18]),
        .I2(EX_MEM[18]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[18]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[19]_i_16 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[19] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[19] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[19]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[19]_i_17 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[18] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[18] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[19]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[23]_i_12 
       (.I0(\pc[23]_i_16_n_0 ),
        .I1(temp1[23]),
        .I2(EX_MEM[23]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[23]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[23]_i_14 
       (.I0(\pc[23]_i_18_n_0 ),
        .I1(temp1[21]),
        .I2(EX_MEM[21]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[21]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[23]_i_16 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[23] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[23] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[23]_i_18 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[21] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[21] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[23]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[27]_i_12 
       (.I0(\pc[27]_i_16_n_0 ),
        .I1(temp1[27]),
        .I2(EX_MEM[27]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[27]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[27]_i_13 
       (.I0(\pc[27]_i_17_n_0 ),
        .I1(temp1[26]),
        .I2(EX_MEM[26]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[26]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[27]_i_14 
       (.I0(\pc[27]_i_18_n_0 ),
        .I1(temp1[25]),
        .I2(EX_MEM[25]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[25]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[27]_i_16 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[27] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[27] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[27]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[27]_i_17 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[26] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[26] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[27]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[27]_i_18 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[25] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[25] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[27]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[31]_i_135 
       (.I0(\ID_EX_register_reg[0]_tristate_oe_n_0_[0] ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\pc[31]_i_135_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[31]_i_25 
       (.I0(\pc[31]_i_44_n_0 ),
        .I1(temp1[31]),
        .I2(EX_MEM[31]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[31]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[31]_i_27 
       (.I0(\pc[31]_i_48_n_0 ),
        .I1(temp1[29]),
        .I2(EX_MEM[29]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[29]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[31]_i_44 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[31] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[31] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h9000009000000000)) 
    \pc[31]_i_45 
       (.I0(\ID_EX_register_reg[0]_tristate_oe_n_0_[3] ),
        .I1(EX_MEM_register[3]),
        .I2(\pc[31]_i_86_n_0 ),
        .I3(EX_MEM_register[4]),
        .I4(\ID_EX_register_reg[0]_tristate_oe_n_0_[4] ),
        .I5(\Forwarding_unit/p_14_in ),
        .O(\Forwarding_unit/ForwardA1 ));
  LUT6 #(
    .INIT(64'h9000009000000000)) 
    \pc[31]_i_46 
       (.I0(\ID_EX_register_reg[0]_tristate_oe_n_0_[3] ),
        .I1(MEM_WB_register[3]),
        .I2(\pc[31]_i_87_n_0 ),
        .I3(MEM_WB_register[4]),
        .I4(\ID_EX_register_reg[0]_tristate_oe_n_0_[4] ),
        .I5(\Forwarding_unit/p_18_in ),
        .O(\pc[31]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[31]_i_48 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[29] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[29] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[31]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[31]_i_86 
       (.I0(\ID_EX_register_reg[0]_tristate_oe_n_0_[2] ),
        .I1(EX_MEM_register[2]),
        .I2(\ID_EX_register_reg[0]_tristate_oe_n_0_[1] ),
        .I3(EX_MEM_register[1]),
        .I4(EX_MEM_register[0]),
        .I5(\pc[31]_i_135_n_0 ),
        .O(\pc[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \pc[31]_i_87 
       (.I0(\ID_EX_register_reg[0]_tristate_oe_n_0_[2] ),
        .I1(MEM_WB_register[2]),
        .I2(\ID_EX_register_reg[0]_tristate_oe_n_0_[1] ),
        .I3(MEM_WB_register[1]),
        .I4(MEM_WB_register[0]),
        .I5(\pc[31]_i_135_n_0 ),
        .O(\pc[31]_i_87_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[3]_i_15 
       (.I0(\pc[3]_i_21_n_0 ),
        .I1(temp1[3]),
        .I2(EX_MEM[3]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[3]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[3]_i_16 
       (.I0(\pc[3]_i_22_n_0 ),
        .I1(temp1[2]),
        .I2(EX_MEM[2]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[3]_i_17 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[1] ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\pc[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[3]_i_18 
       (.I0(\pc[3]_i_23_n_0 ),
        .I1(temp1[1]),
        .I2(\EX_MEM_tristate_oe_reg[1]_0 [1]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[3]_i_19 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[0] ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\pc[3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[3]_i_20 
       (.I0(\pc[3]_i_24_n_0 ),
        .I1(temp1[0]),
        .I2(\EX_MEM_tristate_oe_reg[1]_0 [0]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[0]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[3]_i_21 
       (.I0(\exception_intr_address_in_tristate_oe[1]_i_1_n_0 ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\pc[3]_i_25_n_0 ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[3]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[3]_i_22 
       (.I0(IF_n_157),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\pc[3]_i_26_n_0 ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[3]_i_23 
       (.I0(\pc[3]_i_17_n_0 ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\pc[3]_i_27_n_0 ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[3]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[3]_i_24 
       (.I0(\pc[3]_i_19_n_0 ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\pc[3]_i_28_n_0 ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[3]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[3]_i_25 
       (.I0(\ID_EX_reg[1]_tristate_oe_n_0_[3] ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\pc[3]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[3]_i_26 
       (.I0(\ID_EX_reg[1]_tristate_oe_n_0_[2] ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\pc[3]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[3]_i_27 
       (.I0(\ID_EX_reg[1]_tristate_oe_n_0_[1] ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\pc[3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pc[3]_i_28 
       (.I0(\ID_EX_reg[1]_tristate_oe_n_0_[0] ),
        .I1(\EX_MEM_register_tristate_oe_reg[0]_0 ),
        .O(\pc[3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[7]_i_13 
       (.I0(\pc[7]_i_17_n_0 ),
        .I1(temp1[7]),
        .I2(EX_MEM[7]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[7]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[7]_i_14 
       (.I0(\pc[7]_i_18_n_0 ),
        .I1(temp1[6]),
        .I2(EX_MEM[6]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[6]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[7]_i_15 
       (.I0(\pc[7]_i_19_n_0 ),
        .I1(temp1[5]),
        .I2(EX_MEM[5]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[5]));
  LUT5 #(
    .INIT(32'hF0CCF0AA)) 
    \pc[7]_i_16 
       (.I0(\pc[7]_i_20_n_0 ),
        .I1(temp1[4]),
        .I2(EX_MEM[4]),
        .I3(\Forwarding_unit/ForwardA1 ),
        .I4(\pc[31]_i_46_n_0 ),
        .O(inp1[4]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[7]_i_17 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[7] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[7] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[7]_i_18 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[6] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[6] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[7]_i_19 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[5] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[5] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    \pc[7]_i_20 
       (.I0(\ID_EX_reg[4]_tristate_oe_n_0_[4] ),
        .I1(\ID_EX_reg_n_0_[0][5] ),
        .I2(\ID_EX_reg[1]_tristate_oe_n_0_[4] ),
        .I3(IF_n_162),
        .I4(\ID_EX_ctrl_reg_n_0_[0] ),
        .O(\pc[7]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_11
       (.I0(\MEM_WB_reg[1]_tristate_oe_n_0_[1] ),
        .I1(\ID_EX_reg[2]_tristate_oe[31]_0 ),
        .O(registers_reg_r1_0_31_0_5_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_12
       (.I0(\MEM_WB_reg[0]_tristate_oe_n_0_[1] ),
        .I1(\ID_EX_reg[2]_tristate_oe[31]_0 ),
        .O(registers_reg_r1_0_31_0_5_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_14
       (.I0(\MEM_WB_reg[1]_tristate_oe_n_0_[0] ),
        .I1(\ID_EX_reg[2]_tristate_oe[31]_0 ),
        .O(registers_reg_r1_0_31_0_5_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_15
       (.I0(\MEM_WB_reg[0]_tristate_oe_n_0_[0] ),
        .I1(\ID_EX_reg[2]_tristate_oe[31]_0 ),
        .O(registers_reg_r1_0_31_0_5_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_16
       (.I0(\MEM_WB_reg[1]_tristate_oe_n_0_[3] ),
        .I1(\ID_EX_reg[2]_tristate_oe[31]_0 ),
        .O(registers_reg_r1_0_31_0_5_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_17
       (.I0(\MEM_WB_reg[0]_tristate_oe_n_0_[3] ),
        .I1(\ID_EX_reg[2]_tristate_oe[31]_0 ),
        .O(registers_reg_r1_0_31_0_5_i_17_n_0));
endmodule

module reg_file
   (reg_out_10,
    \IF_ID_register_reg[0]_tristate_oe[0] ,
    ADDRD,
    reg_out_20,
    \IF_ID_register_reg[1]_tristate_oe[0] ,
    \MEM_WB_reg[1]_tristate_oe[2] ,
    \MEM_WB_reg[0]_tristate_oe[2] ,
    p_0_in,
    temp1,
    ADDRC,
    Q,
    \ID_EX_reg[2]_tristate_oe[1] ,
    \ID_EX_reg[1]_tristate_oe[1] ,
    \ID_EX_reg[2]_tristate_oe[31] ,
    \ID_EX_register_reg[0]_tristate_oe[0] ,
    \ID_EX_register_reg[0]_tristate_oe[0]_0 ,
    registers_reg_r1_0_31_0_5_i_6,
    registers_reg_r1_0_31_0_5_i_6_0);
  output [31:0]reg_out_10;
  output [0:0]\IF_ID_register_reg[0]_tristate_oe[0] ;
  output [0:0]ADDRD;
  output [31:0]reg_out_20;
  output [0:0]\IF_ID_register_reg[1]_tristate_oe[0] ;
  output \MEM_WB_reg[1]_tristate_oe[2] ;
  output \MEM_WB_reg[0]_tristate_oe[2] ;
  input p_0_in;
  input [31:0]temp1;
  input [3:0]ADDRC;
  input [4:0]Q;
  input [4:0]\ID_EX_reg[2]_tristate_oe[1] ;
  input \ID_EX_reg[1]_tristate_oe[1] ;
  input \ID_EX_reg[2]_tristate_oe[31] ;
  input [0:0]\ID_EX_register_reg[0]_tristate_oe[0] ;
  input \ID_EX_register_reg[0]_tristate_oe[0]_0 ;
  input [0:0]registers_reg_r1_0_31_0_5_i_6;
  input [0:0]registers_reg_r1_0_31_0_5_i_6_0;

  wire [3:0]ADDRC;
  wire [0:0]ADDRD;
  wire \ID_EX_reg[1]_tristate_oe[1] ;
  wire [4:0]\ID_EX_reg[2]_tristate_oe[1] ;
  wire \ID_EX_reg[2]_tristate_oe[31] ;
  wire [0:0]\ID_EX_register_reg[0]_tristate_oe[0] ;
  wire \ID_EX_register_reg[0]_tristate_oe[0]_0 ;
  wire [0:0]\IF_ID_register_reg[0]_tristate_oe[0] ;
  wire [0:0]\IF_ID_register_reg[1]_tristate_oe[0] ;
  wire \MEM_WB_reg[0]_tristate_oe[2] ;
  wire \MEM_WB_reg[1]_tristate_oe[2] ;
  wire [4:0]Q;
  wire p_0_in;
  wire p_0_in__0;
  wire [31:0]reg_out_10;
  wire [31:0]reg_out_20;
  wire [0:0]registers_reg_r1_0_31_0_5_i_6;
  wire [0:0]registers_reg_r1_0_31_0_5_i_6_0;
  wire [31:0]temp1;
  wire [1:0]NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r1_0_31_0_5
       (.ADDRA({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRB({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRC({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[1:0]),
        .DIB(temp1[3:2]),
        .DIC(temp1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_10[1:0]),
        .DOB(reg_out_10[3:2]),
        .DOC(reg_out_10[5:4]),
        .DOD(NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_10
       (.I0(Q[0]),
        .I1(\ID_EX_reg[2]_tristate_oe[31] ),
        .O(ADDRD));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_18
       (.I0(registers_reg_r1_0_31_0_5_i_6),
        .I1(\ID_EX_reg[2]_tristate_oe[31] ),
        .O(\MEM_WB_reg[1]_tristate_oe[2] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_19
       (.I0(registers_reg_r1_0_31_0_5_i_6_0),
        .I1(\ID_EX_reg[2]_tristate_oe[31] ),
        .O(\MEM_WB_reg[0]_tristate_oe[2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    registers_reg_r1_0_31_0_5_i_2
       (.I0(\ID_EX_reg[1]_tristate_oe[1] ),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ADDRD),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(p_0_in__0));
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_0_5_i_9
       (.I0(\ID_EX_register_reg[0]_tristate_oe[0] ),
        .I1(\ID_EX_register_reg[0]_tristate_oe[0]_0 ),
        .O(\IF_ID_register_reg[0]_tristate_oe[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r1_0_31_12_17
       (.ADDRA({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRB({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRC({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[13:12]),
        .DIB(temp1[15:14]),
        .DIC(temp1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_10[13:12]),
        .DOB(reg_out_10[15:14]),
        .DOC(reg_out_10[17:16]),
        .DOD(NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r1_0_31_18_23
       (.ADDRA({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRB({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRC({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[19:18]),
        .DIB(temp1[21:20]),
        .DIC(temp1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_10[19:18]),
        .DOB(reg_out_10[21:20]),
        .DOC(reg_out_10[23:22]),
        .DOD(NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r1_0_31_24_29
       (.ADDRA({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRB({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRC({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[25:24]),
        .DIB(temp1[27:26]),
        .DIC(temp1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_10[25:24]),
        .DOB(reg_out_10[27:26]),
        .DOC(reg_out_10[29:28]),
        .DOD(NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r1_0_31_30_31
       (.ADDRA({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRB({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRC({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_10[31:30]),
        .DOB(NLW_registers_reg_r1_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r1_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r1_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r1_0_31_6_11
       (.ADDRA({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRB({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRC({ADDRC,\IF_ID_register_reg[0]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[7:6]),
        .DIB(temp1[9:8]),
        .DIC(temp1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_10[7:6]),
        .DOB(reg_out_10[9:8]),
        .DOC(reg_out_10[11:10]),
        .DOD(NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r2_0_31_0_5
       (.ADDRA({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRB({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRC({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[1:0]),
        .DIB(temp1[3:2]),
        .DIC(temp1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_20[1:0]),
        .DOB(reg_out_20[3:2]),
        .DOC(reg_out_20[5:4]),
        .DOD(NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r2_0_31_0_5_i_1
       (.I0(\ID_EX_reg[2]_tristate_oe[1] [0]),
        .I1(\ID_EX_register_reg[0]_tristate_oe[0]_0 ),
        .O(\IF_ID_register_reg[1]_tristate_oe[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r2_0_31_12_17
       (.ADDRA({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRB({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRC({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[13:12]),
        .DIB(temp1[15:14]),
        .DIC(temp1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_20[13:12]),
        .DOB(reg_out_20[15:14]),
        .DOC(reg_out_20[17:16]),
        .DOD(NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r2_0_31_18_23
       (.ADDRA({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRB({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRC({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[19:18]),
        .DIB(temp1[21:20]),
        .DIC(temp1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_20[19:18]),
        .DOB(reg_out_20[21:20]),
        .DOC(reg_out_20[23:22]),
        .DOD(NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r2_0_31_24_29
       (.ADDRA({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRB({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRC({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[25:24]),
        .DIB(temp1[27:26]),
        .DIC(temp1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_20[25:24]),
        .DOB(reg_out_20[27:26]),
        .DOC(reg_out_20[29:28]),
        .DOD(NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r2_0_31_30_31
       (.ADDRA({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRB({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRC({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_20[31:30]),
        .DOB(NLW_registers_reg_r2_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r2_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r2_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "processor/ID/reg_file/registers" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    registers_reg_r2_0_31_6_11
       (.ADDRA({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRB({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRC({\ID_EX_reg[2]_tristate_oe[1] [4:1],\IF_ID_register_reg[1]_tristate_oe[0] }),
        .ADDRD({Q[4:1],ADDRD}),
        .DIA(temp1[7:6]),
        .DIB(temp1[9:8]),
        .DIC(temp1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(reg_out_20[7:6]),
        .DOB(reg_out_20[9:8]),
        .DOC(reg_out_20[11:10]),
        .DOD(NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(p_0_in),
        .WE(p_0_in__0));
endmodule

module sign_ext
   (\ID_EX_ctrl_reg[4] ,
    D,
    \ID_EX_wire[3]_14 ,
    mem_read_ctrl,
    \imm_ext_reg[31]_0 ,
    \imm_ext_reg[31]_1 ,
    ADDRC,
    \imm_ext_reg[31]_2 ,
    \imm_ext_reg[31]_3 ,
    \imm_ext_reg[31]_4 ,
    \EX_MEM_register_tristate_oe_reg[0] ,
    \imm_ext_reg[31]_5 ,
    clk1_BUFG,
    \imm_ext_reg[30]_0 ,
    \imm_ext_reg[29]_0 ,
    \imm_ext_reg[28]_0 ,
    \imm_ext_reg[27]_0 ,
    \imm_ext_reg[26]_0 ,
    \imm_ext_reg[25]_0 ,
    \imm_ext_reg[24]_0 ,
    \imm_ext_reg[23]_0 ,
    \imm_ext_reg[22]_0 ,
    \imm_ext_reg[21]_0 ,
    \imm_ext_reg[20]_0 ,
    \imm_ext_reg[19]_0 );
  output \ID_EX_ctrl_reg[4] ;
  output [0:0]D;
  output [31:0]\ID_EX_wire[3]_14 ;
  input mem_read_ctrl;
  input [0:0]\imm_ext_reg[31]_0 ;
  input [4:0]\imm_ext_reg[31]_1 ;
  input [3:0]ADDRC;
  input \imm_ext_reg[31]_2 ;
  input [3:0]\imm_ext_reg[31]_3 ;
  input \imm_ext_reg[31]_4 ;
  input \EX_MEM_register_tristate_oe_reg[0] ;
  input [19:0]\imm_ext_reg[31]_5 ;
  input clk1_BUFG;
  input \imm_ext_reg[30]_0 ;
  input \imm_ext_reg[29]_0 ;
  input \imm_ext_reg[28]_0 ;
  input \imm_ext_reg[27]_0 ;
  input \imm_ext_reg[26]_0 ;
  input \imm_ext_reg[25]_0 ;
  input \imm_ext_reg[24]_0 ;
  input \imm_ext_reg[23]_0 ;
  input \imm_ext_reg[22]_0 ;
  input \imm_ext_reg[21]_0 ;
  input \imm_ext_reg[20]_0 ;
  input \imm_ext_reg[19]_0 ;

  wire [3:0]ADDRC;
  wire [0:0]D;
  wire \EX_MEM_register_tristate_oe_reg[0] ;
  wire \ID_EX_ctrl_reg[4] ;
  wire [31:0]\ID_EX_wire[3]_14 ;
  wire clk1_BUFG;
  wire \imm_ext[31]_i_3_n_0 ;
  wire \imm_ext[31]_i_4_n_0 ;
  wire \imm_ext[31]_i_5_n_0 ;
  wire \imm_ext[31]_i_6_n_0 ;
  wire \imm_ext_reg[19]_0 ;
  wire \imm_ext_reg[20]_0 ;
  wire \imm_ext_reg[21]_0 ;
  wire \imm_ext_reg[22]_0 ;
  wire \imm_ext_reg[23]_0 ;
  wire \imm_ext_reg[24]_0 ;
  wire \imm_ext_reg[25]_0 ;
  wire \imm_ext_reg[26]_0 ;
  wire \imm_ext_reg[27]_0 ;
  wire \imm_ext_reg[28]_0 ;
  wire \imm_ext_reg[29]_0 ;
  wire \imm_ext_reg[30]_0 ;
  wire [0:0]\imm_ext_reg[31]_0 ;
  wire [4:0]\imm_ext_reg[31]_1 ;
  wire \imm_ext_reg[31]_2 ;
  wire [3:0]\imm_ext_reg[31]_3 ;
  wire \imm_ext_reg[31]_4 ;
  wire [19:0]\imm_ext_reg[31]_5 ;
  wire mem_read_ctrl;

  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM_register_tristate_oe[0]_i_1 
       (.I0(\imm_ext_reg[31]_1 [0]),
        .I1(\EX_MEM_register_tristate_oe_reg[0] ),
        .O(D));
  LUT6 #(
    .INIT(64'h00000000557F7F7F)) 
    \imm_ext[31]_i_1 
       (.I0(mem_read_ctrl),
        .I1(\imm_ext[31]_i_3_n_0 ),
        .I2(\imm_ext[31]_i_4_n_0 ),
        .I3(\imm_ext[31]_i_5_n_0 ),
        .I4(\imm_ext[31]_i_6_n_0 ),
        .I5(\imm_ext_reg[31]_0 ),
        .O(\ID_EX_ctrl_reg[4] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \imm_ext[31]_i_3 
       (.I0(\imm_ext_reg[31]_1 [4]),
        .I1(\imm_ext_reg[31]_3 [3]),
        .I2(D),
        .I3(\imm_ext_reg[31]_4 ),
        .O(\imm_ext[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \imm_ext[31]_i_4 
       (.I0(\imm_ext_reg[31]_3 [2]),
        .I1(\imm_ext_reg[31]_1 [3]),
        .I2(\imm_ext_reg[31]_3 [0]),
        .I3(\imm_ext_reg[31]_1 [1]),
        .I4(\imm_ext_reg[31]_1 [2]),
        .I5(\imm_ext_reg[31]_3 [1]),
        .O(\imm_ext[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \imm_ext[31]_i_5 
       (.I0(\imm_ext_reg[31]_1 [4]),
        .I1(ADDRC[3]),
        .I2(D),
        .I3(\imm_ext_reg[31]_2 ),
        .O(\imm_ext[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \imm_ext[31]_i_6 
       (.I0(ADDRC[2]),
        .I1(\imm_ext_reg[31]_1 [3]),
        .I2(ADDRC[0]),
        .I3(\imm_ext_reg[31]_1 [1]),
        .I4(\imm_ext_reg[31]_1 [2]),
        .I5(ADDRC[1]),
        .O(\imm_ext[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[0] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [0]),
        .Q(\ID_EX_wire[3]_14 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[10] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [10]),
        .Q(\ID_EX_wire[3]_14 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[11] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [11]),
        .Q(\ID_EX_wire[3]_14 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[12] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [12]),
        .Q(\ID_EX_wire[3]_14 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[13] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [13]),
        .Q(\ID_EX_wire[3]_14 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[14] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [14]),
        .Q(\ID_EX_wire[3]_14 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[15] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [15]),
        .Q(\ID_EX_wire[3]_14 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[16] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [16]),
        .Q(\ID_EX_wire[3]_14 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[17] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [17]),
        .Q(\ID_EX_wire[3]_14 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[18] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [18]),
        .Q(\ID_EX_wire[3]_14 [18]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[19] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[19]_0 ),
        .Q(\ID_EX_wire[3]_14 [19]),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[1] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [1]),
        .Q(\ID_EX_wire[3]_14 [1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[20] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[20]_0 ),
        .Q(\ID_EX_wire[3]_14 [20]),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[21] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[21]_0 ),
        .Q(\ID_EX_wire[3]_14 [21]),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[22] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[22]_0 ),
        .Q(\ID_EX_wire[3]_14 [22]),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[23] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[23]_0 ),
        .Q(\ID_EX_wire[3]_14 [23]),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[24] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[24]_0 ),
        .Q(\ID_EX_wire[3]_14 [24]),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[25] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[25]_0 ),
        .Q(\ID_EX_wire[3]_14 [25]),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[26] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[26]_0 ),
        .Q(\ID_EX_wire[3]_14 [26]),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[27] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[27]_0 ),
        .Q(\ID_EX_wire[3]_14 [27]),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[28] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[28]_0 ),
        .Q(\ID_EX_wire[3]_14 [28]),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[29] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[29]_0 ),
        .Q(\ID_EX_wire[3]_14 [29]),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[2] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [2]),
        .Q(\ID_EX_wire[3]_14 [2]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_ext_reg[30] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[30]_0 ),
        .Q(\ID_EX_wire[3]_14 [30]),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[31] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [19]),
        .Q(\ID_EX_wire[3]_14 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[3] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [3]),
        .Q(\ID_EX_wire[3]_14 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[4] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [4]),
        .Q(\ID_EX_wire[3]_14 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[5] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [5]),
        .Q(\ID_EX_wire[3]_14 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[6] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [6]),
        .Q(\ID_EX_wire[3]_14 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[7] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [7]),
        .Q(\ID_EX_wire[3]_14 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[8] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [8]),
        .Q(\ID_EX_wire[3]_14 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_ext_reg[9] 
       (.C(clk1_BUFG),
        .CE(\ID_EX_ctrl_reg[4] ),
        .D(\imm_ext_reg[31]_5 [9]),
        .Q(\ID_EX_wire[3]_14 [9]),
        .R(1'b0));
endmodule

module uart_tx
   (Tx_OBUF,
    Tx_Active_OBUF,
    clk1_BUFG,
    Tx_req);
  output Tx_OBUF;
  output Tx_Active_OBUF;
  input clk1_BUFG;
  input Tx_req;

  wire Tx_Active_OBUF;
  wire Tx_OBUF;
  wire Tx_req;
  wire clk1_BUFG;
  wire o_Tx_Serial_i_1_n_0;
  wire r_SM_Main;
  wire r_SM_Main__0;
  wire r_Tx_Active_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hE)) 
    FSM_sequential_r_SM_Main_i_1
       (.I0(r_SM_Main),
        .I1(Tx_req),
        .O(r_SM_Main__0));
  (* FSM_ENCODED_STATES = "s_TX_DATA_BITS:010,s_TX_STOP_BIT:011,s_CLEANUP:100,s_IDLE:0,s_TX_START_BIT:1" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_r_SM_Main_reg
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(r_SM_Main__0),
        .Q(r_SM_Main),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    o_Tx_Serial_i_1
       (.I0(r_SM_Main),
        .O(o_Tx_Serial_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_Tx_Serial_reg
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(o_Tx_Serial_i_1_n_0),
        .Q(Tx_OBUF),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    r_Tx_Active_i_1
       (.I0(Tx_req),
        .I1(r_SM_Main),
        .I2(Tx_Active_OBUF),
        .O(r_Tx_Active_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    r_Tx_Active_reg
       (.C(clk1_BUFG),
        .CE(1'b1),
        .D(r_Tx_Active_i_1_n_0),
        .Q(Tx_Active_OBUF),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
