Simulator report for lab5
Fri Oct 27 16:52:50 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 114 nodes    ;
; Simulation Coverage         ;      78.57 % ;
; Total Number of Transitions ; 11375        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; Main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      78.57 % ;
; Total nodes checked                                 ; 114          ;
; Total output ports checked                          ; 126          ;
; Total output ports with complete 1/0-value coverage ; 99           ;
; Total output ports with no 1/0-value coverage       ; 9            ;
; Total output ports with no 1-value coverage         ; 22           ;
; Total output ports with no 0-value coverage         ; 14           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                              ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Main|requestDev0                                                                                                          ; |Main|requestDev0                                                                                                             ; pin_out          ;
; |Main|clk                                                                                                                  ; |Main|clk                                                                                                                     ; out              ;
; |Main|countValue1[1]                                                                                                       ; |Main|countValue1[1]                                                                                                          ; out              ;
; |Main|countValue1[0]                                                                                                       ; |Main|countValue1[0]                                                                                                          ; out              ;
; |Main|countValue2[1]                                                                                                       ; |Main|countValue2[1]                                                                                                          ; out              ;
; |Main|countValue2[0]                                                                                                       ; |Main|countValue2[0]                                                                                                          ; out              ;
; |Main|requestDev1                                                                                                          ; |Main|requestDev1                                                                                                             ; pin_out          ;
; |Main|requestDev2                                                                                                          ; |Main|requestDev2                                                                                                             ; pin_out          ;
; |Main|requestDev3                                                                                                          ; |Main|requestDev3                                                                                                             ; pin_out          ;
; |Main|countValue3[2]                                                                                                       ; |Main|countValue3[2]                                                                                                          ; out              ;
; |Main|countValue3[1]                                                                                                       ; |Main|countValue3[1]                                                                                                          ; out              ;
; |Main|countValue3[0]                                                                                                       ; |Main|countValue3[0]                                                                                                          ; out              ;
; |Main|data[2]                                                                                                              ; |Main|data[2]                                                                                                                 ; pin_out          ;
; |Main|data[1]                                                                                                              ; |Main|data[1]                                                                                                                 ; pin_out          ;
; |Main|data[0]                                                                                                              ; |Main|data[0]                                                                                                                 ; pin_out          ;
; |Main|data~1                                                                                                               ; |Main|data~1                                                                                                                  ; out0             ;
; |Main|data~2                                                                                                               ; |Main|data~2                                                                                                                  ; out0             ;
; |Main|data~3                                                                                                               ; |Main|data~3                                                                                                                  ; out0             ;
; |Main|DeviceLevel1:inst10|inst1                                                                                            ; |Main|DeviceLevel1:inst10|inst1                                                                                               ; out0             ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0   ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0      ; sumout           ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0   ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1   ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1      ; sumout           ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1   ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2   ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2      ; sumout           ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2   ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita3   ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita3      ; sumout           ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[3] ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[3]               ; regout           ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[2] ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[2]               ; regout           ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[1] ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[1]               ; regout           ;
; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[0] ; |Main|DeviceLevel1:inst10|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[0]               ; regout           ;
; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0] ; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]    ; out0             ;
; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0      ; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0         ; out0             ;
; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1      ; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1         ; out0             ;
; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]        ; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]           ; out0             ;
; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2      ; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2         ; out0             ;
; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3      ; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3         ; out0             ;
; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]        ; |Main|DeviceLevel1:inst10|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]           ; out0             ;
; |Main|DeviceLevel2:inst4|inst3                                                                                             ; |Main|DeviceLevel2:inst4|inst3                                                                                                ; out0             ;
; |Main|DeviceLevel2:inst4|inst1                                                                                             ; |Main|DeviceLevel2:inst4|inst1                                                                                                ; out0             ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0    ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0       ; sumout           ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0    ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1    ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1       ; sumout           ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1    ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2    ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2       ; sumout           ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2    ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita3    ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita3       ; sumout           ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[3]  ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[3]                ; regout           ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[2]  ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[2]                ; regout           ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[1]  ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[1]                ; regout           ;
; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[0]  ; |Main|DeviceLevel2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[0]                ; regout           ;
; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]  ; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]     ; out0             ;
; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0       ; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0          ; out0             ;
; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1       ; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1          ; out0             ;
; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]         ; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]            ; out0             ;
; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2       ; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2          ; out0             ;
; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3       ; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3          ; out0             ;
; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]         ; |Main|DeviceLevel2:inst4|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]            ; out0             ;
; |Main|DeviceLevel2:inst7|inst1                                                                                             ; |Main|DeviceLevel2:inst7|inst1                                                                                                ; out0             ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0    ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0       ; sumout           ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0    ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1    ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1       ; sumout           ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1    ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2    ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2       ; sumout           ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2    ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita3    ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita3       ; sumout           ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[3]  ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[3]                ; regout           ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[2]  ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[2]                ; regout           ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[1]  ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[1]                ; regout           ;
; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[0]  ; |Main|DeviceLevel2:inst7|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[0]                ; regout           ;
; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]  ; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]     ; out0             ;
; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0       ; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0          ; out0             ;
; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1       ; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1          ; out0             ;
; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]         ; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]            ; out0             ;
; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2       ; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2          ; out0             ;
; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3       ; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3          ; out0             ;
; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]         ; |Main|DeviceLevel2:inst7|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]            ; out0             ;
; |Main|Arbitrator:inst2|inst1                                                                                               ; |Main|Arbitrator:inst2|inst1                                                                                                  ; out0             ;
; |Main|Arbitrator:inst2|inst                                                                                                ; |Main|Arbitrator:inst2|inst                                                                                                   ; out0             ;
; |Main|Arbitrator:inst2|inst2                                                                                               ; |Main|Arbitrator:inst2|inst2                                                                                                  ; out0             ;
; |Main|DeviceLevel1:inst|inst3                                                                                              ; |Main|DeviceLevel1:inst|inst3                                                                                                 ; out0             ;
; |Main|DeviceLevel1:inst|inst1                                                                                              ; |Main|DeviceLevel1:inst|inst1                                                                                                 ; out0             ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0     ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0        ; sumout           ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0     ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1     ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1        ; sumout           ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1     ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2     ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2        ; sumout           ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2     ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita3     ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_comb_bita3        ; sumout           ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[3]   ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[3]                 ; regout           ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[2]   ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[2]                 ; regout           ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[1]   ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[1]                 ; regout           ;
; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|counter_reg_bit1a[0]   ; |Main|DeviceLevel1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_l4i:auto_generated|safe_q[0]                 ; regout           ;
; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]   ; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]      ; out0             ;
; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0        ; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0           ; out0             ;
; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1        ; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1           ; out0             ;
; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]          ; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]             ; out0             ;
; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2        ; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2           ; out0             ;
; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3        ; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3           ; out0             ;
; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]          ; |Main|DeviceLevel1:inst|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]             ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+
; Node Name                                                                           ; Output Port Name                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+
; |Main|countValue1[3]                                                                ; |Main|countValue1[3]                                                                ; out              ;
; |Main|countValue1[2]                                                                ; |Main|countValue1[2]                                                                ; out              ;
; |Main|countValue2[3]                                                                ; |Main|countValue2[3]                                                                ; out              ;
; |Main|countValue2[2]                                                                ; |Main|countValue2[2]                                                                ; out              ;
; |Main|countValue0[3]                                                                ; |Main|countValue0[3]                                                                ; out              ;
; |Main|countValue0[2]                                                                ; |Main|countValue0[2]                                                                ; out              ;
; |Main|countValue0[1]                                                                ; |Main|countValue0[1]                                                                ; out              ;
; |Main|countValue0[0]                                                                ; |Main|countValue0[0]                                                                ; out              ;
; |Main|countValue3[3]                                                                ; |Main|countValue3[3]                                                                ; out              ;
; |Main|data[3]                                                                       ; |Main|data[3]                                                                       ; pin_out          ;
; |Main|data~0                                                                        ; |Main|data~0                                                                        ; out0             ;
; |Main|DeviceLevel1:inst10|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3] ; |Main|DeviceLevel1:inst10|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |Main|DeviceLevel1:inst10|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1] ; |Main|DeviceLevel1:inst10|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |Main|DeviceLevel1:inst10|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0] ; |Main|DeviceLevel1:inst10|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |Main|DeviceLevel2:inst4|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]  ; |Main|DeviceLevel2:inst4|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]  ; out              ;
; |Main|DeviceLevel2:inst4|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]  ; |Main|DeviceLevel2:inst4|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]  ; out              ;
; |Main|DeviceLevel2:inst4|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]  ; |Main|DeviceLevel2:inst4|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]  ; out              ;
; |Main|DeviceLevel2:inst7|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]  ; |Main|DeviceLevel2:inst7|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]  ; out              ;
; |Main|DeviceLevel2:inst7|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]  ; |Main|DeviceLevel2:inst7|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]  ; out              ;
; |Main|DeviceLevel1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]   ; |Main|DeviceLevel1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]   ; out              ;
; |Main|DeviceLevel1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]   ; |Main|DeviceLevel1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]   ; out              ;
; |Main|DeviceLevel1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]   ; |Main|DeviceLevel1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]   ; out              ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+
; Node Name                                                                           ; Output Port Name                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+
; |Main|countValue1[3]                                                                ; |Main|countValue1[3]                                                                ; out              ;
; |Main|countValue1[2]                                                                ; |Main|countValue1[2]                                                                ; out              ;
; |Main|countValue2[3]                                                                ; |Main|countValue2[3]                                                                ; out              ;
; |Main|countValue2[2]                                                                ; |Main|countValue2[2]                                                                ; out              ;
; |Main|countValue0[3]                                                                ; |Main|countValue0[3]                                                                ; out              ;
; |Main|countValue0[2]                                                                ; |Main|countValue0[2]                                                                ; out              ;
; |Main|countValue0[1]                                                                ; |Main|countValue0[1]                                                                ; out              ;
; |Main|countValue0[0]                                                                ; |Main|countValue0[0]                                                                ; out              ;
; |Main|countValue3[3]                                                                ; |Main|countValue3[3]                                                                ; out              ;
; |Main|DeviceLevel1:inst10|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2] ; |Main|DeviceLevel1:inst10|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |Main|DeviceLevel2:inst4|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]  ; |Main|DeviceLevel2:inst4|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]  ; out              ;
; |Main|DeviceLevel2:inst7|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]  ; |Main|DeviceLevel2:inst7|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]  ; out              ;
; |Main|DeviceLevel2:inst7|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]  ; |Main|DeviceLevel2:inst7|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]  ; out              ;
; |Main|DeviceLevel1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]   ; |Main|DeviceLevel1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]   ; out              ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Oct 27 16:52:49 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab5 -c lab5
Warning: Tcl Script File lpm_counter1.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_counter1.qip
Info: Using vector source file "G:/Archive/Quartus projects/lab-5/Main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Main.vwf called lab5.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      78.57 %
Info: Number of transitions in simulation is 11375
Info: Vector file Main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Fri Oct 27 16:52:50 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


