-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Thu Dec 29 20:02:17 2022
-- Host        : GdF-intercettazioni running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_SDF_Top_0_0_sim_netlist.vhdl
-- Design      : design_1_SDF_Top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__0/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__1/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__2/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[0][1][15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIFO_reg[0][1][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][1][15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[1][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][0][15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][0][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][1][15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][1][15]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    halfway_pp1 : in STD_LOGIC;
    \FIFO_reg[0][0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[0][1][15]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU is
  signal arg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \arg_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_1\ : STD_LOGIC;
  signal \arg_carry__1_n_2\ : STD_LOGIC;
  signal \arg_carry__1_n_3\ : STD_LOGIC;
  signal \arg_carry__2_n_0\ : STD_LOGIC;
  signal \arg_carry__2_n_1\ : STD_LOGIC;
  signal \arg_carry__2_n_2\ : STD_LOGIC;
  signal \arg_carry__2_n_3\ : STD_LOGIC;
  signal \arg_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__3_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp_carry_i_1_n_0 : STD_LOGIC;
  signal gtOp_carry_i_3_n_0 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__54_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__56_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__54_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__56_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__54_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__56_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__41_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry_i_1__3_n_0\ : STD_LOGIC;
  signal ltOp_carry_i_3_n_0 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry_i_4__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ltOp_carry_i_4__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][0]_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][10]_i_1__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][11]_i_1__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][12]_i_1__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][13]_i_1__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][14]_i_1__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][15]_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][1]_i_1__3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][2]_i_1__3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][3]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][4]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][5]_i_1__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][6]_i_1__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][7]_i_1__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][8]_i_1__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][9]_i_1__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][0]_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][10]_i_1__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][11]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][12]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][13]_i_1__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][14]_i_1__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][15]_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][1]_i_1__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][2]_i_1__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][3]_i_1__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][4]_i_1__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][5]_i_1__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][6]_i_1__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][7]_i_1__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][8]_i_1__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][9]_i_1__3\ : label is "soft_lutpair96";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__2/i__carry\ : label is 11;
begin
\BU_ROT_ppF[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(0),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(0)
    );
\BU_ROT_ppF[0][10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(10),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(10)
    );
\BU_ROT_ppF[0][11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(11),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(11)
    );
\BU_ROT_ppF[0][12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(12),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(12)
    );
\BU_ROT_ppF[0][13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(13),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(13)
    );
\BU_ROT_ppF[0][14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(14),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(14)
    );
\BU_ROT_ppF[0][15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \gtOp_inferred__0/i__carry_n_2\,
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => arg(15),
      I3 => reset,
      O => reset_0(15)
    );
\BU_ROT_ppF[0][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(1),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(1)
    );
\BU_ROT_ppF[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(2),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(2)
    );
\BU_ROT_ppF[0][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(3),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(3)
    );
\BU_ROT_ppF[0][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(4),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(4)
    );
\BU_ROT_ppF[0][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(5),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(5)
    );
\BU_ROT_ppF[0][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(6),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(6)
    );
\BU_ROT_ppF[0][7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(7),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(7)
    );
\BU_ROT_ppF[0][8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(8),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(8)
    );
\BU_ROT_ppF[0][9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(9),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(9)
    );
\BU_ROT_ppF[1][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(0)
    );
\BU_ROT_ppF[1][10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(10)
    );
\BU_ROT_ppF[1][11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(11)
    );
\BU_ROT_ppF[1][12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(12)
    );
\BU_ROT_ppF[1][13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(13)
    );
\BU_ROT_ppF[1][14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(14)
    );
\BU_ROT_ppF[1][15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => gtOp_carry_n_2,
      I1 => ltOp_carry_n_2,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      I3 => reset,
      O => D(15)
    );
\BU_ROT_ppF[1][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(1)
    );
\BU_ROT_ppF[1][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(2)
    );
\BU_ROT_ppF[1][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(3)
    );
\BU_ROT_ppF[1][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(4)
    );
\BU_ROT_ppF[1][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(5)
    );
\BU_ROT_ppF[1][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(6)
    );
\BU_ROT_ppF[1][7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(7)
    );
\BU_ROT_ppF[1][8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(8)
    );
\BU_ROT_ppF[1][9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(9)
    );
\FIFO[0][0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(0),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(0),
      O => reset_1(0)
    );
\FIFO[0][0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(10),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(10),
      O => reset_1(10)
    );
\FIFO[0][0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(11),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(11),
      O => reset_1(11)
    );
\FIFO[0][0][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(12),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(12),
      O => reset_1(12)
    );
\FIFO[0][0][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(13),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(13),
      O => reset_1(13)
    );
\FIFO[0][0][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(14),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(14),
      O => reset_1(14)
    );
\FIFO[0][0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => plusOp(15),
      I1 => ltOp,
      I2 => reset,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(15),
      O => reset_1(15)
    );
\FIFO[0][0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(1),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(1),
      O => reset_1(1)
    );
\FIFO[0][0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(2),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(2),
      O => reset_1(2)
    );
\FIFO[0][0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(3),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(3),
      O => reset_1(3)
    );
\FIFO[0][0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(4),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(4),
      O => reset_1(4)
    );
\FIFO[0][0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(5),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(5),
      O => reset_1(5)
    );
\FIFO[0][0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(6),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(6),
      O => reset_1(6)
    );
\FIFO[0][0][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(7),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(7),
      O => reset_1(7)
    );
\FIFO[0][0][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(8),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(8),
      O => reset_1(8)
    );
\FIFO[0][0][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(9),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(9),
      O => reset_1(9)
    );
\FIFO[0][1][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(0),
      O => reset_2(0)
    );
\FIFO[0][1][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(10),
      O => reset_2(10)
    );
\FIFO[0][1][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(11),
      O => reset_2(11)
    );
\FIFO[0][1][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(12),
      O => reset_2(12)
    );
\FIFO[0][1][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(13),
      O => reset_2(13)
    );
\FIFO[0][1][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(14),
      O => reset_2(14)
    );
\FIFO[0][1][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => \ltOp_inferred__2/i__carry_n_2\,
      I2 => reset,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(15),
      O => reset_2(15)
    );
\FIFO[0][1][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(1),
      O => reset_2(1)
    );
\FIFO[0][1][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(2),
      O => reset_2(2)
    );
\FIFO[0][1][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(3),
      O => reset_2(3)
    );
\FIFO[0][1][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(4),
      O => reset_2(4)
    );
\FIFO[0][1][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(5),
      O => reset_2(5)
    );
\FIFO[0][1][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(6),
      O => reset_2(6)
    );
\FIFO[0][1][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(7),
      O => reset_2(7)
    );
\FIFO[0][1][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(8),
      O => reset_2(8)
    );
\FIFO[0][1][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(9),
      O => reset_2(9)
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \arg_carry_i_1__3_n_0\,
      S(2) => \arg_carry_i_2__3_n_0\,
      S(1) => \arg_carry_i_3__3_n_0\,
      S(0) => \arg_carry_i_4__3_n_0\
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \arg_carry__0_i_1__3_n_0\,
      S(2) => \arg_carry__0_i_2__3_n_0\,
      S(1) => \arg_carry__0_i_3__3_n_0\,
      S(0) => \arg_carry__0_i_4__3_n_0\
    );
\arg_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(7),
      I1 => Q(7),
      O => \arg_carry__0_i_1__3_n_0\
    );
\arg_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(6),
      I1 => Q(6),
      O => \arg_carry__0_i_2__3_n_0\
    );
\arg_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(5),
      I1 => Q(5),
      O => \arg_carry__0_i_3__3_n_0\
    );
\arg_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(4),
      I1 => Q(4),
      O => \arg_carry__0_i_4__3_n_0\
    );
\arg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3) => \arg_carry__1_n_0\,
      CO(2) => \arg_carry__1_n_1\,
      CO(1) => \arg_carry__1_n_2\,
      CO(0) => \arg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => plusOp(11 downto 8),
      S(3) => \arg_carry__1_i_1__3_n_0\,
      S(2) => \arg_carry__1_i_2__3_n_0\,
      S(1) => \arg_carry__1_i_3__3_n_0\,
      S(0) => \arg_carry__1_i_4__3_n_0\
    );
\arg_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(11),
      I1 => Q(11),
      O => \arg_carry__1_i_1__3_n_0\
    );
\arg_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(10),
      I1 => Q(10),
      O => \arg_carry__1_i_2__3_n_0\
    );
\arg_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(9),
      I1 => Q(9),
      O => \arg_carry__1_i_3__3_n_0\
    );
\arg_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(8),
      I1 => Q(8),
      O => \arg_carry__1_i_4__3_n_0\
    );
\arg_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__1_n_0\,
      CO(3) => \arg_carry__2_n_0\,
      CO(2) => \arg_carry__2_n_1\,
      CO(1) => \arg_carry__2_n_2\,
      CO(0) => \arg_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => S(3 downto 0)
    );
\arg_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(3),
      I1 => Q(3),
      O => \arg_carry_i_1__3_n_0\
    );
\arg_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(2),
      I1 => Q(2),
      O => \arg_carry_i_2__3_n_0\
    );
\arg_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(1),
      I1 => Q(1),
      O => \arg_carry_i_3__3_n_0\
    );
\arg_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(0),
      I1 => Q(0),
      O => \arg_carry_i_4__3_n_0\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(3 downto 0),
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__55_n_0\,
      S(2) => \i__carry_i_2__55_n_0\,
      S(1) => \i__carry_i_3__55_n_0\,
      S(0) => \i__carry_i_4__40_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(7 downto 4),
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__25_n_0\,
      S(2) => \i__carry__0_i_2__25_n_0\,
      S(1) => \i__carry__0_i_3__25_n_0\,
      S(0) => \i__carry__0_i_4__25_n_0\
    );
\arg_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3) => \arg_inferred__0/i__carry__1_n_0\,
      CO(2) => \arg_inferred__0/i__carry__1_n_1\,
      CO(1) => \arg_inferred__0/i__carry__1_n_2\,
      CO(0) => \arg_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(11 downto 8),
      O(3) => \arg_inferred__0/i__carry__1_n_4\,
      O(2) => \arg_inferred__0/i__carry__1_n_5\,
      O(1) => \arg_inferred__0/i__carry__1_n_6\,
      O(0) => \arg_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__25_n_0\,
      S(2) => \i__carry__1_i_2__25_n_0\,
      S(1) => \i__carry__1_i_3__25_n_0\,
      S(0) => \i__carry__1_i_4__25_n_0\
    );
\arg_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__1_n_0\,
      CO(3) => \arg_inferred__0/i__carry__2_n_0\,
      CO(2) => \arg_inferred__0/i__carry__2_n_1\,
      CO(1) => \arg_inferred__0/i__carry__2_n_2\,
      CO(0) => \arg_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \FIFO_reg[0][1][15]_0\(0),
      DI(2 downto 0) => \FIFO_reg[0][1][15]\(14 downto 12),
      O(3) => \arg_inferred__0/i__carry__2_n_4\,
      O(2) => \arg_inferred__0/i__carry__2_n_5\,
      O(1) => \arg_inferred__0/i__carry__2_n_6\,
      O(0) => \arg_inferred__0/i__carry__2_n_7\,
      S(3 downto 0) => \FIFO_reg[0][1][15]_1\(3 downto 0)
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => arg(3 downto 0),
      S(3) => \i__carry_i_1__54_n_0\,
      S(2) => \i__carry_i_2__54_n_0\,
      S(1) => \i__carry_i_3__54_n_0\,
      S(0) => \i__carry_i_4__39_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => arg(7 downto 4),
      S(3) => \i__carry__0_i_1__24_n_0\,
      S(2) => \i__carry__0_i_2__24_n_0\,
      S(1) => \i__carry__0_i_3__24_n_0\,
      S(0) => \i__carry__0_i_4__24_n_0\
    );
\arg_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3) => \arg_inferred__1/i__carry__1_n_0\,
      CO(2) => \arg_inferred__1/i__carry__1_n_1\,
      CO(1) => \arg_inferred__1/i__carry__1_n_2\,
      CO(0) => \arg_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => arg(11 downto 8),
      S(3) => \i__carry__1_i_1__24_n_0\,
      S(2) => \i__carry__1_i_2__24_n_0\,
      S(1) => \i__carry__1_i_3__24_n_0\,
      S(0) => \i__carry__1_i_4__24_n_0\
    );
\arg_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__1_n_0\,
      CO(3) => \arg_inferred__1/i__carry__2_n_0\,
      CO(2) => \arg_inferred__1/i__carry__2_n_1\,
      CO(1) => \arg_inferred__1/i__carry__2_n_2\,
      CO(0) => \arg_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[0][15]\(12),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => arg(15 downto 12),
      S(3 downto 0) => \BU_ROT_ppF_reg[0][15]_0\(3 downto 0)
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(3 downto 0),
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_1__56_n_0\,
      S(2) => \i__carry_i_2__56_n_0\,
      S(1) => \i__carry_i_3__56_n_0\,
      S(0) => \i__carry_i_4__41_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(7 downto 4),
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__26_n_0\,
      S(2) => \i__carry__0_i_2__26_n_0\,
      S(1) => \i__carry__0_i_3__26_n_0\,
      S(0) => \i__carry__0_i_4__26_n_0\
    );
\arg_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3) => \arg_inferred__2/i__carry__1_n_0\,
      CO(2) => \arg_inferred__2/i__carry__1_n_1\,
      CO(1) => \arg_inferred__2/i__carry__1_n_2\,
      CO(0) => \arg_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(11 downto 8),
      O(3) => \arg_inferred__2/i__carry__1_n_4\,
      O(2) => \arg_inferred__2/i__carry__1_n_5\,
      O(1) => \arg_inferred__2/i__carry__1_n_6\,
      O(0) => \arg_inferred__2/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__26_n_0\,
      S(2) => \i__carry__1_i_2__26_n_0\,
      S(1) => \i__carry__1_i_3__26_n_0\,
      S(0) => \i__carry__1_i_4__26_n_0\
    );
\arg_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__1_n_0\,
      CO(3) => \arg_inferred__2/i__carry__2_n_0\,
      CO(2) => \arg_inferred__2/i__carry__2_n_1\,
      CO(1) => \arg_inferred__2/i__carry__2_n_2\,
      CO(0) => \arg_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[1][15]\(12),
      DI(2 downto 0) => \FIFO_reg[0][1][15]\(14 downto 12),
      O(3) => \arg_inferred__2/i__carry__2_n_4\,
      O(2) => \arg_inferred__2/i__carry__2_n_5\,
      O(1) => \arg_inferred__2/i__carry__2_n_6\,
      O(0) => \arg_inferred__2/i__carry__2_n_7\,
      S(3 downto 0) => \BU_ROT_ppF_reg[1][15]_0\(3 downto 0)
    );
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_gtOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => gtOp_carry_i_1_n_0,
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]_0\(0),
      S(0) => gtOp_carry_i_3_n_0
    );
gtOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      O => gtOp_carry_i_1_n_0
    );
gtOp_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      O => gtOp_carry_i_3_n_0
    );
\gtOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__0/i__carry_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__27_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]_0\(0),
      S(0) => \i__carry_i_3__12_n_0\
    );
\gtOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => gtOp,
      CO(0) => \gtOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__28_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[0][0][15]_0\(0),
      S(0) => \i__carry_i_3__14_n_0\
    );
\gtOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__2/i__carry_n_2\,
      CO(0) => \gtOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__29_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[0][1][15]_3\(0),
      S(0) => \i__carry_i_3__16_n_0\
    );
\i__carry__0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \BU_ROT_ppF_reg[0][15]\(7),
      O => \i__carry__0_i_1__24_n_0\
    );
\i__carry__0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(7),
      I1 => \FIFO_reg[0][1][15]\(7),
      O => \i__carry__0_i_1__25_n_0\
    );
\i__carry__0_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(7),
      I1 => \BU_ROT_ppF_reg[1][15]\(7),
      O => \i__carry__0_i_1__26_n_0\
    );
\i__carry__0_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \BU_ROT_ppF_reg[0][15]\(6),
      O => \i__carry__0_i_2__24_n_0\
    );
\i__carry__0_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(6),
      I1 => \FIFO_reg[0][1][15]\(6),
      O => \i__carry__0_i_2__25_n_0\
    );
\i__carry__0_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(6),
      I1 => \BU_ROT_ppF_reg[1][15]\(6),
      O => \i__carry__0_i_2__26_n_0\
    );
\i__carry__0_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \BU_ROT_ppF_reg[0][15]\(5),
      O => \i__carry__0_i_3__24_n_0\
    );
\i__carry__0_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(5),
      I1 => \FIFO_reg[0][1][15]\(5),
      O => \i__carry__0_i_3__25_n_0\
    );
\i__carry__0_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(5),
      I1 => \BU_ROT_ppF_reg[1][15]\(5),
      O => \i__carry__0_i_3__26_n_0\
    );
\i__carry__0_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \BU_ROT_ppF_reg[0][15]\(4),
      O => \i__carry__0_i_4__24_n_0\
    );
\i__carry__0_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(4),
      I1 => \FIFO_reg[0][1][15]\(4),
      O => \i__carry__0_i_4__25_n_0\
    );
\i__carry__0_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(4),
      I1 => \BU_ROT_ppF_reg[1][15]\(4),
      O => \i__carry__0_i_4__26_n_0\
    );
\i__carry__1_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \BU_ROT_ppF_reg[0][15]\(11),
      O => \i__carry__1_i_1__24_n_0\
    );
\i__carry__1_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(11),
      I1 => \FIFO_reg[0][1][15]\(11),
      O => \i__carry__1_i_1__25_n_0\
    );
\i__carry__1_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(11),
      I1 => \BU_ROT_ppF_reg[1][15]\(11),
      O => \i__carry__1_i_1__26_n_0\
    );
\i__carry__1_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \BU_ROT_ppF_reg[0][15]\(10),
      O => \i__carry__1_i_2__24_n_0\
    );
\i__carry__1_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(10),
      I1 => \FIFO_reg[0][1][15]\(10),
      O => \i__carry__1_i_2__25_n_0\
    );
\i__carry__1_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(10),
      I1 => \BU_ROT_ppF_reg[1][15]\(10),
      O => \i__carry__1_i_2__26_n_0\
    );
\i__carry__1_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \BU_ROT_ppF_reg[0][15]\(9),
      O => \i__carry__1_i_3__24_n_0\
    );
\i__carry__1_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(9),
      I1 => \FIFO_reg[0][1][15]\(9),
      O => \i__carry__1_i_3__25_n_0\
    );
\i__carry__1_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(9),
      I1 => \BU_ROT_ppF_reg[1][15]\(9),
      O => \i__carry__1_i_3__26_n_0\
    );
\i__carry__1_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \BU_ROT_ppF_reg[0][15]\(8),
      O => \i__carry__1_i_4__24_n_0\
    );
\i__carry__1_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(8),
      I1 => \FIFO_reg[0][1][15]\(8),
      O => \i__carry__1_i_4__25_n_0\
    );
\i__carry__1_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(8),
      I1 => \BU_ROT_ppF_reg[1][15]\(8),
      O => \i__carry__1_i_4__26_n_0\
    );
\i__carry_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => arg(15),
      O => \i__carry_i_1__23_n_0\
    );
\i__carry_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => plusOp(15),
      O => \i__carry_i_1__24_n_0\
    );
\i__carry_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_1__25_n_0\
    );
\i__carry_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      O => \i__carry_i_1__27_n_0\
    );
\i__carry_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      O => \i__carry_i_1__28_n_0\
    );
\i__carry_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      O => \i__carry_i_1__29_n_0\
    );
\i__carry_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \BU_ROT_ppF_reg[0][15]\(3),
      O => \i__carry_i_1__54_n_0\
    );
\i__carry_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(3),
      I1 => \FIFO_reg[0][1][15]\(3),
      O => \i__carry_i_1__55_n_0\
    );
\i__carry_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(3),
      I1 => \BU_ROT_ppF_reg[1][15]\(3),
      O => \i__carry_i_1__56_n_0\
    );
\i__carry_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \BU_ROT_ppF_reg[0][15]\(2),
      O => \i__carry_i_2__54_n_0\
    );
\i__carry_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(2),
      I1 => \FIFO_reg[0][1][15]\(2),
      O => \i__carry_i_2__55_n_0\
    );
\i__carry_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(2),
      I1 => \BU_ROT_ppF_reg[1][15]\(2),
      O => \i__carry_i_2__56_n_0\
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(14),
      I1 => reset,
      I2 => arg(15),
      O => \i__carry_i_3__12_n_0\
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      I2 => arg(14),
      O => \i__carry_i_3__13_n_0\
    );
\i__carry_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(14),
      I1 => reset,
      I2 => plusOp(15),
      O => \i__carry_i_3__14_n_0\
    );
\i__carry_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      I2 => plusOp(14),
      O => \i__carry_i_3__15_n_0\
    );
\i__carry_i_3__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_3__16_n_0\
    );
\i__carry_i_3__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_5\,
      O => \i__carry_i_3__17_n_0\
    );
\i__carry_i_3__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \BU_ROT_ppF_reg[0][15]\(1),
      O => \i__carry_i_3__54_n_0\
    );
\i__carry_i_3__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(1),
      I1 => \FIFO_reg[0][1][15]\(1),
      O => \i__carry_i_3__55_n_0\
    );
\i__carry_i_3__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(1),
      I1 => \BU_ROT_ppF_reg[1][15]\(1),
      O => \i__carry_i_3__56_n_0\
    );
\i__carry_i_4__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__23_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__23_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__24_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__24_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__1/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \BU_ROT_ppF_reg[0][15]\(0),
      O => \i__carry_i_4__39_n_0\
    );
\i__carry_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(0),
      I1 => \FIFO_reg[0][1][15]\(0),
      O => \i__carry_i_4__40_n_0\
    );
\i__carry_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(0),
      I1 => \BU_ROT_ppF_reg[1][15]\(0),
      O => \i__carry_i_4__41_n_0\
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ltOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ltOp_carry_i_1__3_n_0\,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]\(0),
      S(0) => ltOp_carry_i_3_n_0
    );
\ltOp_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__2/i__carry__2_n_4\,
      O => \ltOp_carry_i_1__3_n_0\
    );
ltOp_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_5\,
      O => ltOp_carry_i_3_n_0
    );
\ltOp_carry_i_4__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_ltOp_carry_i_4__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__2/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry_i_4__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ltOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__0/i__carry_n_2\,
      CO(0) => \ltOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__23_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]\(0),
      S(0) => \i__carry_i_3__13_n_0\
    );
\ltOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__24_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[0][0][15]\(0),
      S(0) => \i__carry_i_3__15_n_0\
    );
\ltOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__2/i__carry_n_2\,
      CO(0) => \ltOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__25_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[0][1][15]_2\(0),
      S(0) => \i__carry_i_3__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__0/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__1/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__2/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[0][1][15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIFO_reg[0][1][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][1][15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[1][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][0][15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][0][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][1][15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][1][15]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    halfway_pp1 : in STD_LOGIC;
    \FIFO_reg[0][0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[0][1][15]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0 : entity is "R2_BU";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0 is
  signal arg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \arg_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_1\ : STD_LOGIC;
  signal \arg_carry__1_n_2\ : STD_LOGIC;
  signal \arg_carry__1_n_3\ : STD_LOGIC;
  signal \arg_carry__2_n_0\ : STD_LOGIC;
  signal \arg_carry__2_n_1\ : STD_LOGIC;
  signal \arg_carry__2_n_2\ : STD_LOGIC;
  signal \arg_carry__2_n_3\ : STD_LOGIC;
  signal \arg_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__2_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal \gtOp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__38_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry_i_4__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ltOp_carry_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][0]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][10]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][11]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][12]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][13]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][14]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][15]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][1]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][2]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][3]_i_1__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][4]_i_1__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][5]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][6]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][7]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][8]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][9]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][0]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][10]_i_1__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][11]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][12]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][13]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][14]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][15]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][1]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][2]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][3]_i_1__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][4]_i_1__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][5]_i_1__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][6]_i_1__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][7]_i_1__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][8]_i_1__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][9]_i_1__2\ : label is "soft_lutpair73";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__2/i__carry\ : label is 11;
begin
\BU_ROT_ppF[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(0),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(0)
    );
\BU_ROT_ppF[0][10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(10),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(10)
    );
\BU_ROT_ppF[0][11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(11),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(11)
    );
\BU_ROT_ppF[0][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(12),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(12)
    );
\BU_ROT_ppF[0][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(13),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(13)
    );
\BU_ROT_ppF[0][14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(14),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(14)
    );
\BU_ROT_ppF[0][15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \gtOp_inferred__0/i__carry_n_2\,
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => arg(15),
      I3 => reset,
      O => reset_0(15)
    );
\BU_ROT_ppF[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(1),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(1)
    );
\BU_ROT_ppF[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(2),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(2)
    );
\BU_ROT_ppF[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(3),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(3)
    );
\BU_ROT_ppF[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(4),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(4)
    );
\BU_ROT_ppF[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(5),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(5)
    );
\BU_ROT_ppF[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(6),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(6)
    );
\BU_ROT_ppF[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(7),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(7)
    );
\BU_ROT_ppF[0][8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(8),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(8)
    );
\BU_ROT_ppF[0][9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(9),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(9)
    );
\BU_ROT_ppF[1][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(0)
    );
\BU_ROT_ppF[1][10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(10)
    );
\BU_ROT_ppF[1][11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(11)
    );
\BU_ROT_ppF[1][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(12)
    );
\BU_ROT_ppF[1][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(13)
    );
\BU_ROT_ppF[1][14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(14)
    );
\BU_ROT_ppF[1][15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => gtOp_carry_n_2,
      I1 => ltOp_carry_n_2,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      I3 => reset,
      O => D(15)
    );
\BU_ROT_ppF[1][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(1)
    );
\BU_ROT_ppF[1][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(2)
    );
\BU_ROT_ppF[1][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(3)
    );
\BU_ROT_ppF[1][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(4)
    );
\BU_ROT_ppF[1][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(5)
    );
\BU_ROT_ppF[1][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(6)
    );
\BU_ROT_ppF[1][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(7)
    );
\BU_ROT_ppF[1][8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(8)
    );
\BU_ROT_ppF[1][9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(9)
    );
\FIFO[0][0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(0),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(0),
      O => reset_1(0)
    );
\FIFO[0][0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(10),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(10),
      O => reset_1(10)
    );
\FIFO[0][0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(11),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(11),
      O => reset_1(11)
    );
\FIFO[0][0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(12),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(12),
      O => reset_1(12)
    );
\FIFO[0][0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(13),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(13),
      O => reset_1(13)
    );
\FIFO[0][0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(14),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(14),
      O => reset_1(14)
    );
\FIFO[0][0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => plusOp(15),
      I1 => ltOp,
      I2 => reset,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(15),
      O => reset_1(15)
    );
\FIFO[0][0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(1),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(1),
      O => reset_1(1)
    );
\FIFO[0][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(2),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(2),
      O => reset_1(2)
    );
\FIFO[0][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(3),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(3),
      O => reset_1(3)
    );
\FIFO[0][0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(4),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(4),
      O => reset_1(4)
    );
\FIFO[0][0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(5),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(5),
      O => reset_1(5)
    );
\FIFO[0][0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(6),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(6),
      O => reset_1(6)
    );
\FIFO[0][0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(7),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(7),
      O => reset_1(7)
    );
\FIFO[0][0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(8),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(8),
      O => reset_1(8)
    );
\FIFO[0][0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(9),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][0][15]_1\(9),
      O => reset_1(9)
    );
\FIFO[0][1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(0),
      O => reset_2(0)
    );
\FIFO[0][1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(10),
      O => reset_2(10)
    );
\FIFO[0][1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(11),
      O => reset_2(11)
    );
\FIFO[0][1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(12),
      O => reset_2(12)
    );
\FIFO[0][1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(13),
      O => reset_2(13)
    );
\FIFO[0][1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(14),
      O => reset_2(14)
    );
\FIFO[0][1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => \ltOp_inferred__2/i__carry_n_2\,
      I2 => reset,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(15),
      O => reset_2(15)
    );
\FIFO[0][1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(1),
      O => reset_2(1)
    );
\FIFO[0][1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(2),
      O => reset_2(2)
    );
\FIFO[0][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(3),
      O => reset_2(3)
    );
\FIFO[0][1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(4),
      O => reset_2(4)
    );
\FIFO[0][1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(5),
      O => reset_2(5)
    );
\FIFO[0][1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(6),
      O => reset_2(6)
    );
\FIFO[0][1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(7),
      O => reset_2(7)
    );
\FIFO[0][1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(8),
      O => reset_2(8)
    );
\FIFO[0][1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[0][1][15]_4\(9),
      O => reset_2(9)
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \arg_carry_i_1__2_n_0\,
      S(2) => \arg_carry_i_2__2_n_0\,
      S(1) => \arg_carry_i_3__2_n_0\,
      S(0) => \arg_carry_i_4__2_n_0\
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \arg_carry__0_i_1__2_n_0\,
      S(2) => \arg_carry__0_i_2__2_n_0\,
      S(1) => \arg_carry__0_i_3__2_n_0\,
      S(0) => \arg_carry__0_i_4__2_n_0\
    );
\arg_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(7),
      I1 => Q(7),
      O => \arg_carry__0_i_1__2_n_0\
    );
\arg_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(6),
      I1 => Q(6),
      O => \arg_carry__0_i_2__2_n_0\
    );
\arg_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(5),
      I1 => Q(5),
      O => \arg_carry__0_i_3__2_n_0\
    );
\arg_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(4),
      I1 => Q(4),
      O => \arg_carry__0_i_4__2_n_0\
    );
\arg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3) => \arg_carry__1_n_0\,
      CO(2) => \arg_carry__1_n_1\,
      CO(1) => \arg_carry__1_n_2\,
      CO(0) => \arg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => plusOp(11 downto 8),
      S(3) => \arg_carry__1_i_1__2_n_0\,
      S(2) => \arg_carry__1_i_2__2_n_0\,
      S(1) => \arg_carry__1_i_3__2_n_0\,
      S(0) => \arg_carry__1_i_4__2_n_0\
    );
\arg_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(11),
      I1 => Q(11),
      O => \arg_carry__1_i_1__2_n_0\
    );
\arg_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(10),
      I1 => Q(10),
      O => \arg_carry__1_i_2__2_n_0\
    );
\arg_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(9),
      I1 => Q(9),
      O => \arg_carry__1_i_3__2_n_0\
    );
\arg_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(8),
      I1 => Q(8),
      O => \arg_carry__1_i_4__2_n_0\
    );
\arg_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__1_n_0\,
      CO(3) => \arg_carry__2_n_0\,
      CO(2) => \arg_carry__2_n_1\,
      CO(1) => \arg_carry__2_n_2\,
      CO(0) => \arg_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => S(3 downto 0)
    );
\arg_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(3),
      I1 => Q(3),
      O => \arg_carry_i_1__2_n_0\
    );
\arg_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(2),
      I1 => Q(2),
      O => \arg_carry_i_2__2_n_0\
    );
\arg_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(1),
      I1 => Q(1),
      O => \arg_carry_i_3__2_n_0\
    );
\arg_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(0),
      I1 => Q(0),
      O => \arg_carry_i_4__2_n_0\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(3 downto 0),
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__52_n_0\,
      S(2) => \i__carry_i_2__49_n_0\,
      S(1) => \i__carry_i_3__52_n_0\,
      S(0) => \i__carry_i_4__37_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(7 downto 4),
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__22_n_0\,
      S(2) => \i__carry__0_i_2__22_n_0\,
      S(1) => \i__carry__0_i_3__22_n_0\,
      S(0) => \i__carry__0_i_4__22_n_0\
    );
\arg_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3) => \arg_inferred__0/i__carry__1_n_0\,
      CO(2) => \arg_inferred__0/i__carry__1_n_1\,
      CO(1) => \arg_inferred__0/i__carry__1_n_2\,
      CO(0) => \arg_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(11 downto 8),
      O(3) => \arg_inferred__0/i__carry__1_n_4\,
      O(2) => \arg_inferred__0/i__carry__1_n_5\,
      O(1) => \arg_inferred__0/i__carry__1_n_6\,
      O(0) => \arg_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__22_n_0\,
      S(2) => \i__carry__1_i_2__22_n_0\,
      S(1) => \i__carry__1_i_3__22_n_0\,
      S(0) => \i__carry__1_i_4__22_n_0\
    );
\arg_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__1_n_0\,
      CO(3) => \arg_inferred__0/i__carry__2_n_0\,
      CO(2) => \arg_inferred__0/i__carry__2_n_1\,
      CO(1) => \arg_inferred__0/i__carry__2_n_2\,
      CO(0) => \arg_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \FIFO_reg[0][1][15]_0\(0),
      DI(2 downto 0) => \FIFO_reg[0][1][15]\(14 downto 12),
      O(3) => \arg_inferred__0/i__carry__2_n_4\,
      O(2) => \arg_inferred__0/i__carry__2_n_5\,
      O(1) => \arg_inferred__0/i__carry__2_n_6\,
      O(0) => \arg_inferred__0/i__carry__2_n_7\,
      S(3 downto 0) => \FIFO_reg[0][1][15]_1\(3 downto 0)
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => arg(3 downto 0),
      S(3) => \i__carry_i_1__51_n_0\,
      S(2) => \i__carry_i_2__48_n_0\,
      S(1) => \i__carry_i_3__51_n_0\,
      S(0) => \i__carry_i_4__36_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => arg(7 downto 4),
      S(3) => \i__carry__0_i_1__21_n_0\,
      S(2) => \i__carry__0_i_2__21_n_0\,
      S(1) => \i__carry__0_i_3__21_n_0\,
      S(0) => \i__carry__0_i_4__21_n_0\
    );
\arg_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3) => \arg_inferred__1/i__carry__1_n_0\,
      CO(2) => \arg_inferred__1/i__carry__1_n_1\,
      CO(1) => \arg_inferred__1/i__carry__1_n_2\,
      CO(0) => \arg_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => arg(11 downto 8),
      S(3) => \i__carry__1_i_1__21_n_0\,
      S(2) => \i__carry__1_i_2__21_n_0\,
      S(1) => \i__carry__1_i_3__21_n_0\,
      S(0) => \i__carry__1_i_4__21_n_0\
    );
\arg_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__1_n_0\,
      CO(3) => \arg_inferred__1/i__carry__2_n_0\,
      CO(2) => \arg_inferred__1/i__carry__2_n_1\,
      CO(1) => \arg_inferred__1/i__carry__2_n_2\,
      CO(0) => \arg_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[0][15]\(12),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => arg(15 downto 12),
      S(3 downto 0) => \BU_ROT_ppF_reg[0][15]_0\(3 downto 0)
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(3 downto 0),
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_1__53_n_0\,
      S(2) => \i__carry_i_2__50_n_0\,
      S(1) => \i__carry_i_3__53_n_0\,
      S(0) => \i__carry_i_4__38_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(7 downto 4),
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__23_n_0\,
      S(2) => \i__carry__0_i_2__23_n_0\,
      S(1) => \i__carry__0_i_3__23_n_0\,
      S(0) => \i__carry__0_i_4__23_n_0\
    );
\arg_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3) => \arg_inferred__2/i__carry__1_n_0\,
      CO(2) => \arg_inferred__2/i__carry__1_n_1\,
      CO(1) => \arg_inferred__2/i__carry__1_n_2\,
      CO(0) => \arg_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \FIFO_reg[0][1][15]\(11 downto 8),
      O(3) => \arg_inferred__2/i__carry__1_n_4\,
      O(2) => \arg_inferred__2/i__carry__1_n_5\,
      O(1) => \arg_inferred__2/i__carry__1_n_6\,
      O(0) => \arg_inferred__2/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__23_n_0\,
      S(2) => \i__carry__1_i_2__23_n_0\,
      S(1) => \i__carry__1_i_3__23_n_0\,
      S(0) => \i__carry__1_i_4__23_n_0\
    );
\arg_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__1_n_0\,
      CO(3) => \arg_inferred__2/i__carry__2_n_0\,
      CO(2) => \arg_inferred__2/i__carry__2_n_1\,
      CO(1) => \arg_inferred__2/i__carry__2_n_2\,
      CO(0) => \arg_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[1][15]\(12),
      DI(2 downto 0) => \FIFO_reg[0][1][15]\(14 downto 12),
      O(3) => \arg_inferred__2/i__carry__2_n_4\,
      O(2) => \arg_inferred__2/i__carry__2_n_5\,
      O(1) => \arg_inferred__2/i__carry__2_n_6\,
      O(0) => \arg_inferred__2/i__carry__2_n_7\,
      S(3 downto 0) => \BU_ROT_ppF_reg[1][15]_0\(3 downto 0)
    );
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_gtOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gtOp_carry_i_1__2_n_0\,
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]_0\(0),
      S(0) => \gtOp_carry_i_3__2_n_0\
    );
\gtOp_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      O => \gtOp_carry_i_1__2_n_0\
    );
\gtOp_carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      O => \gtOp_carry_i_3__2_n_0\
    );
\gtOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__0/i__carry_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__36_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]_0\(0),
      S(0) => \i__carry_i_3__30_n_0\
    );
\gtOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => gtOp,
      CO(0) => \gtOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__37_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[0][0][15]_0\(0),
      S(0) => \i__carry_i_3__32_n_0\
    );
\gtOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__2/i__carry_n_2\,
      CO(0) => \gtOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__38_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[0][1][15]_3\(0),
      S(0) => \i__carry_i_3__34_n_0\
    );
\i__carry__0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \BU_ROT_ppF_reg[0][15]\(7),
      O => \i__carry__0_i_1__21_n_0\
    );
\i__carry__0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(7),
      I1 => \FIFO_reg[0][1][15]\(7),
      O => \i__carry__0_i_1__22_n_0\
    );
\i__carry__0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(7),
      I1 => \BU_ROT_ppF_reg[1][15]\(7),
      O => \i__carry__0_i_1__23_n_0\
    );
\i__carry__0_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \BU_ROT_ppF_reg[0][15]\(6),
      O => \i__carry__0_i_2__21_n_0\
    );
\i__carry__0_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(6),
      I1 => \FIFO_reg[0][1][15]\(6),
      O => \i__carry__0_i_2__22_n_0\
    );
\i__carry__0_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(6),
      I1 => \BU_ROT_ppF_reg[1][15]\(6),
      O => \i__carry__0_i_2__23_n_0\
    );
\i__carry__0_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \BU_ROT_ppF_reg[0][15]\(5),
      O => \i__carry__0_i_3__21_n_0\
    );
\i__carry__0_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(5),
      I1 => \FIFO_reg[0][1][15]\(5),
      O => \i__carry__0_i_3__22_n_0\
    );
\i__carry__0_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(5),
      I1 => \BU_ROT_ppF_reg[1][15]\(5),
      O => \i__carry__0_i_3__23_n_0\
    );
\i__carry__0_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \BU_ROT_ppF_reg[0][15]\(4),
      O => \i__carry__0_i_4__21_n_0\
    );
\i__carry__0_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(4),
      I1 => \FIFO_reg[0][1][15]\(4),
      O => \i__carry__0_i_4__22_n_0\
    );
\i__carry__0_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(4),
      I1 => \BU_ROT_ppF_reg[1][15]\(4),
      O => \i__carry__0_i_4__23_n_0\
    );
\i__carry__1_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \BU_ROT_ppF_reg[0][15]\(11),
      O => \i__carry__1_i_1__21_n_0\
    );
\i__carry__1_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(11),
      I1 => \FIFO_reg[0][1][15]\(11),
      O => \i__carry__1_i_1__22_n_0\
    );
\i__carry__1_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(11),
      I1 => \BU_ROT_ppF_reg[1][15]\(11),
      O => \i__carry__1_i_1__23_n_0\
    );
\i__carry__1_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \BU_ROT_ppF_reg[0][15]\(10),
      O => \i__carry__1_i_2__21_n_0\
    );
\i__carry__1_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(10),
      I1 => \FIFO_reg[0][1][15]\(10),
      O => \i__carry__1_i_2__22_n_0\
    );
\i__carry__1_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(10),
      I1 => \BU_ROT_ppF_reg[1][15]\(10),
      O => \i__carry__1_i_2__23_n_0\
    );
\i__carry__1_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \BU_ROT_ppF_reg[0][15]\(9),
      O => \i__carry__1_i_3__21_n_0\
    );
\i__carry__1_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(9),
      I1 => \FIFO_reg[0][1][15]\(9),
      O => \i__carry__1_i_3__22_n_0\
    );
\i__carry__1_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(9),
      I1 => \BU_ROT_ppF_reg[1][15]\(9),
      O => \i__carry__1_i_3__23_n_0\
    );
\i__carry__1_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \BU_ROT_ppF_reg[0][15]\(8),
      O => \i__carry__1_i_4__21_n_0\
    );
\i__carry__1_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(8),
      I1 => \FIFO_reg[0][1][15]\(8),
      O => \i__carry__1_i_4__22_n_0\
    );
\i__carry__1_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(8),
      I1 => \BU_ROT_ppF_reg[1][15]\(8),
      O => \i__carry__1_i_4__23_n_0\
    );
\i__carry_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => arg(15),
      O => \i__carry_i_1__17_n_0\
    );
\i__carry_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => plusOp(15),
      O => \i__carry_i_1__18_n_0\
    );
\i__carry_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_1__19_n_0\
    );
\i__carry_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      O => \i__carry_i_1__36_n_0\
    );
\i__carry_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      O => \i__carry_i_1__37_n_0\
    );
\i__carry_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      O => \i__carry_i_1__38_n_0\
    );
\i__carry_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \BU_ROT_ppF_reg[0][15]\(3),
      O => \i__carry_i_1__51_n_0\
    );
\i__carry_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(3),
      I1 => \FIFO_reg[0][1][15]\(3),
      O => \i__carry_i_1__52_n_0\
    );
\i__carry_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(3),
      I1 => \BU_ROT_ppF_reg[1][15]\(3),
      O => \i__carry_i_1__53_n_0\
    );
\i__carry_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \BU_ROT_ppF_reg[0][15]\(2),
      O => \i__carry_i_2__48_n_0\
    );
\i__carry_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(2),
      I1 => \FIFO_reg[0][1][15]\(2),
      O => \i__carry_i_2__49_n_0\
    );
\i__carry_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(2),
      I1 => \BU_ROT_ppF_reg[1][15]\(2),
      O => \i__carry_i_2__50_n_0\
    );
\i__carry_i_3__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(14),
      I1 => reset,
      I2 => arg(15),
      O => \i__carry_i_3__30_n_0\
    );
\i__carry_i_3__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      I2 => arg(14),
      O => \i__carry_i_3__31_n_0\
    );
\i__carry_i_3__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(14),
      I1 => reset,
      I2 => plusOp(15),
      O => \i__carry_i_3__32_n_0\
    );
\i__carry_i_3__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      I2 => plusOp(14),
      O => \i__carry_i_3__33_n_0\
    );
\i__carry_i_3__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_3__34_n_0\
    );
\i__carry_i_3__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_5\,
      O => \i__carry_i_3__35_n_0\
    );
\i__carry_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \BU_ROT_ppF_reg[0][15]\(1),
      O => \i__carry_i_3__51_n_0\
    );
\i__carry_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(1),
      I1 => \FIFO_reg[0][1][15]\(1),
      O => \i__carry_i_3__52_n_0\
    );
\i__carry_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(1),
      I1 => \BU_ROT_ppF_reg[1][15]\(1),
      O => \i__carry_i_3__53_n_0\
    );
\i__carry_i_4__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__17_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__18_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__1/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \BU_ROT_ppF_reg[0][15]\(0),
      O => \i__carry_i_4__36_n_0\
    );
\i__carry_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(0),
      I1 => \FIFO_reg[0][1][15]\(0),
      O => \i__carry_i_4__37_n_0\
    );
\i__carry_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FIFO_reg[0][1][15]\(0),
      I1 => \BU_ROT_ppF_reg[1][15]\(0),
      O => \i__carry_i_4__38_n_0\
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ltOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ltOp_carry_i_1__2_n_0\,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]\(0),
      S(0) => \ltOp_carry_i_3__2_n_0\
    );
\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__2/i__carry__2_n_4\,
      O => \ltOp_carry_i_1__2_n_0\
    );
\ltOp_carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_5\,
      O => \ltOp_carry_i_3__2_n_0\
    );
\ltOp_carry_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_ltOp_carry_i_4__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__2/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry_i_4__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ltOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__0/i__carry_n_2\,
      CO(0) => \ltOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__17_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]\(0),
      S(0) => \i__carry_i_3__31_n_0\
    );
\ltOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__18_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[0][0][15]\(0),
      S(0) => \i__carry_i_3__33_n_0\
    );
\ltOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__2/i__carry_n_2\,
      CO(0) => \ltOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__19_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[0][1][15]_2\(0),
      S(0) => \i__carry_i_3__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__0/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__1/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__2/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFOMux_FIFO[0]_36\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFOMux_FIFO[1]_37\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[1][15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[1][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    halfway_pp1 : in STD_LOGIC;
    \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2 : entity is "R2_BU";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2 is
  signal arg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \arg_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_1\ : STD_LOGIC;
  signal \arg_carry__1_n_2\ : STD_LOGIC;
  signal \arg_carry__1_n_3\ : STD_LOGIC;
  signal \arg_carry__2_n_0\ : STD_LOGIC;
  signal \arg_carry__2_n_1\ : STD_LOGIC;
  signal \arg_carry__2_n_2\ : STD_LOGIC;
  signal \arg_carry__2_n_3\ : STD_LOGIC;
  signal \arg_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__1_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal \gtOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__35_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ltOp_carry_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][0]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][10]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][11]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][12]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][13]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][14]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][15]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][1]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][2]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][3]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][4]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][5]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][6]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][7]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][8]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][9]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][0]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][10]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][11]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][12]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][13]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][14]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][15]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][1]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][2]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][3]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][4]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][5]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][6]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][7]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][8]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][9]_i_1__1\ : label is "soft_lutpair50";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__2/i__carry\ : label is 11;
begin
\BU_ROT_ppF[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(0),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(0)
    );
\BU_ROT_ppF[0][10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(10),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(10)
    );
\BU_ROT_ppF[0][11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(11),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(11)
    );
\BU_ROT_ppF[0][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(12),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(12)
    );
\BU_ROT_ppF[0][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(13),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(13)
    );
\BU_ROT_ppF[0][14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(14),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(14)
    );
\BU_ROT_ppF[0][15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \gtOp_inferred__0/i__carry_n_2\,
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => arg(15),
      I3 => reset,
      O => reset_0(15)
    );
\BU_ROT_ppF[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(1),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(1)
    );
\BU_ROT_ppF[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(2),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(2)
    );
\BU_ROT_ppF[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(3),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(3)
    );
\BU_ROT_ppF[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(4),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(4)
    );
\BU_ROT_ppF[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(5),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(5)
    );
\BU_ROT_ppF[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(6),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(6)
    );
\BU_ROT_ppF[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(7),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(7)
    );
\BU_ROT_ppF[0][8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(8),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(8)
    );
\BU_ROT_ppF[0][9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(9),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(9)
    );
\BU_ROT_ppF[1][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(0)
    );
\BU_ROT_ppF[1][10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(10)
    );
\BU_ROT_ppF[1][11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(11)
    );
\BU_ROT_ppF[1][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(12)
    );
\BU_ROT_ppF[1][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(13)
    );
\BU_ROT_ppF[1][14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(14)
    );
\BU_ROT_ppF[1][15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => gtOp_carry_n_2,
      I1 => ltOp_carry_n_2,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      I3 => reset,
      O => D(15)
    );
\BU_ROT_ppF[1][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(1)
    );
\BU_ROT_ppF[1][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(2)
    );
\BU_ROT_ppF[1][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(3)
    );
\BU_ROT_ppF[1][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(4)
    );
\BU_ROT_ppF[1][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(5)
    );
\BU_ROT_ppF[1][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(6)
    );
\BU_ROT_ppF[1][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(7)
    );
\BU_ROT_ppF[1][8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(8)
    );
\BU_ROT_ppF[1][9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(9)
    );
\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(0),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(0),
      O => \FIFOMux_FIFO[0]_36\(0)
    );
\FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(10),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(10),
      O => \FIFOMux_FIFO[0]_36\(10)
    );
\FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(11),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(11),
      O => \FIFOMux_FIFO[0]_36\(11)
    );
\FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(12),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(12),
      O => \FIFOMux_FIFO[0]_36\(12)
    );
\FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(13),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(13),
      O => \FIFOMux_FIFO[0]_36\(13)
    );
\FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(14),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(14),
      O => \FIFOMux_FIFO[0]_36\(14)
    );
\FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => plusOp(15),
      I1 => ltOp,
      I2 => reset,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(15),
      O => \FIFOMux_FIFO[0]_36\(15)
    );
\FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(1),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(1),
      O => \FIFOMux_FIFO[0]_36\(1)
    );
\FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(2),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(2),
      O => \FIFOMux_FIFO[0]_36\(2)
    );
\FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(3),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(3),
      O => \FIFOMux_FIFO[0]_36\(3)
    );
\FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(4),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(4),
      O => \FIFOMux_FIFO[0]_36\(4)
    );
\FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(5),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(5),
      O => \FIFOMux_FIFO[0]_36\(5)
    );
\FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(6),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(6),
      O => \FIFOMux_FIFO[0]_36\(6)
    );
\FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(7),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(7),
      O => \FIFOMux_FIFO[0]_36\(7)
    );
\FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(8),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(8),
      O => \FIFOMux_FIFO[0]_36\(8)
    );
\FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(9),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(9),
      O => \FIFOMux_FIFO[0]_36\(9)
    );
\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(0),
      O => \FIFOMux_FIFO[1]_37\(0)
    );
\FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(10),
      O => \FIFOMux_FIFO[1]_37\(10)
    );
\FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(11),
      O => \FIFOMux_FIFO[1]_37\(11)
    );
\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(12),
      O => \FIFOMux_FIFO[1]_37\(12)
    );
\FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(13),
      O => \FIFOMux_FIFO[1]_37\(13)
    );
\FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(14),
      O => \FIFOMux_FIFO[1]_37\(14)
    );
\FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => \ltOp_inferred__2/i__carry_n_2\,
      I2 => reset,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(15),
      O => \FIFOMux_FIFO[1]_37\(15)
    );
\FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(1),
      O => \FIFOMux_FIFO[1]_37\(1)
    );
\FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(2),
      O => \FIFOMux_FIFO[1]_37\(2)
    );
\FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(3),
      O => \FIFOMux_FIFO[1]_37\(3)
    );
\FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(4),
      O => \FIFOMux_FIFO[1]_37\(4)
    );
\FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(5),
      O => \FIFOMux_FIFO[1]_37\(5)
    );
\FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(6),
      O => \FIFOMux_FIFO[1]_37\(6)
    );
\FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(7),
      O => \FIFOMux_FIFO[1]_37\(7)
    );
\FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(8),
      O => \FIFOMux_FIFO[1]_37\(8)
    );
\FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(9),
      O => \FIFOMux_FIFO[1]_37\(9)
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \arg_carry_i_1__1_n_0\,
      S(2) => \arg_carry_i_2__1_n_0\,
      S(1) => \arg_carry_i_3__1_n_0\,
      S(0) => \arg_carry_i_4__1_n_0\
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \arg_carry__0_i_1__1_n_0\,
      S(2) => \arg_carry__0_i_2__1_n_0\,
      S(1) => \arg_carry__0_i_3__1_n_0\,
      S(0) => \arg_carry__0_i_4__1_n_0\
    );
\arg_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(7),
      I1 => Q(7),
      O => \arg_carry__0_i_1__1_n_0\
    );
\arg_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(6),
      I1 => Q(6),
      O => \arg_carry__0_i_2__1_n_0\
    );
\arg_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(5),
      I1 => Q(5),
      O => \arg_carry__0_i_3__1_n_0\
    );
\arg_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(4),
      I1 => Q(4),
      O => \arg_carry__0_i_4__1_n_0\
    );
\arg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3) => \arg_carry__1_n_0\,
      CO(2) => \arg_carry__1_n_1\,
      CO(1) => \arg_carry__1_n_2\,
      CO(0) => \arg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => plusOp(11 downto 8),
      S(3) => \arg_carry__1_i_1__1_n_0\,
      S(2) => \arg_carry__1_i_2__1_n_0\,
      S(1) => \arg_carry__1_i_3__1_n_0\,
      S(0) => \arg_carry__1_i_4__1_n_0\
    );
\arg_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(11),
      I1 => Q(11),
      O => \arg_carry__1_i_1__1_n_0\
    );
\arg_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(10),
      I1 => Q(10),
      O => \arg_carry__1_i_2__1_n_0\
    );
\arg_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(9),
      I1 => Q(9),
      O => \arg_carry__1_i_3__1_n_0\
    );
\arg_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(8),
      I1 => Q(8),
      O => \arg_carry__1_i_4__1_n_0\
    );
\arg_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__1_n_0\,
      CO(3) => \arg_carry__2_n_0\,
      CO(2) => \arg_carry__2_n_1\,
      CO(1) => \arg_carry__2_n_2\,
      CO(0) => \arg_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => S(3 downto 0)
    );
\arg_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(3),
      I1 => Q(3),
      O => \arg_carry_i_1__1_n_0\
    );
\arg_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(2),
      I1 => Q(2),
      O => \arg_carry_i_2__1_n_0\
    );
\arg_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(1),
      I1 => Q(1),
      O => \arg_carry_i_3__1_n_0\
    );
\arg_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(0),
      I1 => Q(0),
      O => \arg_carry_i_4__1_n_0\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(3 downto 0),
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__49_n_0\,
      S(2) => \i__carry_i_2__43_n_0\,
      S(1) => \i__carry_i_3__49_n_0\,
      S(0) => \i__carry_i_4__34_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(7 downto 4),
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__19_n_0\,
      S(2) => \i__carry__0_i_2__19_n_0\,
      S(1) => \i__carry__0_i_3__19_n_0\,
      S(0) => \i__carry__0_i_4__19_n_0\
    );
\arg_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3) => \arg_inferred__0/i__carry__1_n_0\,
      CO(2) => \arg_inferred__0/i__carry__1_n_1\,
      CO(1) => \arg_inferred__0/i__carry__1_n_2\,
      CO(0) => \arg_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(11 downto 8),
      O(3) => \arg_inferred__0/i__carry__1_n_4\,
      O(2) => \arg_inferred__0/i__carry__1_n_5\,
      O(1) => \arg_inferred__0/i__carry__1_n_6\,
      O(0) => \arg_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__19_n_0\,
      S(2) => \i__carry__1_i_2__19_n_0\,
      S(1) => \i__carry__1_i_3__19_n_0\,
      S(0) => \i__carry__1_i_4__19_n_0\
    );
\arg_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__1_n_0\,
      CO(3) => \arg_inferred__0/i__carry__2_n_0\,
      CO(2) => \arg_inferred__0/i__carry__2_n_1\,
      CO(1) => \arg_inferred__0/i__carry__2_n_2\,
      CO(0) => \arg_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\(0),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][15]\(14 downto 12),
      O(3) => \arg_inferred__0/i__carry__2_n_4\,
      O(2) => \arg_inferred__0/i__carry__2_n_5\,
      O(1) => \arg_inferred__0/i__carry__2_n_6\,
      O(0) => \arg_inferred__0/i__carry__2_n_7\,
      S(3 downto 0) => \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(3 downto 0)
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => arg(3 downto 0),
      S(3) => \i__carry_i_1__48_n_0\,
      S(2) => \i__carry_i_2__42_n_0\,
      S(1) => \i__carry_i_3__48_n_0\,
      S(0) => \i__carry_i_4__33_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => arg(7 downto 4),
      S(3) => \i__carry__0_i_1__18_n_0\,
      S(2) => \i__carry__0_i_2__18_n_0\,
      S(1) => \i__carry__0_i_3__18_n_0\,
      S(0) => \i__carry__0_i_4__18_n_0\
    );
\arg_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3) => \arg_inferred__1/i__carry__1_n_0\,
      CO(2) => \arg_inferred__1/i__carry__1_n_1\,
      CO(1) => \arg_inferred__1/i__carry__1_n_2\,
      CO(0) => \arg_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => arg(11 downto 8),
      S(3) => \i__carry__1_i_1__18_n_0\,
      S(2) => \i__carry__1_i_2__18_n_0\,
      S(1) => \i__carry__1_i_3__18_n_0\,
      S(0) => \i__carry__1_i_4__18_n_0\
    );
\arg_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__1_n_0\,
      CO(3) => \arg_inferred__1/i__carry__2_n_0\,
      CO(2) => \arg_inferred__1/i__carry__2_n_1\,
      CO(1) => \arg_inferred__1/i__carry__2_n_2\,
      CO(0) => \arg_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[0][15]\(12),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => arg(15 downto 12),
      S(3 downto 0) => \BU_ROT_ppF_reg[0][15]_0\(3 downto 0)
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(3 downto 0),
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_1__50_n_0\,
      S(2) => \i__carry_i_2__44_n_0\,
      S(1) => \i__carry_i_3__50_n_0\,
      S(0) => \i__carry_i_4__35_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(7 downto 4),
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__20_n_0\,
      S(2) => \i__carry__0_i_2__20_n_0\,
      S(1) => \i__carry__0_i_3__20_n_0\,
      S(0) => \i__carry__0_i_4__20_n_0\
    );
\arg_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3) => \arg_inferred__2/i__carry__1_n_0\,
      CO(2) => \arg_inferred__2/i__carry__1_n_1\,
      CO(1) => \arg_inferred__2/i__carry__1_n_2\,
      CO(0) => \arg_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(11 downto 8),
      O(3) => \arg_inferred__2/i__carry__1_n_4\,
      O(2) => \arg_inferred__2/i__carry__1_n_5\,
      O(1) => \arg_inferred__2/i__carry__1_n_6\,
      O(0) => \arg_inferred__2/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__20_n_0\,
      S(2) => \i__carry__1_i_2__20_n_0\,
      S(1) => \i__carry__1_i_3__20_n_0\,
      S(0) => \i__carry__1_i_4__20_n_0\
    );
\arg_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__1_n_0\,
      CO(3) => \arg_inferred__2/i__carry__2_n_0\,
      CO(2) => \arg_inferred__2/i__carry__2_n_1\,
      CO(1) => \arg_inferred__2/i__carry__2_n_2\,
      CO(0) => \arg_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[1][15]_0\(12),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][15]\(14 downto 12),
      O(3) => \arg_inferred__2/i__carry__2_n_4\,
      O(2) => \arg_inferred__2/i__carry__2_n_5\,
      O(1) => \arg_inferred__2/i__carry__2_n_6\,
      O(0) => \arg_inferred__2/i__carry__2_n_7\,
      S(3 downto 0) => \BU_ROT_ppF_reg[1][15]_1\(3 downto 0)
    );
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_gtOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gtOp_carry_i_1__0_n_0\,
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]_0\(0),
      S(0) => \gtOp_carry_i_3__0_n_0\
    );
\gtOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      O => \gtOp_carry_i_1__0_n_0\
    );
\gtOp_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      O => \gtOp_carry_i_3__0_n_0\
    );
\gtOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__0/i__carry_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__30_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]_0\(0),
      S(0) => \i__carry_i_3__18_n_0\
    );
\gtOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => gtOp,
      CO(0) => \gtOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__31_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(0),
      S(0) => \i__carry_i_3__20_n_0\
    );
\gtOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__2/i__carry_n_2\,
      CO(0) => \gtOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__32_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(0),
      S(0) => \i__carry_i_3__22_n_0\
    );
\i__carry__0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \BU_ROT_ppF_reg[0][15]\(7),
      O => \i__carry__0_i_1__18_n_0\
    );
\i__carry__0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(7),
      I1 => \BU_ROT_ppF_reg[1][15]\(7),
      O => \i__carry__0_i_1__19_n_0\
    );
\i__carry__0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(7),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(7),
      O => \i__carry__0_i_1__20_n_0\
    );
\i__carry__0_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \BU_ROT_ppF_reg[0][15]\(6),
      O => \i__carry__0_i_2__18_n_0\
    );
\i__carry__0_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(6),
      I1 => \BU_ROT_ppF_reg[1][15]\(6),
      O => \i__carry__0_i_2__19_n_0\
    );
\i__carry__0_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(6),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(6),
      O => \i__carry__0_i_2__20_n_0\
    );
\i__carry__0_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \BU_ROT_ppF_reg[0][15]\(5),
      O => \i__carry__0_i_3__18_n_0\
    );
\i__carry__0_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(5),
      I1 => \BU_ROT_ppF_reg[1][15]\(5),
      O => \i__carry__0_i_3__19_n_0\
    );
\i__carry__0_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(5),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(5),
      O => \i__carry__0_i_3__20_n_0\
    );
\i__carry__0_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \BU_ROT_ppF_reg[0][15]\(4),
      O => \i__carry__0_i_4__18_n_0\
    );
\i__carry__0_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(4),
      I1 => \BU_ROT_ppF_reg[1][15]\(4),
      O => \i__carry__0_i_4__19_n_0\
    );
\i__carry__0_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(4),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(4),
      O => \i__carry__0_i_4__20_n_0\
    );
\i__carry__1_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \BU_ROT_ppF_reg[0][15]\(11),
      O => \i__carry__1_i_1__18_n_0\
    );
\i__carry__1_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(11),
      I1 => \BU_ROT_ppF_reg[1][15]\(11),
      O => \i__carry__1_i_1__19_n_0\
    );
\i__carry__1_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(11),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(11),
      O => \i__carry__1_i_1__20_n_0\
    );
\i__carry__1_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \BU_ROT_ppF_reg[0][15]\(10),
      O => \i__carry__1_i_2__18_n_0\
    );
\i__carry__1_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(10),
      I1 => \BU_ROT_ppF_reg[1][15]\(10),
      O => \i__carry__1_i_2__19_n_0\
    );
\i__carry__1_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(10),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(10),
      O => \i__carry__1_i_2__20_n_0\
    );
\i__carry__1_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \BU_ROT_ppF_reg[0][15]\(9),
      O => \i__carry__1_i_3__18_n_0\
    );
\i__carry__1_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(9),
      I1 => \BU_ROT_ppF_reg[1][15]\(9),
      O => \i__carry__1_i_3__19_n_0\
    );
\i__carry__1_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(9),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(9),
      O => \i__carry__1_i_3__20_n_0\
    );
\i__carry__1_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \BU_ROT_ppF_reg[0][15]\(8),
      O => \i__carry__1_i_4__18_n_0\
    );
\i__carry__1_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(8),
      I1 => \BU_ROT_ppF_reg[1][15]\(8),
      O => \i__carry__1_i_4__19_n_0\
    );
\i__carry__1_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(8),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(8),
      O => \i__carry__1_i_4__20_n_0\
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => arg(15),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => plusOp(15),
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_1__13_n_0\
    );
\i__carry_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      O => \i__carry_i_1__30_n_0\
    );
\i__carry_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      O => \i__carry_i_1__31_n_0\
    );
\i__carry_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      O => \i__carry_i_1__32_n_0\
    );
\i__carry_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \BU_ROT_ppF_reg[0][15]\(3),
      O => \i__carry_i_1__48_n_0\
    );
\i__carry_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(3),
      I1 => \BU_ROT_ppF_reg[1][15]\(3),
      O => \i__carry_i_1__49_n_0\
    );
\i__carry_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(3),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(3),
      O => \i__carry_i_1__50_n_0\
    );
\i__carry_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \BU_ROT_ppF_reg[0][15]\(2),
      O => \i__carry_i_2__42_n_0\
    );
\i__carry_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(2),
      I1 => \BU_ROT_ppF_reg[1][15]\(2),
      O => \i__carry_i_2__43_n_0\
    );
\i__carry_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(2),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(2),
      O => \i__carry_i_2__44_n_0\
    );
\i__carry_i_3__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(14),
      I1 => reset,
      I2 => arg(15),
      O => \i__carry_i_3__18_n_0\
    );
\i__carry_i_3__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      I2 => arg(14),
      O => \i__carry_i_3__19_n_0\
    );
\i__carry_i_3__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(14),
      I1 => reset,
      I2 => plusOp(15),
      O => \i__carry_i_3__20_n_0\
    );
\i__carry_i_3__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      I2 => plusOp(14),
      O => \i__carry_i_3__21_n_0\
    );
\i__carry_i_3__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_3__22_n_0\
    );
\i__carry_i_3__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_5\,
      O => \i__carry_i_3__23_n_0\
    );
\i__carry_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \BU_ROT_ppF_reg[0][15]\(1),
      O => \i__carry_i_3__48_n_0\
    );
\i__carry_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(1),
      I1 => \BU_ROT_ppF_reg[1][15]\(1),
      O => \i__carry_i_3__49_n_0\
    );
\i__carry_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(1),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(1),
      O => \i__carry_i_3__50_n_0\
    );
\i__carry_i_4__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__13_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__1/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \BU_ROT_ppF_reg[0][15]\(0),
      O => \i__carry_i_4__33_n_0\
    );
\i__carry_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(0),
      I1 => \BU_ROT_ppF_reg[1][15]\(0),
      O => \i__carry_i_4__34_n_0\
    );
\i__carry_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(0),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(0),
      O => \i__carry_i_4__35_n_0\
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ltOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ltOp_carry_i_1__1_n_0\,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]\(0),
      S(0) => \ltOp_carry_i_3__0_n_0\
    );
\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__2/i__carry__2_n_4\,
      O => \ltOp_carry_i_1__1_n_0\
    );
\ltOp_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_5\,
      O => \ltOp_carry_i_3__0_n_0\
    );
\ltOp_carry_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_ltOp_carry_i_4__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__2/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ltOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__0/i__carry_n_2\,
      CO(0) => \ltOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__11_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]\(0),
      S(0) => \i__carry_i_3__19_n_0\
    );
\ltOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__12_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\(0),
      S(0) => \i__carry_i_3__21_n_0\
    );
\ltOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__2/i__carry_n_2\,
      CO(0) => \ltOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__13_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\(0),
      S(0) => \i__carry_i_3__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__0/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__1/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__2/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFOMux_FIFO[0]_22\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFOMux_FIFO[1]_23\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[1][15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[1][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    halfway_pp1 : in STD_LOGIC;
    \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4 : entity is "R2_BU";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4 is
  signal arg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \arg_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_1\ : STD_LOGIC;
  signal \arg_carry__1_n_2\ : STD_LOGIC;
  signal \arg_carry__1_n_3\ : STD_LOGIC;
  signal \arg_carry__2_n_0\ : STD_LOGIC;
  signal \arg_carry__2_n_1\ : STD_LOGIC;
  signal \arg_carry__2_n_2\ : STD_LOGIC;
  signal \arg_carry__2_n_3\ : STD_LOGIC;
  signal \arg_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \arg_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \arg_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \arg_carry_i_4__0_n_0\ : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal \gtOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__45_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__46_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__47_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__45_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__46_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__47_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__32_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ltOp_carry_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][0]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][10]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][11]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][12]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][13]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][14]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][15]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][1]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][2]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][3]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][4]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][5]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][6]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][7]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][8]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][9]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][0]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][10]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][11]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][12]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][13]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][14]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][15]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][1]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][2]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][3]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][4]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][5]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][6]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][7]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][8]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][9]_i_1__0\ : label is "soft_lutpair27";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__2/i__carry\ : label is 11;
begin
\BU_ROT_ppF[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(0),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(0)
    );
\BU_ROT_ppF[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(10),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(10)
    );
\BU_ROT_ppF[0][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(11),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(11)
    );
\BU_ROT_ppF[0][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(12),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(12)
    );
\BU_ROT_ppF[0][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(13),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(13)
    );
\BU_ROT_ppF[0][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(14),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(14)
    );
\BU_ROT_ppF[0][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \gtOp_inferred__0/i__carry_n_2\,
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => arg(15),
      I3 => reset,
      O => reset_0(15)
    );
\BU_ROT_ppF[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(1),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(1)
    );
\BU_ROT_ppF[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(2),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(2)
    );
\BU_ROT_ppF[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(3),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(3)
    );
\BU_ROT_ppF[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(4),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(4)
    );
\BU_ROT_ppF[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(5),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(5)
    );
\BU_ROT_ppF[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(6),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(6)
    );
\BU_ROT_ppF[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(7),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(7)
    );
\BU_ROT_ppF[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(8),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(8)
    );
\BU_ROT_ppF[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(9),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(9)
    );
\BU_ROT_ppF[1][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(0)
    );
\BU_ROT_ppF[1][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(10)
    );
\BU_ROT_ppF[1][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(11)
    );
\BU_ROT_ppF[1][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(12)
    );
\BU_ROT_ppF[1][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(13)
    );
\BU_ROT_ppF[1][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(14)
    );
\BU_ROT_ppF[1][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => gtOp_carry_n_2,
      I1 => ltOp_carry_n_2,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      I3 => reset,
      O => D(15)
    );
\BU_ROT_ppF[1][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(1)
    );
\BU_ROT_ppF[1][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(2)
    );
\BU_ROT_ppF[1][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(3)
    );
\BU_ROT_ppF[1][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(4)
    );
\BU_ROT_ppF[1][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(5)
    );
\BU_ROT_ppF[1][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(6)
    );
\BU_ROT_ppF[1][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(7)
    );
\BU_ROT_ppF[1][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(8)
    );
\BU_ROT_ppF[1][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(9)
    );
\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(0),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(0),
      O => \FIFOMux_FIFO[0]_22\(0)
    );
\FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(10),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(10),
      O => \FIFOMux_FIFO[0]_22\(10)
    );
\FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(11),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(11),
      O => \FIFOMux_FIFO[0]_22\(11)
    );
\FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(12),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(12),
      O => \FIFOMux_FIFO[0]_22\(12)
    );
\FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(13),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(13),
      O => \FIFOMux_FIFO[0]_22\(13)
    );
\FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(14),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(14),
      O => \FIFOMux_FIFO[0]_22\(14)
    );
\FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => plusOp(15),
      I1 => ltOp,
      I2 => reset,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(15),
      O => \FIFOMux_FIFO[0]_22\(15)
    );
\FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(1),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(1),
      O => \FIFOMux_FIFO[0]_22\(1)
    );
\FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(2),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(2),
      O => \FIFOMux_FIFO[0]_22\(2)
    );
\FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(3),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(3),
      O => \FIFOMux_FIFO[0]_22\(3)
    );
\FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(4),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(4),
      O => \FIFOMux_FIFO[0]_22\(4)
    );
\FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(5),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(5),
      O => \FIFOMux_FIFO[0]_22\(5)
    );
\FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(6),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(6),
      O => \FIFOMux_FIFO[0]_22\(6)
    );
\FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(7),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(7),
      O => \FIFOMux_FIFO[0]_22\(7)
    );
\FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(8),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(8),
      O => \FIFOMux_FIFO[0]_22\(8)
    );
\FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(9),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(9),
      O => \FIFOMux_FIFO[0]_22\(9)
    );
\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(0),
      O => \FIFOMux_FIFO[1]_23\(0)
    );
\FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(10),
      O => \FIFOMux_FIFO[1]_23\(10)
    );
\FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(11),
      O => \FIFOMux_FIFO[1]_23\(11)
    );
\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(12),
      O => \FIFOMux_FIFO[1]_23\(12)
    );
\FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(13),
      O => \FIFOMux_FIFO[1]_23\(13)
    );
\FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(14),
      O => \FIFOMux_FIFO[1]_23\(14)
    );
\FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => \ltOp_inferred__2/i__carry_n_2\,
      I2 => reset,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(15),
      O => \FIFOMux_FIFO[1]_23\(15)
    );
\FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(1),
      O => \FIFOMux_FIFO[1]_23\(1)
    );
\FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(2),
      O => \FIFOMux_FIFO[1]_23\(2)
    );
\FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(3),
      O => \FIFOMux_FIFO[1]_23\(3)
    );
\FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(4),
      O => \FIFOMux_FIFO[1]_23\(4)
    );
\FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(5),
      O => \FIFOMux_FIFO[1]_23\(5)
    );
\FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(6),
      O => \FIFOMux_FIFO[1]_23\(6)
    );
\FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(7),
      O => \FIFOMux_FIFO[1]_23\(7)
    );
\FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(8),
      O => \FIFOMux_FIFO[1]_23\(8)
    );
\FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(9),
      O => \FIFOMux_FIFO[1]_23\(9)
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \arg_carry_i_1__0_n_0\,
      S(2) => \arg_carry_i_2__0_n_0\,
      S(1) => \arg_carry_i_3__0_n_0\,
      S(0) => \arg_carry_i_4__0_n_0\
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \arg_carry__0_i_1__0_n_0\,
      S(2) => \arg_carry__0_i_2__0_n_0\,
      S(1) => \arg_carry__0_i_3__0_n_0\,
      S(0) => \arg_carry__0_i_4__0_n_0\
    );
\arg_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(7),
      I1 => Q(7),
      O => \arg_carry__0_i_1__0_n_0\
    );
\arg_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(6),
      I1 => Q(6),
      O => \arg_carry__0_i_2__0_n_0\
    );
\arg_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(5),
      I1 => Q(5),
      O => \arg_carry__0_i_3__0_n_0\
    );
\arg_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(4),
      I1 => Q(4),
      O => \arg_carry__0_i_4__0_n_0\
    );
\arg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3) => \arg_carry__1_n_0\,
      CO(2) => \arg_carry__1_n_1\,
      CO(1) => \arg_carry__1_n_2\,
      CO(0) => \arg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => plusOp(11 downto 8),
      S(3) => \arg_carry__1_i_1__0_n_0\,
      S(2) => \arg_carry__1_i_2__0_n_0\,
      S(1) => \arg_carry__1_i_3__0_n_0\,
      S(0) => \arg_carry__1_i_4__0_n_0\
    );
\arg_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(11),
      I1 => Q(11),
      O => \arg_carry__1_i_1__0_n_0\
    );
\arg_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(10),
      I1 => Q(10),
      O => \arg_carry__1_i_2__0_n_0\
    );
\arg_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(9),
      I1 => Q(9),
      O => \arg_carry__1_i_3__0_n_0\
    );
\arg_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(8),
      I1 => Q(8),
      O => \arg_carry__1_i_4__0_n_0\
    );
\arg_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__1_n_0\,
      CO(3) => \arg_carry__2_n_0\,
      CO(2) => \arg_carry__2_n_1\,
      CO(1) => \arg_carry__2_n_2\,
      CO(0) => \arg_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => S(3 downto 0)
    );
\arg_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(3),
      I1 => Q(3),
      O => \arg_carry_i_1__0_n_0\
    );
\arg_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(2),
      I1 => Q(2),
      O => \arg_carry_i_2__0_n_0\
    );
\arg_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(1),
      I1 => Q(1),
      O => \arg_carry_i_3__0_n_0\
    );
\arg_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(0),
      I1 => Q(0),
      O => \arg_carry_i_4__0_n_0\
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(3 downto 0),
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__46_n_0\,
      S(2) => \i__carry_i_2__37_n_0\,
      S(1) => \i__carry_i_3__46_n_0\,
      S(0) => \i__carry_i_4__31_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(7 downto 4),
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__16_n_0\,
      S(2) => \i__carry__0_i_2__16_n_0\,
      S(1) => \i__carry__0_i_3__16_n_0\,
      S(0) => \i__carry__0_i_4__16_n_0\
    );
\arg_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3) => \arg_inferred__0/i__carry__1_n_0\,
      CO(2) => \arg_inferred__0/i__carry__1_n_1\,
      CO(1) => \arg_inferred__0/i__carry__1_n_2\,
      CO(0) => \arg_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(11 downto 8),
      O(3) => \arg_inferred__0/i__carry__1_n_4\,
      O(2) => \arg_inferred__0/i__carry__1_n_5\,
      O(1) => \arg_inferred__0/i__carry__1_n_6\,
      O(0) => \arg_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__16_n_0\,
      S(2) => \i__carry__1_i_2__16_n_0\,
      S(1) => \i__carry__1_i_3__16_n_0\,
      S(0) => \i__carry__1_i_4__16_n_0\
    );
\arg_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__1_n_0\,
      CO(3) => \arg_inferred__0/i__carry__2_n_0\,
      CO(2) => \arg_inferred__0/i__carry__2_n_1\,
      CO(1) => \arg_inferred__0/i__carry__2_n_2\,
      CO(0) => \arg_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\(0),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][15]\(14 downto 12),
      O(3) => \arg_inferred__0/i__carry__2_n_4\,
      O(2) => \arg_inferred__0/i__carry__2_n_5\,
      O(1) => \arg_inferred__0/i__carry__2_n_6\,
      O(0) => \arg_inferred__0/i__carry__2_n_7\,
      S(3 downto 0) => \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(3 downto 0)
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => arg(3 downto 0),
      S(3) => \i__carry_i_1__45_n_0\,
      S(2) => \i__carry_i_2__36_n_0\,
      S(1) => \i__carry_i_3__45_n_0\,
      S(0) => \i__carry_i_4__30_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => arg(7 downto 4),
      S(3) => \i__carry__0_i_1__15_n_0\,
      S(2) => \i__carry__0_i_2__15_n_0\,
      S(1) => \i__carry__0_i_3__15_n_0\,
      S(0) => \i__carry__0_i_4__15_n_0\
    );
\arg_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3) => \arg_inferred__1/i__carry__1_n_0\,
      CO(2) => \arg_inferred__1/i__carry__1_n_1\,
      CO(1) => \arg_inferred__1/i__carry__1_n_2\,
      CO(0) => \arg_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => arg(11 downto 8),
      S(3) => \i__carry__1_i_1__15_n_0\,
      S(2) => \i__carry__1_i_2__15_n_0\,
      S(1) => \i__carry__1_i_3__15_n_0\,
      S(0) => \i__carry__1_i_4__15_n_0\
    );
\arg_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__1_n_0\,
      CO(3) => \arg_inferred__1/i__carry__2_n_0\,
      CO(2) => \arg_inferred__1/i__carry__2_n_1\,
      CO(1) => \arg_inferred__1/i__carry__2_n_2\,
      CO(0) => \arg_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[0][15]\(12),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => arg(15 downto 12),
      S(3 downto 0) => \BU_ROT_ppF_reg[0][15]_0\(3 downto 0)
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(3 downto 0),
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_1__47_n_0\,
      S(2) => \i__carry_i_2__38_n_0\,
      S(1) => \i__carry_i_3__47_n_0\,
      S(0) => \i__carry_i_4__32_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(7 downto 4),
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__17_n_0\,
      S(2) => \i__carry__0_i_2__17_n_0\,
      S(1) => \i__carry__0_i_3__17_n_0\,
      S(0) => \i__carry__0_i_4__17_n_0\
    );
\arg_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3) => \arg_inferred__2/i__carry__1_n_0\,
      CO(2) => \arg_inferred__2/i__carry__1_n_1\,
      CO(1) => \arg_inferred__2/i__carry__1_n_2\,
      CO(0) => \arg_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(11 downto 8),
      O(3) => \arg_inferred__2/i__carry__1_n_4\,
      O(2) => \arg_inferred__2/i__carry__1_n_5\,
      O(1) => \arg_inferred__2/i__carry__1_n_6\,
      O(0) => \arg_inferred__2/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__17_n_0\,
      S(2) => \i__carry__1_i_2__17_n_0\,
      S(1) => \i__carry__1_i_3__17_n_0\,
      S(0) => \i__carry__1_i_4__17_n_0\
    );
\arg_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__1_n_0\,
      CO(3) => \arg_inferred__2/i__carry__2_n_0\,
      CO(2) => \arg_inferred__2/i__carry__2_n_1\,
      CO(1) => \arg_inferred__2/i__carry__2_n_2\,
      CO(0) => \arg_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[1][15]_0\(12),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][15]\(14 downto 12),
      O(3) => \arg_inferred__2/i__carry__2_n_4\,
      O(2) => \arg_inferred__2/i__carry__2_n_5\,
      O(1) => \arg_inferred__2/i__carry__2_n_6\,
      O(0) => \arg_inferred__2/i__carry__2_n_7\,
      S(3 downto 0) => \BU_ROT_ppF_reg[1][15]_1\(3 downto 0)
    );
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_gtOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gtOp_carry_i_1__1_n_0\,
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]_0\(0),
      S(0) => \gtOp_carry_i_3__1_n_0\
    );
\gtOp_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      O => \gtOp_carry_i_1__1_n_0\
    );
\gtOp_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      O => \gtOp_carry_i_3__1_n_0\
    );
\gtOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__0/i__carry_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__33_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]_0\(0),
      S(0) => \i__carry_i_3__24_n_0\
    );
\gtOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => gtOp,
      CO(0) => \gtOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__34_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(0),
      S(0) => \i__carry_i_3__26_n_0\
    );
\gtOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__2/i__carry_n_2\,
      CO(0) => \gtOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__35_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(0),
      S(0) => \i__carry_i_3__28_n_0\
    );
\i__carry__0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \BU_ROT_ppF_reg[0][15]\(7),
      O => \i__carry__0_i_1__15_n_0\
    );
\i__carry__0_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(7),
      I1 => \BU_ROT_ppF_reg[1][15]\(7),
      O => \i__carry__0_i_1__16_n_0\
    );
\i__carry__0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(7),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(7),
      O => \i__carry__0_i_1__17_n_0\
    );
\i__carry__0_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \BU_ROT_ppF_reg[0][15]\(6),
      O => \i__carry__0_i_2__15_n_0\
    );
\i__carry__0_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(6),
      I1 => \BU_ROT_ppF_reg[1][15]\(6),
      O => \i__carry__0_i_2__16_n_0\
    );
\i__carry__0_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(6),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(6),
      O => \i__carry__0_i_2__17_n_0\
    );
\i__carry__0_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \BU_ROT_ppF_reg[0][15]\(5),
      O => \i__carry__0_i_3__15_n_0\
    );
\i__carry__0_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(5),
      I1 => \BU_ROT_ppF_reg[1][15]\(5),
      O => \i__carry__0_i_3__16_n_0\
    );
\i__carry__0_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(5),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(5),
      O => \i__carry__0_i_3__17_n_0\
    );
\i__carry__0_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \BU_ROT_ppF_reg[0][15]\(4),
      O => \i__carry__0_i_4__15_n_0\
    );
\i__carry__0_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(4),
      I1 => \BU_ROT_ppF_reg[1][15]\(4),
      O => \i__carry__0_i_4__16_n_0\
    );
\i__carry__0_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(4),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(4),
      O => \i__carry__0_i_4__17_n_0\
    );
\i__carry__1_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \BU_ROT_ppF_reg[0][15]\(11),
      O => \i__carry__1_i_1__15_n_0\
    );
\i__carry__1_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(11),
      I1 => \BU_ROT_ppF_reg[1][15]\(11),
      O => \i__carry__1_i_1__16_n_0\
    );
\i__carry__1_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(11),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(11),
      O => \i__carry__1_i_1__17_n_0\
    );
\i__carry__1_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \BU_ROT_ppF_reg[0][15]\(10),
      O => \i__carry__1_i_2__15_n_0\
    );
\i__carry__1_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(10),
      I1 => \BU_ROT_ppF_reg[1][15]\(10),
      O => \i__carry__1_i_2__16_n_0\
    );
\i__carry__1_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(10),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(10),
      O => \i__carry__1_i_2__17_n_0\
    );
\i__carry__1_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \BU_ROT_ppF_reg[0][15]\(9),
      O => \i__carry__1_i_3__15_n_0\
    );
\i__carry__1_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(9),
      I1 => \BU_ROT_ppF_reg[1][15]\(9),
      O => \i__carry__1_i_3__16_n_0\
    );
\i__carry__1_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(9),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(9),
      O => \i__carry__1_i_3__17_n_0\
    );
\i__carry__1_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \BU_ROT_ppF_reg[0][15]\(8),
      O => \i__carry__1_i_4__15_n_0\
    );
\i__carry__1_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(8),
      I1 => \BU_ROT_ppF_reg[1][15]\(8),
      O => \i__carry__1_i_4__16_n_0\
    );
\i__carry__1_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(8),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(8),
      O => \i__carry__1_i_4__17_n_0\
    );
\i__carry_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      O => \i__carry_i_1__33_n_0\
    );
\i__carry_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      O => \i__carry_i_1__34_n_0\
    );
\i__carry_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      O => \i__carry_i_1__35_n_0\
    );
\i__carry_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \BU_ROT_ppF_reg[0][15]\(3),
      O => \i__carry_i_1__45_n_0\
    );
\i__carry_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(3),
      I1 => \BU_ROT_ppF_reg[1][15]\(3),
      O => \i__carry_i_1__46_n_0\
    );
\i__carry_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(3),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(3),
      O => \i__carry_i_1__47_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => arg(15),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => plusOp(15),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \BU_ROT_ppF_reg[0][15]\(2),
      O => \i__carry_i_2__36_n_0\
    );
\i__carry_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(2),
      I1 => \BU_ROT_ppF_reg[1][15]\(2),
      O => \i__carry_i_2__37_n_0\
    );
\i__carry_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(2),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(2),
      O => \i__carry_i_2__38_n_0\
    );
\i__carry_i_3__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(14),
      I1 => reset,
      I2 => arg(15),
      O => \i__carry_i_3__24_n_0\
    );
\i__carry_i_3__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      I2 => arg(14),
      O => \i__carry_i_3__25_n_0\
    );
\i__carry_i_3__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(14),
      I1 => reset,
      I2 => plusOp(15),
      O => \i__carry_i_3__26_n_0\
    );
\i__carry_i_3__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      I2 => plusOp(14),
      O => \i__carry_i_3__27_n_0\
    );
\i__carry_i_3__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_3__28_n_0\
    );
\i__carry_i_3__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_5\,
      O => \i__carry_i_3__29_n_0\
    );
\i__carry_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \BU_ROT_ppF_reg[0][15]\(1),
      O => \i__carry_i_3__45_n_0\
    );
\i__carry_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(1),
      I1 => \BU_ROT_ppF_reg[1][15]\(1),
      O => \i__carry_i_3__46_n_0\
    );
\i__carry_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(1),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(1),
      O => \i__carry_i_3__47_n_0\
    );
\i__carry_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \BU_ROT_ppF_reg[0][15]\(0),
      O => \i__carry_i_4__30_n_0\
    );
\i__carry_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(0),
      I1 => \BU_ROT_ppF_reg[1][15]\(0),
      O => \i__carry_i_4__31_n_0\
    );
\i__carry_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(0),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(0),
      O => \i__carry_i_4__32_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__1/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ltOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ltOp_carry_i_1__0_n_0\,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]\(0),
      S(0) => \ltOp_carry_i_3__1_n_0\
    );
\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__2/i__carry__2_n_4\,
      O => \ltOp_carry_i_1__0_n_0\
    );
\ltOp_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_5\,
      O => \ltOp_carry_i_3__1_n_0\
    );
\ltOp_carry_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_ltOp_carry_i_4__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__2/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ltOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__0/i__carry_n_2\,
      CO(0) => \ltOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__5_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]\(0),
      S(0) => \i__carry_i_3__25_n_0\
    );
\ltOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__6_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\(0),
      S(0) => \i__carry_i_3__27_n_0\
    );
\ltOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__2/i__carry_n_2\,
      CO(0) => \ltOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__7_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\(0),
      S(0) => \i__carry_i_3__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_6 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__0/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__1/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arg_inferred__2/i__carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFOMux_FIFO[0]_10\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFOMux_FIFO[1]_11\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \BU_ROT_ppF_reg[1][15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BU_ROT_ppF_reg[1][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[1][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BU_ROT_ppF_reg[0][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    halfway_pp1 : in STD_LOGIC;
    \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_6 : entity is "R2_BU";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_6 is
  signal arg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \arg_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arg_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_0\ : STD_LOGIC;
  signal \arg_carry__0_n_1\ : STD_LOGIC;
  signal \arg_carry__0_n_2\ : STD_LOGIC;
  signal \arg_carry__0_n_3\ : STD_LOGIC;
  signal \arg_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \arg_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_0\ : STD_LOGIC;
  signal \arg_carry__1_n_1\ : STD_LOGIC;
  signal \arg_carry__1_n_2\ : STD_LOGIC;
  signal \arg_carry__1_n_3\ : STD_LOGIC;
  signal \arg_carry__2_n_0\ : STD_LOGIC;
  signal \arg_carry__2_n_1\ : STD_LOGIC;
  signal \arg_carry__2_n_2\ : STD_LOGIC;
  signal \arg_carry__2_n_3\ : STD_LOGIC;
  signal arg_carry_i_1_n_0 : STD_LOGIC;
  signal arg_carry_i_2_n_0 : STD_LOGIC;
  signal arg_carry_i_3_n_0 : STD_LOGIC;
  signal arg_carry_i_4_n_0 : STD_LOGIC;
  signal arg_carry_n_0 : STD_LOGIC;
  signal arg_carry_n_1 : STD_LOGIC;
  signal arg_carry_n_2 : STD_LOGIC;
  signal arg_carry_n_3 : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \arg_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal \gtOp_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_3__3_n_0\ : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__29_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal ltOp_carry_i_1_n_0 : STD_LOGIC;
  signal \ltOp_carry_i_3__3_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ltOp_carry_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][10]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][12]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][15]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[0][9]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][11]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][13]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][14]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][15]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \BU_ROT_ppF[1][9]_i_1\ : label is "soft_lutpair5";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_inferred__2/i__carry\ : label is 11;
begin
\BU_ROT_ppF[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(0),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(0)
    );
\BU_ROT_ppF[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(10),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(10)
    );
\BU_ROT_ppF[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(11),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(11)
    );
\BU_ROT_ppF[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(12),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(12)
    );
\BU_ROT_ppF[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(13),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(13)
    );
\BU_ROT_ppF[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(14),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(14)
    );
\BU_ROT_ppF[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \gtOp_inferred__0/i__carry_n_2\,
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => arg(15),
      I3 => reset,
      O => reset_0(15)
    );
\BU_ROT_ppF[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(1),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(1)
    );
\BU_ROT_ppF[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(2),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(2)
    );
\BU_ROT_ppF[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(3),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(3)
    );
\BU_ROT_ppF[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(4),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(4)
    );
\BU_ROT_ppF[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(5),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(5)
    );
\BU_ROT_ppF[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(6),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(6)
    );
\BU_ROT_ppF[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(7),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(7)
    );
\BU_ROT_ppF[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(8),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(8)
    );
\BU_ROT_ppF[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => arg(9),
      I1 => \ltOp_inferred__0/i__carry_n_2\,
      I2 => \gtOp_inferred__0/i__carry_n_2\,
      I3 => reset,
      O => reset_0(9)
    );
\BU_ROT_ppF[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(0)
    );
\BU_ROT_ppF[1][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(10)
    );
\BU_ROT_ppF[1][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(11)
    );
\BU_ROT_ppF[1][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(12)
    );
\BU_ROT_ppF[1][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(13)
    );
\BU_ROT_ppF[1][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(14)
    );
\BU_ROT_ppF[1][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => gtOp_carry_n_2,
      I1 => ltOp_carry_n_2,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      I3 => reset,
      O => D(15)
    );
\BU_ROT_ppF[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(1)
    );
\BU_ROT_ppF[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(2)
    );
\BU_ROT_ppF[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(3)
    );
\BU_ROT_ppF[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(4)
    );
\BU_ROT_ppF[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(5)
    );
\BU_ROT_ppF[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_5\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(6)
    );
\BU_ROT_ppF[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__0_n_4\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(7)
    );
\BU_ROT_ppF[1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_7\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(8)
    );
\BU_ROT_ppF[1][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__1_n_6\,
      I1 => ltOp_carry_n_2,
      I2 => gtOp_carry_n_2,
      I3 => reset,
      O => D(9)
    );
\FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(0),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(0),
      O => \FIFOMux_FIFO[0]_10\(0)
    );
\FIFO_reg[13][0][10]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(10),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(10),
      O => \FIFOMux_FIFO[0]_10\(10)
    );
\FIFO_reg[13][0][11]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(11),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(11),
      O => \FIFOMux_FIFO[0]_10\(11)
    );
\FIFO_reg[13][0][12]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(12),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(12),
      O => \FIFOMux_FIFO[0]_10\(12)
    );
\FIFO_reg[13][0][13]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(13),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(13),
      O => \FIFOMux_FIFO[0]_10\(13)
    );
\FIFO_reg[13][0][14]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(14),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(14),
      O => \FIFOMux_FIFO[0]_10\(14)
    );
\FIFO_reg[13][0][15]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => plusOp(15),
      I1 => ltOp,
      I2 => reset,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(15),
      O => \FIFOMux_FIFO[0]_10\(15)
    );
\FIFO_reg[13][0][1]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(1),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(1),
      O => \FIFOMux_FIFO[0]_10\(1)
    );
\FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(2),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(2),
      O => \FIFOMux_FIFO[0]_10\(2)
    );
\FIFO_reg[13][0][3]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(3),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(3),
      O => \FIFOMux_FIFO[0]_10\(3)
    );
\FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(4),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(4),
      O => \FIFOMux_FIFO[0]_10\(4)
    );
\FIFO_reg[13][0][5]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(5),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(5),
      O => \FIFOMux_FIFO[0]_10\(5)
    );
\FIFO_reg[13][0][6]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(6),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(6),
      O => \FIFOMux_FIFO[0]_10\(6)
    );
\FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(7),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(7),
      O => \FIFOMux_FIFO[0]_10\(7)
    );
\FIFO_reg[13][0][8]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(8),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(8),
      O => \FIFOMux_FIFO[0]_10\(8)
    );
\FIFO_reg[13][0][9]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => plusOp(9),
      I2 => ltOp,
      I3 => gtOp,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(9),
      O => \FIFOMux_FIFO[0]_10\(9)
    );
\FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(0),
      O => \FIFOMux_FIFO[1]_11\(0)
    );
\FIFO_reg[13][1][10]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(10),
      O => \FIFOMux_FIFO[1]_11\(10)
    );
\FIFO_reg[13][1][11]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(11),
      O => \FIFOMux_FIFO[1]_11\(11)
    );
\FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(12),
      O => \FIFOMux_FIFO[1]_11\(12)
    );
\FIFO_reg[13][1][13]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(13),
      O => \FIFOMux_FIFO[1]_11\(13)
    );
\FIFO_reg[13][1][14]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(14),
      O => \FIFOMux_FIFO[1]_11\(14)
    );
\FIFO_reg[13][1][15]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => \ltOp_inferred__2/i__carry_n_2\,
      I2 => reset,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(15),
      O => \FIFOMux_FIFO[1]_11\(15)
    );
\FIFO_reg[13][1][1]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(1),
      O => \FIFOMux_FIFO[1]_11\(1)
    );
\FIFO_reg[13][1][2]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(2),
      O => \FIFOMux_FIFO[1]_11\(2)
    );
\FIFO_reg[13][1][3]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(3),
      O => \FIFOMux_FIFO[1]_11\(3)
    );
\FIFO_reg[13][1][4]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(4),
      O => \FIFOMux_FIFO[1]_11\(4)
    );
\FIFO_reg[13][1][5]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(5),
      O => \FIFOMux_FIFO[1]_11\(5)
    );
\FIFO_reg[13][1][6]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_5\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(6),
      O => \FIFOMux_FIFO[1]_11\(6)
    );
\FIFO_reg[13][1][7]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__0_n_4\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(7),
      O => \FIFOMux_FIFO[1]_11\(7)
    );
\FIFO_reg[13][1][8]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_7\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(8),
      O => \FIFOMux_FIFO[1]_11\(8)
    );
\FIFO_reg[13][1][9]_srl14_U0_SDF_stage_wrap_c_12_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504FFFF55040000"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__1_n_6\,
      I2 => \ltOp_inferred__2/i__carry_n_2\,
      I3 => \gtOp_inferred__2/i__carry_n_2\,
      I4 => halfway_pp1,
      I5 => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(9),
      O => \FIFOMux_FIFO[1]_11\(9)
    );
arg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arg_carry_n_0,
      CO(2) => arg_carry_n_1,
      CO(1) => arg_carry_n_2,
      CO(0) => arg_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => arg_carry_i_1_n_0,
      S(2) => arg_carry_i_2_n_0,
      S(1) => arg_carry_i_3_n_0,
      S(0) => arg_carry_i_4_n_0
    );
\arg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arg_carry_n_0,
      CO(3) => \arg_carry__0_n_0\,
      CO(2) => \arg_carry__0_n_1\,
      CO(1) => \arg_carry__0_n_2\,
      CO(0) => \arg_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \arg_carry__0_i_1_n_0\,
      S(2) => \arg_carry__0_i_2_n_0\,
      S(1) => \arg_carry__0_i_3_n_0\,
      S(0) => \arg_carry__0_i_4_n_0\
    );
\arg_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(7),
      I1 => Q(7),
      O => \arg_carry__0_i_1_n_0\
    );
\arg_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(6),
      I1 => Q(6),
      O => \arg_carry__0_i_2_n_0\
    );
\arg_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(5),
      I1 => Q(5),
      O => \arg_carry__0_i_3_n_0\
    );
\arg_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(4),
      I1 => Q(4),
      O => \arg_carry__0_i_4_n_0\
    );
\arg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__0_n_0\,
      CO(3) => \arg_carry__1_n_0\,
      CO(2) => \arg_carry__1_n_1\,
      CO(1) => \arg_carry__1_n_2\,
      CO(0) => \arg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => plusOp(11 downto 8),
      S(3) => \arg_carry__1_i_1_n_0\,
      S(2) => \arg_carry__1_i_2_n_0\,
      S(1) => \arg_carry__1_i_3_n_0\,
      S(0) => \arg_carry__1_i_4_n_0\
    );
\arg_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(11),
      I1 => Q(11),
      O => \arg_carry__1_i_1_n_0\
    );
\arg_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(10),
      I1 => Q(10),
      O => \arg_carry__1_i_2_n_0\
    );
\arg_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(9),
      I1 => Q(9),
      O => \arg_carry__1_i_3_n_0\
    );
\arg_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(8),
      I1 => Q(8),
      O => \arg_carry__1_i_4_n_0\
    );
\arg_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__1_n_0\,
      CO(3) => \arg_carry__2_n_0\,
      CO(2) => \arg_carry__2_n_1\,
      CO(1) => \arg_carry__2_n_2\,
      CO(0) => \arg_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => S(3 downto 0)
    );
arg_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(3),
      I1 => Q(3),
      O => arg_carry_i_1_n_0
    );
arg_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(2),
      I1 => Q(2),
      O => arg_carry_i_2_n_0
    );
arg_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(1),
      I1 => Q(1),
      O => arg_carry_i_3_n_0
    );
arg_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[0][15]\(0),
      I1 => Q(0),
      O => arg_carry_i_4_n_0
    );
\arg_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__0/i__carry_n_0\,
      CO(2) => \arg_inferred__0/i__carry_n_1\,
      CO(1) => \arg_inferred__0/i__carry_n_2\,
      CO(0) => \arg_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(3 downto 0),
      O(3) => \arg_inferred__0/i__carry_n_4\,
      O(2) => \arg_inferred__0/i__carry_n_5\,
      O(1) => \arg_inferred__0/i__carry_n_6\,
      O(0) => \arg_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__43_n_0\,
      S(2) => \i__carry_i_2__31_n_0\,
      S(1) => \i__carry_i_3__43_n_0\,
      S(0) => \i__carry_i_4__28_n_0\
    );
\arg_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry_n_0\,
      CO(3) => \arg_inferred__0/i__carry__0_n_0\,
      CO(2) => \arg_inferred__0/i__carry__0_n_1\,
      CO(1) => \arg_inferred__0/i__carry__0_n_2\,
      CO(0) => \arg_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(7 downto 4),
      O(3) => \arg_inferred__0/i__carry__0_n_4\,
      O(2) => \arg_inferred__0/i__carry__0_n_5\,
      O(1) => \arg_inferred__0/i__carry__0_n_6\,
      O(0) => \arg_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__13_n_0\,
      S(2) => \i__carry__0_i_2__13_n_0\,
      S(1) => \i__carry__0_i_3__13_n_0\,
      S(0) => \i__carry__0_i_4__13_n_0\
    );
\arg_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__0_n_0\,
      CO(3) => \arg_inferred__0/i__carry__1_n_0\,
      CO(2) => \arg_inferred__0/i__carry__1_n_1\,
      CO(1) => \arg_inferred__0/i__carry__1_n_2\,
      CO(0) => \arg_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(11 downto 8),
      O(3) => \arg_inferred__0/i__carry__1_n_4\,
      O(2) => \arg_inferred__0/i__carry__1_n_5\,
      O(1) => \arg_inferred__0/i__carry__1_n_6\,
      O(0) => \arg_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__13_n_0\,
      S(2) => \i__carry__1_i_2__13_n_0\,
      S(1) => \i__carry__1_i_3__13_n_0\,
      S(0) => \i__carry__1_i_4__13_n_0\
    );
\arg_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__1_n_0\,
      CO(3) => \arg_inferred__0/i__carry__2_n_0\,
      CO(2) => \arg_inferred__0/i__carry__2_n_1\,
      CO(1) => \arg_inferred__0/i__carry__2_n_2\,
      CO(0) => \arg_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1_0\(0),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][15]\(14 downto 12),
      O(3) => \arg_inferred__0/i__carry__2_n_4\,
      O(2) => \arg_inferred__0/i__carry__2_n_5\,
      O(1) => \arg_inferred__0/i__carry__2_n_6\,
      O(0) => \arg_inferred__0/i__carry__2_n_7\,
      S(3 downto 0) => \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\(3 downto 0)
    );
\arg_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__1/i__carry_n_0\,
      CO(2) => \arg_inferred__1/i__carry_n_1\,
      CO(1) => \arg_inferred__1/i__carry_n_2\,
      CO(0) => \arg_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => arg(3 downto 0),
      S(3) => \i__carry_i_1__42_n_0\,
      S(2) => \i__carry_i_2__30_n_0\,
      S(1) => \i__carry_i_3__42_n_0\,
      S(0) => \i__carry_i_4__27_n_0\
    );
\arg_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry_n_0\,
      CO(3) => \arg_inferred__1/i__carry__0_n_0\,
      CO(2) => \arg_inferred__1/i__carry__0_n_1\,
      CO(1) => \arg_inferred__1/i__carry__0_n_2\,
      CO(0) => \arg_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => arg(7 downto 4),
      S(3) => \i__carry__0_i_1__12_n_0\,
      S(2) => \i__carry__0_i_2__12_n_0\,
      S(1) => \i__carry__0_i_3__12_n_0\,
      S(0) => \i__carry__0_i_4__12_n_0\
    );
\arg_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__0_n_0\,
      CO(3) => \arg_inferred__1/i__carry__1_n_0\,
      CO(2) => \arg_inferred__1/i__carry__1_n_1\,
      CO(1) => \arg_inferred__1/i__carry__1_n_2\,
      CO(0) => \arg_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => arg(11 downto 8),
      S(3) => \i__carry__1_i_1__12_n_0\,
      S(2) => \i__carry__1_i_2__12_n_0\,
      S(1) => \i__carry__1_i_3__12_n_0\,
      S(0) => \i__carry__1_i_4__12_n_0\
    );
\arg_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__1_n_0\,
      CO(3) => \arg_inferred__1/i__carry__2_n_0\,
      CO(2) => \arg_inferred__1/i__carry__2_n_1\,
      CO(1) => \arg_inferred__1/i__carry__2_n_2\,
      CO(0) => \arg_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[0][15]\(12),
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => arg(15 downto 12),
      S(3 downto 0) => \BU_ROT_ppF_reg[0][15]_0\(3 downto 0)
    );
\arg_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \arg_inferred__2/i__carry_n_0\,
      CO(2) => \arg_inferred__2/i__carry_n_1\,
      CO(1) => \arg_inferred__2/i__carry_n_2\,
      CO(0) => \arg_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(3 downto 0),
      O(3) => \arg_inferred__2/i__carry_n_4\,
      O(2) => \arg_inferred__2/i__carry_n_5\,
      O(1) => \arg_inferred__2/i__carry_n_6\,
      O(0) => \arg_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_1__44_n_0\,
      S(2) => \i__carry_i_2__32_n_0\,
      S(1) => \i__carry_i_3__44_n_0\,
      S(0) => \i__carry_i_4__29_n_0\
    );
\arg_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry_n_0\,
      CO(3) => \arg_inferred__2/i__carry__0_n_0\,
      CO(2) => \arg_inferred__2/i__carry__0_n_1\,
      CO(1) => \arg_inferred__2/i__carry__0_n_2\,
      CO(0) => \arg_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(7 downto 4),
      O(3) => \arg_inferred__2/i__carry__0_n_4\,
      O(2) => \arg_inferred__2/i__carry__0_n_5\,
      O(1) => \arg_inferred__2/i__carry__0_n_6\,
      O(0) => \arg_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__14_n_0\,
      S(2) => \i__carry__0_i_2__14_n_0\,
      S(1) => \i__carry__0_i_3__14_n_0\,
      S(0) => \i__carry__0_i_4__14_n_0\
    );
\arg_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__0_n_0\,
      CO(3) => \arg_inferred__2/i__carry__1_n_0\,
      CO(2) => \arg_inferred__2/i__carry__1_n_1\,
      CO(1) => \arg_inferred__2/i__carry__1_n_2\,
      CO(0) => \arg_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \BU_ROT_ppF_reg[1][15]\(11 downto 8),
      O(3) => \arg_inferred__2/i__carry__1_n_4\,
      O(2) => \arg_inferred__2/i__carry__1_n_5\,
      O(1) => \arg_inferred__2/i__carry__1_n_6\,
      O(0) => \arg_inferred__2/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__14_n_0\,
      S(2) => \i__carry__1_i_2__14_n_0\,
      S(1) => \i__carry__1_i_3__14_n_0\,
      S(0) => \i__carry__1_i_4__14_n_0\
    );
\arg_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__1_n_0\,
      CO(3) => \arg_inferred__2/i__carry__2_n_0\,
      CO(2) => \arg_inferred__2/i__carry__2_n_1\,
      CO(1) => \arg_inferred__2/i__carry__2_n_2\,
      CO(0) => \arg_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \BU_ROT_ppF_reg[1][15]_0\(12),
      DI(2 downto 0) => \BU_ROT_ppF_reg[1][15]\(14 downto 12),
      O(3) => \arg_inferred__2/i__carry__2_n_4\,
      O(2) => \arg_inferred__2/i__carry__2_n_5\,
      O(1) => \arg_inferred__2/i__carry__2_n_6\,
      O(0) => \arg_inferred__2/i__carry__2_n_7\,
      S(3 downto 0) => \BU_ROT_ppF_reg[1][15]_1\(3 downto 0)
    );
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_gtOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gtOp_carry_i_1__3_n_0\,
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]_0\(0),
      S(0) => \gtOp_carry_i_3__3_n_0\
    );
\gtOp_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      O => \gtOp_carry_i_1__3_n_0\
    );
\gtOp_carry_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_4\,
      O => \gtOp_carry_i_3__3_n_0\
    );
\gtOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__0/i__carry_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__41_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]_0\(0),
      S(0) => \i__carry_i_3__40_n_0\
    );
\gtOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => gtOp,
      CO(0) => \gtOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__40_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\(0),
      S(0) => \i__carry_i_3__38_n_0\
    );
\gtOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtOp_inferred__2/i__carry_n_2\,
      CO(0) => \gtOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__39_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\(0),
      S(0) => \i__carry_i_3__36_n_0\
    );
\i__carry__0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \BU_ROT_ppF_reg[0][15]\(7),
      O => \i__carry__0_i_1__12_n_0\
    );
\i__carry__0_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(7),
      I1 => \BU_ROT_ppF_reg[1][15]\(7),
      O => \i__carry__0_i_1__13_n_0\
    );
\i__carry__0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(7),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(7),
      O => \i__carry__0_i_1__14_n_0\
    );
\i__carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \BU_ROT_ppF_reg[0][15]\(6),
      O => \i__carry__0_i_2__12_n_0\
    );
\i__carry__0_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(6),
      I1 => \BU_ROT_ppF_reg[1][15]\(6),
      O => \i__carry__0_i_2__13_n_0\
    );
\i__carry__0_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(6),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(6),
      O => \i__carry__0_i_2__14_n_0\
    );
\i__carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \BU_ROT_ppF_reg[0][15]\(5),
      O => \i__carry__0_i_3__12_n_0\
    );
\i__carry__0_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(5),
      I1 => \BU_ROT_ppF_reg[1][15]\(5),
      O => \i__carry__0_i_3__13_n_0\
    );
\i__carry__0_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(5),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(5),
      O => \i__carry__0_i_3__14_n_0\
    );
\i__carry__0_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \BU_ROT_ppF_reg[0][15]\(4),
      O => \i__carry__0_i_4__12_n_0\
    );
\i__carry__0_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(4),
      I1 => \BU_ROT_ppF_reg[1][15]\(4),
      O => \i__carry__0_i_4__13_n_0\
    );
\i__carry__0_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(4),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(4),
      O => \i__carry__0_i_4__14_n_0\
    );
\i__carry__1_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \BU_ROT_ppF_reg[0][15]\(11),
      O => \i__carry__1_i_1__12_n_0\
    );
\i__carry__1_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(11),
      I1 => \BU_ROT_ppF_reg[1][15]\(11),
      O => \i__carry__1_i_1__13_n_0\
    );
\i__carry__1_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(11),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(11),
      O => \i__carry__1_i_1__14_n_0\
    );
\i__carry__1_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \BU_ROT_ppF_reg[0][15]\(10),
      O => \i__carry__1_i_2__12_n_0\
    );
\i__carry__1_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(10),
      I1 => \BU_ROT_ppF_reg[1][15]\(10),
      O => \i__carry__1_i_2__13_n_0\
    );
\i__carry__1_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(10),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(10),
      O => \i__carry__1_i_2__14_n_0\
    );
\i__carry__1_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \BU_ROT_ppF_reg[0][15]\(9),
      O => \i__carry__1_i_3__12_n_0\
    );
\i__carry__1_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(9),
      I1 => \BU_ROT_ppF_reg[1][15]\(9),
      O => \i__carry__1_i_3__13_n_0\
    );
\i__carry__1_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(9),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(9),
      O => \i__carry__1_i_3__14_n_0\
    );
\i__carry__1_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \BU_ROT_ppF_reg[0][15]\(8),
      O => \i__carry__1_i_4__12_n_0\
    );
\i__carry__1_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(8),
      I1 => \BU_ROT_ppF_reg[1][15]\(8),
      O => \i__carry__1_i_4__13_n_0\
    );
\i__carry__1_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(8),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(8),
      O => \i__carry__1_i_4__14_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => arg(15),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => plusOp(15),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      O => \i__carry_i_1__39_n_0\
    );
\i__carry_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      O => \i__carry_i_1__40_n_0\
    );
\i__carry_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      O => \i__carry_i_1__41_n_0\
    );
\i__carry_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \BU_ROT_ppF_reg[0][15]\(3),
      O => \i__carry_i_1__42_n_0\
    );
\i__carry_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(3),
      I1 => \BU_ROT_ppF_reg[1][15]\(3),
      O => \i__carry_i_1__43_n_0\
    );
\i__carry_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(3),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(3),
      O => \i__carry_i_1__44_n_0\
    );
\i__carry_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \BU_ROT_ppF_reg[0][15]\(2),
      O => \i__carry_i_2__30_n_0\
    );
\i__carry_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(2),
      I1 => \BU_ROT_ppF_reg[1][15]\(2),
      O => \i__carry_i_2__31_n_0\
    );
\i__carry_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(2),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(2),
      O => \i__carry_i_2__32_n_0\
    );
\i__carry_i_3__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_5\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_4\,
      O => \i__carry_i_3__36_n_0\
    );
\i__carry_i_3__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__0/i__carry__2_n_5\,
      O => \i__carry_i_3__37_n_0\
    );
\i__carry_i_3__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(14),
      I1 => reset,
      I2 => plusOp(15),
      O => \i__carry_i_3__38_n_0\
    );
\i__carry_i_3__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(15),
      I1 => reset,
      I2 => plusOp(14),
      O => \i__carry_i_3__39_n_0\
    );
\i__carry_i_3__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(14),
      I1 => reset,
      I2 => arg(15),
      O => \i__carry_i_3__40_n_0\
    );
\i__carry_i_3__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arg(15),
      I1 => reset,
      I2 => arg(14),
      O => \i__carry_i_3__41_n_0\
    );
\i__carry_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \BU_ROT_ppF_reg[0][15]\(1),
      O => \i__carry_i_3__42_n_0\
    );
\i__carry_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(1),
      I1 => \BU_ROT_ppF_reg[1][15]\(1),
      O => \i__carry_i_3__43_n_0\
    );
\i__carry_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(1),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(1),
      O => \i__carry_i_3__44_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__0/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__0/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__1/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_i__carry_i_4__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \arg_inferred__1/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i__carry_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \BU_ROT_ppF_reg[0][15]\(0),
      O => \i__carry_i_4__27_n_0\
    );
\i__carry_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]_0\(0),
      I1 => \BU_ROT_ppF_reg[1][15]\(0),
      O => \i__carry_i_4__28_n_0\
    );
\i__carry_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BU_ROT_ppF_reg[1][15]\(0),
      I1 => \BU_ROT_ppF_reg[1][15]_0\(0),
      O => \i__carry_i_4__29_n_0\
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ltOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ltOp_carry_i_1_n_0,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[1][14]\(0),
      S(0) => \ltOp_carry_i_3__3_n_0\
    );
ltOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \arg_inferred__2/i__carry__2_n_4\,
      O => ltOp_carry_i_1_n_0
    );
\ltOp_carry_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arg_inferred__2/i__carry__2_n_4\,
      I1 => reset,
      I2 => \arg_inferred__2/i__carry__2_n_5\,
      O => \ltOp_carry_i_3__3_n_0\
    );
ltOp_carry_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => \arg_inferred__2/i__carry__2_n_0\,
      CO(3 downto 1) => NLW_ltOp_carry_i_4_CO_UNCONNECTED(3 downto 1),
      CO(0) => \arg_inferred__2/i__carry__2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ltOp_carry_i_4_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ltOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__0/i__carry_n_2\,
      CO(0) => \ltOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \BU_ROT_ppF_reg[0][14]\(0),
      S(0) => \i__carry_i_3__41_n_0\
    );
\ltOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__0_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_0\(0),
      S(0) => \i__carry_i_3__39_n_0\
    );
\ltOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ltOp_inferred__2/i__carry_n_2\,
      CO(0) => \ltOp_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__1_n_0\,
      O(3 downto 0) => \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_0\(0),
      S(0) => \i__carry_i_3__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Im_Re_reg[9]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \arg__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    halfway_ppF : in STD_LOGIC;
    \data_out_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator is
  signal Im_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Im_Re[-1]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[-4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[-5]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_2__3_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_3__3_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_4__3_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_7__3_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_3__3_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_4__3_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_5__3_n_0\ : STD_LOGIC;
  signal Re_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Re_Re[-1]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[-4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[-5]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_2__3_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_3__3_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_4__3_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_7__3_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_3__3_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_4__3_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_5__3_n_0\ : STD_LOGIC;
  signal \arg__0_n_101\ : STD_LOGIC;
  signal \arg__0_n_102\ : STD_LOGIC;
  signal \arg__0_n_103\ : STD_LOGIC;
  signal \arg__0_n_104\ : STD_LOGIC;
  signal \arg__0_n_105\ : STD_LOGIC;
  signal \arg__0_n_82\ : STD_LOGIC;
  signal \arg__0_n_83\ : STD_LOGIC;
  signal \arg__0_n_84\ : STD_LOGIC;
  signal \arg__0_n_85\ : STD_LOGIC;
  signal \arg__0_n_86\ : STD_LOGIC;
  signal \arg__0_n_87\ : STD_LOGIC;
  signal \arg__0_n_88\ : STD_LOGIC;
  signal \arg__0_n_89\ : STD_LOGIC;
  signal \arg__0_n_90\ : STD_LOGIC;
  signal \arg__0_n_91\ : STD_LOGIC;
  signal \arg__0_n_92\ : STD_LOGIC;
  signal \arg__0_n_93\ : STD_LOGIC;
  signal \arg__0_n_94\ : STD_LOGIC;
  signal \arg__0_n_95\ : STD_LOGIC;
  signal \arg__0_n_96\ : STD_LOGIC;
  signal \arg__0_n_97\ : STD_LOGIC;
  signal \arg__0_n_98\ : STD_LOGIC;
  signal \arg__0_n_99\ : STD_LOGIC;
  signal arg_n_101 : STD_LOGIC;
  signal arg_n_102 : STD_LOGIC;
  signal arg_n_103 : STD_LOGIC;
  signal arg_n_104 : STD_LOGIC;
  signal arg_n_105 : STD_LOGIC;
  signal arg_n_83 : STD_LOGIC;
  signal arg_n_84 : STD_LOGIC;
  signal arg_n_85 : STD_LOGIC;
  signal arg_n_86 : STD_LOGIC;
  signal arg_n_87 : STD_LOGIC;
  signal arg_n_88 : STD_LOGIC;
  signal arg_n_89 : STD_LOGIC;
  signal arg_n_90 : STD_LOGIC;
  signal arg_n_91 : STD_LOGIC;
  signal arg_n_92 : STD_LOGIC;
  signal arg_n_93 : STD_LOGIC;
  signal arg_n_94 : STD_LOGIC;
  signal arg_n_95 : STD_LOGIC;
  signal arg_n_96 : STD_LOGIC;
  signal arg_n_97 : STD_LOGIC;
  signal arg_n_98 : STD_LOGIC;
  signal arg_n_99 : STD_LOGIC;
  signal \i__carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__11_n_0\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \plusOp_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_5__3_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal NLW_arg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_arg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Im_Re[-6]_i_4__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Im_Re[8]_i_5__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Re_Re[-6]_i_4__3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Re_Re[8]_i_5__3\ : label is "soft_lutpair107";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of arg : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \data_out_ppF[0][0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data_out_ppF[0][10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data_out_ppF[0][11]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data_out_ppF[0][12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data_out_ppF[0][13]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data_out_ppF[0][14]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data_out_ppF[0][15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data_out_ppF[0][1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data_out_ppF[0][2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data_out_ppF[0][3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data_out_ppF[0][4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data_out_ppF[0][5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data_out_ppF[0][6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data_out_ppF[0][7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data_out_ppF[0][8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data_out_ppF[0][9]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data_out_ppF[1][0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data_out_ppF[1][10]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data_out_ppF[1][11]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data_out_ppF[1][12]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data_out_ppF[1][13]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data_out_ppF[1][14]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_out_ppF[1][15]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_out_ppF[1][1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data_out_ppF[1][2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data_out_ppF[1][3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data_out_ppF[1][4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data_out_ppF[1][5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data_out_ppF[1][6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data_out_ppF[1][7]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data_out_ppF[1][8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data_out_ppF[1][9]_i_1\ : label is "soft_lutpair121";
begin
\Im_Re[-1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_94\,
      O => \Im_Re[-1]_i_1__3_n_0\
    );
\Im_Re[-2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_4\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_95\,
      O => \Im_Re[-2]_i_1__3_n_0\
    );
\Im_Re[-3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_5\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_96\,
      O => \Im_Re[-3]_i_1__3_n_0\
    );
\Im_Re[-4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_6\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_97\,
      O => \Im_Re[-4]_i_1__3_n_0\
    );
\Im_Re[-5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_7\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_98\,
      O => \Im_Re[-5]_i_1__3_n_0\
    );
\Im_Re[-6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_99\,
      I3 => \Im_Re[-6]_i_2__3_n_0\,
      I4 => \Im_Re[-6]_i_3__3_n_0\,
      I5 => \Im_Re[-6]_i_4__3_n_0\,
      O => \Im_Re[-6]_i_1__3_n_0\
    );
\Im_Re[-6]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__0_n_82\,
      I1 => \arg__0_n_83\,
      I2 => \arg__0_n_84\,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \Im_Re[-6]_i_2__3_n_0\
    );
\Im_Re[-6]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_105\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_103\,
      I4 => \arg__0_n_104\,
      O => \Im_Re[-6]_i_3__3_n_0\
    );
\Im_Re[-6]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => p_0_in1_in,
      I2 => \arg__0_n_82\,
      I3 => \arg__0_n_84\,
      I4 => \arg__0_n_83\,
      O => \Im_Re[-6]_i_4__3_n_0\
    );
\Im_Re[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_6\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_93\,
      O => \Im_Re[0]_i_1__3_n_0\
    );
\Im_Re[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_5\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_92\,
      O => \Im_Re[1]_i_1__3_n_0\
    );
\Im_Re[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_4\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_91\,
      O => \Im_Re[2]_i_1__3_n_0\
    );
\Im_Re[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_7\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_90\,
      O => \Im_Re[3]_i_1__3_n_0\
    );
\Im_Re[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_89\,
      O => \Im_Re[4]_i_1__3_n_0\
    );
\Im_Re[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_5\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_88\,
      O => \Im_Re[5]_i_1__3_n_0\
    );
\Im_Re[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_4\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_87\,
      O => \Im_Re[6]_i_1__3_n_0\
    );
\Im_Re[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_7\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_86\,
      O => \Im_Re[7]_i_1__3_n_0\
    );
\Im_Re[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__3_n_0\,
      I1 => \Im_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_6\,
      I3 => \Im_Re[8]_i_4__3_n_0\,
      I4 => \Im_Re[8]_i_5__3_n_0\,
      I5 => \arg__0_n_85\,
      O => \Im_Re[8]_i_1__3_n_0\
    );
\Im_Re[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__0_n_84\,
      I1 => \arg__0_n_83\,
      I2 => p_0_in1_in,
      I3 => p_0_in3_in,
      I4 => \Im_Re[8]_i_6__3_n_0\,
      I5 => \arg__0_n_82\,
      O => \Im_Re[8]_i_2__3_n_0\
    );
\Im_Re[8]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      I4 => \arg__0_n_82\,
      I5 => \Im_Re[8]_i_6__3_n_0\,
      O => \Im_Re[8]_i_3__3_n_0\
    );
\Im_Re[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Im_Re[8]_i_7__3_n_0\,
      I1 => p_0_in1_in,
      O => \Im_Re[8]_i_4__3_n_0\
    );
\Im_Re[8]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__0_n_83\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_82\,
      O => \Im_Re[8]_i_5__3_n_0\
    );
\Im_Re[8]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_104\,
      I1 => \arg__0_n_103\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_102\,
      I4 => \arg__0_n_105\,
      I5 => \arg__0_n_99\,
      O => \Im_Re[8]_i_6__3_n_0\
    );
\Im_Re[8]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__0_n_103\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_105\,
      I3 => \arg__0_n_104\,
      I4 => \arg__0_n_99\,
      I5 => \arg__0_n_101\,
      O => \Im_Re[8]_i_7__3_n_0\
    );
\Im_Re[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Im_Re[9]_i_2__3_n_0\,
      I1 => \Im_Re[9]_i_3__3_n_0\,
      I2 => \Im_Re[9]_i_4__3_n_0\,
      I3 => \Im_Re[9]_i_5__3_n_0\,
      O => \Im_Re[9]_i_1__3_n_0\
    );
\Im_Re[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_6\,
      I1 => \plusOp_inferred__0/i__carry__1_n_7\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \plusOp_inferred__0/i__carry__0_n_4\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__0_n_5\,
      O => \Im_Re[9]_i_2__3_n_0\
    );
\Im_Re[9]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_7\,
      I1 => \plusOp_inferred__0/i__carry_n_4\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \plusOp_inferred__0/i__carry_n_5\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry_n_6\,
      O => \Im_Re[9]_i_3__3_n_0\
    );
\Im_Re[9]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__2_n_0\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_83\,
      I3 => \arg__0_n_82\,
      I4 => \arg__0_n_99\,
      I5 => p_0_in1_in,
      O => \Im_Re[9]_i_4__3_n_0\
    );
\Im_Re[9]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__1_n_5\,
      I1 => \plusOp_inferred__0/i__carry__2_n_6\,
      I2 => p_0_in3_in,
      I3 => \plusOp_inferred__0/i__carry__2_n_7\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__1_n_4\,
      O => \Im_Re[9]_i_5__3_n_0\
    );
\Im_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-1]_i_1__3_n_0\,
      Q => Im_Re(5)
    );
\Im_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-2]_i_1__3_n_0\,
      Q => Im_Re(4)
    );
\Im_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-3]_i_1__3_n_0\,
      Q => Im_Re(3)
    );
\Im_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-4]_i_1__3_n_0\,
      Q => Im_Re(2)
    );
\Im_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-5]_i_1__3_n_0\,
      Q => Im_Re(1)
    );
\Im_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-6]_i_1__3_n_0\,
      Q => Im_Re(0)
    );
\Im_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[0]_i_1__3_n_0\,
      Q => Im_Re(6)
    );
\Im_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[1]_i_1__3_n_0\,
      Q => Im_Re(7)
    );
\Im_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[2]_i_1__3_n_0\,
      Q => Im_Re(8)
    );
\Im_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[3]_i_1__3_n_0\,
      Q => Im_Re(9)
    );
\Im_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[4]_i_1__3_n_0\,
      Q => Im_Re(10)
    );
\Im_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[5]_i_1__3_n_0\,
      Q => Im_Re(11)
    );
\Im_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[6]_i_1__3_n_0\,
      Q => Im_Re(12)
    );
\Im_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[7]_i_1__3_n_0\,
      Q => Im_Re(13)
    );
\Im_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[8]_i_1__3_n_0\,
      Q => Im_Re(14)
    );
\Im_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[9]_i_1__3_n_0\,
      Q => Im_Re(15)
    );
\Re_Re[-1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__0_n_7\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_94,
      O => \Re_Re[-1]_i_1__3_n_0\
    );
\Re_Re[-2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => plusOp_carry_n_4,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_95,
      O => \Re_Re[-2]_i_1__3_n_0\
    );
\Re_Re[-3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => plusOp_carry_n_5,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_96,
      O => \Re_Re[-3]_i_1__3_n_0\
    );
\Re_Re[-4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => plusOp_carry_n_6,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_97,
      O => \Re_Re[-4]_i_1__3_n_0\
    );
\Re_Re[-5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => plusOp_carry_n_7,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_98,
      O => \Re_Re[-5]_i_1__3_n_0\
    );
\Re_Re[-6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => p_3_in,
      I2 => arg_n_99,
      I3 => \Re_Re[-6]_i_2__3_n_0\,
      I4 => \Re_Re[-6]_i_3__3_n_0\,
      I5 => \Re_Re[-6]_i_4__3_n_0\,
      O => \Re_Re[-6]_i_1__3_n_0\
    );
\Re_Re[-6]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => p_3_in,
      I1 => arg_n_83,
      I2 => arg_n_84,
      I3 => p_0_in6_in,
      I4 => p_0_in10_in,
      O => \Re_Re[-6]_i_2__3_n_0\
    );
\Re_Re[-6]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => arg_n_105,
      I1 => arg_n_102,
      I2 => arg_n_101,
      I3 => arg_n_103,
      I4 => arg_n_104,
      O => \Re_Re[-6]_i_3__3_n_0\
    );
\Re_Re[-6]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => arg_n_99,
      I1 => p_0_in10_in,
      I2 => p_3_in,
      I3 => arg_n_84,
      I4 => arg_n_83,
      O => \Re_Re[-6]_i_4__3_n_0\
    );
\Re_Re[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__0_n_6\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_93,
      O => \Re_Re[0]_i_1__3_n_0\
    );
\Re_Re[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__0_n_5\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_92,
      O => \Re_Re[1]_i_1__3_n_0\
    );
\Re_Re[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__0_n_4\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_91,
      O => \Re_Re[2]_i_1__3_n_0\
    );
\Re_Re[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__1_n_7\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_90,
      O => \Re_Re[3]_i_1__3_n_0\
    );
\Re_Re[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_89,
      O => \Re_Re[4]_i_1__3_n_0\
    );
\Re_Re[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__1_n_5\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_88,
      O => \Re_Re[5]_i_1__3_n_0\
    );
\Re_Re[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__1_n_4\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_87,
      O => \Re_Re[6]_i_1__3_n_0\
    );
\Re_Re[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__2_n_7\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_86,
      O => \Re_Re[7]_i_1__3_n_0\
    );
\Re_Re[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__3_n_0\,
      I1 => \Re_Re[8]_i_3__3_n_0\,
      I2 => \plusOp_carry__2_n_6\,
      I3 => \Re_Re[8]_i_4__3_n_0\,
      I4 => \Re_Re[8]_i_5__3_n_0\,
      I5 => arg_n_85,
      O => \Re_Re[8]_i_1__3_n_0\
    );
\Re_Re[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => arg_n_84,
      I1 => arg_n_83,
      I2 => p_0_in10_in,
      I3 => p_0_in6_in,
      I4 => \Re_Re[8]_i_6__3_n_0\,
      I5 => p_3_in,
      O => \Re_Re[8]_i_2__3_n_0\
    );
\Re_Re[8]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_0_in6_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      I4 => p_3_in,
      I5 => \Re_Re[8]_i_6__3_n_0\,
      O => \Re_Re[8]_i_3__3_n_0\
    );
\Re_Re[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Re_Re[8]_i_7__3_n_0\,
      I1 => p_0_in10_in,
      O => \Re_Re[8]_i_4__3_n_0\
    );
\Re_Re[8]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => arg_n_83,
      I1 => arg_n_84,
      I2 => p_3_in,
      O => \Re_Re[8]_i_5__3_n_0\
    );
\Re_Re[8]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => arg_n_104,
      I1 => arg_n_103,
      I2 => arg_n_101,
      I3 => arg_n_102,
      I4 => arg_n_105,
      I5 => arg_n_99,
      O => \Re_Re[8]_i_6__3_n_0\
    );
\Re_Re[8]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => arg_n_103,
      I1 => arg_n_102,
      I2 => arg_n_105,
      I3 => arg_n_104,
      I4 => arg_n_99,
      I5 => arg_n_101,
      O => \Re_Re[8]_i_7__3_n_0\
    );
\Re_Re[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Re_Re[9]_i_2__3_n_0\,
      I1 => \Re_Re[9]_i_3__3_n_0\,
      I2 => \Re_Re[9]_i_4__3_n_0\,
      I3 => \Re_Re[9]_i_5__3_n_0\,
      O => \Re_Re[9]_i_1__3_n_0\
    );
\Re_Re[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => \plusOp_carry__1_n_7\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \plusOp_carry__0_n_4\,
      I4 => p_3_in,
      I5 => \plusOp_carry__0_n_5\,
      O => \Re_Re[9]_i_2__3_n_0\
    );
\Re_Re[9]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => plusOp_carry_n_4,
      I2 => \plusOp_carry__0_n_7\,
      I3 => plusOp_carry_n_5,
      I4 => p_3_in,
      I5 => plusOp_carry_n_6,
      O => \Re_Re[9]_i_3__3_n_0\
    );
\Re_Re[9]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_carry__2_n_0\,
      I1 => arg_n_84,
      I2 => arg_n_83,
      I3 => p_3_in,
      I4 => arg_n_99,
      I5 => p_0_in10_in,
      O => \Re_Re[9]_i_4__3_n_0\
    );
\Re_Re[9]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => \plusOp_carry__2_n_6\,
      I2 => p_0_in6_in,
      I3 => \plusOp_carry__2_n_7\,
      I4 => p_3_in,
      I5 => \plusOp_carry__1_n_4\,
      O => \Re_Re[9]_i_5__3_n_0\
    );
\Re_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-1]_i_1__3_n_0\,
      Q => Re_Re(5)
    );
\Re_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-2]_i_1__3_n_0\,
      Q => Re_Re(4)
    );
\Re_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-3]_i_1__3_n_0\,
      Q => Re_Re(3)
    );
\Re_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-4]_i_1__3_n_0\,
      Q => Re_Re(2)
    );
\Re_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-5]_i_1__3_n_0\,
      Q => Re_Re(1)
    );
\Re_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-6]_i_1__3_n_0\,
      Q => Re_Re(0)
    );
\Re_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[0]_i_1__3_n_0\,
      Q => Re_Re(6)
    );
\Re_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[1]_i_1__3_n_0\,
      Q => Re_Re(7)
    );
\Re_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[2]_i_1__3_n_0\,
      Q => Re_Re(8)
    );
\Re_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[3]_i_1__3_n_0\,
      Q => Re_Re(9)
    );
\Re_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[4]_i_1__3_n_0\,
      Q => Re_Re(10)
    );
\Re_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[5]_i_1__3_n_0\,
      Q => Re_Re(11)
    );
\Re_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[6]_i_1__3_n_0\,
      Q => Re_Re(12)
    );
\Re_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[7]_i_1__3_n_0\,
      Q => Re_Re(13)
    );
\Re_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[8]_i_1__3_n_0\,
      Q => Re_Re(14)
    );
\Re_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[9]_i_1__3_n_0\,
      Q => Re_Re(15)
    );
arg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(0),
      B(16) => B(0),
      B(15) => B(0),
      B(14) => B(0),
      B(13) => B(0),
      B(12) => B(0),
      B(11) => B(0),
      B(10) => B(0),
      B(9) => B(0),
      B(8) => B(0),
      B(7) => B(0),
      B(6 downto 0) => B"1000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_arg_P_UNCONNECTED(47 downto 24),
      P(23) => p_3_in,
      P(22) => arg_n_83,
      P(21) => arg_n_84,
      P(20) => arg_n_85,
      P(19) => arg_n_86,
      P(18) => arg_n_87,
      P(17) => arg_n_88,
      P(16) => arg_n_89,
      P(15) => arg_n_90,
      P(14) => arg_n_91,
      P(13) => arg_n_92,
      P(12) => arg_n_93,
      P(11) => arg_n_94,
      P(10) => arg_n_95,
      P(9) => arg_n_96,
      P(8) => arg_n_97,
      P(7) => arg_n_98,
      P(6) => arg_n_99,
      P(5) => p_0_in10_in,
      P(4) => arg_n_101,
      P(3) => arg_n_102,
      P(2) => arg_n_103,
      P(1) => arg_n_104,
      P(0) => arg_n_105,
      PATTERNBDETECT => NLW_arg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arg_UNDERFLOW_UNCONNECTED
    );
\arg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \arg__0_0\(15),
      A(28) => \arg__0_0\(15),
      A(27) => \arg__0_0\(15),
      A(26) => \arg__0_0\(15),
      A(25) => \arg__0_0\(15),
      A(24) => \arg__0_0\(15),
      A(23) => \arg__0_0\(15),
      A(22) => \arg__0_0\(15),
      A(21) => \arg__0_0\(15),
      A(20) => \arg__0_0\(15),
      A(19) => \arg__0_0\(15),
      A(18) => \arg__0_0\(15),
      A(17) => \arg__0_0\(15),
      A(16) => \arg__0_0\(15),
      A(15 downto 0) => \arg__0_0\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(0),
      B(16) => B(0),
      B(15) => B(0),
      B(14) => B(0),
      B(13) => B(0),
      B(12) => B(0),
      B(11) => B(0),
      B(10) => B(0),
      B(9) => B(0),
      B(8) => B(0),
      B(7) => B(0),
      B(6 downto 0) => B"1000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__0_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__0_n_82\,
      P(22) => \arg__0_n_83\,
      P(21) => \arg__0_n_84\,
      P(20) => \arg__0_n_85\,
      P(19) => \arg__0_n_86\,
      P(18) => \arg__0_n_87\,
      P(17) => \arg__0_n_88\,
      P(16) => \arg__0_n_89\,
      P(15) => \arg__0_n_90\,
      P(14) => \arg__0_n_91\,
      P(13) => \arg__0_n_92\,
      P(12) => \arg__0_n_93\,
      P(11) => \arg__0_n_94\,
      P(10) => \arg__0_n_95\,
      P(9) => \arg__0_n_96\,
      P(8) => \arg__0_n_97\,
      P(7) => \arg__0_n_98\,
      P(6) => \arg__0_n_99\,
      P(5) => p_0_in1_in,
      P(4) => \arg__0_n_101\,
      P(3) => \arg__0_n_102\,
      P(2) => \arg__0_n_103\,
      P(1) => \arg__0_n_104\,
      P(0) => \arg__0_n_105\,
      PATTERNBDETECT => \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__0_UNDERFLOW_UNCONNECTED\
    );
\data_out_ppF[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(0),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(0),
      O => D(0)
    );
\data_out_ppF[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(10),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(10),
      O => D(10)
    );
\data_out_ppF[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(11),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(11),
      O => D(11)
    );
\data_out_ppF[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(12),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(12),
      O => D(12)
    );
\data_out_ppF[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(13),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(13),
      O => D(13)
    );
\data_out_ppF[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(14),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(14),
      O => D(14)
    );
\data_out_ppF[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(15),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(15),
      O => D(15)
    );
\data_out_ppF[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(1),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(1),
      O => D(1)
    );
\data_out_ppF[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(2),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(2),
      O => D(2)
    );
\data_out_ppF[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(3),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(3),
      O => D(3)
    );
\data_out_ppF[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(4),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(4),
      O => D(4)
    );
\data_out_ppF[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(5),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(5),
      O => D(5)
    );
\data_out_ppF[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(6),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(6),
      O => D(6)
    );
\data_out_ppF[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(7),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(7),
      O => D(7)
    );
\data_out_ppF[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(8),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(8),
      O => D(8)
    );
\data_out_ppF[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Re_Re(9),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[0][15]\(9),
      O => D(9)
    );
\data_out_ppF[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(0),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(0),
      O => \Im_Re_reg[9]_0\(0)
    );
\data_out_ppF[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(10),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(10),
      O => \Im_Re_reg[9]_0\(10)
    );
\data_out_ppF[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(11),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(11),
      O => \Im_Re_reg[9]_0\(11)
    );
\data_out_ppF[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(12),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(12),
      O => \Im_Re_reg[9]_0\(12)
    );
\data_out_ppF[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(13),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(13),
      O => \Im_Re_reg[9]_0\(13)
    );
\data_out_ppF[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(14),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(14),
      O => \Im_Re_reg[9]_0\(14)
    );
\data_out_ppF[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(15),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(15),
      O => \Im_Re_reg[9]_0\(15)
    );
\data_out_ppF[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(1),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(1),
      O => \Im_Re_reg[9]_0\(1)
    );
\data_out_ppF[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(2),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(2),
      O => \Im_Re_reg[9]_0\(2)
    );
\data_out_ppF[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(3),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(3),
      O => \Im_Re_reg[9]_0\(3)
    );
\data_out_ppF[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(4),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(4),
      O => \Im_Re_reg[9]_0\(4)
    );
\data_out_ppF[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(5),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(5),
      O => \Im_Re_reg[9]_0\(5)
    );
\data_out_ppF[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(6),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(6),
      O => \Im_Re_reg[9]_0\(6)
    );
\data_out_ppF[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(7),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(7),
      O => \Im_Re_reg[9]_0\(7)
    );
\data_out_ppF[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(8),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(8),
      O => \Im_Re_reg[9]_0\(8)
    );
\data_out_ppF[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Im_Re(9),
      I1 => halfway_ppF,
      I2 => \data_out_ppF_reg[1][15]\(9),
      O => \Im_Re_reg[9]_0\(9)
    );
\i__carry__0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_91\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_1__11_n_0\
    );
\i__carry__0_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_92\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_2__11_n_0\
    );
\i__carry__0_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_93\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_3__11_n_0\
    );
\i__carry__0_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_94\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_4__11_n_0\
    );
\i__carry__1_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_87\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_1__11_n_0\
    );
\i__carry__1_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_88\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_2__11_n_0\
    );
\i__carry__1_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_89\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_3__11_n_0\
    );
\i__carry__1_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_90\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_4__11_n_0\
    );
\i__carry__2_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__0_n_82\,
      O => p_1_in4_in
    );
\i__carry__2_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_85\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_2__11_n_0\
    );
\i__carry__2_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_86\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_3__11_n_0\
    );
\i__carry_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_1__26_n_0\
    );
\i__carry_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_95\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_2__26_n_0\
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_96\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_3__11_n_0\
    );
\i__carry_i_4__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_97\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_4__26_n_0\
    );
\i__carry_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_98\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_5__11_n_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \plusOp_carry_i_1__3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => \plusOp_carry_i_2__3_n_0\,
      S(2) => \plusOp_carry_i_3__3_n_0\,
      S(1) => \plusOp_carry_i_4__3_n_0\,
      S(0) => \plusOp_carry_i_5__3_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => \plusOp_carry__0_i_1__3_n_0\,
      S(2) => \plusOp_carry__0_i_2__3_n_0\,
      S(1) => \plusOp_carry__0_i_3__3_n_0\,
      S(0) => \plusOp_carry__0_i_4__3_n_0\
    );
\plusOp_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_91,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__0_i_1__3_n_0\
    );
\plusOp_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_92,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__0_i_2__3_n_0\
    );
\plusOp_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_93,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__0_i_3__3_n_0\
    );
\plusOp_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_94,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__0_i_4__3_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => \plusOp_carry__1_i_1__3_n_0\,
      S(2) => \plusOp_carry__1_i_2__3_n_0\,
      S(1) => \plusOp_carry__1_i_3__3_n_0\,
      S(0) => \plusOp_carry__1_i_4__3_n_0\
    );
\plusOp_carry__1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_87,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__1_i_1__3_n_0\
    );
\plusOp_carry__1_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_88,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__1_i_2__3_n_0\
    );
\plusOp_carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_89,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__1_i_3__3_n_0\
    );
\plusOp_carry__1_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_90,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__1_i_4__3_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in6_in,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in7_in,
      S(1) => \plusOp_carry__2_i_2__3_n_0\,
      S(0) => \plusOp_carry__2_i_3__3_n_0\
    );
\plusOp_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_in,
      O => p_1_in7_in
    );
\plusOp_carry__2_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_85,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__2_i_2__3_n_0\
    );
\plusOp_carry__2_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_86,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry__2_i_3__3_n_0\
    );
\plusOp_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_99,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry_i_1__3_n_0\
    );
\plusOp_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_95,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry_i_2__3_n_0\
    );
\plusOp_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_96,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry_i_3__3_n_0\
    );
\plusOp_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_97,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry_i_4__3_n_0\
    );
\plusOp_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_98,
      I1 => p_3_in,
      I2 => arg_n_84,
      I3 => arg_n_83,
      O => \plusOp_carry_i_5__3_n_0\
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => \i__carry_i_1__26_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_2__26_n_0\,
      S(2) => \i__carry_i_3__11_n_0\,
      S(1) => \i__carry_i_4__26_n_0\,
      S(0) => \i__carry_i_5__11_n_0\
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__11_n_0\,
      S(2) => \i__carry__0_i_2__11_n_0\,
      S(1) => \i__carry__0_i_3__11_n_0\,
      S(0) => \i__carry__0_i_4__11_n_0\
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__11_n_0\,
      S(2) => \i__carry__1_i_2__11_n_0\,
      S(1) => \i__carry__1_i_3__11_n_0\,
      S(0) => \i__carry__1_i_4__11_n_0\
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in3_in,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in4_in,
      S(1) => \i__carry__2_i_2__11_n_0\,
      S(0) => \i__carry__2_i_3__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Re_Im_reg[8]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    arg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \arg__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \arg__0_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    halfway_ppF : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \data_out_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1 : entity is "Rotator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1 is
  signal B : STD_LOGIC_VECTOR ( 7 to 7 );
  signal Im_Im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Im_Im[-6]_i_2__2_n_0\ : STD_LOGIC;
  signal \Im_Im[-6]_i_3__2_n_0\ : STD_LOGIC;
  signal \Im_Im[-6]_i_4__2_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_5__2_n_0\ : STD_LOGIC;
  signal Im_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Im_Re[-1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[-4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[-5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_2__2_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_3__2_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_4__2_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_5__2_n_0\ : STD_LOGIC;
  signal Re_Im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Re_Im[-1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[-4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[-5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_2__2_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_3__2_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_4__2_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_5__2_n_0\ : STD_LOGIC;
  signal Re_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Re_Re[-1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[-4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[-5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_2__2_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_3__2_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_4__2_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_5__2_n_0\ : STD_LOGIC;
  signal \arg__0_n_101\ : STD_LOGIC;
  signal \arg__0_n_102\ : STD_LOGIC;
  signal \arg__0_n_103\ : STD_LOGIC;
  signal \arg__0_n_104\ : STD_LOGIC;
  signal \arg__0_n_105\ : STD_LOGIC;
  signal \arg__0_n_82\ : STD_LOGIC;
  signal \arg__0_n_83\ : STD_LOGIC;
  signal \arg__0_n_84\ : STD_LOGIC;
  signal \arg__0_n_85\ : STD_LOGIC;
  signal \arg__0_n_86\ : STD_LOGIC;
  signal \arg__0_n_87\ : STD_LOGIC;
  signal \arg__0_n_88\ : STD_LOGIC;
  signal \arg__0_n_89\ : STD_LOGIC;
  signal \arg__0_n_90\ : STD_LOGIC;
  signal \arg__0_n_91\ : STD_LOGIC;
  signal \arg__0_n_92\ : STD_LOGIC;
  signal \arg__0_n_93\ : STD_LOGIC;
  signal \arg__0_n_94\ : STD_LOGIC;
  signal \arg__0_n_95\ : STD_LOGIC;
  signal \arg__0_n_96\ : STD_LOGIC;
  signal \arg__0_n_97\ : STD_LOGIC;
  signal \arg__0_n_98\ : STD_LOGIC;
  signal \arg__0_n_99\ : STD_LOGIC;
  signal \arg__1_n_101\ : STD_LOGIC;
  signal \arg__1_n_102\ : STD_LOGIC;
  signal \arg__1_n_103\ : STD_LOGIC;
  signal \arg__1_n_104\ : STD_LOGIC;
  signal \arg__1_n_105\ : STD_LOGIC;
  signal \arg__1_n_82\ : STD_LOGIC;
  signal \arg__1_n_83\ : STD_LOGIC;
  signal \arg__1_n_84\ : STD_LOGIC;
  signal \arg__1_n_85\ : STD_LOGIC;
  signal \arg__1_n_86\ : STD_LOGIC;
  signal \arg__1_n_87\ : STD_LOGIC;
  signal \arg__1_n_88\ : STD_LOGIC;
  signal \arg__1_n_89\ : STD_LOGIC;
  signal \arg__1_n_90\ : STD_LOGIC;
  signal \arg__1_n_91\ : STD_LOGIC;
  signal \arg__1_n_92\ : STD_LOGIC;
  signal \arg__1_n_93\ : STD_LOGIC;
  signal \arg__1_n_94\ : STD_LOGIC;
  signal \arg__1_n_95\ : STD_LOGIC;
  signal \arg__1_n_96\ : STD_LOGIC;
  signal \arg__1_n_97\ : STD_LOGIC;
  signal \arg__1_n_98\ : STD_LOGIC;
  signal \arg__1_n_99\ : STD_LOGIC;
  signal \arg__2_n_101\ : STD_LOGIC;
  signal \arg__2_n_102\ : STD_LOGIC;
  signal \arg__2_n_103\ : STD_LOGIC;
  signal \arg__2_n_104\ : STD_LOGIC;
  signal \arg__2_n_105\ : STD_LOGIC;
  signal \arg__2_n_82\ : STD_LOGIC;
  signal \arg__2_n_83\ : STD_LOGIC;
  signal \arg__2_n_84\ : STD_LOGIC;
  signal \arg__2_n_85\ : STD_LOGIC;
  signal \arg__2_n_86\ : STD_LOGIC;
  signal \arg__2_n_87\ : STD_LOGIC;
  signal \arg__2_n_88\ : STD_LOGIC;
  signal \arg__2_n_89\ : STD_LOGIC;
  signal \arg__2_n_90\ : STD_LOGIC;
  signal \arg__2_n_91\ : STD_LOGIC;
  signal \arg__2_n_92\ : STD_LOGIC;
  signal \arg__2_n_93\ : STD_LOGIC;
  signal \arg__2_n_94\ : STD_LOGIC;
  signal \arg__2_n_95\ : STD_LOGIC;
  signal \arg__2_n_96\ : STD_LOGIC;
  signal \arg__2_n_97\ : STD_LOGIC;
  signal \arg__2_n_98\ : STD_LOGIC;
  signal \arg__2_n_99\ : STD_LOGIC;
  signal \arg__3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal arg_n_101 : STD_LOGIC;
  signal arg_n_102 : STD_LOGIC;
  signal arg_n_103 : STD_LOGIC;
  signal arg_n_104 : STD_LOGIC;
  signal arg_n_105 : STD_LOGIC;
  signal arg_n_85 : STD_LOGIC;
  signal arg_n_86 : STD_LOGIC;
  signal arg_n_87 : STD_LOGIC;
  signal arg_n_88 : STD_LOGIC;
  signal arg_n_89 : STD_LOGIC;
  signal arg_n_90 : STD_LOGIC;
  signal arg_n_91 : STD_LOGIC;
  signal arg_n_92 : STD_LOGIC;
  signal arg_n_93 : STD_LOGIC;
  signal arg_n_94 : STD_LOGIC;
  signal arg_n_95 : STD_LOGIC;
  signal arg_n_96 : STD_LOGIC;
  signal arg_n_97 : STD_LOGIC;
  signal arg_n_98 : STD_LOGIC;
  signal arg_n_99 : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_4__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_5__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_6__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_7__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_8__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_9__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_4__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_5__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_6__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_7__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_8__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_4__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_5__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_6__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_7__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_8__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_9__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_4__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_5__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_6__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_7__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_8__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_9__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_4__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_5__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_6__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_7__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_8__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_9__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_4__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_5__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_6__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_7__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_8__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_4__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_5__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_6__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_7__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_8__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_9__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_2__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_3__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_4__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_5__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_6__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_7__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_8__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_9__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__2_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__2_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__9_n_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \plusOp_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_5__2_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal resize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal to_sulv : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_arg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_arg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_data_out_ppF_reg[0][15]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_ppF_reg[1][15]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Im_Im[-6]_i_4__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Im_Im[8]_i_5__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Im_Re[-6]_i_4__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Im_Re[8]_i_5__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Re_Im[-6]_i_4__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Re_Im[8]_i_5__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Re_Re[-6]_i_4__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Re_Re[8]_i_5__2\ : label is "soft_lutpair85";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of arg : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__2\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
\Im_Im[-1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__0_n_7\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_94,
      O => resize(5)
    );
\Im_Im[-2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => plusOp_carry_n_4,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_95,
      O => resize(4)
    );
\Im_Im[-3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => plusOp_carry_n_5,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_96,
      O => resize(3)
    );
\Im_Im[-4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => plusOp_carry_n_6,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_97,
      O => resize(2)
    );
\Im_Im[-5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => plusOp_carry_n_7,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_98,
      O => resize(1)
    );
\Im_Im[-6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => \plusOp_carry__2_n_5\,
      I1 => p_3_in,
      I2 => arg_n_99,
      I3 => \Im_Im[-6]_i_2__2_n_0\,
      I4 => \Im_Im[-6]_i_3__2_n_0\,
      I5 => \Im_Im[-6]_i_4__2_n_0\,
      O => resize(0)
    );
\Im_Im[-6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \plusOp_carry__2_n_5\,
      I4 => \arg__3\(5),
      O => \Im_Im[-6]_i_2__2_n_0\
    );
\Im_Im[-6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => arg_n_105,
      I1 => arg_n_102,
      I2 => arg_n_101,
      I3 => arg_n_103,
      I4 => arg_n_104,
      O => \Im_Im[-6]_i_3__2_n_0\
    );
\Im_Im[-6]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => arg_n_99,
      I1 => \arg__3\(5),
      I2 => p_3_in,
      I3 => to_sulv(0),
      I4 => to_sulv(1),
      O => \Im_Im[-6]_i_4__2_n_0\
    );
\Im_Im[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__0_n_6\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_93,
      O => resize(6)
    );
\Im_Im[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__0_n_5\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_92,
      O => resize(7)
    );
\Im_Im[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__0_n_4\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_91,
      O => resize(8)
    );
\Im_Im[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__1_n_7\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_90,
      O => resize(9)
    );
\Im_Im[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_89,
      O => resize(10)
    );
\Im_Im[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__1_n_5\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_88,
      O => resize(11)
    );
\Im_Im[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__1_n_4\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_87,
      O => resize(12)
    );
\Im_Im[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__2_n_7\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_86,
      O => resize(13)
    );
\Im_Im[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__2_n_0\,
      I1 => \Im_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_carry__2_n_6\,
      I3 => \Im_Im[8]_i_4__2_n_0\,
      I4 => \Im_Im[8]_i_5__2_n_0\,
      I5 => arg_n_85,
      O => resize(14)
    );
\Im_Im[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => to_sulv(0),
      I1 => to_sulv(1),
      I2 => \arg__3\(5),
      I3 => \plusOp_carry__2_n_5\,
      I4 => \Im_Im[8]_i_6__2_n_0\,
      I5 => p_3_in,
      O => \Im_Im[8]_i_2__2_n_0\
    );
\Im_Im[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => \arg__3\(5),
      I1 => \plusOp_carry__2_n_5\,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      I4 => p_3_in,
      I5 => \Im_Im[8]_i_6__2_n_0\,
      O => \Im_Im[8]_i_3__2_n_0\
    );
\Im_Im[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Im_Im[8]_i_7__2_n_0\,
      I1 => \arg__3\(5),
      O => \Im_Im[8]_i_4__2_n_0\
    );
\Im_Im[8]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => to_sulv(1),
      I1 => to_sulv(0),
      I2 => p_3_in,
      O => \Im_Im[8]_i_5__2_n_0\
    );
\Im_Im[8]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => arg_n_104,
      I1 => arg_n_103,
      I2 => arg_n_101,
      I3 => arg_n_102,
      I4 => arg_n_105,
      I5 => arg_n_99,
      O => \Im_Im[8]_i_6__2_n_0\
    );
\Im_Im[8]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => arg_n_103,
      I1 => arg_n_102,
      I2 => arg_n_105,
      I3 => arg_n_104,
      I4 => arg_n_99,
      I5 => arg_n_101,
      O => \Im_Im[8]_i_7__2_n_0\
    );
\Im_Im[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Im_Im[9]_i_2__2_n_0\,
      I1 => \Im_Im[9]_i_3__2_n_0\,
      I2 => \Im_Im[9]_i_4__2_n_0\,
      I3 => \Im_Im[9]_i_5__2_n_0\,
      O => resize(15)
    );
\Im_Im[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => \plusOp_carry__1_n_7\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \plusOp_carry__0_n_4\,
      I4 => p_3_in,
      I5 => \plusOp_carry__0_n_5\,
      O => \Im_Im[9]_i_2__2_n_0\
    );
\Im_Im[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => plusOp_carry_n_4,
      I2 => \plusOp_carry__0_n_7\,
      I3 => plusOp_carry_n_5,
      I4 => p_3_in,
      I5 => plusOp_carry_n_6,
      O => \Im_Im[9]_i_3__2_n_0\
    );
\Im_Im[9]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_carry__2_n_0\,
      I1 => to_sulv(0),
      I2 => to_sulv(1),
      I3 => p_3_in,
      I4 => arg_n_99,
      I5 => \arg__3\(5),
      O => \Im_Im[9]_i_4__2_n_0\
    );
\Im_Im[9]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => \plusOp_carry__2_n_6\,
      I2 => \plusOp_carry__2_n_5\,
      I3 => \plusOp_carry__2_n_7\,
      I4 => p_3_in,
      I5 => \plusOp_carry__1_n_4\,
      O => \Im_Im[9]_i_5__2_n_0\
    );
\Im_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(5),
      Q => Im_Im(5)
    );
\Im_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(4),
      Q => Im_Im(4)
    );
\Im_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(3),
      Q => Im_Im(3)
    );
\Im_Im_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(2),
      Q => Im_Im(2)
    );
\Im_Im_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(1),
      Q => Im_Im(1)
    );
\Im_Im_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(0),
      Q => Im_Im(0)
    );
\Im_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(6),
      Q => Im_Im(6)
    );
\Im_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(7),
      Q => Im_Im(7)
    );
\Im_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(8),
      Q => Im_Im(8)
    );
\Im_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(9),
      Q => Im_Im(9)
    );
\Im_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(10),
      Q => Im_Im(10)
    );
\Im_Im_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(11),
      Q => Im_Im(11)
    );
\Im_Im_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(12),
      Q => Im_Im(12)
    );
\Im_Im_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(13),
      Q => Im_Im(13)
    );
\Im_Im_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(14),
      Q => Im_Im(14)
    );
\Im_Im_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(15),
      Q => Im_Im(15)
    );
\Im_Re[-1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_7\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_94\,
      O => \Im_Re[-1]_i_1__2_n_0\
    );
\Im_Re[-2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_4\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_95\,
      O => \Im_Re[-2]_i_1__2_n_0\
    );
\Im_Re[-3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_5\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_96\,
      O => \Im_Re[-3]_i_1__2_n_0\
    );
\Im_Re[-4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_6\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_97\,
      O => \Im_Re[-4]_i_1__2_n_0\
    );
\Im_Re[-5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_7\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_98\,
      O => \Im_Re[-5]_i_1__2_n_0\
    );
\Im_Re[-6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_99\,
      I3 => \Im_Re[-6]_i_2__2_n_0\,
      I4 => \Im_Re[-6]_i_3__2_n_0\,
      I5 => \Im_Re[-6]_i_4__2_n_0\,
      O => \Im_Re[-6]_i_1__2_n_0\
    );
\Im_Re[-6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__2_n_82\,
      I1 => \arg__2_n_83\,
      I2 => \arg__2_n_84\,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \Im_Re[-6]_i_2__2_n_0\
    );
\Im_Re[-6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__2_n_105\,
      I1 => \arg__2_n_102\,
      I2 => \arg__2_n_101\,
      I3 => \arg__2_n_103\,
      I4 => \arg__2_n_104\,
      O => \Im_Re[-6]_i_3__2_n_0\
    );
\Im_Re[-6]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__2_n_99\,
      I1 => p_0_in1_in,
      I2 => \arg__2_n_82\,
      I3 => \arg__2_n_84\,
      I4 => \arg__2_n_83\,
      O => \Im_Re[-6]_i_4__2_n_0\
    );
\Im_Re[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_6\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_93\,
      O => \Im_Re[0]_i_1__2_n_0\
    );
\Im_Re[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_5\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_92\,
      O => \Im_Re[1]_i_1__2_n_0\
    );
\Im_Re[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_4\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_91\,
      O => \Im_Re[2]_i_1__2_n_0\
    );
\Im_Re[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_7\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_90\,
      O => \Im_Re[3]_i_1__2_n_0\
    );
\Im_Re[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_6\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_89\,
      O => \Im_Re[4]_i_1__2_n_0\
    );
\Im_Re[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_5\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_88\,
      O => \Im_Re[5]_i_1__2_n_0\
    );
\Im_Re[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_4\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_87\,
      O => \Im_Re[6]_i_1__2_n_0\
    );
\Im_Re[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__2_n_7\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_86\,
      O => \Im_Re[7]_i_1__2_n_0\
    );
\Im_Re[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__2_n_0\,
      I1 => \Im_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__2/i__carry__2_n_6\,
      I3 => \Im_Re[8]_i_4__2_n_0\,
      I4 => \Im_Re[8]_i_5__2_n_0\,
      I5 => \arg__2_n_85\,
      O => \Im_Re[8]_i_1__2_n_0\
    );
\Im_Re[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__2_n_84\,
      I1 => \arg__2_n_83\,
      I2 => p_0_in1_in,
      I3 => p_0_in3_in,
      I4 => \Im_Re[8]_i_6__2_n_0\,
      I5 => \arg__2_n_82\,
      O => \Im_Re[8]_i_2__2_n_0\
    );
\Im_Re[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      I4 => \arg__2_n_82\,
      I5 => \Im_Re[8]_i_6__2_n_0\,
      O => \Im_Re[8]_i_3__2_n_0\
    );
\Im_Re[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Im_Re[8]_i_7__2_n_0\,
      I1 => p_0_in1_in,
      O => \Im_Re[8]_i_4__2_n_0\
    );
\Im_Re[8]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__2_n_83\,
      I1 => \arg__2_n_84\,
      I2 => \arg__2_n_82\,
      O => \Im_Re[8]_i_5__2_n_0\
    );
\Im_Re[8]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__2_n_104\,
      I1 => \arg__2_n_103\,
      I2 => \arg__2_n_101\,
      I3 => \arg__2_n_102\,
      I4 => \arg__2_n_105\,
      I5 => \arg__2_n_99\,
      O => \Im_Re[8]_i_6__2_n_0\
    );
\Im_Re[8]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__2_n_103\,
      I1 => \arg__2_n_102\,
      I2 => \arg__2_n_105\,
      I3 => \arg__2_n_104\,
      I4 => \arg__2_n_99\,
      I5 => \arg__2_n_101\,
      O => \Im_Re[8]_i_7__2_n_0\
    );
\Im_Re[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Im_Re[9]_i_2__2_n_0\,
      I1 => \Im_Re[9]_i_3__2_n_0\,
      I2 => \Im_Re[9]_i_4__2_n_0\,
      I3 => \Im_Re[9]_i_5__2_n_0\,
      O => \Im_Re[9]_i_1__2_n_0\
    );
\Im_Re[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__0_n_6\,
      I1 => \plusOp_inferred__2/i__carry__1_n_7\,
      I2 => \plusOp_inferred__2/i__carry__1_n_6\,
      I3 => \plusOp_inferred__2/i__carry__0_n_4\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry__0_n_5\,
      O => \Im_Re[9]_i_2__2_n_0\
    );
\Im_Re[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry_n_7\,
      I1 => \plusOp_inferred__2/i__carry_n_4\,
      I2 => \plusOp_inferred__2/i__carry__0_n_7\,
      I3 => \plusOp_inferred__2/i__carry_n_5\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry_n_6\,
      O => \Im_Re[9]_i_3__2_n_0\
    );
\Im_Re[9]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__2_n_0\,
      I1 => \arg__2_n_84\,
      I2 => \arg__2_n_83\,
      I3 => \arg__2_n_82\,
      I4 => \arg__2_n_99\,
      I5 => p_0_in1_in,
      O => \Im_Re[9]_i_4__2_n_0\
    );
\Im_Re[9]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__1_n_5\,
      I1 => \plusOp_inferred__2/i__carry__2_n_6\,
      I2 => p_0_in3_in,
      I3 => \plusOp_inferred__2/i__carry__2_n_7\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry__1_n_4\,
      O => \Im_Re[9]_i_5__2_n_0\
    );
\Im_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-1]_i_1__2_n_0\,
      Q => Im_Re(5)
    );
\Im_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-2]_i_1__2_n_0\,
      Q => Im_Re(4)
    );
\Im_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-3]_i_1__2_n_0\,
      Q => Im_Re(3)
    );
\Im_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-4]_i_1__2_n_0\,
      Q => Im_Re(2)
    );
\Im_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-5]_i_1__2_n_0\,
      Q => Im_Re(1)
    );
\Im_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-6]_i_1__2_n_0\,
      Q => Im_Re(0)
    );
\Im_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[0]_i_1__2_n_0\,
      Q => Im_Re(6)
    );
\Im_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[1]_i_1__2_n_0\,
      Q => Im_Re(7)
    );
\Im_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[2]_i_1__2_n_0\,
      Q => Im_Re(8)
    );
\Im_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[3]_i_1__2_n_0\,
      Q => Im_Re(9)
    );
\Im_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[4]_i_1__2_n_0\,
      Q => Im_Re(10)
    );
\Im_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[5]_i_1__2_n_0\,
      Q => Im_Re(11)
    );
\Im_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[6]_i_1__2_n_0\,
      Q => Im_Re(12)
    );
\Im_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[7]_i_1__2_n_0\,
      Q => Im_Re(13)
    );
\Im_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[8]_i_1__2_n_0\,
      Q => Im_Re(14)
    );
\Im_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[9]_i_1__2_n_0\,
      Q => Im_Re(15)
    );
\Re_Im[-1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_94\,
      O => \Re_Im[-1]_i_1__2_n_0\
    );
\Re_Im[-2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_4\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_95\,
      O => \Re_Im[-2]_i_1__2_n_0\
    );
\Re_Im[-3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_5\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_96\,
      O => \Re_Im[-3]_i_1__2_n_0\
    );
\Re_Im[-4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_6\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_97\,
      O => \Re_Im[-4]_i_1__2_n_0\
    );
\Re_Im[-5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_7\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_98\,
      O => \Re_Im[-5]_i_1__2_n_0\
    );
\Re_Im[-6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_99\,
      I3 => \Re_Im[-6]_i_2__2_n_0\,
      I4 => \Re_Im[-6]_i_3__2_n_0\,
      I5 => \Re_Im[-6]_i_4__2_n_0\,
      O => \Re_Im[-6]_i_1__2_n_0\
    );
\Re_Im[-6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__1_n_82\,
      I1 => \arg__1_n_83\,
      I2 => \arg__1_n_84\,
      I3 => p_0_in0_in,
      I4 => p_0_in5_in,
      O => \Re_Im[-6]_i_2__2_n_0\
    );
\Re_Im[-6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__1_n_105\,
      I1 => \arg__1_n_102\,
      I2 => \arg__1_n_101\,
      I3 => \arg__1_n_103\,
      I4 => \arg__1_n_104\,
      O => \Re_Im[-6]_i_3__2_n_0\
    );
\Re_Im[-6]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__1_n_99\,
      I1 => p_0_in5_in,
      I2 => \arg__1_n_82\,
      I3 => \arg__1_n_84\,
      I4 => \arg__1_n_83\,
      O => \Re_Im[-6]_i_4__2_n_0\
    );
\Re_Im[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_6\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_93\,
      O => \Re_Im[0]_i_1__2_n_0\
    );
\Re_Im[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_5\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_92\,
      O => \Re_Im[1]_i_1__2_n_0\
    );
\Re_Im[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_4\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_91\,
      O => \Re_Im[2]_i_1__2_n_0\
    );
\Re_Im[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_7\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_90\,
      O => \Re_Im[3]_i_1__2_n_0\
    );
\Re_Im[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_89\,
      O => \Re_Im[4]_i_1__2_n_0\
    );
\Re_Im[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_5\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_88\,
      O => \Re_Im[5]_i_1__2_n_0\
    );
\Re_Im[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_4\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_87\,
      O => \Re_Im[6]_i_1__2_n_0\
    );
\Re_Im[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__2_n_7\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_86\,
      O => \Re_Im[7]_i_1__2_n_0\
    );
\Re_Im[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__2_n_0\,
      I1 => \Re_Im[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__1/i__carry__2_n_6\,
      I3 => \Re_Im[8]_i_4__2_n_0\,
      I4 => \Re_Im[8]_i_5__2_n_0\,
      I5 => \arg__1_n_85\,
      O => \Re_Im[8]_i_1__2_n_0\
    );
\Re_Im[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__1_n_84\,
      I1 => \arg__1_n_83\,
      I2 => p_0_in5_in,
      I3 => p_0_in0_in,
      I4 => \Re_Im[8]_i_6__2_n_0\,
      I5 => \arg__1_n_82\,
      O => \Re_Im[8]_i_2__2_n_0\
    );
\Re_Im[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in0_in,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      I4 => \arg__1_n_82\,
      I5 => \Re_Im[8]_i_6__2_n_0\,
      O => \Re_Im[8]_i_3__2_n_0\
    );
\Re_Im[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Re_Im[8]_i_7__2_n_0\,
      I1 => p_0_in5_in,
      O => \Re_Im[8]_i_4__2_n_0\
    );
\Re_Im[8]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__1_n_83\,
      I1 => \arg__1_n_84\,
      I2 => \arg__1_n_82\,
      O => \Re_Im[8]_i_5__2_n_0\
    );
\Re_Im[8]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__1_n_104\,
      I1 => \arg__1_n_103\,
      I2 => \arg__1_n_101\,
      I3 => \arg__1_n_102\,
      I4 => \arg__1_n_105\,
      I5 => \arg__1_n_99\,
      O => \Re_Im[8]_i_6__2_n_0\
    );
\Re_Im[8]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__1_n_103\,
      I1 => \arg__1_n_102\,
      I2 => \arg__1_n_105\,
      I3 => \arg__1_n_104\,
      I4 => \arg__1_n_99\,
      I5 => \arg__1_n_101\,
      O => \Re_Im[8]_i_7__2_n_0\
    );
\Re_Im[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Re_Im[9]_i_2__2_n_0\,
      I1 => \Re_Im[9]_i_3__2_n_0\,
      I2 => \Re_Im[9]_i_4__2_n_0\,
      I3 => \Re_Im[9]_i_5__2_n_0\,
      O => \Re_Im[9]_i_1__2_n_0\
    );
\Re_Im[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__0_n_6\,
      I1 => \plusOp_inferred__1/i__carry__1_n_7\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      I3 => \plusOp_inferred__1/i__carry__0_n_4\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry__0_n_5\,
      O => \Re_Im[9]_i_2__2_n_0\
    );
\Re_Im[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry_n_7\,
      I1 => \plusOp_inferred__1/i__carry_n_4\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      I3 => \plusOp_inferred__1/i__carry_n_5\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry_n_6\,
      O => \Re_Im[9]_i_3__2_n_0\
    );
\Re_Im[9]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__2_n_0\,
      I1 => \arg__1_n_84\,
      I2 => \arg__1_n_83\,
      I3 => \arg__1_n_82\,
      I4 => \arg__1_n_99\,
      I5 => p_0_in5_in,
      O => \Re_Im[9]_i_4__2_n_0\
    );
\Re_Im[9]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__1_n_5\,
      I1 => \plusOp_inferred__1/i__carry__2_n_6\,
      I2 => p_0_in0_in,
      I3 => \plusOp_inferred__1/i__carry__2_n_7\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry__1_n_4\,
      O => \Re_Im[9]_i_5__2_n_0\
    );
\Re_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-1]_i_1__2_n_0\,
      Q => Re_Im(5)
    );
\Re_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-2]_i_1__2_n_0\,
      Q => Re_Im(4)
    );
\Re_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-3]_i_1__2_n_0\,
      Q => Re_Im(3)
    );
\Re_Im_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-4]_i_1__2_n_0\,
      Q => Re_Im(2)
    );
\Re_Im_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-5]_i_1__2_n_0\,
      Q => Re_Im(1)
    );
\Re_Im_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-6]_i_1__2_n_0\,
      Q => Re_Im(0)
    );
\Re_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[0]_i_1__2_n_0\,
      Q => Re_Im(6)
    );
\Re_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[1]_i_1__2_n_0\,
      Q => Re_Im(7)
    );
\Re_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[2]_i_1__2_n_0\,
      Q => Re_Im(8)
    );
\Re_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[3]_i_1__2_n_0\,
      Q => Re_Im(9)
    );
\Re_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[4]_i_1__2_n_0\,
      Q => Re_Im(10)
    );
\Re_Im_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[5]_i_1__2_n_0\,
      Q => Re_Im(11)
    );
\Re_Im_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[6]_i_1__2_n_0\,
      Q => Re_Im(12)
    );
\Re_Im_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[7]_i_1__2_n_0\,
      Q => Re_Im(13)
    );
\Re_Im_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[8]_i_1__2_n_0\,
      Q => Re_Im(14)
    );
\Re_Im_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[9]_i_1__2_n_0\,
      Q => Re_Im(15)
    );
\Re_Re[-1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_94\,
      O => \Re_Re[-1]_i_1__2_n_0\
    );
\Re_Re[-2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_4\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_95\,
      O => \Re_Re[-2]_i_1__2_n_0\
    );
\Re_Re[-3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_5\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_96\,
      O => \Re_Re[-3]_i_1__2_n_0\
    );
\Re_Re[-4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_6\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_97\,
      O => \Re_Re[-4]_i_1__2_n_0\
    );
\Re_Re[-5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_7\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_98\,
      O => \Re_Re[-5]_i_1__2_n_0\
    );
\Re_Re[-6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_99\,
      I3 => \Re_Re[-6]_i_2__2_n_0\,
      I4 => \Re_Re[-6]_i_3__2_n_0\,
      I5 => \Re_Re[-6]_i_4__2_n_0\,
      O => \Re_Re[-6]_i_1__2_n_0\
    );
\Re_Re[-6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__0_n_82\,
      I1 => \arg__0_n_83\,
      I2 => \arg__0_n_84\,
      I3 => p_0_in6_in,
      I4 => p_0_in10_in,
      O => \Re_Re[-6]_i_2__2_n_0\
    );
\Re_Re[-6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_105\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_103\,
      I4 => \arg__0_n_104\,
      O => \Re_Re[-6]_i_3__2_n_0\
    );
\Re_Re[-6]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => p_0_in10_in,
      I2 => \arg__0_n_82\,
      I3 => \arg__0_n_84\,
      I4 => \arg__0_n_83\,
      O => \Re_Re[-6]_i_4__2_n_0\
    );
\Re_Re[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_6\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_93\,
      O => \Re_Re[0]_i_1__2_n_0\
    );
\Re_Re[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_5\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_92\,
      O => \Re_Re[1]_i_1__2_n_0\
    );
\Re_Re[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_4\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_91\,
      O => \Re_Re[2]_i_1__2_n_0\
    );
\Re_Re[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_7\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_90\,
      O => \Re_Re[3]_i_1__2_n_0\
    );
\Re_Re[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_89\,
      O => \Re_Re[4]_i_1__2_n_0\
    );
\Re_Re[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_5\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_88\,
      O => \Re_Re[5]_i_1__2_n_0\
    );
\Re_Re[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_4\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_87\,
      O => \Re_Re[6]_i_1__2_n_0\
    );
\Re_Re[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_7\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_86\,
      O => \Re_Re[7]_i_1__2_n_0\
    );
\Re_Re[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__2_n_0\,
      I1 => \Re_Re[8]_i_3__2_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_6\,
      I3 => \Re_Re[8]_i_4__2_n_0\,
      I4 => \Re_Re[8]_i_5__2_n_0\,
      I5 => \arg__0_n_85\,
      O => \Re_Re[8]_i_1__2_n_0\
    );
\Re_Re[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__0_n_84\,
      I1 => \arg__0_n_83\,
      I2 => p_0_in10_in,
      I3 => p_0_in6_in,
      I4 => \Re_Re[8]_i_6__2_n_0\,
      I5 => \arg__0_n_82\,
      O => \Re_Re[8]_i_2__2_n_0\
    );
\Re_Re[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_0_in6_in,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      I4 => \arg__0_n_82\,
      I5 => \Re_Re[8]_i_6__2_n_0\,
      O => \Re_Re[8]_i_3__2_n_0\
    );
\Re_Re[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Re_Re[8]_i_7__2_n_0\,
      I1 => p_0_in10_in,
      O => \Re_Re[8]_i_4__2_n_0\
    );
\Re_Re[8]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__0_n_83\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_82\,
      O => \Re_Re[8]_i_5__2_n_0\
    );
\Re_Re[8]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_104\,
      I1 => \arg__0_n_103\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_102\,
      I4 => \arg__0_n_105\,
      I5 => \arg__0_n_99\,
      O => \Re_Re[8]_i_6__2_n_0\
    );
\Re_Re[8]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__0_n_103\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_105\,
      I3 => \arg__0_n_104\,
      I4 => \arg__0_n_99\,
      I5 => \arg__0_n_101\,
      O => \Re_Re[8]_i_7__2_n_0\
    );
\Re_Re[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Re_Re[9]_i_2__2_n_0\,
      I1 => \Re_Re[9]_i_3__2_n_0\,
      I2 => \Re_Re[9]_i_4__2_n_0\,
      I3 => \Re_Re[9]_i_5__2_n_0\,
      O => \Re_Re[9]_i_1__2_n_0\
    );
\Re_Re[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_6\,
      I1 => \plusOp_inferred__0/i__carry__1_n_7\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \plusOp_inferred__0/i__carry__0_n_4\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__0_n_5\,
      O => \Re_Re[9]_i_2__2_n_0\
    );
\Re_Re[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_7\,
      I1 => \plusOp_inferred__0/i__carry_n_4\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \plusOp_inferred__0/i__carry_n_5\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry_n_6\,
      O => \Re_Re[9]_i_3__2_n_0\
    );
\Re_Re[9]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__2_n_0\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_83\,
      I3 => \arg__0_n_82\,
      I4 => \arg__0_n_99\,
      I5 => p_0_in10_in,
      O => \Re_Re[9]_i_4__2_n_0\
    );
\Re_Re[9]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__1_n_5\,
      I1 => \plusOp_inferred__0/i__carry__2_n_6\,
      I2 => p_0_in6_in,
      I3 => \plusOp_inferred__0/i__carry__2_n_7\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__1_n_4\,
      O => \Re_Re[9]_i_5__2_n_0\
    );
\Re_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-1]_i_1__2_n_0\,
      Q => Re_Re(5)
    );
\Re_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-2]_i_1__2_n_0\,
      Q => Re_Re(4)
    );
\Re_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-3]_i_1__2_n_0\,
      Q => Re_Re(3)
    );
\Re_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-4]_i_1__2_n_0\,
      Q => Re_Re(2)
    );
\Re_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-5]_i_1__2_n_0\,
      Q => Re_Re(1)
    );
\Re_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-6]_i_1__2_n_0\,
      Q => Re_Re(0)
    );
\Re_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[0]_i_1__2_n_0\,
      Q => Re_Re(6)
    );
\Re_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[1]_i_1__2_n_0\,
      Q => Re_Re(7)
    );
\Re_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[2]_i_1__2_n_0\,
      Q => Re_Re(8)
    );
\Re_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[3]_i_1__2_n_0\,
      Q => Re_Re(9)
    );
\Re_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[4]_i_1__2_n_0\,
      Q => Re_Re(10)
    );
\Re_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[5]_i_1__2_n_0\,
      Q => Re_Re(11)
    );
\Re_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[6]_i_1__2_n_0\,
      Q => Re_Re(12)
    );
\Re_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[7]_i_1__2_n_0\,
      Q => Re_Re(13)
    );
\Re_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[8]_i_1__2_n_0\,
      Q => Re_Re(14)
    );
\Re_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[9]_i_1__2_n_0\,
      Q => Re_Re(15)
    );
arg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => arg_0(15),
      A(28) => arg_0(15),
      A(27) => arg_0(15),
      A(26) => arg_0(15),
      A(25) => arg_0(15),
      A(24) => arg_0(15),
      A(23) => arg_0(15),
      A(22) => arg_0(15),
      A(21) => arg_0(15),
      A(20) => arg_0(15),
      A(19) => arg_0(15),
      A(18) => arg_0(15),
      A(17) => arg_0(15),
      A(16) => arg_0(15),
      A(15 downto 0) => arg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9) => B(7),
      B(8) => B(7),
      B(7) => B(7),
      B(6) => Q(0),
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_arg_P_UNCONNECTED(47 downto 24),
      P(23) => p_3_in,
      P(22 downto 21) => to_sulv(1 downto 0),
      P(20) => arg_n_85,
      P(19) => arg_n_86,
      P(18) => arg_n_87,
      P(17) => arg_n_88,
      P(16) => arg_n_89,
      P(15) => arg_n_90,
      P(14) => arg_n_91,
      P(13) => arg_n_92,
      P(12) => arg_n_93,
      P(11) => arg_n_94,
      P(10) => arg_n_95,
      P(9) => arg_n_96,
      P(8) => arg_n_97,
      P(7) => arg_n_98,
      P(6) => arg_n_99,
      P(5) => \arg__3\(5),
      P(4) => arg_n_101,
      P(3) => arg_n_102,
      P(2) => arg_n_103,
      P(1) => arg_n_104,
      P(0) => arg_n_105,
      PATTERNBDETECT => NLW_arg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arg_UNDERFLOW_UNCONNECTED
    );
\arg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \arg__0_1\(15),
      A(28) => \arg__0_1\(15),
      A(27) => \arg__0_1\(15),
      A(26) => \arg__0_1\(15),
      A(25) => \arg__0_1\(15),
      A(24) => \arg__0_1\(15),
      A(23) => \arg__0_1\(15),
      A(22) => \arg__0_1\(15),
      A(21) => \arg__0_1\(15),
      A(20) => \arg__0_1\(15),
      A(19) => \arg__0_1\(15),
      A(18) => \arg__0_1\(15),
      A(17) => \arg__0_1\(15),
      A(16) => \arg__0_1\(15),
      A(15 downto 0) => \arg__0_1\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \arg__0_0\(1),
      B(16) => \arg__0_0\(1),
      B(15) => \arg__0_0\(1),
      B(14) => \arg__0_0\(1),
      B(13) => \arg__0_0\(1),
      B(12) => \arg__0_0\(1),
      B(11) => \arg__0_0\(1),
      B(10) => \arg__0_0\(1),
      B(9) => \arg__0_0\(1),
      B(8) => \arg__0_0\(1),
      B(7 downto 6) => \arg__0_0\(1 downto 0),
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__0_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__0_n_82\,
      P(22) => \arg__0_n_83\,
      P(21) => \arg__0_n_84\,
      P(20) => \arg__0_n_85\,
      P(19) => \arg__0_n_86\,
      P(18) => \arg__0_n_87\,
      P(17) => \arg__0_n_88\,
      P(16) => \arg__0_n_89\,
      P(15) => \arg__0_n_90\,
      P(14) => \arg__0_n_91\,
      P(13) => \arg__0_n_92\,
      P(12) => \arg__0_n_93\,
      P(11) => \arg__0_n_94\,
      P(10) => \arg__0_n_95\,
      P(9) => \arg__0_n_96\,
      P(8) => \arg__0_n_97\,
      P(7) => \arg__0_n_98\,
      P(6) => \arg__0_n_99\,
      P(5) => p_0_in10_in,
      P(4) => \arg__0_n_101\,
      P(3) => \arg__0_n_102\,
      P(2) => \arg__0_n_103\,
      P(1) => \arg__0_n_104\,
      P(0) => \arg__0_n_105\,
      PATTERNBDETECT => \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__0_UNDERFLOW_UNCONNECTED\
    );
\arg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \arg__0_1\(15),
      A(28) => \arg__0_1\(15),
      A(27) => \arg__0_1\(15),
      A(26) => \arg__0_1\(15),
      A(25) => \arg__0_1\(15),
      A(24) => \arg__0_1\(15),
      A(23) => \arg__0_1\(15),
      A(22) => \arg__0_1\(15),
      A(21) => \arg__0_1\(15),
      A(20) => \arg__0_1\(15),
      A(19) => \arg__0_1\(15),
      A(18) => \arg__0_1\(15),
      A(17) => \arg__0_1\(15),
      A(16) => \arg__0_1\(15),
      A(15 downto 0) => \arg__0_1\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => B(7),
      B(11) => B(7),
      B(10) => B(7),
      B(9) => B(7),
      B(8) => B(7),
      B(7) => B(7),
      B(6) => Q(0),
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__1_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__1_n_82\,
      P(22) => \arg__1_n_83\,
      P(21) => \arg__1_n_84\,
      P(20) => \arg__1_n_85\,
      P(19) => \arg__1_n_86\,
      P(18) => \arg__1_n_87\,
      P(17) => \arg__1_n_88\,
      P(16) => \arg__1_n_89\,
      P(15) => \arg__1_n_90\,
      P(14) => \arg__1_n_91\,
      P(13) => \arg__1_n_92\,
      P(12) => \arg__1_n_93\,
      P(11) => \arg__1_n_94\,
      P(10) => \arg__1_n_95\,
      P(9) => \arg__1_n_96\,
      P(8) => \arg__1_n_97\,
      P(7) => \arg__1_n_98\,
      P(6) => \arg__1_n_99\,
      P(5) => p_0_in5_in,
      P(4) => \arg__1_n_101\,
      P(3) => \arg__1_n_102\,
      P(2) => \arg__1_n_103\,
      P(1) => \arg__1_n_104\,
      P(0) => \arg__1_n_105\,
      PATTERNBDETECT => \NLW_arg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__1_UNDERFLOW_UNCONNECTED\
    );
\arg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => arg_0(15),
      A(28) => arg_0(15),
      A(27) => arg_0(15),
      A(26) => arg_0(15),
      A(25) => arg_0(15),
      A(24) => arg_0(15),
      A(23) => arg_0(15),
      A(22) => arg_0(15),
      A(21) => arg_0(15),
      A(20) => arg_0(15),
      A(19) => arg_0(15),
      A(18) => arg_0(15),
      A(17) => arg_0(15),
      A(16) => arg_0(15),
      A(15 downto 0) => arg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \arg__0_0\(1),
      B(16) => \arg__0_0\(1),
      B(15) => \arg__0_0\(1),
      B(14) => \arg__0_0\(1),
      B(13) => \arg__0_0\(1),
      B(12) => \arg__0_0\(1),
      B(11) => \arg__0_0\(1),
      B(10) => \arg__0_0\(1),
      B(9) => \arg__0_0\(1),
      B(8) => \arg__0_0\(1),
      B(7 downto 6) => \arg__0_0\(1 downto 0),
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__2_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__2_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__2_n_82\,
      P(22) => \arg__2_n_83\,
      P(21) => \arg__2_n_84\,
      P(20) => \arg__2_n_85\,
      P(19) => \arg__2_n_86\,
      P(18) => \arg__2_n_87\,
      P(17) => \arg__2_n_88\,
      P(16) => \arg__2_n_89\,
      P(15) => \arg__2_n_90\,
      P(14) => \arg__2_n_91\,
      P(13) => \arg__2_n_92\,
      P(12) => \arg__2_n_93\,
      P(11) => \arg__2_n_94\,
      P(10) => \arg__2_n_95\,
      P(9) => \arg__2_n_96\,
      P(8) => \arg__2_n_97\,
      P(7) => \arg__2_n_98\,
      P(6) => \arg__2_n_99\,
      P(5) => p_0_in1_in,
      P(4) => \arg__2_n_101\,
      P(3) => \arg__2_n_102\,
      P(2) => \arg__2_n_103\,
      P(1) => \arg__2_n_104\,
      P(0) => \arg__2_n_105\,
      PATTERNBDETECT => \NLW_arg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__2_UNDERFLOW_UNCONNECTED\
    );
arg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => B(7)
    );
\data_out_ppF[0][11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(11),
      O => \data_out_ppF[0][11]_i_2__2_n_0\
    );
\data_out_ppF[0][11]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(10),
      O => \data_out_ppF[0][11]_i_3__2_n_0\
    );
\data_out_ppF[0][11]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(9),
      O => \data_out_ppF[0][11]_i_4__2_n_0\
    );
\data_out_ppF[0][11]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(8),
      O => \data_out_ppF[0][11]_i_5__2_n_0\
    );
\data_out_ppF[0][11]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(11),
      I1 => \data_out_ppF_reg[0][15]\(11),
      I2 => halfway_ppF,
      I3 => Re_Re(11),
      O => \data_out_ppF[0][11]_i_6__2_n_0\
    );
\data_out_ppF[0][11]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(10),
      I1 => \data_out_ppF_reg[0][15]\(10),
      I2 => halfway_ppF,
      I3 => Re_Re(10),
      O => \data_out_ppF[0][11]_i_7__2_n_0\
    );
\data_out_ppF[0][11]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(9),
      I1 => \data_out_ppF_reg[0][15]\(9),
      I2 => halfway_ppF,
      I3 => Re_Re(9),
      O => \data_out_ppF[0][11]_i_8__2_n_0\
    );
\data_out_ppF[0][11]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(8),
      I1 => \data_out_ppF_reg[0][15]\(8),
      I2 => halfway_ppF,
      I3 => Re_Re(8),
      O => \data_out_ppF[0][11]_i_9__2_n_0\
    );
\data_out_ppF[0][15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(14),
      O => \data_out_ppF[0][15]_i_2__2_n_0\
    );
\data_out_ppF[0][15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(13),
      O => \data_out_ppF[0][15]_i_3__2_n_0\
    );
\data_out_ppF[0][15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(12),
      O => \data_out_ppF[0][15]_i_4__2_n_0\
    );
\data_out_ppF[0][15]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(15),
      I1 => \data_out_ppF_reg[0][15]\(15),
      I2 => halfway_ppF,
      I3 => Re_Re(15),
      O => \data_out_ppF[0][15]_i_5__2_n_0\
    );
\data_out_ppF[0][15]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(14),
      I1 => \data_out_ppF_reg[0][15]\(14),
      I2 => halfway_ppF,
      I3 => Re_Re(14),
      O => \data_out_ppF[0][15]_i_6__2_n_0\
    );
\data_out_ppF[0][15]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(13),
      I1 => \data_out_ppF_reg[0][15]\(13),
      I2 => halfway_ppF,
      I3 => Re_Re(13),
      O => \data_out_ppF[0][15]_i_7__2_n_0\
    );
\data_out_ppF[0][15]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(12),
      I1 => \data_out_ppF_reg[0][15]\(12),
      I2 => halfway_ppF,
      I3 => Re_Re(12),
      O => \data_out_ppF[0][15]_i_8__2_n_0\
    );
\data_out_ppF[0][3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(3),
      O => \data_out_ppF[0][3]_i_2__2_n_0\
    );
\data_out_ppF[0][3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(2),
      O => \data_out_ppF[0][3]_i_3__2_n_0\
    );
\data_out_ppF[0][3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(1),
      O => \data_out_ppF[0][3]_i_4__2_n_0\
    );
\data_out_ppF[0][3]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(0),
      O => \data_out_ppF[0][3]_i_5__2_n_0\
    );
\data_out_ppF[0][3]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(3),
      I1 => \data_out_ppF_reg[0][15]\(3),
      I2 => halfway_ppF,
      I3 => Re_Re(3),
      O => \data_out_ppF[0][3]_i_6__2_n_0\
    );
\data_out_ppF[0][3]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(2),
      I1 => \data_out_ppF_reg[0][15]\(2),
      I2 => halfway_ppF,
      I3 => Re_Re(2),
      O => \data_out_ppF[0][3]_i_7__2_n_0\
    );
\data_out_ppF[0][3]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(1),
      I1 => \data_out_ppF_reg[0][15]\(1),
      I2 => halfway_ppF,
      I3 => Re_Re(1),
      O => \data_out_ppF[0][3]_i_8__2_n_0\
    );
\data_out_ppF[0][3]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(0),
      I1 => \data_out_ppF_reg[0][15]\(0),
      I2 => halfway_ppF,
      I3 => Re_Re(0),
      O => \data_out_ppF[0][3]_i_9__2_n_0\
    );
\data_out_ppF[0][7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(7),
      O => \data_out_ppF[0][7]_i_2__2_n_0\
    );
\data_out_ppF[0][7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(6),
      O => \data_out_ppF[0][7]_i_3__2_n_0\
    );
\data_out_ppF[0][7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(5),
      O => \data_out_ppF[0][7]_i_4__2_n_0\
    );
\data_out_ppF[0][7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(4),
      O => \data_out_ppF[0][7]_i_5__2_n_0\
    );
\data_out_ppF[0][7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(7),
      I1 => \data_out_ppF_reg[0][15]\(7),
      I2 => halfway_ppF,
      I3 => Re_Re(7),
      O => \data_out_ppF[0][7]_i_6__2_n_0\
    );
\data_out_ppF[0][7]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(6),
      I1 => \data_out_ppF_reg[0][15]\(6),
      I2 => halfway_ppF,
      I3 => Re_Re(6),
      O => \data_out_ppF[0][7]_i_7__2_n_0\
    );
\data_out_ppF[0][7]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(5),
      I1 => \data_out_ppF_reg[0][15]\(5),
      I2 => halfway_ppF,
      I3 => Re_Re(5),
      O => \data_out_ppF[0][7]_i_8__2_n_0\
    );
\data_out_ppF[0][7]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(4),
      I1 => \data_out_ppF_reg[0][15]\(4),
      I2 => halfway_ppF,
      I3 => Re_Re(4),
      O => \data_out_ppF[0][7]_i_9__2_n_0\
    );
\data_out_ppF[1][11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(11),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_2__2_n_0\
    );
\data_out_ppF[1][11]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(10),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_3__2_n_0\
    );
\data_out_ppF[1][11]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(9),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_4__2_n_0\
    );
\data_out_ppF[1][11]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(8),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_5__2_n_0\
    );
\data_out_ppF[1][11]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(11),
      I1 => \data_out_ppF_reg[1][15]\(11),
      I2 => halfway_ppF,
      I3 => Im_Re(11),
      O => \data_out_ppF[1][11]_i_6__2_n_0\
    );
\data_out_ppF[1][11]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(10),
      I1 => \data_out_ppF_reg[1][15]\(10),
      I2 => halfway_ppF,
      I3 => Im_Re(10),
      O => \data_out_ppF[1][11]_i_7__2_n_0\
    );
\data_out_ppF[1][11]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(9),
      I1 => \data_out_ppF_reg[1][15]\(9),
      I2 => halfway_ppF,
      I3 => Im_Re(9),
      O => \data_out_ppF[1][11]_i_8__2_n_0\
    );
\data_out_ppF[1][11]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(8),
      I1 => \data_out_ppF_reg[1][15]\(8),
      I2 => halfway_ppF,
      I3 => Im_Re(8),
      O => \data_out_ppF[1][11]_i_9__2_n_0\
    );
\data_out_ppF[1][15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(14),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_2__2_n_0\
    );
\data_out_ppF[1][15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(13),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_3__2_n_0\
    );
\data_out_ppF[1][15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(12),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_4__2_n_0\
    );
\data_out_ppF[1][15]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(15),
      I1 => \data_out_ppF_reg[1][15]\(15),
      I2 => halfway_ppF,
      I3 => Im_Re(15),
      O => \data_out_ppF[1][15]_i_5__2_n_0\
    );
\data_out_ppF[1][15]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(14),
      I1 => \data_out_ppF_reg[1][15]\(14),
      I2 => halfway_ppF,
      I3 => Im_Re(14),
      O => \data_out_ppF[1][15]_i_6__2_n_0\
    );
\data_out_ppF[1][15]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(13),
      I1 => \data_out_ppF_reg[1][15]\(13),
      I2 => halfway_ppF,
      I3 => Im_Re(13),
      O => \data_out_ppF[1][15]_i_7__2_n_0\
    );
\data_out_ppF[1][15]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(12),
      I1 => \data_out_ppF_reg[1][15]\(12),
      I2 => halfway_ppF,
      I3 => Im_Re(12),
      O => \data_out_ppF[1][15]_i_8__2_n_0\
    );
\data_out_ppF[1][3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(3),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_2__2_n_0\
    );
\data_out_ppF[1][3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(2),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_3__2_n_0\
    );
\data_out_ppF[1][3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(1),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_4__2_n_0\
    );
\data_out_ppF[1][3]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(0),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_5__2_n_0\
    );
\data_out_ppF[1][3]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(3),
      I1 => \data_out_ppF_reg[1][15]\(3),
      I2 => halfway_ppF,
      I3 => Im_Re(3),
      O => \data_out_ppF[1][3]_i_6__2_n_0\
    );
\data_out_ppF[1][3]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(2),
      I1 => \data_out_ppF_reg[1][15]\(2),
      I2 => halfway_ppF,
      I3 => Im_Re(2),
      O => \data_out_ppF[1][3]_i_7__2_n_0\
    );
\data_out_ppF[1][3]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(1),
      I1 => \data_out_ppF_reg[1][15]\(1),
      I2 => halfway_ppF,
      I3 => Im_Re(1),
      O => \data_out_ppF[1][3]_i_8__2_n_0\
    );
\data_out_ppF[1][3]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(0),
      I1 => \data_out_ppF_reg[1][15]\(0),
      I2 => halfway_ppF,
      I3 => Im_Re(0),
      O => \data_out_ppF[1][3]_i_9__2_n_0\
    );
\data_out_ppF[1][7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(7),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_2__2_n_0\
    );
\data_out_ppF[1][7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(6),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_3__2_n_0\
    );
\data_out_ppF[1][7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(5),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_4__2_n_0\
    );
\data_out_ppF[1][7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(4),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_5__2_n_0\
    );
\data_out_ppF[1][7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(7),
      I1 => \data_out_ppF_reg[1][15]\(7),
      I2 => halfway_ppF,
      I3 => Im_Re(7),
      O => \data_out_ppF[1][7]_i_6__2_n_0\
    );
\data_out_ppF[1][7]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(6),
      I1 => \data_out_ppF_reg[1][15]\(6),
      I2 => halfway_ppF,
      I3 => Im_Re(6),
      O => \data_out_ppF[1][7]_i_7__2_n_0\
    );
\data_out_ppF[1][7]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(5),
      I1 => \data_out_ppF_reg[1][15]\(5),
      I2 => halfway_ppF,
      I3 => Im_Re(5),
      O => \data_out_ppF[1][7]_i_8__2_n_0\
    );
\data_out_ppF[1][7]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(4),
      I1 => \data_out_ppF_reg[1][15]\(4),
      I2 => halfway_ppF,
      I3 => Im_Re(4),
      O => \data_out_ppF[1][7]_i_9__2_n_0\
    );
\data_out_ppF_reg[0][11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][7]_i_1__2_n_0\,
      CO(3) => \data_out_ppF_reg[0][11]_i_1__2_n_0\,
      CO(2) => \data_out_ppF_reg[0][11]_i_1__2_n_1\,
      CO(1) => \data_out_ppF_reg[0][11]_i_1__2_n_2\,
      CO(0) => \data_out_ppF_reg[0][11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[0][11]_i_2__2_n_0\,
      DI(2) => \data_out_ppF[0][11]_i_3__2_n_0\,
      DI(1) => \data_out_ppF[0][11]_i_4__2_n_0\,
      DI(0) => \data_out_ppF[0][11]_i_5__2_n_0\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \data_out_ppF[0][11]_i_6__2_n_0\,
      S(2) => \data_out_ppF[0][11]_i_7__2_n_0\,
      S(1) => \data_out_ppF[0][11]_i_8__2_n_0\,
      S(0) => \data_out_ppF[0][11]_i_9__2_n_0\
    );
\data_out_ppF_reg[0][15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][11]_i_1__2_n_0\,
      CO(3) => \NLW_data_out_ppF_reg[0][15]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \data_out_ppF_reg[0][15]_i_1__2_n_1\,
      CO(1) => \data_out_ppF_reg[0][15]_i_1__2_n_2\,
      CO(0) => \data_out_ppF_reg[0][15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_ppF[0][15]_i_2__2_n_0\,
      DI(1) => \data_out_ppF[0][15]_i_3__2_n_0\,
      DI(0) => \data_out_ppF[0][15]_i_4__2_n_0\,
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \data_out_ppF[0][15]_i_5__2_n_0\,
      S(2) => \data_out_ppF[0][15]_i_6__2_n_0\,
      S(1) => \data_out_ppF[0][15]_i_7__2_n_0\,
      S(0) => \data_out_ppF[0][15]_i_8__2_n_0\
    );
\data_out_ppF_reg[0][3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_ppF_reg[0][3]_i_1__2_n_0\,
      CO(2) => \data_out_ppF_reg[0][3]_i_1__2_n_1\,
      CO(1) => \data_out_ppF_reg[0][3]_i_1__2_n_2\,
      CO(0) => \data_out_ppF_reg[0][3]_i_1__2_n_3\,
      CYINIT => halfway_ppF,
      DI(3) => \data_out_ppF[0][3]_i_2__2_n_0\,
      DI(2) => \data_out_ppF[0][3]_i_3__2_n_0\,
      DI(1) => \data_out_ppF[0][3]_i_4__2_n_0\,
      DI(0) => \data_out_ppF[0][3]_i_5__2_n_0\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \data_out_ppF[0][3]_i_6__2_n_0\,
      S(2) => \data_out_ppF[0][3]_i_7__2_n_0\,
      S(1) => \data_out_ppF[0][3]_i_8__2_n_0\,
      S(0) => \data_out_ppF[0][3]_i_9__2_n_0\
    );
\data_out_ppF_reg[0][7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][3]_i_1__2_n_0\,
      CO(3) => \data_out_ppF_reg[0][7]_i_1__2_n_0\,
      CO(2) => \data_out_ppF_reg[0][7]_i_1__2_n_1\,
      CO(1) => \data_out_ppF_reg[0][7]_i_1__2_n_2\,
      CO(0) => \data_out_ppF_reg[0][7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[0][7]_i_2__2_n_0\,
      DI(2) => \data_out_ppF[0][7]_i_3__2_n_0\,
      DI(1) => \data_out_ppF[0][7]_i_4__2_n_0\,
      DI(0) => \data_out_ppF[0][7]_i_5__2_n_0\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \data_out_ppF[0][7]_i_6__2_n_0\,
      S(2) => \data_out_ppF[0][7]_i_7__2_n_0\,
      S(1) => \data_out_ppF[0][7]_i_8__2_n_0\,
      S(0) => \data_out_ppF[0][7]_i_9__2_n_0\
    );
\data_out_ppF_reg[1][11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][7]_i_1__2_n_0\,
      CO(3) => \data_out_ppF_reg[1][11]_i_1__2_n_0\,
      CO(2) => \data_out_ppF_reg[1][11]_i_1__2_n_1\,
      CO(1) => \data_out_ppF_reg[1][11]_i_1__2_n_2\,
      CO(0) => \data_out_ppF_reg[1][11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][11]_i_2__2_n_0\,
      DI(2) => \data_out_ppF[1][11]_i_3__2_n_0\,
      DI(1) => \data_out_ppF[1][11]_i_4__2_n_0\,
      DI(0) => \data_out_ppF[1][11]_i_5__2_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(11 downto 8),
      S(3) => \data_out_ppF[1][11]_i_6__2_n_0\,
      S(2) => \data_out_ppF[1][11]_i_7__2_n_0\,
      S(1) => \data_out_ppF[1][11]_i_8__2_n_0\,
      S(0) => \data_out_ppF[1][11]_i_9__2_n_0\
    );
\data_out_ppF_reg[1][15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][11]_i_1__2_n_0\,
      CO(3) => \NLW_data_out_ppF_reg[1][15]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \data_out_ppF_reg[1][15]_i_1__2_n_1\,
      CO(1) => \data_out_ppF_reg[1][15]_i_1__2_n_2\,
      CO(0) => \data_out_ppF_reg[1][15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_ppF[1][15]_i_2__2_n_0\,
      DI(1) => \data_out_ppF[1][15]_i_3__2_n_0\,
      DI(0) => \data_out_ppF[1][15]_i_4__2_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(15 downto 12),
      S(3) => \data_out_ppF[1][15]_i_5__2_n_0\,
      S(2) => \data_out_ppF[1][15]_i_6__2_n_0\,
      S(1) => \data_out_ppF[1][15]_i_7__2_n_0\,
      S(0) => \data_out_ppF[1][15]_i_8__2_n_0\
    );
\data_out_ppF_reg[1][3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_ppF_reg[1][3]_i_1__2_n_0\,
      CO(2) => \data_out_ppF_reg[1][3]_i_1__2_n_1\,
      CO(1) => \data_out_ppF_reg[1][3]_i_1__2_n_2\,
      CO(0) => \data_out_ppF_reg[1][3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][3]_i_2__2_n_0\,
      DI(2) => \data_out_ppF[1][3]_i_3__2_n_0\,
      DI(1) => \data_out_ppF[1][3]_i_4__2_n_0\,
      DI(0) => \data_out_ppF[1][3]_i_5__2_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(3 downto 0),
      S(3) => \data_out_ppF[1][3]_i_6__2_n_0\,
      S(2) => \data_out_ppF[1][3]_i_7__2_n_0\,
      S(1) => \data_out_ppF[1][3]_i_8__2_n_0\,
      S(0) => \data_out_ppF[1][3]_i_9__2_n_0\
    );
\data_out_ppF_reg[1][7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][3]_i_1__2_n_0\,
      CO(3) => \data_out_ppF_reg[1][7]_i_1__2_n_0\,
      CO(2) => \data_out_ppF_reg[1][7]_i_1__2_n_1\,
      CO(1) => \data_out_ppF_reg[1][7]_i_1__2_n_2\,
      CO(0) => \data_out_ppF_reg[1][7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][7]_i_2__2_n_0\,
      DI(2) => \data_out_ppF[1][7]_i_3__2_n_0\,
      DI(1) => \data_out_ppF[1][7]_i_4__2_n_0\,
      DI(0) => \data_out_ppF[1][7]_i_5__2_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(7 downto 4),
      S(3) => \data_out_ppF[1][7]_i_6__2_n_0\,
      S(2) => \data_out_ppF[1][7]_i_7__2_n_0\,
      S(1) => \data_out_ppF[1][7]_i_8__2_n_0\,
      S(0) => \data_out_ppF[1][7]_i_9__2_n_0\
    );
\i__carry__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_91\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_1__10_n_0\
    );
\i__carry__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_91\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_1__8_n_0\
    );
\i__carry__0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_91\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_1__9_n_0\
    );
\i__carry__0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_92\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_2__10_n_0\
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_92\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_2__8_n_0\
    );
\i__carry__0_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_92\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_2__9_n_0\
    );
\i__carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_93\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_3__10_n_0\
    );
\i__carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_93\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_3__8_n_0\
    );
\i__carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_93\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_3__9_n_0\
    );
\i__carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_94\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_4__10_n_0\
    );
\i__carry__0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_94\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_4__8_n_0\
    );
\i__carry__0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_94\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_4__9_n_0\
    );
\i__carry__1_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_87\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_1__10_n_0\
    );
\i__carry__1_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_87\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_1__8_n_0\
    );
\i__carry__1_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_87\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_1__9_n_0\
    );
\i__carry__1_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_88\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_2__10_n_0\
    );
\i__carry__1_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_88\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_2__8_n_0\
    );
\i__carry__1_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_88\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_2__9_n_0\
    );
\i__carry__1_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_89\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_3__10_n_0\
    );
\i__carry__1_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_89\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_3__8_n_0\
    );
\i__carry__1_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_89\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_3__9_n_0\
    );
\i__carry__1_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_90\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_4__10_n_0\
    );
\i__carry__1_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_90\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_4__8_n_0\
    );
\i__carry__1_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_90\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_4__9_n_0\
    );
\i__carry__2_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__0_n_82\,
      O => p_1_in7_in
    );
\i__carry__2_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__1_n_82\,
      O => p_1_in1_in
    );
\i__carry__2_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__2_n_82\,
      O => p_1_in4_in
    );
\i__carry__2_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_85\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__2_i_2__10_n_0\
    );
\i__carry__2_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_85\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_2__8_n_0\
    );
\i__carry__2_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_85\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__2_i_2__9_n_0\
    );
\i__carry__2_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_86\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__2_i_3__10_n_0\
    );
\i__carry__2_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_86\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_3__8_n_0\
    );
\i__carry__2_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_86\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__2_i_3__9_n_0\
    );
\i__carry_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_1__20_n_0\
    );
\i__carry_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_99\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_1__21_n_0\
    );
\i__carry_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_99\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_1__22_n_0\
    );
\i__carry_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_95\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_2__20_n_0\
    );
\i__carry_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_95\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_2__21_n_0\
    );
\i__carry_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_95\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_2__22_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_96\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_96\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_96\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_97\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_4__20_n_0\
    );
\i__carry_i_4__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_97\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_4__21_n_0\
    );
\i__carry_i_4__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_97\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_4__22_n_0\
    );
\i__carry_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_98\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_5__10_n_0\
    );
\i__carry_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_98\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_5__8_n_0\
    );
\i__carry_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_98\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_5__9_n_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \plusOp_carry_i_1__2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => \plusOp_carry_i_2__2_n_0\,
      S(2) => \plusOp_carry_i_3__2_n_0\,
      S(1) => \plusOp_carry_i_4__2_n_0\,
      S(0) => \plusOp_carry_i_5__2_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => \plusOp_carry__0_i_1__2_n_0\,
      S(2) => \plusOp_carry__0_i_2__2_n_0\,
      S(1) => \plusOp_carry__0_i_3__2_n_0\,
      S(0) => \plusOp_carry__0_i_4__2_n_0\
    );
\plusOp_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_91,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_1__2_n_0\
    );
\plusOp_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_92,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_2__2_n_0\
    );
\plusOp_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_93,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_3__2_n_0\
    );
\plusOp_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_94,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_4__2_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => \plusOp_carry__1_i_1__2_n_0\,
      S(2) => \plusOp_carry__1_i_2__2_n_0\,
      S(1) => \plusOp_carry__1_i_3__2_n_0\,
      S(0) => \plusOp_carry__1_i_4__2_n_0\
    );
\plusOp_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_87,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_1__2_n_0\
    );
\plusOp_carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_88,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_2__2_n_0\
    );
\plusOp_carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_89,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_3__2_n_0\
    );
\plusOp_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_90,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_4__2_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in,
      S(1) => \plusOp_carry__2_i_2__2_n_0\,
      S(0) => \plusOp_carry__2_i_3__2_n_0\
    );
\plusOp_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_in,
      O => p_1_in
    );
\plusOp_carry__2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_85,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__2_i_2__2_n_0\
    );
\plusOp_carry__2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_86,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__2_i_3__2_n_0\
    );
\plusOp_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_99,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_1__2_n_0\
    );
\plusOp_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_95,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_2__2_n_0\
    );
\plusOp_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_96,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_3__2_n_0\
    );
\plusOp_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_97,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_4__2_n_0\
    );
\plusOp_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_98,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_5__2_n_0\
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => \i__carry_i_1__20_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_2__20_n_0\,
      S(2) => \i__carry_i_3__8_n_0\,
      S(1) => \i__carry_i_4__20_n_0\,
      S(0) => \i__carry_i_5__8_n_0\
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__8_n_0\,
      S(2) => \i__carry__0_i_2__8_n_0\,
      S(1) => \i__carry__0_i_3__8_n_0\,
      S(0) => \i__carry__0_i_4__8_n_0\
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__8_n_0\,
      S(2) => \i__carry__1_i_2__8_n_0\,
      S(1) => \i__carry__1_i_3__8_n_0\,
      S(0) => \i__carry__1_i_4__8_n_0\
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in6_in,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in7_in,
      S(1) => \i__carry__2_i_2__8_n_0\,
      S(0) => \i__carry__2_i_3__8_n_0\
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => \i__carry_i_1__21_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry_n_4\,
      O(2) => \plusOp_inferred__1/i__carry_n_5\,
      O(1) => \plusOp_inferred__1/i__carry_n_6\,
      O(0) => \plusOp_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_2__21_n_0\,
      S(2) => \i__carry_i_3__9_n_0\,
      S(1) => \i__carry_i_4__21_n_0\,
      S(0) => \i__carry_i_5__9_n_0\
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__9_n_0\,
      S(2) => \i__carry__0_i_2__9_n_0\,
      S(1) => \i__carry__0_i_3__9_n_0\,
      S(0) => \i__carry__0_i_4__9_n_0\
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__9_n_0\,
      S(2) => \i__carry__1_i_2__9_n_0\,
      S(1) => \i__carry__1_i_3__9_n_0\,
      S(0) => \i__carry__1_i_4__9_n_0\
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in0_in,
      O(1) => \plusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in1_in,
      S(1) => \i__carry__2_i_2__9_n_0\,
      S(0) => \i__carry__2_i_3__9_n_0\
    );
\plusOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__2/i__carry_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry_n_3\,
      CYINIT => \i__carry_i_1__22_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry_n_4\,
      O(2) => \plusOp_inferred__2/i__carry_n_5\,
      O(1) => \plusOp_inferred__2/i__carry_n_6\,
      O(0) => \plusOp_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_2__22_n_0\,
      S(2) => \i__carry_i_3__10_n_0\,
      S(1) => \i__carry_i_4__22_n_0\,
      S(0) => \i__carry_i_5__10_n_0\
    );
\plusOp_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__2/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__2/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__10_n_0\,
      S(2) => \i__carry__0_i_2__10_n_0\,
      S(1) => \i__carry__0_i_3__10_n_0\,
      S(0) => \i__carry__0_i_4__10_n_0\
    );
\plusOp_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__2/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__2/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__10_n_0\,
      S(2) => \i__carry__1_i_2__10_n_0\,
      S(1) => \i__carry__1_i_3__10_n_0\,
      S(0) => \i__carry__1_i_4__10_n_0\
    );
\plusOp_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__2/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in3_in,
      O(1) => \plusOp_inferred__2/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in4_in,
      S(1) => \i__carry__2_i_2__10_n_0\,
      S(0) => \i__carry__2_i_3__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Re_Im_reg[8]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \arg__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \arg__0_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    arg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    halfway_ppF : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \data_out_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3 : entity is "Rotator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3 is
  signal Im_Im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Im_Im[-6]_i_2__1_n_0\ : STD_LOGIC;
  signal \Im_Im[-6]_i_3__1_n_0\ : STD_LOGIC;
  signal \Im_Im[-6]_i_4__1_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_5__1_n_0\ : STD_LOGIC;
  signal Im_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Im_Re[-1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[-4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[-5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_2__1_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_3__1_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_4__1_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_5__1_n_0\ : STD_LOGIC;
  signal Re_Im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Re_Im[-1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[-4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[-5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_2__1_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_3__1_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_4__1_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_5__1_n_0\ : STD_LOGIC;
  signal Re_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Re_Re[-1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[-4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[-5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_2__1_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_3__1_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_4__1_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \arg__0_i_4_n_0\ : STD_LOGIC;
  signal \arg__0_n_101\ : STD_LOGIC;
  signal \arg__0_n_102\ : STD_LOGIC;
  signal \arg__0_n_103\ : STD_LOGIC;
  signal \arg__0_n_104\ : STD_LOGIC;
  signal \arg__0_n_105\ : STD_LOGIC;
  signal \arg__0_n_82\ : STD_LOGIC;
  signal \arg__0_n_83\ : STD_LOGIC;
  signal \arg__0_n_84\ : STD_LOGIC;
  signal \arg__0_n_85\ : STD_LOGIC;
  signal \arg__0_n_86\ : STD_LOGIC;
  signal \arg__0_n_87\ : STD_LOGIC;
  signal \arg__0_n_88\ : STD_LOGIC;
  signal \arg__0_n_89\ : STD_LOGIC;
  signal \arg__0_n_90\ : STD_LOGIC;
  signal \arg__0_n_91\ : STD_LOGIC;
  signal \arg__0_n_92\ : STD_LOGIC;
  signal \arg__0_n_93\ : STD_LOGIC;
  signal \arg__0_n_94\ : STD_LOGIC;
  signal \arg__0_n_95\ : STD_LOGIC;
  signal \arg__0_n_96\ : STD_LOGIC;
  signal \arg__0_n_97\ : STD_LOGIC;
  signal \arg__0_n_98\ : STD_LOGIC;
  signal \arg__0_n_99\ : STD_LOGIC;
  signal \arg__1_n_101\ : STD_LOGIC;
  signal \arg__1_n_102\ : STD_LOGIC;
  signal \arg__1_n_103\ : STD_LOGIC;
  signal \arg__1_n_104\ : STD_LOGIC;
  signal \arg__1_n_105\ : STD_LOGIC;
  signal \arg__1_n_82\ : STD_LOGIC;
  signal \arg__1_n_83\ : STD_LOGIC;
  signal \arg__1_n_84\ : STD_LOGIC;
  signal \arg__1_n_85\ : STD_LOGIC;
  signal \arg__1_n_86\ : STD_LOGIC;
  signal \arg__1_n_87\ : STD_LOGIC;
  signal \arg__1_n_88\ : STD_LOGIC;
  signal \arg__1_n_89\ : STD_LOGIC;
  signal \arg__1_n_90\ : STD_LOGIC;
  signal \arg__1_n_91\ : STD_LOGIC;
  signal \arg__1_n_92\ : STD_LOGIC;
  signal \arg__1_n_93\ : STD_LOGIC;
  signal \arg__1_n_94\ : STD_LOGIC;
  signal \arg__1_n_95\ : STD_LOGIC;
  signal \arg__1_n_96\ : STD_LOGIC;
  signal \arg__1_n_97\ : STD_LOGIC;
  signal \arg__1_n_98\ : STD_LOGIC;
  signal \arg__1_n_99\ : STD_LOGIC;
  signal \arg__2_n_101\ : STD_LOGIC;
  signal \arg__2_n_102\ : STD_LOGIC;
  signal \arg__2_n_103\ : STD_LOGIC;
  signal \arg__2_n_104\ : STD_LOGIC;
  signal \arg__2_n_105\ : STD_LOGIC;
  signal \arg__2_n_82\ : STD_LOGIC;
  signal \arg__2_n_83\ : STD_LOGIC;
  signal \arg__2_n_84\ : STD_LOGIC;
  signal \arg__2_n_85\ : STD_LOGIC;
  signal \arg__2_n_86\ : STD_LOGIC;
  signal \arg__2_n_87\ : STD_LOGIC;
  signal \arg__2_n_88\ : STD_LOGIC;
  signal \arg__2_n_89\ : STD_LOGIC;
  signal \arg__2_n_90\ : STD_LOGIC;
  signal \arg__2_n_91\ : STD_LOGIC;
  signal \arg__2_n_92\ : STD_LOGIC;
  signal \arg__2_n_93\ : STD_LOGIC;
  signal \arg__2_n_94\ : STD_LOGIC;
  signal \arg__2_n_95\ : STD_LOGIC;
  signal \arg__2_n_96\ : STD_LOGIC;
  signal \arg__2_n_97\ : STD_LOGIC;
  signal \arg__2_n_98\ : STD_LOGIC;
  signal \arg__2_n_99\ : STD_LOGIC;
  signal \arg__3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \arg_i_1__1_n_0\ : STD_LOGIC;
  signal arg_i_2_n_0 : STD_LOGIC;
  signal arg_n_101 : STD_LOGIC;
  signal arg_n_102 : STD_LOGIC;
  signal arg_n_103 : STD_LOGIC;
  signal arg_n_104 : STD_LOGIC;
  signal arg_n_105 : STD_LOGIC;
  signal arg_n_85 : STD_LOGIC;
  signal arg_n_86 : STD_LOGIC;
  signal arg_n_87 : STD_LOGIC;
  signal arg_n_88 : STD_LOGIC;
  signal arg_n_89 : STD_LOGIC;
  signal arg_n_90 : STD_LOGIC;
  signal arg_n_91 : STD_LOGIC;
  signal arg_n_92 : STD_LOGIC;
  signal arg_n_93 : STD_LOGIC;
  signal arg_n_94 : STD_LOGIC;
  signal arg_n_95 : STD_LOGIC;
  signal arg_n_96 : STD_LOGIC;
  signal arg_n_97 : STD_LOGIC;
  signal arg_n_98 : STD_LOGIC;
  signal arg_n_99 : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_4__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_5__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_6__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_7__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_8__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_9__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_4__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_5__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_6__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_7__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_8__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_4__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_5__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_6__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_7__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_8__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_9__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_4__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_5__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_6__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_7__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_8__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_9__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_4__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_5__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_6__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_7__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_8__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_9__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_4__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_5__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_6__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_7__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_8__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_4__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_5__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_6__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_7__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_8__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_9__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_3__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_4__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_5__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_6__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_7__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_8__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_9__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__1_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \plusOp_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_5__1_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal resize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal to_sulv : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_arg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_arg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_data_out_ppF_reg[0][15]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_ppF_reg[1][15]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Im_Im[-6]_i_4__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Im_Im[8]_i_5__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Im_Re[-6]_i_4__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Im_Re[8]_i_5__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Re_Im[-6]_i_4__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Re_Im[8]_i_5__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Re_Re[-6]_i_4__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Re_Re[8]_i_5__1\ : label is "soft_lutpair62";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of arg : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__2\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
\Im_Im[-1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__0_n_7\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_94,
      O => resize(5)
    );
\Im_Im[-2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => plusOp_carry_n_4,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_95,
      O => resize(4)
    );
\Im_Im[-3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => plusOp_carry_n_5,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_96,
      O => resize(3)
    );
\Im_Im[-4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => plusOp_carry_n_6,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_97,
      O => resize(2)
    );
\Im_Im[-5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => plusOp_carry_n_7,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_98,
      O => resize(1)
    );
\Im_Im[-6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => \plusOp_carry__2_n_5\,
      I1 => p_3_in,
      I2 => arg_n_99,
      I3 => \Im_Im[-6]_i_2__1_n_0\,
      I4 => \Im_Im[-6]_i_3__1_n_0\,
      I5 => \Im_Im[-6]_i_4__1_n_0\,
      O => resize(0)
    );
\Im_Im[-6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \plusOp_carry__2_n_5\,
      I4 => \arg__3\(5),
      O => \Im_Im[-6]_i_2__1_n_0\
    );
\Im_Im[-6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => arg_n_105,
      I1 => arg_n_102,
      I2 => arg_n_101,
      I3 => arg_n_103,
      I4 => arg_n_104,
      O => \Im_Im[-6]_i_3__1_n_0\
    );
\Im_Im[-6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => arg_n_99,
      I1 => \arg__3\(5),
      I2 => p_3_in,
      I3 => to_sulv(0),
      I4 => to_sulv(1),
      O => \Im_Im[-6]_i_4__1_n_0\
    );
\Im_Im[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__0_n_6\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_93,
      O => resize(6)
    );
\Im_Im[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__0_n_5\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_92,
      O => resize(7)
    );
\Im_Im[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__0_n_4\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_91,
      O => resize(8)
    );
\Im_Im[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__1_n_7\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_90,
      O => resize(9)
    );
\Im_Im[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_89,
      O => resize(10)
    );
\Im_Im[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__1_n_5\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_88,
      O => resize(11)
    );
\Im_Im[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__1_n_4\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_87,
      O => resize(12)
    );
\Im_Im[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__2_n_7\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_86,
      O => resize(13)
    );
\Im_Im[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__1_n_0\,
      I1 => \Im_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_carry__2_n_6\,
      I3 => \Im_Im[8]_i_4__1_n_0\,
      I4 => \Im_Im[8]_i_5__1_n_0\,
      I5 => arg_n_85,
      O => resize(14)
    );
\Im_Im[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => to_sulv(0),
      I1 => to_sulv(1),
      I2 => \arg__3\(5),
      I3 => \plusOp_carry__2_n_5\,
      I4 => \Im_Im[8]_i_6__1_n_0\,
      I5 => p_3_in,
      O => \Im_Im[8]_i_2__1_n_0\
    );
\Im_Im[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => \arg__3\(5),
      I1 => \plusOp_carry__2_n_5\,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      I4 => p_3_in,
      I5 => \Im_Im[8]_i_6__1_n_0\,
      O => \Im_Im[8]_i_3__1_n_0\
    );
\Im_Im[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Im_Im[8]_i_7__1_n_0\,
      I1 => \arg__3\(5),
      O => \Im_Im[8]_i_4__1_n_0\
    );
\Im_Im[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => to_sulv(1),
      I1 => to_sulv(0),
      I2 => p_3_in,
      O => \Im_Im[8]_i_5__1_n_0\
    );
\Im_Im[8]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => arg_n_104,
      I1 => arg_n_103,
      I2 => arg_n_101,
      I3 => arg_n_102,
      I4 => arg_n_105,
      I5 => arg_n_99,
      O => \Im_Im[8]_i_6__1_n_0\
    );
\Im_Im[8]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => arg_n_103,
      I1 => arg_n_102,
      I2 => arg_n_105,
      I3 => arg_n_104,
      I4 => arg_n_99,
      I5 => arg_n_101,
      O => \Im_Im[8]_i_7__1_n_0\
    );
\Im_Im[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Im_Im[9]_i_2__1_n_0\,
      I1 => \Im_Im[9]_i_3__1_n_0\,
      I2 => \Im_Im[9]_i_4__1_n_0\,
      I3 => \Im_Im[9]_i_5__1_n_0\,
      O => resize(15)
    );
\Im_Im[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => \plusOp_carry__1_n_7\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \plusOp_carry__0_n_4\,
      I4 => p_3_in,
      I5 => \plusOp_carry__0_n_5\,
      O => \Im_Im[9]_i_2__1_n_0\
    );
\Im_Im[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => plusOp_carry_n_4,
      I2 => \plusOp_carry__0_n_7\,
      I3 => plusOp_carry_n_5,
      I4 => p_3_in,
      I5 => plusOp_carry_n_6,
      O => \Im_Im[9]_i_3__1_n_0\
    );
\Im_Im[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_carry__2_n_0\,
      I1 => to_sulv(0),
      I2 => to_sulv(1),
      I3 => p_3_in,
      I4 => arg_n_99,
      I5 => \arg__3\(5),
      O => \Im_Im[9]_i_4__1_n_0\
    );
\Im_Im[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => \plusOp_carry__2_n_6\,
      I2 => \plusOp_carry__2_n_5\,
      I3 => \plusOp_carry__2_n_7\,
      I4 => p_3_in,
      I5 => \plusOp_carry__1_n_4\,
      O => \Im_Im[9]_i_5__1_n_0\
    );
\Im_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(5),
      Q => Im_Im(5)
    );
\Im_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(4),
      Q => Im_Im(4)
    );
\Im_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(3),
      Q => Im_Im(3)
    );
\Im_Im_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(2),
      Q => Im_Im(2)
    );
\Im_Im_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(1),
      Q => Im_Im(1)
    );
\Im_Im_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(0),
      Q => Im_Im(0)
    );
\Im_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(6),
      Q => Im_Im(6)
    );
\Im_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(7),
      Q => Im_Im(7)
    );
\Im_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(8),
      Q => Im_Im(8)
    );
\Im_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(9),
      Q => Im_Im(9)
    );
\Im_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(10),
      Q => Im_Im(10)
    );
\Im_Im_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(11),
      Q => Im_Im(11)
    );
\Im_Im_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(12),
      Q => Im_Im(12)
    );
\Im_Im_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(13),
      Q => Im_Im(13)
    );
\Im_Im_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(14),
      Q => Im_Im(14)
    );
\Im_Im_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(15),
      Q => Im_Im(15)
    );
\Im_Re[-1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_7\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_94\,
      O => \Im_Re[-1]_i_1__1_n_0\
    );
\Im_Re[-2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_4\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_95\,
      O => \Im_Re[-2]_i_1__1_n_0\
    );
\Im_Re[-3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_5\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_96\,
      O => \Im_Re[-3]_i_1__1_n_0\
    );
\Im_Re[-4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_6\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_97\,
      O => \Im_Re[-4]_i_1__1_n_0\
    );
\Im_Re[-5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_7\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_98\,
      O => \Im_Re[-5]_i_1__1_n_0\
    );
\Im_Re[-6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_99\,
      I3 => \Im_Re[-6]_i_2__1_n_0\,
      I4 => \Im_Re[-6]_i_3__1_n_0\,
      I5 => \Im_Re[-6]_i_4__1_n_0\,
      O => \Im_Re[-6]_i_1__1_n_0\
    );
\Im_Re[-6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__2_n_82\,
      I1 => \arg__2_n_83\,
      I2 => \arg__2_n_84\,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \Im_Re[-6]_i_2__1_n_0\
    );
\Im_Re[-6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__2_n_105\,
      I1 => \arg__2_n_102\,
      I2 => \arg__2_n_101\,
      I3 => \arg__2_n_103\,
      I4 => \arg__2_n_104\,
      O => \Im_Re[-6]_i_3__1_n_0\
    );
\Im_Re[-6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__2_n_99\,
      I1 => p_0_in1_in,
      I2 => \arg__2_n_82\,
      I3 => \arg__2_n_84\,
      I4 => \arg__2_n_83\,
      O => \Im_Re[-6]_i_4__1_n_0\
    );
\Im_Re[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_6\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_93\,
      O => \Im_Re[0]_i_1__1_n_0\
    );
\Im_Re[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_5\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_92\,
      O => \Im_Re[1]_i_1__1_n_0\
    );
\Im_Re[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_4\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_91\,
      O => \Im_Re[2]_i_1__1_n_0\
    );
\Im_Re[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_7\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_90\,
      O => \Im_Re[3]_i_1__1_n_0\
    );
\Im_Re[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_6\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_89\,
      O => \Im_Re[4]_i_1__1_n_0\
    );
\Im_Re[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_5\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_88\,
      O => \Im_Re[5]_i_1__1_n_0\
    );
\Im_Re[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_4\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_87\,
      O => \Im_Re[6]_i_1__1_n_0\
    );
\Im_Re[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__2_n_7\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_86\,
      O => \Im_Re[7]_i_1__1_n_0\
    );
\Im_Re[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__1_n_0\,
      I1 => \Im_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__2/i__carry__2_n_6\,
      I3 => \Im_Re[8]_i_4__1_n_0\,
      I4 => \Im_Re[8]_i_5__1_n_0\,
      I5 => \arg__2_n_85\,
      O => \Im_Re[8]_i_1__1_n_0\
    );
\Im_Re[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__2_n_84\,
      I1 => \arg__2_n_83\,
      I2 => p_0_in1_in,
      I3 => p_0_in3_in,
      I4 => \Im_Re[8]_i_6__1_n_0\,
      I5 => \arg__2_n_82\,
      O => \Im_Re[8]_i_2__1_n_0\
    );
\Im_Re[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      I4 => \arg__2_n_82\,
      I5 => \Im_Re[8]_i_6__1_n_0\,
      O => \Im_Re[8]_i_3__1_n_0\
    );
\Im_Re[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Im_Re[8]_i_7__1_n_0\,
      I1 => p_0_in1_in,
      O => \Im_Re[8]_i_4__1_n_0\
    );
\Im_Re[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__2_n_83\,
      I1 => \arg__2_n_84\,
      I2 => \arg__2_n_82\,
      O => \Im_Re[8]_i_5__1_n_0\
    );
\Im_Re[8]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__2_n_104\,
      I1 => \arg__2_n_103\,
      I2 => \arg__2_n_101\,
      I3 => \arg__2_n_102\,
      I4 => \arg__2_n_105\,
      I5 => \arg__2_n_99\,
      O => \Im_Re[8]_i_6__1_n_0\
    );
\Im_Re[8]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__2_n_103\,
      I1 => \arg__2_n_102\,
      I2 => \arg__2_n_105\,
      I3 => \arg__2_n_104\,
      I4 => \arg__2_n_99\,
      I5 => \arg__2_n_101\,
      O => \Im_Re[8]_i_7__1_n_0\
    );
\Im_Re[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Im_Re[9]_i_2__1_n_0\,
      I1 => \Im_Re[9]_i_3__1_n_0\,
      I2 => \Im_Re[9]_i_4__1_n_0\,
      I3 => \Im_Re[9]_i_5__1_n_0\,
      O => \Im_Re[9]_i_1__1_n_0\
    );
\Im_Re[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__0_n_6\,
      I1 => \plusOp_inferred__2/i__carry__1_n_7\,
      I2 => \plusOp_inferred__2/i__carry__1_n_6\,
      I3 => \plusOp_inferred__2/i__carry__0_n_4\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry__0_n_5\,
      O => \Im_Re[9]_i_2__1_n_0\
    );
\Im_Re[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry_n_7\,
      I1 => \plusOp_inferred__2/i__carry_n_4\,
      I2 => \plusOp_inferred__2/i__carry__0_n_7\,
      I3 => \plusOp_inferred__2/i__carry_n_5\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry_n_6\,
      O => \Im_Re[9]_i_3__1_n_0\
    );
\Im_Re[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__2_n_0\,
      I1 => \arg__2_n_84\,
      I2 => \arg__2_n_83\,
      I3 => \arg__2_n_82\,
      I4 => \arg__2_n_99\,
      I5 => p_0_in1_in,
      O => \Im_Re[9]_i_4__1_n_0\
    );
\Im_Re[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__1_n_5\,
      I1 => \plusOp_inferred__2/i__carry__2_n_6\,
      I2 => p_0_in3_in,
      I3 => \plusOp_inferred__2/i__carry__2_n_7\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry__1_n_4\,
      O => \Im_Re[9]_i_5__1_n_0\
    );
\Im_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-1]_i_1__1_n_0\,
      Q => Im_Re(5)
    );
\Im_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-2]_i_1__1_n_0\,
      Q => Im_Re(4)
    );
\Im_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-3]_i_1__1_n_0\,
      Q => Im_Re(3)
    );
\Im_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-4]_i_1__1_n_0\,
      Q => Im_Re(2)
    );
\Im_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-5]_i_1__1_n_0\,
      Q => Im_Re(1)
    );
\Im_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-6]_i_1__1_n_0\,
      Q => Im_Re(0)
    );
\Im_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[0]_i_1__1_n_0\,
      Q => Im_Re(6)
    );
\Im_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[1]_i_1__1_n_0\,
      Q => Im_Re(7)
    );
\Im_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[2]_i_1__1_n_0\,
      Q => Im_Re(8)
    );
\Im_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[3]_i_1__1_n_0\,
      Q => Im_Re(9)
    );
\Im_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[4]_i_1__1_n_0\,
      Q => Im_Re(10)
    );
\Im_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[5]_i_1__1_n_0\,
      Q => Im_Re(11)
    );
\Im_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[6]_i_1__1_n_0\,
      Q => Im_Re(12)
    );
\Im_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[7]_i_1__1_n_0\,
      Q => Im_Re(13)
    );
\Im_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[8]_i_1__1_n_0\,
      Q => Im_Re(14)
    );
\Im_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[9]_i_1__1_n_0\,
      Q => Im_Re(15)
    );
\Re_Im[-1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_94\,
      O => \Re_Im[-1]_i_1__1_n_0\
    );
\Re_Im[-2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_4\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_95\,
      O => \Re_Im[-2]_i_1__1_n_0\
    );
\Re_Im[-3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_5\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_96\,
      O => \Re_Im[-3]_i_1__1_n_0\
    );
\Re_Im[-4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_6\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_97\,
      O => \Re_Im[-4]_i_1__1_n_0\
    );
\Re_Im[-5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_7\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_98\,
      O => \Re_Im[-5]_i_1__1_n_0\
    );
\Re_Im[-6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_99\,
      I3 => \Re_Im[-6]_i_2__1_n_0\,
      I4 => \Re_Im[-6]_i_3__1_n_0\,
      I5 => \Re_Im[-6]_i_4__1_n_0\,
      O => \Re_Im[-6]_i_1__1_n_0\
    );
\Re_Im[-6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__1_n_82\,
      I1 => \arg__1_n_83\,
      I2 => \arg__1_n_84\,
      I3 => p_0_in0_in,
      I4 => p_0_in5_in,
      O => \Re_Im[-6]_i_2__1_n_0\
    );
\Re_Im[-6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__1_n_105\,
      I1 => \arg__1_n_102\,
      I2 => \arg__1_n_101\,
      I3 => \arg__1_n_103\,
      I4 => \arg__1_n_104\,
      O => \Re_Im[-6]_i_3__1_n_0\
    );
\Re_Im[-6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__1_n_99\,
      I1 => p_0_in5_in,
      I2 => \arg__1_n_82\,
      I3 => \arg__1_n_84\,
      I4 => \arg__1_n_83\,
      O => \Re_Im[-6]_i_4__1_n_0\
    );
\Re_Im[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_6\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_93\,
      O => \Re_Im[0]_i_1__1_n_0\
    );
\Re_Im[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_5\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_92\,
      O => \Re_Im[1]_i_1__1_n_0\
    );
\Re_Im[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_4\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_91\,
      O => \Re_Im[2]_i_1__1_n_0\
    );
\Re_Im[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_7\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_90\,
      O => \Re_Im[3]_i_1__1_n_0\
    );
\Re_Im[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_89\,
      O => \Re_Im[4]_i_1__1_n_0\
    );
\Re_Im[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_5\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_88\,
      O => \Re_Im[5]_i_1__1_n_0\
    );
\Re_Im[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_4\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_87\,
      O => \Re_Im[6]_i_1__1_n_0\
    );
\Re_Im[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__2_n_7\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_86\,
      O => \Re_Im[7]_i_1__1_n_0\
    );
\Re_Im[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__1_n_0\,
      I1 => \Re_Im[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__1/i__carry__2_n_6\,
      I3 => \Re_Im[8]_i_4__1_n_0\,
      I4 => \Re_Im[8]_i_5__1_n_0\,
      I5 => \arg__1_n_85\,
      O => \Re_Im[8]_i_1__1_n_0\
    );
\Re_Im[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__1_n_84\,
      I1 => \arg__1_n_83\,
      I2 => p_0_in5_in,
      I3 => p_0_in0_in,
      I4 => \Re_Im[8]_i_6__1_n_0\,
      I5 => \arg__1_n_82\,
      O => \Re_Im[8]_i_2__1_n_0\
    );
\Re_Im[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in0_in,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      I4 => \arg__1_n_82\,
      I5 => \Re_Im[8]_i_6__1_n_0\,
      O => \Re_Im[8]_i_3__1_n_0\
    );
\Re_Im[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Re_Im[8]_i_7__1_n_0\,
      I1 => p_0_in5_in,
      O => \Re_Im[8]_i_4__1_n_0\
    );
\Re_Im[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__1_n_83\,
      I1 => \arg__1_n_84\,
      I2 => \arg__1_n_82\,
      O => \Re_Im[8]_i_5__1_n_0\
    );
\Re_Im[8]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__1_n_104\,
      I1 => \arg__1_n_103\,
      I2 => \arg__1_n_101\,
      I3 => \arg__1_n_102\,
      I4 => \arg__1_n_105\,
      I5 => \arg__1_n_99\,
      O => \Re_Im[8]_i_6__1_n_0\
    );
\Re_Im[8]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__1_n_103\,
      I1 => \arg__1_n_102\,
      I2 => \arg__1_n_105\,
      I3 => \arg__1_n_104\,
      I4 => \arg__1_n_99\,
      I5 => \arg__1_n_101\,
      O => \Re_Im[8]_i_7__1_n_0\
    );
\Re_Im[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Re_Im[9]_i_2__1_n_0\,
      I1 => \Re_Im[9]_i_3__1_n_0\,
      I2 => \Re_Im[9]_i_4__1_n_0\,
      I3 => \Re_Im[9]_i_5__1_n_0\,
      O => \Re_Im[9]_i_1__1_n_0\
    );
\Re_Im[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__0_n_6\,
      I1 => \plusOp_inferred__1/i__carry__1_n_7\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      I3 => \plusOp_inferred__1/i__carry__0_n_4\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry__0_n_5\,
      O => \Re_Im[9]_i_2__1_n_0\
    );
\Re_Im[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry_n_7\,
      I1 => \plusOp_inferred__1/i__carry_n_4\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      I3 => \plusOp_inferred__1/i__carry_n_5\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry_n_6\,
      O => \Re_Im[9]_i_3__1_n_0\
    );
\Re_Im[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__2_n_0\,
      I1 => \arg__1_n_84\,
      I2 => \arg__1_n_83\,
      I3 => \arg__1_n_82\,
      I4 => \arg__1_n_99\,
      I5 => p_0_in5_in,
      O => \Re_Im[9]_i_4__1_n_0\
    );
\Re_Im[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__1_n_5\,
      I1 => \plusOp_inferred__1/i__carry__2_n_6\,
      I2 => p_0_in0_in,
      I3 => \plusOp_inferred__1/i__carry__2_n_7\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry__1_n_4\,
      O => \Re_Im[9]_i_5__1_n_0\
    );
\Re_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-1]_i_1__1_n_0\,
      Q => Re_Im(5)
    );
\Re_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-2]_i_1__1_n_0\,
      Q => Re_Im(4)
    );
\Re_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-3]_i_1__1_n_0\,
      Q => Re_Im(3)
    );
\Re_Im_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-4]_i_1__1_n_0\,
      Q => Re_Im(2)
    );
\Re_Im_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-5]_i_1__1_n_0\,
      Q => Re_Im(1)
    );
\Re_Im_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-6]_i_1__1_n_0\,
      Q => Re_Im(0)
    );
\Re_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[0]_i_1__1_n_0\,
      Q => Re_Im(6)
    );
\Re_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[1]_i_1__1_n_0\,
      Q => Re_Im(7)
    );
\Re_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[2]_i_1__1_n_0\,
      Q => Re_Im(8)
    );
\Re_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[3]_i_1__1_n_0\,
      Q => Re_Im(9)
    );
\Re_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[4]_i_1__1_n_0\,
      Q => Re_Im(10)
    );
\Re_Im_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[5]_i_1__1_n_0\,
      Q => Re_Im(11)
    );
\Re_Im_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[6]_i_1__1_n_0\,
      Q => Re_Im(12)
    );
\Re_Im_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[7]_i_1__1_n_0\,
      Q => Re_Im(13)
    );
\Re_Im_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[8]_i_1__1_n_0\,
      Q => Re_Im(14)
    );
\Re_Im_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[9]_i_1__1_n_0\,
      Q => Re_Im(15)
    );
\Re_Re[-1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_94\,
      O => \Re_Re[-1]_i_1__1_n_0\
    );
\Re_Re[-2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_4\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_95\,
      O => \Re_Re[-2]_i_1__1_n_0\
    );
\Re_Re[-3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_5\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_96\,
      O => \Re_Re[-3]_i_1__1_n_0\
    );
\Re_Re[-4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_6\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_97\,
      O => \Re_Re[-4]_i_1__1_n_0\
    );
\Re_Re[-5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_7\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_98\,
      O => \Re_Re[-5]_i_1__1_n_0\
    );
\Re_Re[-6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_99\,
      I3 => \Re_Re[-6]_i_2__1_n_0\,
      I4 => \Re_Re[-6]_i_3__1_n_0\,
      I5 => \Re_Re[-6]_i_4__1_n_0\,
      O => \Re_Re[-6]_i_1__1_n_0\
    );
\Re_Re[-6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__0_n_82\,
      I1 => \arg__0_n_83\,
      I2 => \arg__0_n_84\,
      I3 => p_0_in6_in,
      I4 => p_0_in10_in,
      O => \Re_Re[-6]_i_2__1_n_0\
    );
\Re_Re[-6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_105\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_103\,
      I4 => \arg__0_n_104\,
      O => \Re_Re[-6]_i_3__1_n_0\
    );
\Re_Re[-6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => p_0_in10_in,
      I2 => \arg__0_n_82\,
      I3 => \arg__0_n_84\,
      I4 => \arg__0_n_83\,
      O => \Re_Re[-6]_i_4__1_n_0\
    );
\Re_Re[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_6\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_93\,
      O => \Re_Re[0]_i_1__1_n_0\
    );
\Re_Re[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_5\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_92\,
      O => \Re_Re[1]_i_1__1_n_0\
    );
\Re_Re[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_4\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_91\,
      O => \Re_Re[2]_i_1__1_n_0\
    );
\Re_Re[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_7\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_90\,
      O => \Re_Re[3]_i_1__1_n_0\
    );
\Re_Re[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_89\,
      O => \Re_Re[4]_i_1__1_n_0\
    );
\Re_Re[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_5\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_88\,
      O => \Re_Re[5]_i_1__1_n_0\
    );
\Re_Re[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_4\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_87\,
      O => \Re_Re[6]_i_1__1_n_0\
    );
\Re_Re[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_7\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_86\,
      O => \Re_Re[7]_i_1__1_n_0\
    );
\Re_Re[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__1_n_0\,
      I1 => \Re_Re[8]_i_3__1_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_6\,
      I3 => \Re_Re[8]_i_4__1_n_0\,
      I4 => \Re_Re[8]_i_5__1_n_0\,
      I5 => \arg__0_n_85\,
      O => \Re_Re[8]_i_1__1_n_0\
    );
\Re_Re[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__0_n_84\,
      I1 => \arg__0_n_83\,
      I2 => p_0_in10_in,
      I3 => p_0_in6_in,
      I4 => \Re_Re[8]_i_6__1_n_0\,
      I5 => \arg__0_n_82\,
      O => \Re_Re[8]_i_2__1_n_0\
    );
\Re_Re[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_0_in6_in,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      I4 => \arg__0_n_82\,
      I5 => \Re_Re[8]_i_6__1_n_0\,
      O => \Re_Re[8]_i_3__1_n_0\
    );
\Re_Re[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Re_Re[8]_i_7__1_n_0\,
      I1 => p_0_in10_in,
      O => \Re_Re[8]_i_4__1_n_0\
    );
\Re_Re[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__0_n_83\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_82\,
      O => \Re_Re[8]_i_5__1_n_0\
    );
\Re_Re[8]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_104\,
      I1 => \arg__0_n_103\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_102\,
      I4 => \arg__0_n_105\,
      I5 => \arg__0_n_99\,
      O => \Re_Re[8]_i_6__1_n_0\
    );
\Re_Re[8]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__0_n_103\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_105\,
      I3 => \arg__0_n_104\,
      I4 => \arg__0_n_99\,
      I5 => \arg__0_n_101\,
      O => \Re_Re[8]_i_7__1_n_0\
    );
\Re_Re[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Re_Re[9]_i_2__1_n_0\,
      I1 => \Re_Re[9]_i_3__1_n_0\,
      I2 => \Re_Re[9]_i_4__1_n_0\,
      I3 => \Re_Re[9]_i_5__1_n_0\,
      O => \Re_Re[9]_i_1__1_n_0\
    );
\Re_Re[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_6\,
      I1 => \plusOp_inferred__0/i__carry__1_n_7\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \plusOp_inferred__0/i__carry__0_n_4\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__0_n_5\,
      O => \Re_Re[9]_i_2__1_n_0\
    );
\Re_Re[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_7\,
      I1 => \plusOp_inferred__0/i__carry_n_4\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \plusOp_inferred__0/i__carry_n_5\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry_n_6\,
      O => \Re_Re[9]_i_3__1_n_0\
    );
\Re_Re[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__2_n_0\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_83\,
      I3 => \arg__0_n_82\,
      I4 => \arg__0_n_99\,
      I5 => p_0_in10_in,
      O => \Re_Re[9]_i_4__1_n_0\
    );
\Re_Re[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__1_n_5\,
      I1 => \plusOp_inferred__0/i__carry__2_n_6\,
      I2 => p_0_in6_in,
      I3 => \plusOp_inferred__0/i__carry__2_n_7\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__1_n_4\,
      O => \Re_Re[9]_i_5__1_n_0\
    );
\Re_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-1]_i_1__1_n_0\,
      Q => Re_Re(5)
    );
\Re_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-2]_i_1__1_n_0\,
      Q => Re_Re(4)
    );
\Re_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-3]_i_1__1_n_0\,
      Q => Re_Re(3)
    );
\Re_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-4]_i_1__1_n_0\,
      Q => Re_Re(2)
    );
\Re_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-5]_i_1__1_n_0\,
      Q => Re_Re(1)
    );
\Re_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-6]_i_1__1_n_0\,
      Q => Re_Re(0)
    );
\Re_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[0]_i_1__1_n_0\,
      Q => Re_Re(6)
    );
\Re_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[1]_i_1__1_n_0\,
      Q => Re_Re(7)
    );
\Re_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[2]_i_1__1_n_0\,
      Q => Re_Re(8)
    );
\Re_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[3]_i_1__1_n_0\,
      Q => Re_Re(9)
    );
\Re_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[4]_i_1__1_n_0\,
      Q => Re_Re(10)
    );
\Re_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[5]_i_1__1_n_0\,
      Q => Re_Re(11)
    );
\Re_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[6]_i_1__1_n_0\,
      Q => Re_Re(12)
    );
\Re_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[7]_i_1__1_n_0\,
      Q => Re_Re(13)
    );
\Re_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[8]_i_1__1_n_0\,
      Q => Re_Re(14)
    );
\Re_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[9]_i_1__1_n_0\,
      Q => Re_Re(15)
    );
arg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(2),
      B(16) => B(2),
      B(15) => B(2),
      B(14) => B(2),
      B(13) => B(2),
      B(12) => B(2),
      B(11) => B(2),
      B(10) => B(2),
      B(9) => B(2),
      B(8) => B(2),
      B(7) => B(2),
      B(6) => \arg_i_1__1_n_0\,
      B(5) => arg_i_2_n_0,
      B(4) => B(1),
      B(3) => arg_i_2_n_0,
      B(2) => arg_i_2_n_0,
      B(1 downto 0) => B(1 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_arg_P_UNCONNECTED(47 downto 24),
      P(23) => p_3_in,
      P(22 downto 21) => to_sulv(1 downto 0),
      P(20) => arg_n_85,
      P(19) => arg_n_86,
      P(18) => arg_n_87,
      P(17) => arg_n_88,
      P(16) => arg_n_89,
      P(15) => arg_n_90,
      P(14) => arg_n_91,
      P(13) => arg_n_92,
      P(12) => arg_n_93,
      P(11) => arg_n_94,
      P(10) => arg_n_95,
      P(9) => arg_n_96,
      P(8) => arg_n_97,
      P(7) => arg_n_98,
      P(6) => arg_n_99,
      P(5) => \arg__3\(5),
      P(4) => arg_n_101,
      P(3) => arg_n_102,
      P(2) => arg_n_103,
      P(1) => arg_n_104,
      P(0) => arg_n_105,
      PATTERNBDETECT => NLW_arg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arg_UNDERFLOW_UNCONNECTED
    );
\arg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \arg__0_1\(15),
      A(28) => \arg__0_1\(15),
      A(27) => \arg__0_1\(15),
      A(26) => \arg__0_1\(15),
      A(25) => \arg__0_1\(15),
      A(24) => \arg__0_1\(15),
      A(23) => \arg__0_1\(15),
      A(22) => \arg__0_1\(15),
      A(21) => \arg__0_1\(15),
      A(20) => \arg__0_1\(15),
      A(19) => \arg__0_1\(15),
      A(18) => \arg__0_1\(15),
      A(17) => \arg__0_1\(15),
      A(16) => \arg__0_1\(15),
      A(15 downto 0) => \arg__0_1\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \arg__0_0\(2),
      B(16) => \arg__0_0\(2),
      B(15) => \arg__0_0\(2),
      B(14) => \arg__0_0\(2),
      B(13) => \arg__0_0\(2),
      B(12) => \arg__0_0\(2),
      B(11) => \arg__0_0\(2),
      B(10) => \arg__0_0\(2),
      B(9) => \arg__0_0\(2),
      B(8) => \arg__0_0\(2),
      B(7 downto 5) => \arg__0_0\(2 downto 0),
      B(4) => \arg__0_i_4_n_0\,
      B(3) => \arg__0_0\(0),
      B(2) => \arg__0_0\(0),
      B(1) => \arg__0_i_4_n_0\,
      B(0) => B(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__0_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__0_n_82\,
      P(22) => \arg__0_n_83\,
      P(21) => \arg__0_n_84\,
      P(20) => \arg__0_n_85\,
      P(19) => \arg__0_n_86\,
      P(18) => \arg__0_n_87\,
      P(17) => \arg__0_n_88\,
      P(16) => \arg__0_n_89\,
      P(15) => \arg__0_n_90\,
      P(14) => \arg__0_n_91\,
      P(13) => \arg__0_n_92\,
      P(12) => \arg__0_n_93\,
      P(11) => \arg__0_n_94\,
      P(10) => \arg__0_n_95\,
      P(9) => \arg__0_n_96\,
      P(8) => \arg__0_n_97\,
      P(7) => \arg__0_n_98\,
      P(6) => \arg__0_n_99\,
      P(5) => p_0_in10_in,
      P(4) => \arg__0_n_101\,
      P(3) => \arg__0_n_102\,
      P(2) => \arg__0_n_103\,
      P(1) => \arg__0_n_104\,
      P(0) => \arg__0_n_105\,
      PATTERNBDETECT => \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__0_UNDERFLOW_UNCONNECTED\
    );
\arg__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => B(0),
      I1 => arg_0(0),
      I2 => arg_0(1),
      O => \arg__0_i_4_n_0\
    );
\arg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \arg__0_1\(15),
      A(28) => \arg__0_1\(15),
      A(27) => \arg__0_1\(15),
      A(26) => \arg__0_1\(15),
      A(25) => \arg__0_1\(15),
      A(24) => \arg__0_1\(15),
      A(23) => \arg__0_1\(15),
      A(22) => \arg__0_1\(15),
      A(21) => \arg__0_1\(15),
      A(20) => \arg__0_1\(15),
      A(19) => \arg__0_1\(15),
      A(18) => \arg__0_1\(15),
      A(17) => \arg__0_1\(15),
      A(16) => \arg__0_1\(15),
      A(15 downto 0) => \arg__0_1\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(2),
      B(16) => B(2),
      B(15) => B(2),
      B(14) => B(2),
      B(13) => B(2),
      B(12) => B(2),
      B(11) => B(2),
      B(10) => B(2),
      B(9) => B(2),
      B(8) => B(2),
      B(7) => B(2),
      B(6) => \arg_i_1__1_n_0\,
      B(5) => arg_i_2_n_0,
      B(4) => B(1),
      B(3) => arg_i_2_n_0,
      B(2) => arg_i_2_n_0,
      B(1 downto 0) => B(1 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__1_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__1_n_82\,
      P(22) => \arg__1_n_83\,
      P(21) => \arg__1_n_84\,
      P(20) => \arg__1_n_85\,
      P(19) => \arg__1_n_86\,
      P(18) => \arg__1_n_87\,
      P(17) => \arg__1_n_88\,
      P(16) => \arg__1_n_89\,
      P(15) => \arg__1_n_90\,
      P(14) => \arg__1_n_91\,
      P(13) => \arg__1_n_92\,
      P(12) => \arg__1_n_93\,
      P(11) => \arg__1_n_94\,
      P(10) => \arg__1_n_95\,
      P(9) => \arg__1_n_96\,
      P(8) => \arg__1_n_97\,
      P(7) => \arg__1_n_98\,
      P(6) => \arg__1_n_99\,
      P(5) => p_0_in5_in,
      P(4) => \arg__1_n_101\,
      P(3) => \arg__1_n_102\,
      P(2) => \arg__1_n_103\,
      P(1) => \arg__1_n_104\,
      P(0) => \arg__1_n_105\,
      PATTERNBDETECT => \NLW_arg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__1_UNDERFLOW_UNCONNECTED\
    );
\arg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \arg__0_0\(2),
      B(16) => \arg__0_0\(2),
      B(15) => \arg__0_0\(2),
      B(14) => \arg__0_0\(2),
      B(13) => \arg__0_0\(2),
      B(12) => \arg__0_0\(2),
      B(11) => \arg__0_0\(2),
      B(10) => \arg__0_0\(2),
      B(9) => \arg__0_0\(2),
      B(8) => \arg__0_0\(2),
      B(7 downto 5) => \arg__0_0\(2 downto 0),
      B(4) => \arg__0_i_4_n_0\,
      B(3) => \arg__0_0\(0),
      B(2) => \arg__0_0\(0),
      B(1) => \arg__0_i_4_n_0\,
      B(0) => B(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__2_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__2_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__2_n_82\,
      P(22) => \arg__2_n_83\,
      P(21) => \arg__2_n_84\,
      P(20) => \arg__2_n_85\,
      P(19) => \arg__2_n_86\,
      P(18) => \arg__2_n_87\,
      P(17) => \arg__2_n_88\,
      P(16) => \arg__2_n_89\,
      P(15) => \arg__2_n_90\,
      P(14) => \arg__2_n_91\,
      P(13) => \arg__2_n_92\,
      P(12) => \arg__2_n_93\,
      P(11) => \arg__2_n_94\,
      P(10) => \arg__2_n_95\,
      P(9) => \arg__2_n_96\,
      P(8) => \arg__2_n_97\,
      P(7) => \arg__2_n_98\,
      P(6) => \arg__2_n_99\,
      P(5) => p_0_in1_in,
      P(4) => \arg__2_n_101\,
      P(3) => \arg__2_n_102\,
      P(2) => \arg__2_n_103\,
      P(1) => \arg__2_n_104\,
      P(0) => \arg__2_n_105\,
      PATTERNBDETECT => \NLW_arg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__2_UNDERFLOW_UNCONNECTED\
    );
\arg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => arg_0(1),
      I1 => arg_0(0),
      I2 => B(0),
      O => \arg_i_1__1_n_0\
    );
arg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B(0),
      I1 => arg_0(1),
      O => arg_i_2_n_0
    );
\data_out_ppF[0][11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(11),
      O => \data_out_ppF[0][11]_i_2__1_n_0\
    );
\data_out_ppF[0][11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(10),
      O => \data_out_ppF[0][11]_i_3__1_n_0\
    );
\data_out_ppF[0][11]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(9),
      O => \data_out_ppF[0][11]_i_4__1_n_0\
    );
\data_out_ppF[0][11]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(8),
      O => \data_out_ppF[0][11]_i_5__1_n_0\
    );
\data_out_ppF[0][11]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(11),
      I1 => \data_out_ppF_reg[0][15]\(11),
      I2 => halfway_ppF,
      I3 => Re_Re(11),
      O => \data_out_ppF[0][11]_i_6__1_n_0\
    );
\data_out_ppF[0][11]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(10),
      I1 => \data_out_ppF_reg[0][15]\(10),
      I2 => halfway_ppF,
      I3 => Re_Re(10),
      O => \data_out_ppF[0][11]_i_7__1_n_0\
    );
\data_out_ppF[0][11]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(9),
      I1 => \data_out_ppF_reg[0][15]\(9),
      I2 => halfway_ppF,
      I3 => Re_Re(9),
      O => \data_out_ppF[0][11]_i_8__1_n_0\
    );
\data_out_ppF[0][11]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(8),
      I1 => \data_out_ppF_reg[0][15]\(8),
      I2 => halfway_ppF,
      I3 => Re_Re(8),
      O => \data_out_ppF[0][11]_i_9__1_n_0\
    );
\data_out_ppF[0][15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(14),
      O => \data_out_ppF[0][15]_i_2__1_n_0\
    );
\data_out_ppF[0][15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(13),
      O => \data_out_ppF[0][15]_i_3__1_n_0\
    );
\data_out_ppF[0][15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(12),
      O => \data_out_ppF[0][15]_i_4__1_n_0\
    );
\data_out_ppF[0][15]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(15),
      I1 => \data_out_ppF_reg[0][15]\(15),
      I2 => halfway_ppF,
      I3 => Re_Re(15),
      O => \data_out_ppF[0][15]_i_5__1_n_0\
    );
\data_out_ppF[0][15]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(14),
      I1 => \data_out_ppF_reg[0][15]\(14),
      I2 => halfway_ppF,
      I3 => Re_Re(14),
      O => \data_out_ppF[0][15]_i_6__1_n_0\
    );
\data_out_ppF[0][15]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(13),
      I1 => \data_out_ppF_reg[0][15]\(13),
      I2 => halfway_ppF,
      I3 => Re_Re(13),
      O => \data_out_ppF[0][15]_i_7__1_n_0\
    );
\data_out_ppF[0][15]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(12),
      I1 => \data_out_ppF_reg[0][15]\(12),
      I2 => halfway_ppF,
      I3 => Re_Re(12),
      O => \data_out_ppF[0][15]_i_8__1_n_0\
    );
\data_out_ppF[0][3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(3),
      O => \data_out_ppF[0][3]_i_2__1_n_0\
    );
\data_out_ppF[0][3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(2),
      O => \data_out_ppF[0][3]_i_3__1_n_0\
    );
\data_out_ppF[0][3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(1),
      O => \data_out_ppF[0][3]_i_4__1_n_0\
    );
\data_out_ppF[0][3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(0),
      O => \data_out_ppF[0][3]_i_5__1_n_0\
    );
\data_out_ppF[0][3]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(3),
      I1 => \data_out_ppF_reg[0][15]\(3),
      I2 => halfway_ppF,
      I3 => Re_Re(3),
      O => \data_out_ppF[0][3]_i_6__1_n_0\
    );
\data_out_ppF[0][3]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(2),
      I1 => \data_out_ppF_reg[0][15]\(2),
      I2 => halfway_ppF,
      I3 => Re_Re(2),
      O => \data_out_ppF[0][3]_i_7__1_n_0\
    );
\data_out_ppF[0][3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(1),
      I1 => \data_out_ppF_reg[0][15]\(1),
      I2 => halfway_ppF,
      I3 => Re_Re(1),
      O => \data_out_ppF[0][3]_i_8__1_n_0\
    );
\data_out_ppF[0][3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(0),
      I1 => \data_out_ppF_reg[0][15]\(0),
      I2 => halfway_ppF,
      I3 => Re_Re(0),
      O => \data_out_ppF[0][3]_i_9__1_n_0\
    );
\data_out_ppF[0][7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(7),
      O => \data_out_ppF[0][7]_i_2__1_n_0\
    );
\data_out_ppF[0][7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(6),
      O => \data_out_ppF[0][7]_i_3__1_n_0\
    );
\data_out_ppF[0][7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(5),
      O => \data_out_ppF[0][7]_i_4__1_n_0\
    );
\data_out_ppF[0][7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(4),
      O => \data_out_ppF[0][7]_i_5__1_n_0\
    );
\data_out_ppF[0][7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(7),
      I1 => \data_out_ppF_reg[0][15]\(7),
      I2 => halfway_ppF,
      I3 => Re_Re(7),
      O => \data_out_ppF[0][7]_i_6__1_n_0\
    );
\data_out_ppF[0][7]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(6),
      I1 => \data_out_ppF_reg[0][15]\(6),
      I2 => halfway_ppF,
      I3 => Re_Re(6),
      O => \data_out_ppF[0][7]_i_7__1_n_0\
    );
\data_out_ppF[0][7]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(5),
      I1 => \data_out_ppF_reg[0][15]\(5),
      I2 => halfway_ppF,
      I3 => Re_Re(5),
      O => \data_out_ppF[0][7]_i_8__1_n_0\
    );
\data_out_ppF[0][7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(4),
      I1 => \data_out_ppF_reg[0][15]\(4),
      I2 => halfway_ppF,
      I3 => Re_Re(4),
      O => \data_out_ppF[0][7]_i_9__1_n_0\
    );
\data_out_ppF[1][11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(11),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_2__1_n_0\
    );
\data_out_ppF[1][11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(10),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_3__1_n_0\
    );
\data_out_ppF[1][11]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(9),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_4__1_n_0\
    );
\data_out_ppF[1][11]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(8),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_5__1_n_0\
    );
\data_out_ppF[1][11]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(11),
      I1 => \data_out_ppF_reg[1][15]\(11),
      I2 => halfway_ppF,
      I3 => Im_Re(11),
      O => \data_out_ppF[1][11]_i_6__1_n_0\
    );
\data_out_ppF[1][11]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(10),
      I1 => \data_out_ppF_reg[1][15]\(10),
      I2 => halfway_ppF,
      I3 => Im_Re(10),
      O => \data_out_ppF[1][11]_i_7__1_n_0\
    );
\data_out_ppF[1][11]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(9),
      I1 => \data_out_ppF_reg[1][15]\(9),
      I2 => halfway_ppF,
      I3 => Im_Re(9),
      O => \data_out_ppF[1][11]_i_8__1_n_0\
    );
\data_out_ppF[1][11]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(8),
      I1 => \data_out_ppF_reg[1][15]\(8),
      I2 => halfway_ppF,
      I3 => Im_Re(8),
      O => \data_out_ppF[1][11]_i_9__1_n_0\
    );
\data_out_ppF[1][15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(14),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_2__1_n_0\
    );
\data_out_ppF[1][15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(13),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_3__1_n_0\
    );
\data_out_ppF[1][15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(12),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_4__1_n_0\
    );
\data_out_ppF[1][15]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(15),
      I1 => \data_out_ppF_reg[1][15]\(15),
      I2 => halfway_ppF,
      I3 => Im_Re(15),
      O => \data_out_ppF[1][15]_i_5__1_n_0\
    );
\data_out_ppF[1][15]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(14),
      I1 => \data_out_ppF_reg[1][15]\(14),
      I2 => halfway_ppF,
      I3 => Im_Re(14),
      O => \data_out_ppF[1][15]_i_6__1_n_0\
    );
\data_out_ppF[1][15]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(13),
      I1 => \data_out_ppF_reg[1][15]\(13),
      I2 => halfway_ppF,
      I3 => Im_Re(13),
      O => \data_out_ppF[1][15]_i_7__1_n_0\
    );
\data_out_ppF[1][15]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(12),
      I1 => \data_out_ppF_reg[1][15]\(12),
      I2 => halfway_ppF,
      I3 => Im_Re(12),
      O => \data_out_ppF[1][15]_i_8__1_n_0\
    );
\data_out_ppF[1][3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(3),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_2__1_n_0\
    );
\data_out_ppF[1][3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(2),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_3__1_n_0\
    );
\data_out_ppF[1][3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(1),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_4__1_n_0\
    );
\data_out_ppF[1][3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(0),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_5__1_n_0\
    );
\data_out_ppF[1][3]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(3),
      I1 => \data_out_ppF_reg[1][15]\(3),
      I2 => halfway_ppF,
      I3 => Im_Re(3),
      O => \data_out_ppF[1][3]_i_6__1_n_0\
    );
\data_out_ppF[1][3]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(2),
      I1 => \data_out_ppF_reg[1][15]\(2),
      I2 => halfway_ppF,
      I3 => Im_Re(2),
      O => \data_out_ppF[1][3]_i_7__1_n_0\
    );
\data_out_ppF[1][3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(1),
      I1 => \data_out_ppF_reg[1][15]\(1),
      I2 => halfway_ppF,
      I3 => Im_Re(1),
      O => \data_out_ppF[1][3]_i_8__1_n_0\
    );
\data_out_ppF[1][3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(0),
      I1 => \data_out_ppF_reg[1][15]\(0),
      I2 => halfway_ppF,
      I3 => Im_Re(0),
      O => \data_out_ppF[1][3]_i_9__1_n_0\
    );
\data_out_ppF[1][7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(7),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_2__1_n_0\
    );
\data_out_ppF[1][7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(6),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_3__1_n_0\
    );
\data_out_ppF[1][7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(5),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_4__1_n_0\
    );
\data_out_ppF[1][7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(4),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_5__1_n_0\
    );
\data_out_ppF[1][7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(7),
      I1 => \data_out_ppF_reg[1][15]\(7),
      I2 => halfway_ppF,
      I3 => Im_Re(7),
      O => \data_out_ppF[1][7]_i_6__1_n_0\
    );
\data_out_ppF[1][7]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(6),
      I1 => \data_out_ppF_reg[1][15]\(6),
      I2 => halfway_ppF,
      I3 => Im_Re(6),
      O => \data_out_ppF[1][7]_i_7__1_n_0\
    );
\data_out_ppF[1][7]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(5),
      I1 => \data_out_ppF_reg[1][15]\(5),
      I2 => halfway_ppF,
      I3 => Im_Re(5),
      O => \data_out_ppF[1][7]_i_8__1_n_0\
    );
\data_out_ppF[1][7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(4),
      I1 => \data_out_ppF_reg[1][15]\(4),
      I2 => halfway_ppF,
      I3 => Im_Re(4),
      O => \data_out_ppF[1][7]_i_9__1_n_0\
    );
\data_out_ppF_reg[0][11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][7]_i_1__1_n_0\,
      CO(3) => \data_out_ppF_reg[0][11]_i_1__1_n_0\,
      CO(2) => \data_out_ppF_reg[0][11]_i_1__1_n_1\,
      CO(1) => \data_out_ppF_reg[0][11]_i_1__1_n_2\,
      CO(0) => \data_out_ppF_reg[0][11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[0][11]_i_2__1_n_0\,
      DI(2) => \data_out_ppF[0][11]_i_3__1_n_0\,
      DI(1) => \data_out_ppF[0][11]_i_4__1_n_0\,
      DI(0) => \data_out_ppF[0][11]_i_5__1_n_0\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \data_out_ppF[0][11]_i_6__1_n_0\,
      S(2) => \data_out_ppF[0][11]_i_7__1_n_0\,
      S(1) => \data_out_ppF[0][11]_i_8__1_n_0\,
      S(0) => \data_out_ppF[0][11]_i_9__1_n_0\
    );
\data_out_ppF_reg[0][15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][11]_i_1__1_n_0\,
      CO(3) => \NLW_data_out_ppF_reg[0][15]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \data_out_ppF_reg[0][15]_i_1__1_n_1\,
      CO(1) => \data_out_ppF_reg[0][15]_i_1__1_n_2\,
      CO(0) => \data_out_ppF_reg[0][15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_ppF[0][15]_i_2__1_n_0\,
      DI(1) => \data_out_ppF[0][15]_i_3__1_n_0\,
      DI(0) => \data_out_ppF[0][15]_i_4__1_n_0\,
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \data_out_ppF[0][15]_i_5__1_n_0\,
      S(2) => \data_out_ppF[0][15]_i_6__1_n_0\,
      S(1) => \data_out_ppF[0][15]_i_7__1_n_0\,
      S(0) => \data_out_ppF[0][15]_i_8__1_n_0\
    );
\data_out_ppF_reg[0][3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_ppF_reg[0][3]_i_1__1_n_0\,
      CO(2) => \data_out_ppF_reg[0][3]_i_1__1_n_1\,
      CO(1) => \data_out_ppF_reg[0][3]_i_1__1_n_2\,
      CO(0) => \data_out_ppF_reg[0][3]_i_1__1_n_3\,
      CYINIT => halfway_ppF,
      DI(3) => \data_out_ppF[0][3]_i_2__1_n_0\,
      DI(2) => \data_out_ppF[0][3]_i_3__1_n_0\,
      DI(1) => \data_out_ppF[0][3]_i_4__1_n_0\,
      DI(0) => \data_out_ppF[0][3]_i_5__1_n_0\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \data_out_ppF[0][3]_i_6__1_n_0\,
      S(2) => \data_out_ppF[0][3]_i_7__1_n_0\,
      S(1) => \data_out_ppF[0][3]_i_8__1_n_0\,
      S(0) => \data_out_ppF[0][3]_i_9__1_n_0\
    );
\data_out_ppF_reg[0][7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][3]_i_1__1_n_0\,
      CO(3) => \data_out_ppF_reg[0][7]_i_1__1_n_0\,
      CO(2) => \data_out_ppF_reg[0][7]_i_1__1_n_1\,
      CO(1) => \data_out_ppF_reg[0][7]_i_1__1_n_2\,
      CO(0) => \data_out_ppF_reg[0][7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[0][7]_i_2__1_n_0\,
      DI(2) => \data_out_ppF[0][7]_i_3__1_n_0\,
      DI(1) => \data_out_ppF[0][7]_i_4__1_n_0\,
      DI(0) => \data_out_ppF[0][7]_i_5__1_n_0\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \data_out_ppF[0][7]_i_6__1_n_0\,
      S(2) => \data_out_ppF[0][7]_i_7__1_n_0\,
      S(1) => \data_out_ppF[0][7]_i_8__1_n_0\,
      S(0) => \data_out_ppF[0][7]_i_9__1_n_0\
    );
\data_out_ppF_reg[1][11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][7]_i_1__1_n_0\,
      CO(3) => \data_out_ppF_reg[1][11]_i_1__1_n_0\,
      CO(2) => \data_out_ppF_reg[1][11]_i_1__1_n_1\,
      CO(1) => \data_out_ppF_reg[1][11]_i_1__1_n_2\,
      CO(0) => \data_out_ppF_reg[1][11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][11]_i_2__1_n_0\,
      DI(2) => \data_out_ppF[1][11]_i_3__1_n_0\,
      DI(1) => \data_out_ppF[1][11]_i_4__1_n_0\,
      DI(0) => \data_out_ppF[1][11]_i_5__1_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(11 downto 8),
      S(3) => \data_out_ppF[1][11]_i_6__1_n_0\,
      S(2) => \data_out_ppF[1][11]_i_7__1_n_0\,
      S(1) => \data_out_ppF[1][11]_i_8__1_n_0\,
      S(0) => \data_out_ppF[1][11]_i_9__1_n_0\
    );
\data_out_ppF_reg[1][15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][11]_i_1__1_n_0\,
      CO(3) => \NLW_data_out_ppF_reg[1][15]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \data_out_ppF_reg[1][15]_i_1__1_n_1\,
      CO(1) => \data_out_ppF_reg[1][15]_i_1__1_n_2\,
      CO(0) => \data_out_ppF_reg[1][15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_ppF[1][15]_i_2__1_n_0\,
      DI(1) => \data_out_ppF[1][15]_i_3__1_n_0\,
      DI(0) => \data_out_ppF[1][15]_i_4__1_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(15 downto 12),
      S(3) => \data_out_ppF[1][15]_i_5__1_n_0\,
      S(2) => \data_out_ppF[1][15]_i_6__1_n_0\,
      S(1) => \data_out_ppF[1][15]_i_7__1_n_0\,
      S(0) => \data_out_ppF[1][15]_i_8__1_n_0\
    );
\data_out_ppF_reg[1][3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_ppF_reg[1][3]_i_1__1_n_0\,
      CO(2) => \data_out_ppF_reg[1][3]_i_1__1_n_1\,
      CO(1) => \data_out_ppF_reg[1][3]_i_1__1_n_2\,
      CO(0) => \data_out_ppF_reg[1][3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][3]_i_2__1_n_0\,
      DI(2) => \data_out_ppF[1][3]_i_3__1_n_0\,
      DI(1) => \data_out_ppF[1][3]_i_4__1_n_0\,
      DI(0) => \data_out_ppF[1][3]_i_5__1_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(3 downto 0),
      S(3) => \data_out_ppF[1][3]_i_6__1_n_0\,
      S(2) => \data_out_ppF[1][3]_i_7__1_n_0\,
      S(1) => \data_out_ppF[1][3]_i_8__1_n_0\,
      S(0) => \data_out_ppF[1][3]_i_9__1_n_0\
    );
\data_out_ppF_reg[1][7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][3]_i_1__1_n_0\,
      CO(3) => \data_out_ppF_reg[1][7]_i_1__1_n_0\,
      CO(2) => \data_out_ppF_reg[1][7]_i_1__1_n_1\,
      CO(1) => \data_out_ppF_reg[1][7]_i_1__1_n_2\,
      CO(0) => \data_out_ppF_reg[1][7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][7]_i_2__1_n_0\,
      DI(2) => \data_out_ppF[1][7]_i_3__1_n_0\,
      DI(1) => \data_out_ppF[1][7]_i_4__1_n_0\,
      DI(0) => \data_out_ppF[1][7]_i_5__1_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(7 downto 4),
      S(3) => \data_out_ppF[1][7]_i_6__1_n_0\,
      S(2) => \data_out_ppF[1][7]_i_7__1_n_0\,
      S(1) => \data_out_ppF[1][7]_i_8__1_n_0\,
      S(0) => \data_out_ppF[1][7]_i_9__1_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_91\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_91\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_91\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_1__7_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_92\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_92\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_92\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_93\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_93\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_93\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_94\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_4__5_n_0\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_94\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_94\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_4__7_n_0\
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_87\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_1__5_n_0\
    );
\i__carry__1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_87\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_1__6_n_0\
    );
\i__carry__1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_87\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_1__7_n_0\
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_88\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_2__5_n_0\
    );
\i__carry__1_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_88\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_2__6_n_0\
    );
\i__carry__1_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_88\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_2__7_n_0\
    );
\i__carry__1_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_89\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_3__5_n_0\
    );
\i__carry__1_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_89\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_3__6_n_0\
    );
\i__carry__1_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_89\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_3__7_n_0\
    );
\i__carry__1_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_90\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_4__5_n_0\
    );
\i__carry__1_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_90\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_4__6_n_0\
    );
\i__carry__1_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_90\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_4__7_n_0\
    );
\i__carry__2_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__2_n_82\,
      O => p_1_in4_in
    );
\i__carry__2_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__0_n_82\,
      O => p_1_in7_in
    );
\i__carry__2_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__1_n_82\,
      O => p_1_in1_in
    );
\i__carry__2_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_85\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_2__5_n_0\
    );
\i__carry__2_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_85\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__2_i_2__6_n_0\
    );
\i__carry__2_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_85\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__2_i_2__7_n_0\
    );
\i__carry__2_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_86\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_3__5_n_0\
    );
\i__carry__2_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_86\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__2_i_3__6_n_0\
    );
\i__carry__2_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_86\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__2_i_3__7_n_0\
    );
\i__carry_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_1__14_n_0\
    );
\i__carry_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_99\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_1__15_n_0\
    );
\i__carry_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_99\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_1__16_n_0\
    );
\i__carry_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_95\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_2__14_n_0\
    );
\i__carry_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_95\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_2__15_n_0\
    );
\i__carry_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_95\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_2__16_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_96\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_96\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_96\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_97\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_4__14_n_0\
    );
\i__carry_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_97\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_4__15_n_0\
    );
\i__carry_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_97\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_4__16_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_98\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_98\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_98\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_5__7_n_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \plusOp_carry_i_1__1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => \plusOp_carry_i_2__1_n_0\,
      S(2) => \plusOp_carry_i_3__1_n_0\,
      S(1) => \plusOp_carry_i_4__1_n_0\,
      S(0) => \plusOp_carry_i_5__1_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => \plusOp_carry__0_i_1__1_n_0\,
      S(2) => \plusOp_carry__0_i_2__1_n_0\,
      S(1) => \plusOp_carry__0_i_3__1_n_0\,
      S(0) => \plusOp_carry__0_i_4__1_n_0\
    );
\plusOp_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_91,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_1__1_n_0\
    );
\plusOp_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_92,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_2__1_n_0\
    );
\plusOp_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_93,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_3__1_n_0\
    );
\plusOp_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_94,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_4__1_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => \plusOp_carry__1_i_1__1_n_0\,
      S(2) => \plusOp_carry__1_i_2__1_n_0\,
      S(1) => \plusOp_carry__1_i_3__1_n_0\,
      S(0) => \plusOp_carry__1_i_4__1_n_0\
    );
\plusOp_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_87,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_1__1_n_0\
    );
\plusOp_carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_88,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_2__1_n_0\
    );
\plusOp_carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_89,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_3__1_n_0\
    );
\plusOp_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_90,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_4__1_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in,
      S(1) => \plusOp_carry__2_i_2__1_n_0\,
      S(0) => \plusOp_carry__2_i_3__1_n_0\
    );
\plusOp_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_in,
      O => p_1_in
    );
\plusOp_carry__2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_85,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__2_i_2__1_n_0\
    );
\plusOp_carry__2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_86,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__2_i_3__1_n_0\
    );
\plusOp_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_99,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_1__1_n_0\
    );
\plusOp_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_95,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_2__1_n_0\
    );
\plusOp_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_96,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_3__1_n_0\
    );
\plusOp_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_97,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_4__1_n_0\
    );
\plusOp_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_98,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_5__1_n_0\
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => \i__carry_i_1__14_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_2__14_n_0\,
      S(2) => \i__carry_i_3__5_n_0\,
      S(1) => \i__carry_i_4__14_n_0\,
      S(0) => \i__carry_i_5__5_n_0\
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__5_n_0\,
      S(2) => \i__carry__0_i_2__5_n_0\,
      S(1) => \i__carry__0_i_3__5_n_0\,
      S(0) => \i__carry__0_i_4__5_n_0\
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__5_n_0\,
      S(2) => \i__carry__1_i_2__5_n_0\,
      S(1) => \i__carry__1_i_3__5_n_0\,
      S(0) => \i__carry__1_i_4__5_n_0\
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in6_in,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in7_in,
      S(1) => \i__carry__2_i_2__5_n_0\,
      S(0) => \i__carry__2_i_3__5_n_0\
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => \i__carry_i_1__15_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry_n_4\,
      O(2) => \plusOp_inferred__1/i__carry_n_5\,
      O(1) => \plusOp_inferred__1/i__carry_n_6\,
      O(0) => \plusOp_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_2__15_n_0\,
      S(2) => \i__carry_i_3__6_n_0\,
      S(1) => \i__carry_i_4__15_n_0\,
      S(0) => \i__carry_i_5__6_n_0\
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__6_n_0\,
      S(2) => \i__carry__0_i_2__6_n_0\,
      S(1) => \i__carry__0_i_3__6_n_0\,
      S(0) => \i__carry__0_i_4__6_n_0\
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__6_n_0\,
      S(2) => \i__carry__1_i_2__6_n_0\,
      S(1) => \i__carry__1_i_3__6_n_0\,
      S(0) => \i__carry__1_i_4__6_n_0\
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in0_in,
      O(1) => \plusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in1_in,
      S(1) => \i__carry__2_i_2__6_n_0\,
      S(0) => \i__carry__2_i_3__6_n_0\
    );
\plusOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__2/i__carry_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry_n_3\,
      CYINIT => \i__carry_i_1__16_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry_n_4\,
      O(2) => \plusOp_inferred__2/i__carry_n_5\,
      O(1) => \plusOp_inferred__2/i__carry_n_6\,
      O(0) => \plusOp_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_2__16_n_0\,
      S(2) => \i__carry_i_3__7_n_0\,
      S(1) => \i__carry_i_4__16_n_0\,
      S(0) => \i__carry_i_5__7_n_0\
    );
\plusOp_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__2/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__2/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__7_n_0\,
      S(2) => \i__carry__0_i_2__7_n_0\,
      S(1) => \i__carry__0_i_3__7_n_0\,
      S(0) => \i__carry__0_i_4__7_n_0\
    );
\plusOp_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__2/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__2/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__7_n_0\,
      S(2) => \i__carry__1_i_2__7_n_0\,
      S(1) => \i__carry__1_i_3__7_n_0\,
      S(0) => \i__carry__1_i_4__7_n_0\
    );
\plusOp_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__2/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in3_in,
      O(1) => \plusOp_inferred__2/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in4_in,
      S(1) => \i__carry__2_i_2__7_n_0\,
      S(0) => \i__carry__2_i_3__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Re_Im_reg[8]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \arg__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \arg__0_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    arg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    halfway_ppF : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \data_out_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5 : entity is "Rotator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5 is
  signal Im_Im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Im_Im[-6]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Im[-6]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Im[-6]_i_4__0_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_5__0_n_0\ : STD_LOGIC;
  signal Im_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Im_Re[-1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_4__0_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_5__0_n_0\ : STD_LOGIC;
  signal Re_Im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Re_Im[-1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_3__0_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_4__0_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_5__0_n_0\ : STD_LOGIC;
  signal Re_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Re_Re[-1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_3__0_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_4__0_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \arg__0_n_101\ : STD_LOGIC;
  signal \arg__0_n_102\ : STD_LOGIC;
  signal \arg__0_n_103\ : STD_LOGIC;
  signal \arg__0_n_104\ : STD_LOGIC;
  signal \arg__0_n_105\ : STD_LOGIC;
  signal \arg__0_n_82\ : STD_LOGIC;
  signal \arg__0_n_83\ : STD_LOGIC;
  signal \arg__0_n_84\ : STD_LOGIC;
  signal \arg__0_n_85\ : STD_LOGIC;
  signal \arg__0_n_86\ : STD_LOGIC;
  signal \arg__0_n_87\ : STD_LOGIC;
  signal \arg__0_n_88\ : STD_LOGIC;
  signal \arg__0_n_89\ : STD_LOGIC;
  signal \arg__0_n_90\ : STD_LOGIC;
  signal \arg__0_n_91\ : STD_LOGIC;
  signal \arg__0_n_92\ : STD_LOGIC;
  signal \arg__0_n_93\ : STD_LOGIC;
  signal \arg__0_n_94\ : STD_LOGIC;
  signal \arg__0_n_95\ : STD_LOGIC;
  signal \arg__0_n_96\ : STD_LOGIC;
  signal \arg__0_n_97\ : STD_LOGIC;
  signal \arg__0_n_98\ : STD_LOGIC;
  signal \arg__0_n_99\ : STD_LOGIC;
  signal \arg__1_n_101\ : STD_LOGIC;
  signal \arg__1_n_102\ : STD_LOGIC;
  signal \arg__1_n_103\ : STD_LOGIC;
  signal \arg__1_n_104\ : STD_LOGIC;
  signal \arg__1_n_105\ : STD_LOGIC;
  signal \arg__1_n_82\ : STD_LOGIC;
  signal \arg__1_n_83\ : STD_LOGIC;
  signal \arg__1_n_84\ : STD_LOGIC;
  signal \arg__1_n_85\ : STD_LOGIC;
  signal \arg__1_n_86\ : STD_LOGIC;
  signal \arg__1_n_87\ : STD_LOGIC;
  signal \arg__1_n_88\ : STD_LOGIC;
  signal \arg__1_n_89\ : STD_LOGIC;
  signal \arg__1_n_90\ : STD_LOGIC;
  signal \arg__1_n_91\ : STD_LOGIC;
  signal \arg__1_n_92\ : STD_LOGIC;
  signal \arg__1_n_93\ : STD_LOGIC;
  signal \arg__1_n_94\ : STD_LOGIC;
  signal \arg__1_n_95\ : STD_LOGIC;
  signal \arg__1_n_96\ : STD_LOGIC;
  signal \arg__1_n_97\ : STD_LOGIC;
  signal \arg__1_n_98\ : STD_LOGIC;
  signal \arg__1_n_99\ : STD_LOGIC;
  signal \arg__2_n_101\ : STD_LOGIC;
  signal \arg__2_n_102\ : STD_LOGIC;
  signal \arg__2_n_103\ : STD_LOGIC;
  signal \arg__2_n_104\ : STD_LOGIC;
  signal \arg__2_n_105\ : STD_LOGIC;
  signal \arg__2_n_82\ : STD_LOGIC;
  signal \arg__2_n_83\ : STD_LOGIC;
  signal \arg__2_n_84\ : STD_LOGIC;
  signal \arg__2_n_85\ : STD_LOGIC;
  signal \arg__2_n_86\ : STD_LOGIC;
  signal \arg__2_n_87\ : STD_LOGIC;
  signal \arg__2_n_88\ : STD_LOGIC;
  signal \arg__2_n_89\ : STD_LOGIC;
  signal \arg__2_n_90\ : STD_LOGIC;
  signal \arg__2_n_91\ : STD_LOGIC;
  signal \arg__2_n_92\ : STD_LOGIC;
  signal \arg__2_n_93\ : STD_LOGIC;
  signal \arg__2_n_94\ : STD_LOGIC;
  signal \arg__2_n_95\ : STD_LOGIC;
  signal \arg__2_n_96\ : STD_LOGIC;
  signal \arg__2_n_97\ : STD_LOGIC;
  signal \arg__2_n_98\ : STD_LOGIC;
  signal \arg__2_n_99\ : STD_LOGIC;
  signal \arg__3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \arg_i_1__0_n_0\ : STD_LOGIC;
  signal arg_n_101 : STD_LOGIC;
  signal arg_n_102 : STD_LOGIC;
  signal arg_n_103 : STD_LOGIC;
  signal arg_n_104 : STD_LOGIC;
  signal arg_n_105 : STD_LOGIC;
  signal arg_n_85 : STD_LOGIC;
  signal arg_n_86 : STD_LOGIC;
  signal arg_n_87 : STD_LOGIC;
  signal arg_n_88 : STD_LOGIC;
  signal arg_n_89 : STD_LOGIC;
  signal arg_n_90 : STD_LOGIC;
  signal arg_n_91 : STD_LOGIC;
  signal arg_n_92 : STD_LOGIC;
  signal arg_n_93 : STD_LOGIC;
  signal arg_n_94 : STD_LOGIC;
  signal arg_n_95 : STD_LOGIC;
  signal arg_n_96 : STD_LOGIC;
  signal arg_n_97 : STD_LOGIC;
  signal arg_n_98 : STD_LOGIC;
  signal arg_n_99 : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_7__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_9__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_7__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_9__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \plusOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal resize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal to_sulv : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_arg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_arg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_data_out_ppF_reg[0][15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_ppF_reg[1][15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Im_Im[-6]_i_4__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Im_Im[8]_i_5__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Im_Re[-6]_i_4__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Im_Re[8]_i_5__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Re_Im[-6]_i_4__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Re_Im[8]_i_5__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Re_Re[-6]_i_4__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Re_Re[8]_i_5__0\ : label is "soft_lutpair39";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of arg : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__2\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
\Im_Im[-1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__0_n_7\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_94,
      O => resize(5)
    );
\Im_Im[-2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => plusOp_carry_n_4,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_95,
      O => resize(4)
    );
\Im_Im[-3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => plusOp_carry_n_5,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_96,
      O => resize(3)
    );
\Im_Im[-4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => plusOp_carry_n_6,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_97,
      O => resize(2)
    );
\Im_Im[-5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => plusOp_carry_n_7,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_98,
      O => resize(1)
    );
\Im_Im[-6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => \plusOp_carry__2_n_5\,
      I1 => p_3_in,
      I2 => arg_n_99,
      I3 => \Im_Im[-6]_i_2__0_n_0\,
      I4 => \Im_Im[-6]_i_3__0_n_0\,
      I5 => \Im_Im[-6]_i_4__0_n_0\,
      O => resize(0)
    );
\Im_Im[-6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => \plusOp_carry__2_n_5\,
      I4 => \arg__3\(5),
      O => \Im_Im[-6]_i_2__0_n_0\
    );
\Im_Im[-6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => arg_n_105,
      I1 => arg_n_102,
      I2 => arg_n_101,
      I3 => arg_n_103,
      I4 => arg_n_104,
      O => \Im_Im[-6]_i_3__0_n_0\
    );
\Im_Im[-6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => arg_n_99,
      I1 => \arg__3\(5),
      I2 => p_3_in,
      I3 => to_sulv(0),
      I4 => to_sulv(1),
      O => \Im_Im[-6]_i_4__0_n_0\
    );
\Im_Im[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__0_n_6\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_93,
      O => resize(6)
    );
\Im_Im[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__0_n_5\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_92,
      O => resize(7)
    );
\Im_Im[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__0_n_4\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_91,
      O => resize(8)
    );
\Im_Im[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__1_n_7\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_90,
      O => resize(9)
    );
\Im_Im[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_89,
      O => resize(10)
    );
\Im_Im[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__1_n_5\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_88,
      O => resize(11)
    );
\Im_Im[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__1_n_4\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_87,
      O => resize(12)
    );
\Im_Im[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__2_n_7\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_86,
      O => resize(13)
    );
\Im_Im[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2__0_n_0\,
      I1 => \Im_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_carry__2_n_6\,
      I3 => \Im_Im[8]_i_4__0_n_0\,
      I4 => \Im_Im[8]_i_5__0_n_0\,
      I5 => arg_n_85,
      O => resize(14)
    );
\Im_Im[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => to_sulv(0),
      I1 => to_sulv(1),
      I2 => \arg__3\(5),
      I3 => \plusOp_carry__2_n_5\,
      I4 => \Im_Im[8]_i_6__0_n_0\,
      I5 => p_3_in,
      O => \Im_Im[8]_i_2__0_n_0\
    );
\Im_Im[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => \arg__3\(5),
      I1 => \plusOp_carry__2_n_5\,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      I4 => p_3_in,
      I5 => \Im_Im[8]_i_6__0_n_0\,
      O => \Im_Im[8]_i_3__0_n_0\
    );
\Im_Im[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Im_Im[8]_i_7__0_n_0\,
      I1 => \arg__3\(5),
      O => \Im_Im[8]_i_4__0_n_0\
    );
\Im_Im[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => to_sulv(1),
      I1 => to_sulv(0),
      I2 => p_3_in,
      O => \Im_Im[8]_i_5__0_n_0\
    );
\Im_Im[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => arg_n_104,
      I1 => arg_n_103,
      I2 => arg_n_101,
      I3 => arg_n_102,
      I4 => arg_n_105,
      I5 => arg_n_99,
      O => \Im_Im[8]_i_6__0_n_0\
    );
\Im_Im[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => arg_n_103,
      I1 => arg_n_102,
      I2 => arg_n_105,
      I3 => arg_n_104,
      I4 => arg_n_99,
      I5 => arg_n_101,
      O => \Im_Im[8]_i_7__0_n_0\
    );
\Im_Im[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Im_Im[9]_i_2__0_n_0\,
      I1 => \Im_Im[9]_i_3__0_n_0\,
      I2 => \Im_Im[9]_i_4__0_n_0\,
      I3 => \Im_Im[9]_i_5__0_n_0\,
      O => resize(15)
    );
\Im_Im[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => \plusOp_carry__1_n_7\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \plusOp_carry__0_n_4\,
      I4 => p_3_in,
      I5 => \plusOp_carry__0_n_5\,
      O => \Im_Im[9]_i_2__0_n_0\
    );
\Im_Im[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => plusOp_carry_n_4,
      I2 => \plusOp_carry__0_n_7\,
      I3 => plusOp_carry_n_5,
      I4 => p_3_in,
      I5 => plusOp_carry_n_6,
      O => \Im_Im[9]_i_3__0_n_0\
    );
\Im_Im[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_carry__2_n_0\,
      I1 => to_sulv(0),
      I2 => to_sulv(1),
      I3 => p_3_in,
      I4 => arg_n_99,
      I5 => \arg__3\(5),
      O => \Im_Im[9]_i_4__0_n_0\
    );
\Im_Im[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => \plusOp_carry__2_n_6\,
      I2 => \plusOp_carry__2_n_5\,
      I3 => \plusOp_carry__2_n_7\,
      I4 => p_3_in,
      I5 => \plusOp_carry__1_n_4\,
      O => \Im_Im[9]_i_5__0_n_0\
    );
\Im_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(5),
      Q => Im_Im(5)
    );
\Im_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(4),
      Q => Im_Im(4)
    );
\Im_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(3),
      Q => Im_Im(3)
    );
\Im_Im_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(2),
      Q => Im_Im(2)
    );
\Im_Im_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(1),
      Q => Im_Im(1)
    );
\Im_Im_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(0),
      Q => Im_Im(0)
    );
\Im_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(6),
      Q => Im_Im(6)
    );
\Im_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(7),
      Q => Im_Im(7)
    );
\Im_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(8),
      Q => Im_Im(8)
    );
\Im_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(9),
      Q => Im_Im(9)
    );
\Im_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(10),
      Q => Im_Im(10)
    );
\Im_Im_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(11),
      Q => Im_Im(11)
    );
\Im_Im_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(12),
      Q => Im_Im(12)
    );
\Im_Im_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(13),
      Q => Im_Im(13)
    );
\Im_Im_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(14),
      Q => Im_Im(14)
    );
\Im_Im_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(15),
      Q => Im_Im(15)
    );
\Im_Re[-1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_7\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_94\,
      O => \Im_Re[-1]_i_1__0_n_0\
    );
\Im_Re[-2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_4\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_95\,
      O => \Im_Re[-2]_i_1__0_n_0\
    );
\Im_Re[-3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_5\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_96\,
      O => \Im_Re[-3]_i_1__0_n_0\
    );
\Im_Re[-4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_6\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_97\,
      O => \Im_Re[-4]_i_1__0_n_0\
    );
\Im_Re[-5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_7\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_98\,
      O => \Im_Re[-5]_i_1__0_n_0\
    );
\Im_Re[-6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_99\,
      I3 => \Im_Re[-6]_i_2__0_n_0\,
      I4 => \Im_Re[-6]_i_3__0_n_0\,
      I5 => \Im_Re[-6]_i_4__0_n_0\,
      O => \Im_Re[-6]_i_1__0_n_0\
    );
\Im_Re[-6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__2_n_82\,
      I1 => \arg__2_n_83\,
      I2 => \arg__2_n_84\,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \Im_Re[-6]_i_2__0_n_0\
    );
\Im_Re[-6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__2_n_105\,
      I1 => \arg__2_n_102\,
      I2 => \arg__2_n_101\,
      I3 => \arg__2_n_103\,
      I4 => \arg__2_n_104\,
      O => \Im_Re[-6]_i_3__0_n_0\
    );
\Im_Re[-6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__2_n_99\,
      I1 => p_0_in1_in,
      I2 => \arg__2_n_82\,
      I3 => \arg__2_n_84\,
      I4 => \arg__2_n_83\,
      O => \Im_Re[-6]_i_4__0_n_0\
    );
\Im_Re[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_6\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_93\,
      O => \Im_Re[0]_i_1__0_n_0\
    );
\Im_Re[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_5\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_92\,
      O => \Im_Re[1]_i_1__0_n_0\
    );
\Im_Re[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_4\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_91\,
      O => \Im_Re[2]_i_1__0_n_0\
    );
\Im_Re[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_7\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_90\,
      O => \Im_Re[3]_i_1__0_n_0\
    );
\Im_Re[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_6\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_89\,
      O => \Im_Re[4]_i_1__0_n_0\
    );
\Im_Re[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_5\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_88\,
      O => \Im_Re[5]_i_1__0_n_0\
    );
\Im_Re[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_4\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_87\,
      O => \Im_Re[6]_i_1__0_n_0\
    );
\Im_Re[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__2_n_7\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_86\,
      O => \Im_Re[7]_i_1__0_n_0\
    );
\Im_Re[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2__0_n_0\,
      I1 => \Im_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__2/i__carry__2_n_6\,
      I3 => \Im_Re[8]_i_4__0_n_0\,
      I4 => \Im_Re[8]_i_5__0_n_0\,
      I5 => \arg__2_n_85\,
      O => \Im_Re[8]_i_1__0_n_0\
    );
\Im_Re[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__2_n_84\,
      I1 => \arg__2_n_83\,
      I2 => p_0_in1_in,
      I3 => p_0_in3_in,
      I4 => \Im_Re[8]_i_6__0_n_0\,
      I5 => \arg__2_n_82\,
      O => \Im_Re[8]_i_2__0_n_0\
    );
\Im_Re[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      I4 => \arg__2_n_82\,
      I5 => \Im_Re[8]_i_6__0_n_0\,
      O => \Im_Re[8]_i_3__0_n_0\
    );
\Im_Re[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Im_Re[8]_i_7__0_n_0\,
      I1 => p_0_in1_in,
      O => \Im_Re[8]_i_4__0_n_0\
    );
\Im_Re[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__2_n_83\,
      I1 => \arg__2_n_84\,
      I2 => \arg__2_n_82\,
      O => \Im_Re[8]_i_5__0_n_0\
    );
\Im_Re[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__2_n_104\,
      I1 => \arg__2_n_103\,
      I2 => \arg__2_n_101\,
      I3 => \arg__2_n_102\,
      I4 => \arg__2_n_105\,
      I5 => \arg__2_n_99\,
      O => \Im_Re[8]_i_6__0_n_0\
    );
\Im_Re[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__2_n_103\,
      I1 => \arg__2_n_102\,
      I2 => \arg__2_n_105\,
      I3 => \arg__2_n_104\,
      I4 => \arg__2_n_99\,
      I5 => \arg__2_n_101\,
      O => \Im_Re[8]_i_7__0_n_0\
    );
\Im_Re[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Im_Re[9]_i_2__0_n_0\,
      I1 => \Im_Re[9]_i_3__0_n_0\,
      I2 => \Im_Re[9]_i_4__0_n_0\,
      I3 => \Im_Re[9]_i_5__0_n_0\,
      O => \Im_Re[9]_i_1__0_n_0\
    );
\Im_Re[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__0_n_6\,
      I1 => \plusOp_inferred__2/i__carry__1_n_7\,
      I2 => \plusOp_inferred__2/i__carry__1_n_6\,
      I3 => \plusOp_inferred__2/i__carry__0_n_4\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry__0_n_5\,
      O => \Im_Re[9]_i_2__0_n_0\
    );
\Im_Re[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry_n_7\,
      I1 => \plusOp_inferred__2/i__carry_n_4\,
      I2 => \plusOp_inferred__2/i__carry__0_n_7\,
      I3 => \plusOp_inferred__2/i__carry_n_5\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry_n_6\,
      O => \Im_Re[9]_i_3__0_n_0\
    );
\Im_Re[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__2_n_0\,
      I1 => \arg__2_n_84\,
      I2 => \arg__2_n_83\,
      I3 => \arg__2_n_82\,
      I4 => \arg__2_n_99\,
      I5 => p_0_in1_in,
      O => \Im_Re[9]_i_4__0_n_0\
    );
\Im_Re[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__1_n_5\,
      I1 => \plusOp_inferred__2/i__carry__2_n_6\,
      I2 => p_0_in3_in,
      I3 => \plusOp_inferred__2/i__carry__2_n_7\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry__1_n_4\,
      O => \Im_Re[9]_i_5__0_n_0\
    );
\Im_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-1]_i_1__0_n_0\,
      Q => Im_Re(5)
    );
\Im_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-2]_i_1__0_n_0\,
      Q => Im_Re(4)
    );
\Im_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-3]_i_1__0_n_0\,
      Q => Im_Re(3)
    );
\Im_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-4]_i_1__0_n_0\,
      Q => Im_Re(2)
    );
\Im_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-5]_i_1__0_n_0\,
      Q => Im_Re(1)
    );
\Im_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-6]_i_1__0_n_0\,
      Q => Im_Re(0)
    );
\Im_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[0]_i_1__0_n_0\,
      Q => Im_Re(6)
    );
\Im_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[1]_i_1__0_n_0\,
      Q => Im_Re(7)
    );
\Im_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[2]_i_1__0_n_0\,
      Q => Im_Re(8)
    );
\Im_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[3]_i_1__0_n_0\,
      Q => Im_Re(9)
    );
\Im_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[4]_i_1__0_n_0\,
      Q => Im_Re(10)
    );
\Im_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[5]_i_1__0_n_0\,
      Q => Im_Re(11)
    );
\Im_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[6]_i_1__0_n_0\,
      Q => Im_Re(12)
    );
\Im_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[7]_i_1__0_n_0\,
      Q => Im_Re(13)
    );
\Im_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[8]_i_1__0_n_0\,
      Q => Im_Re(14)
    );
\Im_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[9]_i_1__0_n_0\,
      Q => Im_Re(15)
    );
\Re_Im[-1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_94\,
      O => \Re_Im[-1]_i_1__0_n_0\
    );
\Re_Im[-2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_4\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_95\,
      O => \Re_Im[-2]_i_1__0_n_0\
    );
\Re_Im[-3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_5\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_96\,
      O => \Re_Im[-3]_i_1__0_n_0\
    );
\Re_Im[-4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_6\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_97\,
      O => \Re_Im[-4]_i_1__0_n_0\
    );
\Re_Im[-5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_7\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_98\,
      O => \Re_Im[-5]_i_1__0_n_0\
    );
\Re_Im[-6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_99\,
      I3 => \Re_Im[-6]_i_2__0_n_0\,
      I4 => \Re_Im[-6]_i_3__0_n_0\,
      I5 => \Re_Im[-6]_i_4__0_n_0\,
      O => \Re_Im[-6]_i_1__0_n_0\
    );
\Re_Im[-6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__1_n_82\,
      I1 => \arg__1_n_83\,
      I2 => \arg__1_n_84\,
      I3 => p_0_in0_in,
      I4 => p_0_in5_in,
      O => \Re_Im[-6]_i_2__0_n_0\
    );
\Re_Im[-6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__1_n_105\,
      I1 => \arg__1_n_102\,
      I2 => \arg__1_n_101\,
      I3 => \arg__1_n_103\,
      I4 => \arg__1_n_104\,
      O => \Re_Im[-6]_i_3__0_n_0\
    );
\Re_Im[-6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__1_n_99\,
      I1 => p_0_in5_in,
      I2 => \arg__1_n_82\,
      I3 => \arg__1_n_84\,
      I4 => \arg__1_n_83\,
      O => \Re_Im[-6]_i_4__0_n_0\
    );
\Re_Im[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_6\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_93\,
      O => \Re_Im[0]_i_1__0_n_0\
    );
\Re_Im[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_5\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_92\,
      O => \Re_Im[1]_i_1__0_n_0\
    );
\Re_Im[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_4\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_91\,
      O => \Re_Im[2]_i_1__0_n_0\
    );
\Re_Im[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_7\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_90\,
      O => \Re_Im[3]_i_1__0_n_0\
    );
\Re_Im[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_89\,
      O => \Re_Im[4]_i_1__0_n_0\
    );
\Re_Im[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_5\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_88\,
      O => \Re_Im[5]_i_1__0_n_0\
    );
\Re_Im[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_4\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_87\,
      O => \Re_Im[6]_i_1__0_n_0\
    );
\Re_Im[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__2_n_7\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_86\,
      O => \Re_Im[7]_i_1__0_n_0\
    );
\Re_Im[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2__0_n_0\,
      I1 => \Re_Im[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__1/i__carry__2_n_6\,
      I3 => \Re_Im[8]_i_4__0_n_0\,
      I4 => \Re_Im[8]_i_5__0_n_0\,
      I5 => \arg__1_n_85\,
      O => \Re_Im[8]_i_1__0_n_0\
    );
\Re_Im[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__1_n_84\,
      I1 => \arg__1_n_83\,
      I2 => p_0_in5_in,
      I3 => p_0_in0_in,
      I4 => \Re_Im[8]_i_6__0_n_0\,
      I5 => \arg__1_n_82\,
      O => \Re_Im[8]_i_2__0_n_0\
    );
\Re_Im[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in0_in,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      I4 => \arg__1_n_82\,
      I5 => \Re_Im[8]_i_6__0_n_0\,
      O => \Re_Im[8]_i_3__0_n_0\
    );
\Re_Im[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Re_Im[8]_i_7__0_n_0\,
      I1 => p_0_in5_in,
      O => \Re_Im[8]_i_4__0_n_0\
    );
\Re_Im[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__1_n_83\,
      I1 => \arg__1_n_84\,
      I2 => \arg__1_n_82\,
      O => \Re_Im[8]_i_5__0_n_0\
    );
\Re_Im[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__1_n_104\,
      I1 => \arg__1_n_103\,
      I2 => \arg__1_n_101\,
      I3 => \arg__1_n_102\,
      I4 => \arg__1_n_105\,
      I5 => \arg__1_n_99\,
      O => \Re_Im[8]_i_6__0_n_0\
    );
\Re_Im[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__1_n_103\,
      I1 => \arg__1_n_102\,
      I2 => \arg__1_n_105\,
      I3 => \arg__1_n_104\,
      I4 => \arg__1_n_99\,
      I5 => \arg__1_n_101\,
      O => \Re_Im[8]_i_7__0_n_0\
    );
\Re_Im[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Re_Im[9]_i_2__0_n_0\,
      I1 => \Re_Im[9]_i_3__0_n_0\,
      I2 => \Re_Im[9]_i_4__0_n_0\,
      I3 => \Re_Im[9]_i_5__0_n_0\,
      O => \Re_Im[9]_i_1__0_n_0\
    );
\Re_Im[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__0_n_6\,
      I1 => \plusOp_inferred__1/i__carry__1_n_7\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      I3 => \plusOp_inferred__1/i__carry__0_n_4\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry__0_n_5\,
      O => \Re_Im[9]_i_2__0_n_0\
    );
\Re_Im[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry_n_7\,
      I1 => \plusOp_inferred__1/i__carry_n_4\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      I3 => \plusOp_inferred__1/i__carry_n_5\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry_n_6\,
      O => \Re_Im[9]_i_3__0_n_0\
    );
\Re_Im[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__2_n_0\,
      I1 => \arg__1_n_84\,
      I2 => \arg__1_n_83\,
      I3 => \arg__1_n_82\,
      I4 => \arg__1_n_99\,
      I5 => p_0_in5_in,
      O => \Re_Im[9]_i_4__0_n_0\
    );
\Re_Im[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__1_n_5\,
      I1 => \plusOp_inferred__1/i__carry__2_n_6\,
      I2 => p_0_in0_in,
      I3 => \plusOp_inferred__1/i__carry__2_n_7\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry__1_n_4\,
      O => \Re_Im[9]_i_5__0_n_0\
    );
\Re_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-1]_i_1__0_n_0\,
      Q => Re_Im(5)
    );
\Re_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-2]_i_1__0_n_0\,
      Q => Re_Im(4)
    );
\Re_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-3]_i_1__0_n_0\,
      Q => Re_Im(3)
    );
\Re_Im_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-4]_i_1__0_n_0\,
      Q => Re_Im(2)
    );
\Re_Im_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-5]_i_1__0_n_0\,
      Q => Re_Im(1)
    );
\Re_Im_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-6]_i_1__0_n_0\,
      Q => Re_Im(0)
    );
\Re_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[0]_i_1__0_n_0\,
      Q => Re_Im(6)
    );
\Re_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[1]_i_1__0_n_0\,
      Q => Re_Im(7)
    );
\Re_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[2]_i_1__0_n_0\,
      Q => Re_Im(8)
    );
\Re_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[3]_i_1__0_n_0\,
      Q => Re_Im(9)
    );
\Re_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[4]_i_1__0_n_0\,
      Q => Re_Im(10)
    );
\Re_Im_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[5]_i_1__0_n_0\,
      Q => Re_Im(11)
    );
\Re_Im_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[6]_i_1__0_n_0\,
      Q => Re_Im(12)
    );
\Re_Im_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[7]_i_1__0_n_0\,
      Q => Re_Im(13)
    );
\Re_Im_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[8]_i_1__0_n_0\,
      Q => Re_Im(14)
    );
\Re_Im_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[9]_i_1__0_n_0\,
      Q => Re_Im(15)
    );
\Re_Re[-1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_94\,
      O => \Re_Re[-1]_i_1__0_n_0\
    );
\Re_Re[-2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_4\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_95\,
      O => \Re_Re[-2]_i_1__0_n_0\
    );
\Re_Re[-3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_5\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_96\,
      O => \Re_Re[-3]_i_1__0_n_0\
    );
\Re_Re[-4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_6\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_97\,
      O => \Re_Re[-4]_i_1__0_n_0\
    );
\Re_Re[-5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_7\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_98\,
      O => \Re_Re[-5]_i_1__0_n_0\
    );
\Re_Re[-6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_99\,
      I3 => \Re_Re[-6]_i_2__0_n_0\,
      I4 => \Re_Re[-6]_i_3__0_n_0\,
      I5 => \Re_Re[-6]_i_4__0_n_0\,
      O => \Re_Re[-6]_i_1__0_n_0\
    );
\Re_Re[-6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__0_n_82\,
      I1 => \arg__0_n_83\,
      I2 => \arg__0_n_84\,
      I3 => p_0_in6_in,
      I4 => p_0_in10_in,
      O => \Re_Re[-6]_i_2__0_n_0\
    );
\Re_Re[-6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_105\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_103\,
      I4 => \arg__0_n_104\,
      O => \Re_Re[-6]_i_3__0_n_0\
    );
\Re_Re[-6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => p_0_in10_in,
      I2 => \arg__0_n_82\,
      I3 => \arg__0_n_84\,
      I4 => \arg__0_n_83\,
      O => \Re_Re[-6]_i_4__0_n_0\
    );
\Re_Re[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_6\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_93\,
      O => \Re_Re[0]_i_1__0_n_0\
    );
\Re_Re[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_5\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_92\,
      O => \Re_Re[1]_i_1__0_n_0\
    );
\Re_Re[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_4\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_91\,
      O => \Re_Re[2]_i_1__0_n_0\
    );
\Re_Re[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_7\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_90\,
      O => \Re_Re[3]_i_1__0_n_0\
    );
\Re_Re[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_89\,
      O => \Re_Re[4]_i_1__0_n_0\
    );
\Re_Re[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_5\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_88\,
      O => \Re_Re[5]_i_1__0_n_0\
    );
\Re_Re[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_4\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_87\,
      O => \Re_Re[6]_i_1__0_n_0\
    );
\Re_Re[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_7\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_86\,
      O => \Re_Re[7]_i_1__0_n_0\
    );
\Re_Re[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2__0_n_0\,
      I1 => \Re_Re[8]_i_3__0_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_6\,
      I3 => \Re_Re[8]_i_4__0_n_0\,
      I4 => \Re_Re[8]_i_5__0_n_0\,
      I5 => \arg__0_n_85\,
      O => \Re_Re[8]_i_1__0_n_0\
    );
\Re_Re[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__0_n_84\,
      I1 => \arg__0_n_83\,
      I2 => p_0_in10_in,
      I3 => p_0_in6_in,
      I4 => \Re_Re[8]_i_6__0_n_0\,
      I5 => \arg__0_n_82\,
      O => \Re_Re[8]_i_2__0_n_0\
    );
\Re_Re[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_0_in6_in,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      I4 => \arg__0_n_82\,
      I5 => \Re_Re[8]_i_6__0_n_0\,
      O => \Re_Re[8]_i_3__0_n_0\
    );
\Re_Re[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Re_Re[8]_i_7__0_n_0\,
      I1 => p_0_in10_in,
      O => \Re_Re[8]_i_4__0_n_0\
    );
\Re_Re[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__0_n_83\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_82\,
      O => \Re_Re[8]_i_5__0_n_0\
    );
\Re_Re[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_104\,
      I1 => \arg__0_n_103\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_102\,
      I4 => \arg__0_n_105\,
      I5 => \arg__0_n_99\,
      O => \Re_Re[8]_i_6__0_n_0\
    );
\Re_Re[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__0_n_103\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_105\,
      I3 => \arg__0_n_104\,
      I4 => \arg__0_n_99\,
      I5 => \arg__0_n_101\,
      O => \Re_Re[8]_i_7__0_n_0\
    );
\Re_Re[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Re_Re[9]_i_2__0_n_0\,
      I1 => \Re_Re[9]_i_3__0_n_0\,
      I2 => \Re_Re[9]_i_4__0_n_0\,
      I3 => \Re_Re[9]_i_5__0_n_0\,
      O => \Re_Re[9]_i_1__0_n_0\
    );
\Re_Re[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_6\,
      I1 => \plusOp_inferred__0/i__carry__1_n_7\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \plusOp_inferred__0/i__carry__0_n_4\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__0_n_5\,
      O => \Re_Re[9]_i_2__0_n_0\
    );
\Re_Re[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_7\,
      I1 => \plusOp_inferred__0/i__carry_n_4\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \plusOp_inferred__0/i__carry_n_5\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry_n_6\,
      O => \Re_Re[9]_i_3__0_n_0\
    );
\Re_Re[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__2_n_0\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_83\,
      I3 => \arg__0_n_82\,
      I4 => \arg__0_n_99\,
      I5 => p_0_in10_in,
      O => \Re_Re[9]_i_4__0_n_0\
    );
\Re_Re[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__1_n_5\,
      I1 => \plusOp_inferred__0/i__carry__2_n_6\,
      I2 => p_0_in6_in,
      I3 => \plusOp_inferred__0/i__carry__2_n_7\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__1_n_4\,
      O => \Re_Re[9]_i_5__0_n_0\
    );
\Re_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-1]_i_1__0_n_0\,
      Q => Re_Re(5)
    );
\Re_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-2]_i_1__0_n_0\,
      Q => Re_Re(4)
    );
\Re_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-3]_i_1__0_n_0\,
      Q => Re_Re(3)
    );
\Re_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-4]_i_1__0_n_0\,
      Q => Re_Re(2)
    );
\Re_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-5]_i_1__0_n_0\,
      Q => Re_Re(1)
    );
\Re_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-6]_i_1__0_n_0\,
      Q => Re_Re(0)
    );
\Re_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[0]_i_1__0_n_0\,
      Q => Re_Re(6)
    );
\Re_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[1]_i_1__0_n_0\,
      Q => Re_Re(7)
    );
\Re_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[2]_i_1__0_n_0\,
      Q => Re_Re(8)
    );
\Re_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[3]_i_1__0_n_0\,
      Q => Re_Re(9)
    );
\Re_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[4]_i_1__0_n_0\,
      Q => Re_Re(10)
    );
\Re_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[5]_i_1__0_n_0\,
      Q => Re_Re(11)
    );
\Re_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[6]_i_1__0_n_0\,
      Q => Re_Re(12)
    );
\Re_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[7]_i_1__0_n_0\,
      Q => Re_Re(13)
    );
\Re_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[8]_i_1__0_n_0\,
      Q => Re_Re(14)
    );
\Re_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[9]_i_1__0_n_0\,
      Q => Re_Re(15)
    );
arg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \arg_i_1__0_n_0\,
      B(16) => \arg_i_1__0_n_0\,
      B(15) => \arg_i_1__0_n_0\,
      B(14) => \arg_i_1__0_n_0\,
      B(13) => \arg_i_1__0_n_0\,
      B(12) => \arg_i_1__0_n_0\,
      B(11) => \arg_i_1__0_n_0\,
      B(10) => \arg_i_1__0_n_0\,
      B(9) => \arg_i_1__0_n_0\,
      B(8) => \arg_i_1__0_n_0\,
      B(7) => \arg_i_1__0_n_0\,
      B(6 downto 0) => B(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_arg_P_UNCONNECTED(47 downto 24),
      P(23) => p_3_in,
      P(22 downto 21) => to_sulv(1 downto 0),
      P(20) => arg_n_85,
      P(19) => arg_n_86,
      P(18) => arg_n_87,
      P(17) => arg_n_88,
      P(16) => arg_n_89,
      P(15) => arg_n_90,
      P(14) => arg_n_91,
      P(13) => arg_n_92,
      P(12) => arg_n_93,
      P(11) => arg_n_94,
      P(10) => arg_n_95,
      P(9) => arg_n_96,
      P(8) => arg_n_97,
      P(7) => arg_n_98,
      P(6) => arg_n_99,
      P(5) => \arg__3\(5),
      P(4) => arg_n_101,
      P(3) => arg_n_102,
      P(2) => arg_n_103,
      P(1) => arg_n_104,
      P(0) => arg_n_105,
      PATTERNBDETECT => NLW_arg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arg_UNDERFLOW_UNCONNECTED
    );
\arg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \arg__0_1\(15),
      A(28) => \arg__0_1\(15),
      A(27) => \arg__0_1\(15),
      A(26) => \arg__0_1\(15),
      A(25) => \arg__0_1\(15),
      A(24) => \arg__0_1\(15),
      A(23) => \arg__0_1\(15),
      A(22) => \arg__0_1\(15),
      A(21) => \arg__0_1\(15),
      A(20) => \arg__0_1\(15),
      A(19) => \arg__0_1\(15),
      A(18) => \arg__0_1\(15),
      A(17) => \arg__0_1\(15),
      A(16) => \arg__0_1\(15),
      A(15 downto 0) => \arg__0_1\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \arg__0_0\(7),
      B(16) => \arg__0_0\(7),
      B(15) => \arg__0_0\(7),
      B(14) => \arg__0_0\(7),
      B(13) => \arg__0_0\(7),
      B(12) => \arg__0_0\(7),
      B(11) => \arg__0_0\(7),
      B(10) => \arg__0_0\(7),
      B(9) => \arg__0_0\(7),
      B(8) => \arg__0_0\(7),
      B(7 downto 0) => \arg__0_0\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__0_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__0_n_82\,
      P(22) => \arg__0_n_83\,
      P(21) => \arg__0_n_84\,
      P(20) => \arg__0_n_85\,
      P(19) => \arg__0_n_86\,
      P(18) => \arg__0_n_87\,
      P(17) => \arg__0_n_88\,
      P(16) => \arg__0_n_89\,
      P(15) => \arg__0_n_90\,
      P(14) => \arg__0_n_91\,
      P(13) => \arg__0_n_92\,
      P(12) => \arg__0_n_93\,
      P(11) => \arg__0_n_94\,
      P(10) => \arg__0_n_95\,
      P(9) => \arg__0_n_96\,
      P(8) => \arg__0_n_97\,
      P(7) => \arg__0_n_98\,
      P(6) => \arg__0_n_99\,
      P(5) => p_0_in10_in,
      P(4) => \arg__0_n_101\,
      P(3) => \arg__0_n_102\,
      P(2) => \arg__0_n_103\,
      P(1) => \arg__0_n_104\,
      P(0) => \arg__0_n_105\,
      PATTERNBDETECT => \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__0_UNDERFLOW_UNCONNECTED\
    );
\arg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \arg__0_1\(15),
      A(28) => \arg__0_1\(15),
      A(27) => \arg__0_1\(15),
      A(26) => \arg__0_1\(15),
      A(25) => \arg__0_1\(15),
      A(24) => \arg__0_1\(15),
      A(23) => \arg__0_1\(15),
      A(22) => \arg__0_1\(15),
      A(21) => \arg__0_1\(15),
      A(20) => \arg__0_1\(15),
      A(19) => \arg__0_1\(15),
      A(18) => \arg__0_1\(15),
      A(17) => \arg__0_1\(15),
      A(16) => \arg__0_1\(15),
      A(15 downto 0) => \arg__0_1\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \arg_i_1__0_n_0\,
      B(16) => \arg_i_1__0_n_0\,
      B(15) => \arg_i_1__0_n_0\,
      B(14) => \arg_i_1__0_n_0\,
      B(13) => \arg_i_1__0_n_0\,
      B(12) => \arg_i_1__0_n_0\,
      B(11) => \arg_i_1__0_n_0\,
      B(10) => \arg_i_1__0_n_0\,
      B(9) => \arg_i_1__0_n_0\,
      B(8) => \arg_i_1__0_n_0\,
      B(7) => \arg_i_1__0_n_0\,
      B(6 downto 0) => B(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__1_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__1_n_82\,
      P(22) => \arg__1_n_83\,
      P(21) => \arg__1_n_84\,
      P(20) => \arg__1_n_85\,
      P(19) => \arg__1_n_86\,
      P(18) => \arg__1_n_87\,
      P(17) => \arg__1_n_88\,
      P(16) => \arg__1_n_89\,
      P(15) => \arg__1_n_90\,
      P(14) => \arg__1_n_91\,
      P(13) => \arg__1_n_92\,
      P(12) => \arg__1_n_93\,
      P(11) => \arg__1_n_94\,
      P(10) => \arg__1_n_95\,
      P(9) => \arg__1_n_96\,
      P(8) => \arg__1_n_97\,
      P(7) => \arg__1_n_98\,
      P(6) => \arg__1_n_99\,
      P(5) => p_0_in5_in,
      P(4) => \arg__1_n_101\,
      P(3) => \arg__1_n_102\,
      P(2) => \arg__1_n_103\,
      P(1) => \arg__1_n_104\,
      P(0) => \arg__1_n_105\,
      PATTERNBDETECT => \NLW_arg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__1_UNDERFLOW_UNCONNECTED\
    );
\arg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \arg__0_0\(7),
      B(16) => \arg__0_0\(7),
      B(15) => \arg__0_0\(7),
      B(14) => \arg__0_0\(7),
      B(13) => \arg__0_0\(7),
      B(12) => \arg__0_0\(7),
      B(11) => \arg__0_0\(7),
      B(10) => \arg__0_0\(7),
      B(9) => \arg__0_0\(7),
      B(8) => \arg__0_0\(7),
      B(7 downto 0) => \arg__0_0\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__2_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__2_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__2_n_82\,
      P(22) => \arg__2_n_83\,
      P(21) => \arg__2_n_84\,
      P(20) => \arg__2_n_85\,
      P(19) => \arg__2_n_86\,
      P(18) => \arg__2_n_87\,
      P(17) => \arg__2_n_88\,
      P(16) => \arg__2_n_89\,
      P(15) => \arg__2_n_90\,
      P(14) => \arg__2_n_91\,
      P(13) => \arg__2_n_92\,
      P(12) => \arg__2_n_93\,
      P(11) => \arg__2_n_94\,
      P(10) => \arg__2_n_95\,
      P(9) => \arg__2_n_96\,
      P(8) => \arg__2_n_97\,
      P(7) => \arg__2_n_98\,
      P(6) => \arg__2_n_99\,
      P(5) => p_0_in1_in,
      P(4) => \arg__2_n_101\,
      P(3) => \arg__2_n_102\,
      P(2) => \arg__2_n_103\,
      P(1) => \arg__2_n_104\,
      P(0) => \arg__2_n_105\,
      PATTERNBDETECT => \NLW_arg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__2_UNDERFLOW_UNCONNECTED\
    );
\arg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => arg_0(1),
      I1 => arg_0(0),
      I2 => arg_0(2),
      I3 => arg_0(3),
      O => \arg_i_1__0_n_0\
    );
\data_out_ppF[0][11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(11),
      O => \data_out_ppF[0][11]_i_2__0_n_0\
    );
\data_out_ppF[0][11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(10),
      O => \data_out_ppF[0][11]_i_3__0_n_0\
    );
\data_out_ppF[0][11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(9),
      O => \data_out_ppF[0][11]_i_4__0_n_0\
    );
\data_out_ppF[0][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(8),
      O => \data_out_ppF[0][11]_i_5__0_n_0\
    );
\data_out_ppF[0][11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(11),
      I1 => \data_out_ppF_reg[0][15]\(11),
      I2 => halfway_ppF,
      I3 => Re_Re(11),
      O => \data_out_ppF[0][11]_i_6__0_n_0\
    );
\data_out_ppF[0][11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(10),
      I1 => \data_out_ppF_reg[0][15]\(10),
      I2 => halfway_ppF,
      I3 => Re_Re(10),
      O => \data_out_ppF[0][11]_i_7__0_n_0\
    );
\data_out_ppF[0][11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(9),
      I1 => \data_out_ppF_reg[0][15]\(9),
      I2 => halfway_ppF,
      I3 => Re_Re(9),
      O => \data_out_ppF[0][11]_i_8__0_n_0\
    );
\data_out_ppF[0][11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(8),
      I1 => \data_out_ppF_reg[0][15]\(8),
      I2 => halfway_ppF,
      I3 => Re_Re(8),
      O => \data_out_ppF[0][11]_i_9__0_n_0\
    );
\data_out_ppF[0][15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(14),
      O => \data_out_ppF[0][15]_i_2__0_n_0\
    );
\data_out_ppF[0][15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(13),
      O => \data_out_ppF[0][15]_i_3__0_n_0\
    );
\data_out_ppF[0][15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(12),
      O => \data_out_ppF[0][15]_i_4__0_n_0\
    );
\data_out_ppF[0][15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(15),
      I1 => \data_out_ppF_reg[0][15]\(15),
      I2 => halfway_ppF,
      I3 => Re_Re(15),
      O => \data_out_ppF[0][15]_i_5__0_n_0\
    );
\data_out_ppF[0][15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(14),
      I1 => \data_out_ppF_reg[0][15]\(14),
      I2 => halfway_ppF,
      I3 => Re_Re(14),
      O => \data_out_ppF[0][15]_i_6__0_n_0\
    );
\data_out_ppF[0][15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(13),
      I1 => \data_out_ppF_reg[0][15]\(13),
      I2 => halfway_ppF,
      I3 => Re_Re(13),
      O => \data_out_ppF[0][15]_i_7__0_n_0\
    );
\data_out_ppF[0][15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(12),
      I1 => \data_out_ppF_reg[0][15]\(12),
      I2 => halfway_ppF,
      I3 => Re_Re(12),
      O => \data_out_ppF[0][15]_i_8__0_n_0\
    );
\data_out_ppF[0][3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(3),
      O => \data_out_ppF[0][3]_i_2__0_n_0\
    );
\data_out_ppF[0][3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(2),
      O => \data_out_ppF[0][3]_i_3__0_n_0\
    );
\data_out_ppF[0][3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(1),
      O => \data_out_ppF[0][3]_i_4__0_n_0\
    );
\data_out_ppF[0][3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(0),
      O => \data_out_ppF[0][3]_i_5__0_n_0\
    );
\data_out_ppF[0][3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(3),
      I1 => \data_out_ppF_reg[0][15]\(3),
      I2 => halfway_ppF,
      I3 => Re_Re(3),
      O => \data_out_ppF[0][3]_i_6__0_n_0\
    );
\data_out_ppF[0][3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(2),
      I1 => \data_out_ppF_reg[0][15]\(2),
      I2 => halfway_ppF,
      I3 => Re_Re(2),
      O => \data_out_ppF[0][3]_i_7__0_n_0\
    );
\data_out_ppF[0][3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(1),
      I1 => \data_out_ppF_reg[0][15]\(1),
      I2 => halfway_ppF,
      I3 => Re_Re(1),
      O => \data_out_ppF[0][3]_i_8__0_n_0\
    );
\data_out_ppF[0][3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(0),
      I1 => \data_out_ppF_reg[0][15]\(0),
      I2 => halfway_ppF,
      I3 => Re_Re(0),
      O => \data_out_ppF[0][3]_i_9__0_n_0\
    );
\data_out_ppF[0][7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(7),
      O => \data_out_ppF[0][7]_i_2__0_n_0\
    );
\data_out_ppF[0][7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(6),
      O => \data_out_ppF[0][7]_i_3__0_n_0\
    );
\data_out_ppF[0][7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(5),
      O => \data_out_ppF[0][7]_i_4__0_n_0\
    );
\data_out_ppF[0][7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(4),
      O => \data_out_ppF[0][7]_i_5__0_n_0\
    );
\data_out_ppF[0][7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(7),
      I1 => \data_out_ppF_reg[0][15]\(7),
      I2 => halfway_ppF,
      I3 => Re_Re(7),
      O => \data_out_ppF[0][7]_i_6__0_n_0\
    );
\data_out_ppF[0][7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(6),
      I1 => \data_out_ppF_reg[0][15]\(6),
      I2 => halfway_ppF,
      I3 => Re_Re(6),
      O => \data_out_ppF[0][7]_i_7__0_n_0\
    );
\data_out_ppF[0][7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(5),
      I1 => \data_out_ppF_reg[0][15]\(5),
      I2 => halfway_ppF,
      I3 => Re_Re(5),
      O => \data_out_ppF[0][7]_i_8__0_n_0\
    );
\data_out_ppF[0][7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(4),
      I1 => \data_out_ppF_reg[0][15]\(4),
      I2 => halfway_ppF,
      I3 => Re_Re(4),
      O => \data_out_ppF[0][7]_i_9__0_n_0\
    );
\data_out_ppF[1][11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(11),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_2__0_n_0\
    );
\data_out_ppF[1][11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(10),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_3__0_n_0\
    );
\data_out_ppF[1][11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(9),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_4__0_n_0\
    );
\data_out_ppF[1][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(8),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_5__0_n_0\
    );
\data_out_ppF[1][11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(11),
      I1 => \data_out_ppF_reg[1][15]\(11),
      I2 => halfway_ppF,
      I3 => Im_Re(11),
      O => \data_out_ppF[1][11]_i_6__0_n_0\
    );
\data_out_ppF[1][11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(10),
      I1 => \data_out_ppF_reg[1][15]\(10),
      I2 => halfway_ppF,
      I3 => Im_Re(10),
      O => \data_out_ppF[1][11]_i_7__0_n_0\
    );
\data_out_ppF[1][11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(9),
      I1 => \data_out_ppF_reg[1][15]\(9),
      I2 => halfway_ppF,
      I3 => Im_Re(9),
      O => \data_out_ppF[1][11]_i_8__0_n_0\
    );
\data_out_ppF[1][11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(8),
      I1 => \data_out_ppF_reg[1][15]\(8),
      I2 => halfway_ppF,
      I3 => Im_Re(8),
      O => \data_out_ppF[1][11]_i_9__0_n_0\
    );
\data_out_ppF[1][15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(14),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_2__0_n_0\
    );
\data_out_ppF[1][15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(13),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_3__0_n_0\
    );
\data_out_ppF[1][15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(12),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_4__0_n_0\
    );
\data_out_ppF[1][15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(15),
      I1 => \data_out_ppF_reg[1][15]\(15),
      I2 => halfway_ppF,
      I3 => Im_Re(15),
      O => \data_out_ppF[1][15]_i_5__0_n_0\
    );
\data_out_ppF[1][15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(14),
      I1 => \data_out_ppF_reg[1][15]\(14),
      I2 => halfway_ppF,
      I3 => Im_Re(14),
      O => \data_out_ppF[1][15]_i_6__0_n_0\
    );
\data_out_ppF[1][15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(13),
      I1 => \data_out_ppF_reg[1][15]\(13),
      I2 => halfway_ppF,
      I3 => Im_Re(13),
      O => \data_out_ppF[1][15]_i_7__0_n_0\
    );
\data_out_ppF[1][15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(12),
      I1 => \data_out_ppF_reg[1][15]\(12),
      I2 => halfway_ppF,
      I3 => Im_Re(12),
      O => \data_out_ppF[1][15]_i_8__0_n_0\
    );
\data_out_ppF[1][3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(3),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_2__0_n_0\
    );
\data_out_ppF[1][3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(2),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_3__0_n_0\
    );
\data_out_ppF[1][3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(1),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_4__0_n_0\
    );
\data_out_ppF[1][3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(0),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_5__0_n_0\
    );
\data_out_ppF[1][3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(3),
      I1 => \data_out_ppF_reg[1][15]\(3),
      I2 => halfway_ppF,
      I3 => Im_Re(3),
      O => \data_out_ppF[1][3]_i_6__0_n_0\
    );
\data_out_ppF[1][3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(2),
      I1 => \data_out_ppF_reg[1][15]\(2),
      I2 => halfway_ppF,
      I3 => Im_Re(2),
      O => \data_out_ppF[1][3]_i_7__0_n_0\
    );
\data_out_ppF[1][3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(1),
      I1 => \data_out_ppF_reg[1][15]\(1),
      I2 => halfway_ppF,
      I3 => Im_Re(1),
      O => \data_out_ppF[1][3]_i_8__0_n_0\
    );
\data_out_ppF[1][3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(0),
      I1 => \data_out_ppF_reg[1][15]\(0),
      I2 => halfway_ppF,
      I3 => Im_Re(0),
      O => \data_out_ppF[1][3]_i_9__0_n_0\
    );
\data_out_ppF[1][7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(7),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_2__0_n_0\
    );
\data_out_ppF[1][7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(6),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_3__0_n_0\
    );
\data_out_ppF[1][7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(5),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_4__0_n_0\
    );
\data_out_ppF[1][7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(4),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_5__0_n_0\
    );
\data_out_ppF[1][7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(7),
      I1 => \data_out_ppF_reg[1][15]\(7),
      I2 => halfway_ppF,
      I3 => Im_Re(7),
      O => \data_out_ppF[1][7]_i_6__0_n_0\
    );
\data_out_ppF[1][7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(6),
      I1 => \data_out_ppF_reg[1][15]\(6),
      I2 => halfway_ppF,
      I3 => Im_Re(6),
      O => \data_out_ppF[1][7]_i_7__0_n_0\
    );
\data_out_ppF[1][7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(5),
      I1 => \data_out_ppF_reg[1][15]\(5),
      I2 => halfway_ppF,
      I3 => Im_Re(5),
      O => \data_out_ppF[1][7]_i_8__0_n_0\
    );
\data_out_ppF[1][7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(4),
      I1 => \data_out_ppF_reg[1][15]\(4),
      I2 => halfway_ppF,
      I3 => Im_Re(4),
      O => \data_out_ppF[1][7]_i_9__0_n_0\
    );
\data_out_ppF_reg[0][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][7]_i_1__0_n_0\,
      CO(3) => \data_out_ppF_reg[0][11]_i_1__0_n_0\,
      CO(2) => \data_out_ppF_reg[0][11]_i_1__0_n_1\,
      CO(1) => \data_out_ppF_reg[0][11]_i_1__0_n_2\,
      CO(0) => \data_out_ppF_reg[0][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[0][11]_i_2__0_n_0\,
      DI(2) => \data_out_ppF[0][11]_i_3__0_n_0\,
      DI(1) => \data_out_ppF[0][11]_i_4__0_n_0\,
      DI(0) => \data_out_ppF[0][11]_i_5__0_n_0\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \data_out_ppF[0][11]_i_6__0_n_0\,
      S(2) => \data_out_ppF[0][11]_i_7__0_n_0\,
      S(1) => \data_out_ppF[0][11]_i_8__0_n_0\,
      S(0) => \data_out_ppF[0][11]_i_9__0_n_0\
    );
\data_out_ppF_reg[0][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][11]_i_1__0_n_0\,
      CO(3) => \NLW_data_out_ppF_reg[0][15]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \data_out_ppF_reg[0][15]_i_1__0_n_1\,
      CO(1) => \data_out_ppF_reg[0][15]_i_1__0_n_2\,
      CO(0) => \data_out_ppF_reg[0][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_ppF[0][15]_i_2__0_n_0\,
      DI(1) => \data_out_ppF[0][15]_i_3__0_n_0\,
      DI(0) => \data_out_ppF[0][15]_i_4__0_n_0\,
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \data_out_ppF[0][15]_i_5__0_n_0\,
      S(2) => \data_out_ppF[0][15]_i_6__0_n_0\,
      S(1) => \data_out_ppF[0][15]_i_7__0_n_0\,
      S(0) => \data_out_ppF[0][15]_i_8__0_n_0\
    );
\data_out_ppF_reg[0][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_ppF_reg[0][3]_i_1__0_n_0\,
      CO(2) => \data_out_ppF_reg[0][3]_i_1__0_n_1\,
      CO(1) => \data_out_ppF_reg[0][3]_i_1__0_n_2\,
      CO(0) => \data_out_ppF_reg[0][3]_i_1__0_n_3\,
      CYINIT => halfway_ppF,
      DI(3) => \data_out_ppF[0][3]_i_2__0_n_0\,
      DI(2) => \data_out_ppF[0][3]_i_3__0_n_0\,
      DI(1) => \data_out_ppF[0][3]_i_4__0_n_0\,
      DI(0) => \data_out_ppF[0][3]_i_5__0_n_0\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \data_out_ppF[0][3]_i_6__0_n_0\,
      S(2) => \data_out_ppF[0][3]_i_7__0_n_0\,
      S(1) => \data_out_ppF[0][3]_i_8__0_n_0\,
      S(0) => \data_out_ppF[0][3]_i_9__0_n_0\
    );
\data_out_ppF_reg[0][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][3]_i_1__0_n_0\,
      CO(3) => \data_out_ppF_reg[0][7]_i_1__0_n_0\,
      CO(2) => \data_out_ppF_reg[0][7]_i_1__0_n_1\,
      CO(1) => \data_out_ppF_reg[0][7]_i_1__0_n_2\,
      CO(0) => \data_out_ppF_reg[0][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[0][7]_i_2__0_n_0\,
      DI(2) => \data_out_ppF[0][7]_i_3__0_n_0\,
      DI(1) => \data_out_ppF[0][7]_i_4__0_n_0\,
      DI(0) => \data_out_ppF[0][7]_i_5__0_n_0\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \data_out_ppF[0][7]_i_6__0_n_0\,
      S(2) => \data_out_ppF[0][7]_i_7__0_n_0\,
      S(1) => \data_out_ppF[0][7]_i_8__0_n_0\,
      S(0) => \data_out_ppF[0][7]_i_9__0_n_0\
    );
\data_out_ppF_reg[1][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][7]_i_1__0_n_0\,
      CO(3) => \data_out_ppF_reg[1][11]_i_1__0_n_0\,
      CO(2) => \data_out_ppF_reg[1][11]_i_1__0_n_1\,
      CO(1) => \data_out_ppF_reg[1][11]_i_1__0_n_2\,
      CO(0) => \data_out_ppF_reg[1][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][11]_i_2__0_n_0\,
      DI(2) => \data_out_ppF[1][11]_i_3__0_n_0\,
      DI(1) => \data_out_ppF[1][11]_i_4__0_n_0\,
      DI(0) => \data_out_ppF[1][11]_i_5__0_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(11 downto 8),
      S(3) => \data_out_ppF[1][11]_i_6__0_n_0\,
      S(2) => \data_out_ppF[1][11]_i_7__0_n_0\,
      S(1) => \data_out_ppF[1][11]_i_8__0_n_0\,
      S(0) => \data_out_ppF[1][11]_i_9__0_n_0\
    );
\data_out_ppF_reg[1][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][11]_i_1__0_n_0\,
      CO(3) => \NLW_data_out_ppF_reg[1][15]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \data_out_ppF_reg[1][15]_i_1__0_n_1\,
      CO(1) => \data_out_ppF_reg[1][15]_i_1__0_n_2\,
      CO(0) => \data_out_ppF_reg[1][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_ppF[1][15]_i_2__0_n_0\,
      DI(1) => \data_out_ppF[1][15]_i_3__0_n_0\,
      DI(0) => \data_out_ppF[1][15]_i_4__0_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(15 downto 12),
      S(3) => \data_out_ppF[1][15]_i_5__0_n_0\,
      S(2) => \data_out_ppF[1][15]_i_6__0_n_0\,
      S(1) => \data_out_ppF[1][15]_i_7__0_n_0\,
      S(0) => \data_out_ppF[1][15]_i_8__0_n_0\
    );
\data_out_ppF_reg[1][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_ppF_reg[1][3]_i_1__0_n_0\,
      CO(2) => \data_out_ppF_reg[1][3]_i_1__0_n_1\,
      CO(1) => \data_out_ppF_reg[1][3]_i_1__0_n_2\,
      CO(0) => \data_out_ppF_reg[1][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][3]_i_2__0_n_0\,
      DI(2) => \data_out_ppF[1][3]_i_3__0_n_0\,
      DI(1) => \data_out_ppF[1][3]_i_4__0_n_0\,
      DI(0) => \data_out_ppF[1][3]_i_5__0_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(3 downto 0),
      S(3) => \data_out_ppF[1][3]_i_6__0_n_0\,
      S(2) => \data_out_ppF[1][3]_i_7__0_n_0\,
      S(1) => \data_out_ppF[1][3]_i_8__0_n_0\,
      S(0) => \data_out_ppF[1][3]_i_9__0_n_0\
    );
\data_out_ppF_reg[1][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][3]_i_1__0_n_0\,
      CO(3) => \data_out_ppF_reg[1][7]_i_1__0_n_0\,
      CO(2) => \data_out_ppF_reg[1][7]_i_1__0_n_1\,
      CO(1) => \data_out_ppF_reg[1][7]_i_1__0_n_2\,
      CO(0) => \data_out_ppF_reg[1][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][7]_i_2__0_n_0\,
      DI(2) => \data_out_ppF[1][7]_i_3__0_n_0\,
      DI(1) => \data_out_ppF[1][7]_i_4__0_n_0\,
      DI(0) => \data_out_ppF[1][7]_i_5__0_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(7 downto 4),
      S(3) => \data_out_ppF[1][7]_i_6__0_n_0\,
      S(2) => \data_out_ppF[1][7]_i_7__0_n_0\,
      S(1) => \data_out_ppF[1][7]_i_8__0_n_0\,
      S(0) => \data_out_ppF[1][7]_i_9__0_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_91\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_91\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_91\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_92\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_92\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_92\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_93\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_93\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_93\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_94\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_94\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_94\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_87\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_87\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_1__3_n_0\
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_87\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_1__4_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_88\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_88\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_88\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_2__4_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_89\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_89\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_3__3_n_0\
    );
\i__carry__1_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_89\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_3__4_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_90\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_90\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_4__3_n_0\
    );
\i__carry__1_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_90\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_4__4_n_0\
    );
\i__carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__0_n_82\,
      O => p_1_in7_in
    );
\i__carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__1_n_82\,
      O => p_1_in1_in
    );
\i__carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__2_n_82\,
      O => p_1_in4_in
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_85\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry__2_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_85\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__2_i_2__3_n_0\
    );
\i__carry__2_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_85\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__2_i_2__4_n_0\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_86\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_3__2_n_0\
    );
\i__carry__2_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_86\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__2_i_3__3_n_0\
    );
\i__carry__2_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_86\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__2_i_3__4_n_0\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_99\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_99\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_95\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_95\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_95\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_96\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_96\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_96\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_97\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_97\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_97\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_98\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_98\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_98\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_5__4_n_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \plusOp_carry_i_1__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => \plusOp_carry_i_2__0_n_0\,
      S(2) => \plusOp_carry_i_3__0_n_0\,
      S(1) => \plusOp_carry_i_4__0_n_0\,
      S(0) => \plusOp_carry_i_5__0_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => \plusOp_carry__0_i_1__0_n_0\,
      S(2) => \plusOp_carry__0_i_2__0_n_0\,
      S(1) => \plusOp_carry__0_i_3__0_n_0\,
      S(0) => \plusOp_carry__0_i_4__0_n_0\
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_91,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_1__0_n_0\
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_92,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_2__0_n_0\
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_93,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_3__0_n_0\
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_94,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_4__0_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => \plusOp_carry__1_i_1__0_n_0\,
      S(2) => \plusOp_carry__1_i_2__0_n_0\,
      S(1) => \plusOp_carry__1_i_3__0_n_0\,
      S(0) => \plusOp_carry__1_i_4__0_n_0\
    );
\plusOp_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_87,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_1__0_n_0\
    );
\plusOp_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_88,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_2__0_n_0\
    );
\plusOp_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_89,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_3__0_n_0\
    );
\plusOp_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_90,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_4__0_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in,
      S(1) => \plusOp_carry__2_i_2__0_n_0\,
      S(0) => \plusOp_carry__2_i_3__0_n_0\
    );
\plusOp_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_in,
      O => p_1_in
    );
\plusOp_carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_85,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__2_i_2__0_n_0\
    );
\plusOp_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_86,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__2_i_3__0_n_0\
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_99,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_1__0_n_0\
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_95,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_2__0_n_0\
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_96,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_3__0_n_0\
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_97,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_4__0_n_0\
    );
\plusOp_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_98,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry_i_5__0_n_0\
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => \i__carry_i_1__8_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_2__8_n_0\,
      S(2) => \i__carry_i_3__2_n_0\,
      S(1) => \i__carry_i_4__8_n_0\,
      S(0) => \i__carry_i_5__2_n_0\
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__2_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__2_n_0\,
      S(2) => \i__carry__1_i_2__2_n_0\,
      S(1) => \i__carry__1_i_3__2_n_0\,
      S(0) => \i__carry__1_i_4__2_n_0\
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in6_in,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in7_in,
      S(1) => \i__carry__2_i_2__2_n_0\,
      S(0) => \i__carry__2_i_3__2_n_0\
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => \i__carry_i_1__9_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry_n_4\,
      O(2) => \plusOp_inferred__1/i__carry_n_5\,
      O(1) => \plusOp_inferred__1/i__carry_n_6\,
      O(0) => \plusOp_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_2__9_n_0\,
      S(2) => \i__carry_i_3__3_n_0\,
      S(1) => \i__carry_i_4__9_n_0\,
      S(0) => \i__carry_i_5__3_n_0\
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__3_n_0\,
      S(2) => \i__carry__0_i_2__3_n_0\,
      S(1) => \i__carry__0_i_3__3_n_0\,
      S(0) => \i__carry__0_i_4__3_n_0\
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__3_n_0\,
      S(2) => \i__carry__1_i_2__3_n_0\,
      S(1) => \i__carry__1_i_3__3_n_0\,
      S(0) => \i__carry__1_i_4__3_n_0\
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in0_in,
      O(1) => \plusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in1_in,
      S(1) => \i__carry__2_i_2__3_n_0\,
      S(0) => \i__carry__2_i_3__3_n_0\
    );
\plusOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__2/i__carry_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry_n_3\,
      CYINIT => \i__carry_i_1__10_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry_n_4\,
      O(2) => \plusOp_inferred__2/i__carry_n_5\,
      O(1) => \plusOp_inferred__2/i__carry_n_6\,
      O(0) => \plusOp_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_2__10_n_0\,
      S(2) => \i__carry_i_3__4_n_0\,
      S(1) => \i__carry_i_4__10_n_0\,
      S(0) => \i__carry_i_5__4_n_0\
    );
\plusOp_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__2/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__2/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__4_n_0\,
      S(2) => \i__carry__0_i_2__4_n_0\,
      S(1) => \i__carry__0_i_3__4_n_0\,
      S(0) => \i__carry__0_i_4__4_n_0\
    );
\plusOp_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__2/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__2/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__4_n_0\,
      S(2) => \i__carry__1_i_2__4_n_0\,
      S(1) => \i__carry__1_i_3__4_n_0\,
      S(0) => \i__carry__1_i_4__4_n_0\
    );
\plusOp_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__2/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in3_in,
      O(1) => \plusOp_inferred__2/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in4_in,
      S(1) => \i__carry__2_i_2__4_n_0\,
      S(0) => \i__carry__2_i_3__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_7 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Re_Im_reg[8]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \arg__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    halfway_ppF : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \arg__1_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_out_ppF_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_ppF_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_7 : entity is "Rotator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_7 is
  signal Im_Im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Im_Im[-6]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[-6]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Im[-6]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_5_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_6_n_0\ : STD_LOGIC;
  signal \Im_Im[8]_i_7_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Im[9]_i_5_n_0\ : STD_LOGIC;
  signal Im_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Im_Re[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-4]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-5]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Re[-6]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Re[0]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[1]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[2]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[3]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[4]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[5]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[6]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[7]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_5_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_6_n_0\ : STD_LOGIC;
  signal \Im_Re[8]_i_7_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_1_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_2_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_3_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_4_n_0\ : STD_LOGIC;
  signal \Im_Re[9]_i_5_n_0\ : STD_LOGIC;
  signal Re_Im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Re_Im[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-4]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-5]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Im[-6]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Im[0]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[4]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[5]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[6]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[7]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_5_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_6_n_0\ : STD_LOGIC;
  signal \Re_Im[8]_i_7_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Im[9]_i_5_n_0\ : STD_LOGIC;
  signal Re_Re : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Re_Re[-1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-4]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-5]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Re[-6]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Re[0]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[1]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[2]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[3]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[4]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[5]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[6]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[7]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_5_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_6_n_0\ : STD_LOGIC;
  signal \Re_Re[8]_i_7_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_1_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_2_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_3_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_4_n_0\ : STD_LOGIC;
  signal \Re_Re[9]_i_5_n_0\ : STD_LOGIC;
  signal \arg__0_n_101\ : STD_LOGIC;
  signal \arg__0_n_102\ : STD_LOGIC;
  signal \arg__0_n_103\ : STD_LOGIC;
  signal \arg__0_n_104\ : STD_LOGIC;
  signal \arg__0_n_105\ : STD_LOGIC;
  signal \arg__0_n_82\ : STD_LOGIC;
  signal \arg__0_n_83\ : STD_LOGIC;
  signal \arg__0_n_84\ : STD_LOGIC;
  signal \arg__0_n_85\ : STD_LOGIC;
  signal \arg__0_n_86\ : STD_LOGIC;
  signal \arg__0_n_87\ : STD_LOGIC;
  signal \arg__0_n_88\ : STD_LOGIC;
  signal \arg__0_n_89\ : STD_LOGIC;
  signal \arg__0_n_90\ : STD_LOGIC;
  signal \arg__0_n_91\ : STD_LOGIC;
  signal \arg__0_n_92\ : STD_LOGIC;
  signal \arg__0_n_93\ : STD_LOGIC;
  signal \arg__0_n_94\ : STD_LOGIC;
  signal \arg__0_n_95\ : STD_LOGIC;
  signal \arg__0_n_96\ : STD_LOGIC;
  signal \arg__0_n_97\ : STD_LOGIC;
  signal \arg__0_n_98\ : STD_LOGIC;
  signal \arg__0_n_99\ : STD_LOGIC;
  signal \arg__1_n_101\ : STD_LOGIC;
  signal \arg__1_n_102\ : STD_LOGIC;
  signal \arg__1_n_103\ : STD_LOGIC;
  signal \arg__1_n_104\ : STD_LOGIC;
  signal \arg__1_n_105\ : STD_LOGIC;
  signal \arg__1_n_82\ : STD_LOGIC;
  signal \arg__1_n_83\ : STD_LOGIC;
  signal \arg__1_n_84\ : STD_LOGIC;
  signal \arg__1_n_85\ : STD_LOGIC;
  signal \arg__1_n_86\ : STD_LOGIC;
  signal \arg__1_n_87\ : STD_LOGIC;
  signal \arg__1_n_88\ : STD_LOGIC;
  signal \arg__1_n_89\ : STD_LOGIC;
  signal \arg__1_n_90\ : STD_LOGIC;
  signal \arg__1_n_91\ : STD_LOGIC;
  signal \arg__1_n_92\ : STD_LOGIC;
  signal \arg__1_n_93\ : STD_LOGIC;
  signal \arg__1_n_94\ : STD_LOGIC;
  signal \arg__1_n_95\ : STD_LOGIC;
  signal \arg__1_n_96\ : STD_LOGIC;
  signal \arg__1_n_97\ : STD_LOGIC;
  signal \arg__1_n_98\ : STD_LOGIC;
  signal \arg__1_n_99\ : STD_LOGIC;
  signal \arg__2_n_101\ : STD_LOGIC;
  signal \arg__2_n_102\ : STD_LOGIC;
  signal \arg__2_n_103\ : STD_LOGIC;
  signal \arg__2_n_104\ : STD_LOGIC;
  signal \arg__2_n_105\ : STD_LOGIC;
  signal \arg__2_n_82\ : STD_LOGIC;
  signal \arg__2_n_83\ : STD_LOGIC;
  signal \arg__2_n_84\ : STD_LOGIC;
  signal \arg__2_n_85\ : STD_LOGIC;
  signal \arg__2_n_86\ : STD_LOGIC;
  signal \arg__2_n_87\ : STD_LOGIC;
  signal \arg__2_n_88\ : STD_LOGIC;
  signal \arg__2_n_89\ : STD_LOGIC;
  signal \arg__2_n_90\ : STD_LOGIC;
  signal \arg__2_n_91\ : STD_LOGIC;
  signal \arg__2_n_92\ : STD_LOGIC;
  signal \arg__2_n_93\ : STD_LOGIC;
  signal \arg__2_n_94\ : STD_LOGIC;
  signal \arg__2_n_95\ : STD_LOGIC;
  signal \arg__2_n_96\ : STD_LOGIC;
  signal \arg__2_n_97\ : STD_LOGIC;
  signal \arg__2_n_98\ : STD_LOGIC;
  signal \arg__2_n_99\ : STD_LOGIC;
  signal \arg__3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal arg_n_101 : STD_LOGIC;
  signal arg_n_102 : STD_LOGIC;
  signal arg_n_103 : STD_LOGIC;
  signal arg_n_104 : STD_LOGIC;
  signal arg_n_105 : STD_LOGIC;
  signal arg_n_85 : STD_LOGIC;
  signal arg_n_86 : STD_LOGIC;
  signal arg_n_87 : STD_LOGIC;
  signal arg_n_88 : STD_LOGIC;
  signal arg_n_89 : STD_LOGIC;
  signal arg_n_90 : STD_LOGIC;
  signal arg_n_91 : STD_LOGIC;
  signal arg_n_92 : STD_LOGIC;
  signal arg_n_93 : STD_LOGIC;
  signal arg_n_94 : STD_LOGIC;
  signal arg_n_95 : STD_LOGIC;
  signal arg_n_96 : STD_LOGIC;
  signal arg_n_97 : STD_LOGIC;
  signal arg_n_98 : STD_LOGIC;
  signal arg_n_99 : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][11]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][15]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][3]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_ppF[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][11]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][15]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][3]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_ppF[1][7]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][15]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][11]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][15]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][3]_i_1_n_3\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \data_out_ppF_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal \g0_b3__0_n_0\ : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal \g0_b4__0_n_0\ : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal \g0_b5__0_n_0\ : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal \g0_b6__0_n_0\ : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal \g0_b7__0_n_0\ : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \plusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal plusOp_carry_i_1_n_0 : STD_LOGIC;
  signal plusOp_carry_i_2_n_0 : STD_LOGIC;
  signal plusOp_carry_i_3_n_0 : STD_LOGIC;
  signal plusOp_carry_i_4_n_0 : STD_LOGIC;
  signal plusOp_carry_i_5_n_0 : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal resize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal to_sulv : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_arg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_arg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_arg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_arg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_arg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_arg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_arg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_arg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_arg__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_arg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_data_out_ppF_reg[0][15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_ppF_reg[1][15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Im_Im[-6]_i_4\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Im_Im[8]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Im_Re[-6]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Im_Re[8]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Re_Im[-6]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Re_Im[8]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Re_Re[-6]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Re_Re[8]_i_5\ : label is "soft_lutpair17";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of arg : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \arg__2\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
\Im_Im[-1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__0_n_7\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_94,
      O => resize(5)
    );
\Im_Im[-2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => plusOp_carry_n_4,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_95,
      O => resize(4)
    );
\Im_Im[-3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => plusOp_carry_n_5,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_96,
      O => resize(3)
    );
\Im_Im[-4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => plusOp_carry_n_6,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_97,
      O => resize(2)
    );
\Im_Im[-5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => plusOp_carry_n_7,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_98,
      O => resize(1)
    );
\Im_Im[-6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in,
      I1 => p_3_in,
      I2 => arg_n_99,
      I3 => \Im_Im[-6]_i_2_n_0\,
      I4 => \Im_Im[-6]_i_3_n_0\,
      I5 => \Im_Im[-6]_i_4_n_0\,
      O => resize(0)
    );
\Im_Im[-6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => p_3_in,
      I1 => to_sulv(1),
      I2 => to_sulv(0),
      I3 => p_0_in,
      I4 => \arg__3\(5),
      O => \Im_Im[-6]_i_2_n_0\
    );
\Im_Im[-6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => arg_n_105,
      I1 => arg_n_102,
      I2 => arg_n_101,
      I3 => arg_n_103,
      I4 => arg_n_104,
      O => \Im_Im[-6]_i_3_n_0\
    );
\Im_Im[-6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => arg_n_99,
      I1 => \arg__3\(5),
      I2 => p_3_in,
      I3 => to_sulv(0),
      I4 => to_sulv(1),
      O => \Im_Im[-6]_i_4_n_0\
    );
\Im_Im[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__0_n_6\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_93,
      O => resize(6)
    );
\Im_Im[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__0_n_5\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_92,
      O => resize(7)
    );
\Im_Im[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__0_n_4\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_91,
      O => resize(8)
    );
\Im_Im[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__1_n_7\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_90,
      O => resize(9)
    );
\Im_Im[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_89,
      O => resize(10)
    );
\Im_Im[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__1_n_5\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_88,
      O => resize(11)
    );
\Im_Im[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__1_n_4\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_87,
      O => resize(12)
    );
\Im_Im[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__2_n_7\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_86,
      O => resize(13)
    );
\Im_Im[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Im[8]_i_2_n_0\,
      I1 => \Im_Im[8]_i_3_n_0\,
      I2 => \plusOp_carry__2_n_6\,
      I3 => \Im_Im[8]_i_4_n_0\,
      I4 => \Im_Im[8]_i_5_n_0\,
      I5 => arg_n_85,
      O => resize(14)
    );
\Im_Im[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => to_sulv(0),
      I1 => to_sulv(1),
      I2 => \arg__3\(5),
      I3 => p_0_in,
      I4 => \Im_Im[8]_i_6_n_0\,
      I5 => p_3_in,
      O => \Im_Im[8]_i_2_n_0\
    );
\Im_Im[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => \arg__3\(5),
      I1 => p_0_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      I4 => p_3_in,
      I5 => \Im_Im[8]_i_6_n_0\,
      O => \Im_Im[8]_i_3_n_0\
    );
\Im_Im[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Im_Im[8]_i_7_n_0\,
      I1 => \arg__3\(5),
      O => \Im_Im[8]_i_4_n_0\
    );
\Im_Im[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => to_sulv(1),
      I1 => to_sulv(0),
      I2 => p_3_in,
      O => \Im_Im[8]_i_5_n_0\
    );
\Im_Im[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => arg_n_104,
      I1 => arg_n_103,
      I2 => arg_n_101,
      I3 => arg_n_102,
      I4 => arg_n_105,
      I5 => arg_n_99,
      O => \Im_Im[8]_i_6_n_0\
    );
\Im_Im[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => arg_n_103,
      I1 => arg_n_102,
      I2 => arg_n_105,
      I3 => arg_n_104,
      I4 => arg_n_99,
      I5 => arg_n_101,
      O => \Im_Im[8]_i_7_n_0\
    );
\Im_Im[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Im_Im[9]_i_2_n_0\,
      I1 => \Im_Im[9]_i_3_n_0\,
      I2 => \Im_Im[9]_i_4_n_0\,
      I3 => \Im_Im[9]_i_5_n_0\,
      O => resize(15)
    );
\Im_Im[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__0_n_6\,
      I1 => \plusOp_carry__1_n_7\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \plusOp_carry__0_n_4\,
      I4 => p_3_in,
      I5 => \plusOp_carry__0_n_5\,
      O => \Im_Im[9]_i_2_n_0\
    );
\Im_Im[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => plusOp_carry_n_7,
      I1 => plusOp_carry_n_4,
      I2 => \plusOp_carry__0_n_7\,
      I3 => plusOp_carry_n_5,
      I4 => p_3_in,
      I5 => plusOp_carry_n_6,
      O => \Im_Im[9]_i_3_n_0\
    );
\Im_Im[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_carry__2_n_0\,
      I1 => to_sulv(0),
      I2 => to_sulv(1),
      I3 => p_3_in,
      I4 => arg_n_99,
      I5 => \arg__3\(5),
      O => \Im_Im[9]_i_4_n_0\
    );
\Im_Im[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_carry__1_n_5\,
      I1 => \plusOp_carry__2_n_6\,
      I2 => p_0_in,
      I3 => \plusOp_carry__2_n_7\,
      I4 => p_3_in,
      I5 => \plusOp_carry__1_n_4\,
      O => \Im_Im[9]_i_5_n_0\
    );
\Im_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(5),
      Q => Im_Im(5)
    );
\Im_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(4),
      Q => Im_Im(4)
    );
\Im_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(3),
      Q => Im_Im(3)
    );
\Im_Im_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(2),
      Q => Im_Im(2)
    );
\Im_Im_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(1),
      Q => Im_Im(1)
    );
\Im_Im_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(0),
      Q => Im_Im(0)
    );
\Im_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(6),
      Q => Im_Im(6)
    );
\Im_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(7),
      Q => Im_Im(7)
    );
\Im_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(8),
      Q => Im_Im(8)
    );
\Im_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(9),
      Q => Im_Im(9)
    );
\Im_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(10),
      Q => Im_Im(10)
    );
\Im_Im_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(11),
      Q => Im_Im(11)
    );
\Im_Im_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(12),
      Q => Im_Im(12)
    );
\Im_Im_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(13),
      Q => Im_Im(13)
    );
\Im_Im_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(14),
      Q => Im_Im(14)
    );
\Im_Im_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => resize(15),
      Q => Im_Im(15)
    );
\Im_Re[-1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_7\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_94\,
      O => \Im_Re[-1]_i_1_n_0\
    );
\Im_Re[-2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_4\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_95\,
      O => \Im_Re[-2]_i_1_n_0\
    );
\Im_Re[-3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_5\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_96\,
      O => \Im_Re[-3]_i_1_n_0\
    );
\Im_Re[-4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_6\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_97\,
      O => \Im_Re[-4]_i_1_n_0\
    );
\Im_Re[-5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry_n_7\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_98\,
      O => \Im_Re[-5]_i_1_n_0\
    );
\Im_Re[-6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_99\,
      I3 => \Im_Re[-6]_i_2_n_0\,
      I4 => \Im_Re[-6]_i_3_n_0\,
      I5 => \Im_Re[-6]_i_4_n_0\,
      O => \Im_Re[-6]_i_1_n_0\
    );
\Im_Re[-6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__2_n_82\,
      I1 => \arg__2_n_83\,
      I2 => \arg__2_n_84\,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \Im_Re[-6]_i_2_n_0\
    );
\Im_Re[-6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__2_n_105\,
      I1 => \arg__2_n_102\,
      I2 => \arg__2_n_101\,
      I3 => \arg__2_n_103\,
      I4 => \arg__2_n_104\,
      O => \Im_Re[-6]_i_3_n_0\
    );
\Im_Re[-6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__2_n_99\,
      I1 => p_0_in1_in,
      I2 => \arg__2_n_82\,
      I3 => \arg__2_n_84\,
      I4 => \arg__2_n_83\,
      O => \Im_Re[-6]_i_4_n_0\
    );
\Im_Re[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_6\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_93\,
      O => \Im_Re[0]_i_1_n_0\
    );
\Im_Re[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_5\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_92\,
      O => \Im_Re[1]_i_1_n_0\
    );
\Im_Re[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__0_n_4\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_91\,
      O => \Im_Re[2]_i_1_n_0\
    );
\Im_Re[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_7\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_90\,
      O => \Im_Re[3]_i_1_n_0\
    );
\Im_Re[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_6\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_89\,
      O => \Im_Re[4]_i_1_n_0\
    );
\Im_Re[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_5\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_88\,
      O => \Im_Re[5]_i_1_n_0\
    );
\Im_Re[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__1_n_4\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_87\,
      O => \Im_Re[6]_i_1_n_0\
    );
\Im_Re[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__2_n_7\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_86\,
      O => \Im_Re[7]_i_1_n_0\
    );
\Im_Re[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Im_Re[8]_i_2_n_0\,
      I1 => \Im_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__2/i__carry__2_n_6\,
      I3 => \Im_Re[8]_i_4_n_0\,
      I4 => \Im_Re[8]_i_5_n_0\,
      I5 => \arg__2_n_85\,
      O => \Im_Re[8]_i_1_n_0\
    );
\Im_Re[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__2_n_84\,
      I1 => \arg__2_n_83\,
      I2 => p_0_in1_in,
      I3 => p_0_in3_in,
      I4 => \Im_Re[8]_i_6_n_0\,
      I5 => \arg__2_n_82\,
      O => \Im_Re[8]_i_2_n_0\
    );
\Im_Re[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      I4 => \arg__2_n_82\,
      I5 => \Im_Re[8]_i_6_n_0\,
      O => \Im_Re[8]_i_3_n_0\
    );
\Im_Re[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Im_Re[8]_i_7_n_0\,
      I1 => p_0_in1_in,
      O => \Im_Re[8]_i_4_n_0\
    );
\Im_Re[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__2_n_83\,
      I1 => \arg__2_n_84\,
      I2 => \arg__2_n_82\,
      O => \Im_Re[8]_i_5_n_0\
    );
\Im_Re[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__2_n_104\,
      I1 => \arg__2_n_103\,
      I2 => \arg__2_n_101\,
      I3 => \arg__2_n_102\,
      I4 => \arg__2_n_105\,
      I5 => \arg__2_n_99\,
      O => \Im_Re[8]_i_6_n_0\
    );
\Im_Re[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__2_n_103\,
      I1 => \arg__2_n_102\,
      I2 => \arg__2_n_105\,
      I3 => \arg__2_n_104\,
      I4 => \arg__2_n_99\,
      I5 => \arg__2_n_101\,
      O => \Im_Re[8]_i_7_n_0\
    );
\Im_Re[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Im_Re[9]_i_2_n_0\,
      I1 => \Im_Re[9]_i_3_n_0\,
      I2 => \Im_Re[9]_i_4_n_0\,
      I3 => \Im_Re[9]_i_5_n_0\,
      O => \Im_Re[9]_i_1_n_0\
    );
\Im_Re[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__0_n_6\,
      I1 => \plusOp_inferred__2/i__carry__1_n_7\,
      I2 => \plusOp_inferred__2/i__carry__1_n_6\,
      I3 => \plusOp_inferred__2/i__carry__0_n_4\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry__0_n_5\,
      O => \Im_Re[9]_i_2_n_0\
    );
\Im_Re[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry_n_7\,
      I1 => \plusOp_inferred__2/i__carry_n_4\,
      I2 => \plusOp_inferred__2/i__carry__0_n_7\,
      I3 => \plusOp_inferred__2/i__carry_n_5\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry_n_6\,
      O => \Im_Re[9]_i_3_n_0\
    );
\Im_Re[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__2_n_0\,
      I1 => \arg__2_n_84\,
      I2 => \arg__2_n_83\,
      I3 => \arg__2_n_82\,
      I4 => \arg__2_n_99\,
      I5 => p_0_in1_in,
      O => \Im_Re[9]_i_4_n_0\
    );
\Im_Re[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__2/i__carry__1_n_5\,
      I1 => \plusOp_inferred__2/i__carry__2_n_6\,
      I2 => p_0_in3_in,
      I3 => \plusOp_inferred__2/i__carry__2_n_7\,
      I4 => \arg__2_n_82\,
      I5 => \plusOp_inferred__2/i__carry__1_n_4\,
      O => \Im_Re[9]_i_5_n_0\
    );
\Im_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-1]_i_1_n_0\,
      Q => Im_Re(5)
    );
\Im_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-2]_i_1_n_0\,
      Q => Im_Re(4)
    );
\Im_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-3]_i_1_n_0\,
      Q => Im_Re(3)
    );
\Im_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-4]_i_1_n_0\,
      Q => Im_Re(2)
    );
\Im_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-5]_i_1_n_0\,
      Q => Im_Re(1)
    );
\Im_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[-6]_i_1_n_0\,
      Q => Im_Re(0)
    );
\Im_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[0]_i_1_n_0\,
      Q => Im_Re(6)
    );
\Im_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[1]_i_1_n_0\,
      Q => Im_Re(7)
    );
\Im_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[2]_i_1_n_0\,
      Q => Im_Re(8)
    );
\Im_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[3]_i_1_n_0\,
      Q => Im_Re(9)
    );
\Im_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[4]_i_1_n_0\,
      Q => Im_Re(10)
    );
\Im_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[5]_i_1_n_0\,
      Q => Im_Re(11)
    );
\Im_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[6]_i_1_n_0\,
      Q => Im_Re(12)
    );
\Im_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[7]_i_1_n_0\,
      Q => Im_Re(13)
    );
\Im_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[8]_i_1_n_0\,
      Q => Im_Re(14)
    );
\Im_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Im_Re[9]_i_1_n_0\,
      Q => Im_Re(15)
    );
\Re_Im[-1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_94\,
      O => \Re_Im[-1]_i_1_n_0\
    );
\Re_Im[-2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_4\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_95\,
      O => \Re_Im[-2]_i_1_n_0\
    );
\Re_Im[-3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_5\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_96\,
      O => \Re_Im[-3]_i_1_n_0\
    );
\Re_Im[-4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_6\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_97\,
      O => \Re_Im[-4]_i_1_n_0\
    );
\Re_Im[-5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry_n_7\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_98\,
      O => \Re_Im[-5]_i_1_n_0\
    );
\Re_Im[-6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_99\,
      I3 => \Re_Im[-6]_i_2_n_0\,
      I4 => \Re_Im[-6]_i_3_n_0\,
      I5 => \Re_Im[-6]_i_4_n_0\,
      O => \Re_Im[-6]_i_1_n_0\
    );
\Re_Im[-6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__1_n_82\,
      I1 => \arg__1_n_83\,
      I2 => \arg__1_n_84\,
      I3 => p_0_in0_in,
      I4 => p_0_in5_in,
      O => \Re_Im[-6]_i_2_n_0\
    );
\Re_Im[-6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__1_n_105\,
      I1 => \arg__1_n_102\,
      I2 => \arg__1_n_101\,
      I3 => \arg__1_n_103\,
      I4 => \arg__1_n_104\,
      O => \Re_Im[-6]_i_3_n_0\
    );
\Re_Im[-6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__1_n_99\,
      I1 => p_0_in5_in,
      I2 => \arg__1_n_82\,
      I3 => \arg__1_n_84\,
      I4 => \arg__1_n_83\,
      O => \Re_Im[-6]_i_4_n_0\
    );
\Re_Im[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_6\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_93\,
      O => \Re_Im[0]_i_1_n_0\
    );
\Re_Im[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_5\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_92\,
      O => \Re_Im[1]_i_1_n_0\
    );
\Re_Im[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__0_n_4\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_91\,
      O => \Re_Im[2]_i_1_n_0\
    );
\Re_Im[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_7\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_90\,
      O => \Re_Im[3]_i_1_n_0\
    );
\Re_Im[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_89\,
      O => \Re_Im[4]_i_1_n_0\
    );
\Re_Im[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_5\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_88\,
      O => \Re_Im[5]_i_1_n_0\
    );
\Re_Im[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__1_n_4\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_87\,
      O => \Re_Im[6]_i_1_n_0\
    );
\Re_Im[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__2_n_7\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_86\,
      O => \Re_Im[7]_i_1_n_0\
    );
\Re_Im[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Im[8]_i_2_n_0\,
      I1 => \Re_Im[8]_i_3_n_0\,
      I2 => \plusOp_inferred__1/i__carry__2_n_6\,
      I3 => \Re_Im[8]_i_4_n_0\,
      I4 => \Re_Im[8]_i_5_n_0\,
      I5 => \arg__1_n_85\,
      O => \Re_Im[8]_i_1_n_0\
    );
\Re_Im[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__1_n_84\,
      I1 => \arg__1_n_83\,
      I2 => p_0_in5_in,
      I3 => p_0_in0_in,
      I4 => \Re_Im[8]_i_6_n_0\,
      I5 => \arg__1_n_82\,
      O => \Re_Im[8]_i_2_n_0\
    );
\Re_Im[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in0_in,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      I4 => \arg__1_n_82\,
      I5 => \Re_Im[8]_i_6_n_0\,
      O => \Re_Im[8]_i_3_n_0\
    );
\Re_Im[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Re_Im[8]_i_7_n_0\,
      I1 => p_0_in5_in,
      O => \Re_Im[8]_i_4_n_0\
    );
\Re_Im[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__1_n_83\,
      I1 => \arg__1_n_84\,
      I2 => \arg__1_n_82\,
      O => \Re_Im[8]_i_5_n_0\
    );
\Re_Im[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__1_n_104\,
      I1 => \arg__1_n_103\,
      I2 => \arg__1_n_101\,
      I3 => \arg__1_n_102\,
      I4 => \arg__1_n_105\,
      I5 => \arg__1_n_99\,
      O => \Re_Im[8]_i_6_n_0\
    );
\Re_Im[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__1_n_103\,
      I1 => \arg__1_n_102\,
      I2 => \arg__1_n_105\,
      I3 => \arg__1_n_104\,
      I4 => \arg__1_n_99\,
      I5 => \arg__1_n_101\,
      O => \Re_Im[8]_i_7_n_0\
    );
\Re_Im[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Re_Im[9]_i_2_n_0\,
      I1 => \Re_Im[9]_i_3_n_0\,
      I2 => \Re_Im[9]_i_4_n_0\,
      I3 => \Re_Im[9]_i_5_n_0\,
      O => \Re_Im[9]_i_1_n_0\
    );
\Re_Im[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__0_n_6\,
      I1 => \plusOp_inferred__1/i__carry__1_n_7\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      I3 => \plusOp_inferred__1/i__carry__0_n_4\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry__0_n_5\,
      O => \Re_Im[9]_i_2_n_0\
    );
\Re_Im[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry_n_7\,
      I1 => \plusOp_inferred__1/i__carry_n_4\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      I3 => \plusOp_inferred__1/i__carry_n_5\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry_n_6\,
      O => \Re_Im[9]_i_3_n_0\
    );
\Re_Im[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__2_n_0\,
      I1 => \arg__1_n_84\,
      I2 => \arg__1_n_83\,
      I3 => \arg__1_n_82\,
      I4 => \arg__1_n_99\,
      I5 => p_0_in5_in,
      O => \Re_Im[9]_i_4_n_0\
    );
\Re_Im[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__1/i__carry__1_n_5\,
      I1 => \plusOp_inferred__1/i__carry__2_n_6\,
      I2 => p_0_in0_in,
      I3 => \plusOp_inferred__1/i__carry__2_n_7\,
      I4 => \arg__1_n_82\,
      I5 => \plusOp_inferred__1/i__carry__1_n_4\,
      O => \Re_Im[9]_i_5_n_0\
    );
\Re_Im_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-1]_i_1_n_0\,
      Q => Re_Im(5)
    );
\Re_Im_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-2]_i_1_n_0\,
      Q => Re_Im(4)
    );
\Re_Im_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-3]_i_1_n_0\,
      Q => Re_Im(3)
    );
\Re_Im_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-4]_i_1_n_0\,
      Q => Re_Im(2)
    );
\Re_Im_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-5]_i_1_n_0\,
      Q => Re_Im(1)
    );
\Re_Im_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[-6]_i_1_n_0\,
      Q => Re_Im(0)
    );
\Re_Im_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[0]_i_1_n_0\,
      Q => Re_Im(6)
    );
\Re_Im_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[1]_i_1_n_0\,
      Q => Re_Im(7)
    );
\Re_Im_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[2]_i_1_n_0\,
      Q => Re_Im(8)
    );
\Re_Im_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[3]_i_1_n_0\,
      Q => Re_Im(9)
    );
\Re_Im_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[4]_i_1_n_0\,
      Q => Re_Im(10)
    );
\Re_Im_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[5]_i_1_n_0\,
      Q => Re_Im(11)
    );
\Re_Im_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[6]_i_1_n_0\,
      Q => Re_Im(12)
    );
\Re_Im_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[7]_i_1_n_0\,
      Q => Re_Im(13)
    );
\Re_Im_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[8]_i_1_n_0\,
      Q => Re_Im(14)
    );
\Re_Im_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Im[9]_i_1_n_0\,
      Q => Re_Im(15)
    );
\Re_Re[-1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_94\,
      O => \Re_Re[-1]_i_1_n_0\
    );
\Re_Re[-2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_4\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_95\,
      O => \Re_Re[-2]_i_1_n_0\
    );
\Re_Re[-3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_5\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_96\,
      O => \Re_Re[-3]_i_1_n_0\
    );
\Re_Re[-4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_6\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_97\,
      O => \Re_Re[-4]_i_1_n_0\
    );
\Re_Re[-5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry_n_7\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_98\,
      O => \Re_Re[-5]_i_1_n_0\
    );
\Re_Re[-6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F202020"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_99\,
      I3 => \Re_Re[-6]_i_2_n_0\,
      I4 => \Re_Re[-6]_i_3_n_0\,
      I5 => \Re_Re[-6]_i_4_n_0\,
      O => \Re_Re[-6]_i_1_n_0\
    );
\Re_Re[-6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \arg__0_n_82\,
      I1 => \arg__0_n_83\,
      I2 => \arg__0_n_84\,
      I3 => p_0_in6_in,
      I4 => p_0_in10_in,
      O => \Re_Re[-6]_i_2_n_0\
    );
\Re_Re[-6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_105\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_103\,
      I4 => \arg__0_n_104\,
      O => \Re_Re[-6]_i_3_n_0\
    );
\Re_Re[-6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F02"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => p_0_in10_in,
      I2 => \arg__0_n_82\,
      I3 => \arg__0_n_84\,
      I4 => \arg__0_n_83\,
      O => \Re_Re[-6]_i_4_n_0\
    );
\Re_Re[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_6\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_93\,
      O => \Re_Re[0]_i_1_n_0\
    );
\Re_Re[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_5\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_92\,
      O => \Re_Re[1]_i_1_n_0\
    );
\Re_Re[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__0_n_4\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_91\,
      O => \Re_Re[2]_i_1_n_0\
    );
\Re_Re[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_7\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_90\,
      O => \Re_Re[3]_i_1_n_0\
    );
\Re_Re[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_89\,
      O => \Re_Re[4]_i_1_n_0\
    );
\Re_Re[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_5\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_88\,
      O => \Re_Re[5]_i_1_n_0\
    );
\Re_Re[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__1_n_4\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_87\,
      O => \Re_Re[6]_i_1_n_0\
    );
\Re_Re[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_7\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_86\,
      O => \Re_Re[7]_i_1_n_0\
    );
\Re_Re[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \Re_Re[8]_i_2_n_0\,
      I1 => \Re_Re[8]_i_3_n_0\,
      I2 => \plusOp_inferred__0/i__carry__2_n_6\,
      I3 => \Re_Re[8]_i_4_n_0\,
      I4 => \Re_Re[8]_i_5_n_0\,
      I5 => \arg__0_n_85\,
      O => \Re_Re[8]_i_1_n_0\
    );
\Re_Re[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \arg__0_n_84\,
      I1 => \arg__0_n_83\,
      I2 => p_0_in10_in,
      I3 => p_0_in6_in,
      I4 => \Re_Re[8]_i_6_n_0\,
      I5 => \arg__0_n_82\,
      O => \Re_Re[8]_i_2_n_0\
    );
\Re_Re[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_0_in6_in,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      I4 => \arg__0_n_82\,
      I5 => \Re_Re[8]_i_6_n_0\,
      O => \Re_Re[8]_i_3_n_0\
    );
\Re_Re[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Re_Re[8]_i_7_n_0\,
      I1 => p_0_in10_in,
      O => \Re_Re[8]_i_4_n_0\
    );
\Re_Re[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \arg__0_n_83\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_82\,
      O => \Re_Re[8]_i_5_n_0\
    );
\Re_Re[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arg__0_n_104\,
      I1 => \arg__0_n_103\,
      I2 => \arg__0_n_101\,
      I3 => \arg__0_n_102\,
      I4 => \arg__0_n_105\,
      I5 => \arg__0_n_99\,
      O => \Re_Re[8]_i_6_n_0\
    );
\Re_Re[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arg__0_n_103\,
      I1 => \arg__0_n_102\,
      I2 => \arg__0_n_105\,
      I3 => \arg__0_n_104\,
      I4 => \arg__0_n_99\,
      I5 => \arg__0_n_101\,
      O => \Re_Re[8]_i_7_n_0\
    );
\Re_Re[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Re_Re[9]_i_2_n_0\,
      I1 => \Re_Re[9]_i_3_n_0\,
      I2 => \Re_Re[9]_i_4_n_0\,
      I3 => \Re_Re[9]_i_5_n_0\,
      O => \Re_Re[9]_i_1_n_0\
    );
\Re_Re[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__0_n_6\,
      I1 => \plusOp_inferred__0/i__carry__1_n_7\,
      I2 => \plusOp_inferred__0/i__carry__1_n_6\,
      I3 => \plusOp_inferred__0/i__carry__0_n_4\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__0_n_5\,
      O => \Re_Re[9]_i_2_n_0\
    );
\Re_Re[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry_n_7\,
      I1 => \plusOp_inferred__0/i__carry_n_4\,
      I2 => \plusOp_inferred__0/i__carry__0_n_7\,
      I3 => \plusOp_inferred__0/i__carry_n_5\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry_n_6\,
      O => \Re_Re[9]_i_3_n_0\
    );
\Re_Re[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__2_n_0\,
      I1 => \arg__0_n_84\,
      I2 => \arg__0_n_83\,
      I3 => \arg__0_n_82\,
      I4 => \arg__0_n_99\,
      I5 => p_0_in10_in,
      O => \Re_Re[9]_i_4_n_0\
    );
\Re_Re[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \plusOp_inferred__0/i__carry__1_n_5\,
      I1 => \plusOp_inferred__0/i__carry__2_n_6\,
      I2 => p_0_in6_in,
      I3 => \plusOp_inferred__0/i__carry__2_n_7\,
      I4 => \arg__0_n_82\,
      I5 => \plusOp_inferred__0/i__carry__1_n_4\,
      O => \Re_Re[9]_i_5_n_0\
    );
\Re_Re_reg[-1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-1]_i_1_n_0\,
      Q => Re_Re(5)
    );
\Re_Re_reg[-2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-2]_i_1_n_0\,
      Q => Re_Re(4)
    );
\Re_Re_reg[-3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-3]_i_1_n_0\,
      Q => Re_Re(3)
    );
\Re_Re_reg[-4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-4]_i_1_n_0\,
      Q => Re_Re(2)
    );
\Re_Re_reg[-5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-5]_i_1_n_0\,
      Q => Re_Re(1)
    );
\Re_Re_reg[-6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[-6]_i_1_n_0\,
      Q => Re_Re(0)
    );
\Re_Re_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[0]_i_1_n_0\,
      Q => Re_Re(6)
    );
\Re_Re_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[1]_i_1_n_0\,
      Q => Re_Re(7)
    );
\Re_Re_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[2]_i_1_n_0\,
      Q => Re_Re(8)
    );
\Re_Re_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[3]_i_1_n_0\,
      Q => Re_Re(9)
    );
\Re_Re_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[4]_i_1_n_0\,
      Q => Re_Re(10)
    );
\Re_Re_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[5]_i_1_n_0\,
      Q => Re_Re(11)
    );
\Re_Re_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[6]_i_1_n_0\,
      Q => Re_Re(12)
    );
\Re_Re_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[7]_i_1_n_0\,
      Q => Re_Re(13)
    );
\Re_Re_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[8]_i_1_n_0\,
      Q => Re_Re(14)
    );
\Re_Re_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Re_Re[9]_i_1_n_0\,
      Q => Re_Re(15)
    );
arg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_arg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => g0_b7_n_0,
      B(16) => g0_b7_n_0,
      B(15) => g0_b7_n_0,
      B(14) => g0_b7_n_0,
      B(13) => g0_b7_n_0,
      B(12) => g0_b7_n_0,
      B(11) => g0_b7_n_0,
      B(10) => g0_b7_n_0,
      B(9) => g0_b7_n_0,
      B(8) => g0_b7_n_0,
      B(7) => g0_b7_n_0,
      B(6) => g0_b6_n_0,
      B(5) => g0_b5_n_0,
      B(4) => g0_b4_n_0,
      B(3) => g0_b3_n_0,
      B(2) => g0_b2_n_0,
      B(1) => g0_b1_n_0,
      B(0) => g0_b0_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_arg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_arg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_arg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_arg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_arg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_arg_P_UNCONNECTED(47 downto 24),
      P(23) => p_3_in,
      P(22 downto 21) => to_sulv(1 downto 0),
      P(20) => arg_n_85,
      P(19) => arg_n_86,
      P(18) => arg_n_87,
      P(17) => arg_n_88,
      P(16) => arg_n_89,
      P(15) => arg_n_90,
      P(14) => arg_n_91,
      P(13) => arg_n_92,
      P(12) => arg_n_93,
      P(11) => arg_n_94,
      P(10) => arg_n_95,
      P(9) => arg_n_96,
      P(8) => arg_n_97,
      P(7) => arg_n_98,
      P(6) => arg_n_99,
      P(5) => \arg__3\(5),
      P(4) => arg_n_101,
      P(3) => arg_n_102,
      P(2) => arg_n_103,
      P(1) => arg_n_104,
      P(0) => arg_n_105,
      PATTERNBDETECT => NLW_arg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_arg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_arg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_arg_UNDERFLOW_UNCONNECTED
    );
\arg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \arg__0_0\(15),
      A(28) => \arg__0_0\(15),
      A(27) => \arg__0_0\(15),
      A(26) => \arg__0_0\(15),
      A(25) => \arg__0_0\(15),
      A(24) => \arg__0_0\(15),
      A(23) => \arg__0_0\(15),
      A(22) => \arg__0_0\(15),
      A(21) => \arg__0_0\(15),
      A(20) => \arg__0_0\(15),
      A(19) => \arg__0_0\(15),
      A(18) => \arg__0_0\(15),
      A(17) => \arg__0_0\(15),
      A(16) => \arg__0_0\(15),
      A(15 downto 0) => \arg__0_0\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \g0_b7__0_n_0\,
      B(16) => \g0_b7__0_n_0\,
      B(15) => \g0_b7__0_n_0\,
      B(14) => \g0_b7__0_n_0\,
      B(13) => \g0_b7__0_n_0\,
      B(12) => \g0_b7__0_n_0\,
      B(11) => \g0_b7__0_n_0\,
      B(10) => \g0_b7__0_n_0\,
      B(9) => \g0_b7__0_n_0\,
      B(8) => \g0_b7__0_n_0\,
      B(7) => \g0_b7__0_n_0\,
      B(6) => \g0_b6__0_n_0\,
      B(5) => \g0_b5__0_n_0\,
      B(4) => \g0_b4__0_n_0\,
      B(3) => \g0_b3__0_n_0\,
      B(2) => \g0_b2__0_n_0\,
      B(1) => \g0_b1__0_n_0\,
      B(0) => \g0_b0__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__0_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__0_n_82\,
      P(22) => \arg__0_n_83\,
      P(21) => \arg__0_n_84\,
      P(20) => \arg__0_n_85\,
      P(19) => \arg__0_n_86\,
      P(18) => \arg__0_n_87\,
      P(17) => \arg__0_n_88\,
      P(16) => \arg__0_n_89\,
      P(15) => \arg__0_n_90\,
      P(14) => \arg__0_n_91\,
      P(13) => \arg__0_n_92\,
      P(12) => \arg__0_n_93\,
      P(11) => \arg__0_n_94\,
      P(10) => \arg__0_n_95\,
      P(9) => \arg__0_n_96\,
      P(8) => \arg__0_n_97\,
      P(7) => \arg__0_n_98\,
      P(6) => \arg__0_n_99\,
      P(5) => p_0_in10_in,
      P(4) => \arg__0_n_101\,
      P(3) => \arg__0_n_102\,
      P(2) => \arg__0_n_103\,
      P(1) => \arg__0_n_104\,
      P(0) => \arg__0_n_105\,
      PATTERNBDETECT => \NLW_arg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__0_UNDERFLOW_UNCONNECTED\
    );
\arg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \arg__0_0\(15),
      A(28) => \arg__0_0\(15),
      A(27) => \arg__0_0\(15),
      A(26) => \arg__0_0\(15),
      A(25) => \arg__0_0\(15),
      A(24) => \arg__0_0\(15),
      A(23) => \arg__0_0\(15),
      A(22) => \arg__0_0\(15),
      A(21) => \arg__0_0\(15),
      A(20) => \arg__0_0\(15),
      A(19) => \arg__0_0\(15),
      A(18) => \arg__0_0\(15),
      A(17) => \arg__0_0\(15),
      A(16) => \arg__0_0\(15),
      A(15 downto 0) => \arg__0_0\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => g0_b7_n_0,
      B(16) => g0_b7_n_0,
      B(15) => g0_b7_n_0,
      B(14) => g0_b7_n_0,
      B(13) => g0_b7_n_0,
      B(12) => g0_b7_n_0,
      B(11) => g0_b7_n_0,
      B(10) => g0_b7_n_0,
      B(9) => g0_b7_n_0,
      B(8) => g0_b7_n_0,
      B(7) => g0_b7_n_0,
      B(6) => g0_b6_n_0,
      B(5) => g0_b5_n_0,
      B(4) => g0_b4_n_0,
      B(3) => g0_b3_n_0,
      B(2) => g0_b2_n_0,
      B(1) => g0_b1_n_0,
      B(0) => g0_b0_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__1_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__1_n_82\,
      P(22) => \arg__1_n_83\,
      P(21) => \arg__1_n_84\,
      P(20) => \arg__1_n_85\,
      P(19) => \arg__1_n_86\,
      P(18) => \arg__1_n_87\,
      P(17) => \arg__1_n_88\,
      P(16) => \arg__1_n_89\,
      P(15) => \arg__1_n_90\,
      P(14) => \arg__1_n_91\,
      P(13) => \arg__1_n_92\,
      P(12) => \arg__1_n_93\,
      P(11) => \arg__1_n_94\,
      P(10) => \arg__1_n_95\,
      P(9) => \arg__1_n_96\,
      P(8) => \arg__1_n_97\,
      P(7) => \arg__1_n_98\,
      P(6) => \arg__1_n_99\,
      P(5) => p_0_in5_in,
      P(4) => \arg__1_n_101\,
      P(3) => \arg__1_n_102\,
      P(2) => \arg__1_n_103\,
      P(1) => \arg__1_n_104\,
      P(0) => \arg__1_n_105\,
      PATTERNBDETECT => \NLW_arg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__1_UNDERFLOW_UNCONNECTED\
    );
\arg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_arg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \g0_b7__0_n_0\,
      B(16) => \g0_b7__0_n_0\,
      B(15) => \g0_b7__0_n_0\,
      B(14) => \g0_b7__0_n_0\,
      B(13) => \g0_b7__0_n_0\,
      B(12) => \g0_b7__0_n_0\,
      B(11) => \g0_b7__0_n_0\,
      B(10) => \g0_b7__0_n_0\,
      B(9) => \g0_b7__0_n_0\,
      B(8) => \g0_b7__0_n_0\,
      B(7) => \g0_b7__0_n_0\,
      B(6) => \g0_b6__0_n_0\,
      B(5) => \g0_b5__0_n_0\,
      B(4) => \g0_b4__0_n_0\,
      B(3) => \g0_b3__0_n_0\,
      B(2) => \g0_b2__0_n_0\,
      B(1) => \g0_b1__0_n_0\,
      B(0) => \g0_b0__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_arg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_arg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_arg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_arg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_arg__2_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_arg__2_P_UNCONNECTED\(47 downto 24),
      P(23) => \arg__2_n_82\,
      P(22) => \arg__2_n_83\,
      P(21) => \arg__2_n_84\,
      P(20) => \arg__2_n_85\,
      P(19) => \arg__2_n_86\,
      P(18) => \arg__2_n_87\,
      P(17) => \arg__2_n_88\,
      P(16) => \arg__2_n_89\,
      P(15) => \arg__2_n_90\,
      P(14) => \arg__2_n_91\,
      P(13) => \arg__2_n_92\,
      P(12) => \arg__2_n_93\,
      P(11) => \arg__2_n_94\,
      P(10) => \arg__2_n_95\,
      P(9) => \arg__2_n_96\,
      P(8) => \arg__2_n_97\,
      P(7) => \arg__2_n_98\,
      P(6) => \arg__2_n_99\,
      P(5) => p_0_in1_in,
      P(4) => \arg__2_n_101\,
      P(3) => \arg__2_n_102\,
      P(2) => \arg__2_n_103\,
      P(1) => \arg__2_n_104\,
      P(0) => \arg__2_n_105\,
      PATTERNBDETECT => \NLW_arg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_arg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_arg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_arg__2_UNDERFLOW_UNCONNECTED\
    );
\data_out_ppF[0][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(11),
      O => \data_out_ppF[0][11]_i_2_n_0\
    );
\data_out_ppF[0][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(10),
      O => \data_out_ppF[0][11]_i_3_n_0\
    );
\data_out_ppF[0][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(9),
      O => \data_out_ppF[0][11]_i_4_n_0\
    );
\data_out_ppF[0][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(8),
      O => \data_out_ppF[0][11]_i_5_n_0\
    );
\data_out_ppF[0][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(11),
      I1 => \data_out_ppF_reg[0][15]\(11),
      I2 => halfway_ppF,
      I3 => Re_Re(11),
      O => \data_out_ppF[0][11]_i_6_n_0\
    );
\data_out_ppF[0][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(10),
      I1 => \data_out_ppF_reg[0][15]\(10),
      I2 => halfway_ppF,
      I3 => Re_Re(10),
      O => \data_out_ppF[0][11]_i_7_n_0\
    );
\data_out_ppF[0][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(9),
      I1 => \data_out_ppF_reg[0][15]\(9),
      I2 => halfway_ppF,
      I3 => Re_Re(9),
      O => \data_out_ppF[0][11]_i_8_n_0\
    );
\data_out_ppF[0][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(8),
      I1 => \data_out_ppF_reg[0][15]\(8),
      I2 => halfway_ppF,
      I3 => Re_Re(8),
      O => \data_out_ppF[0][11]_i_9_n_0\
    );
\data_out_ppF[0][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(14),
      O => \data_out_ppF[0][15]_i_2_n_0\
    );
\data_out_ppF[0][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(13),
      O => \data_out_ppF[0][15]_i_3_n_0\
    );
\data_out_ppF[0][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(12),
      O => \data_out_ppF[0][15]_i_4_n_0\
    );
\data_out_ppF[0][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(15),
      I1 => \data_out_ppF_reg[0][15]\(15),
      I2 => halfway_ppF,
      I3 => Re_Re(15),
      O => \data_out_ppF[0][15]_i_5_n_0\
    );
\data_out_ppF[0][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(14),
      I1 => \data_out_ppF_reg[0][15]\(14),
      I2 => halfway_ppF,
      I3 => Re_Re(14),
      O => \data_out_ppF[0][15]_i_6_n_0\
    );
\data_out_ppF[0][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(13),
      I1 => \data_out_ppF_reg[0][15]\(13),
      I2 => halfway_ppF,
      I3 => Re_Re(13),
      O => \data_out_ppF[0][15]_i_7_n_0\
    );
\data_out_ppF[0][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(12),
      I1 => \data_out_ppF_reg[0][15]\(12),
      I2 => halfway_ppF,
      I3 => Re_Re(12),
      O => \data_out_ppF[0][15]_i_8_n_0\
    );
\data_out_ppF[0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(3),
      O => \data_out_ppF[0][3]_i_2_n_0\
    );
\data_out_ppF[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(2),
      O => \data_out_ppF[0][3]_i_3_n_0\
    );
\data_out_ppF[0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(1),
      O => \data_out_ppF[0][3]_i_4_n_0\
    );
\data_out_ppF[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(0),
      O => \data_out_ppF[0][3]_i_5_n_0\
    );
\data_out_ppF[0][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(3),
      I1 => \data_out_ppF_reg[0][15]\(3),
      I2 => halfway_ppF,
      I3 => Re_Re(3),
      O => \data_out_ppF[0][3]_i_6_n_0\
    );
\data_out_ppF[0][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(2),
      I1 => \data_out_ppF_reg[0][15]\(2),
      I2 => halfway_ppF,
      I3 => Re_Re(2),
      O => \data_out_ppF[0][3]_i_7_n_0\
    );
\data_out_ppF[0][3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(1),
      I1 => \data_out_ppF_reg[0][15]\(1),
      I2 => halfway_ppF,
      I3 => Re_Re(1),
      O => \data_out_ppF[0][3]_i_8_n_0\
    );
\data_out_ppF[0][3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(0),
      I1 => \data_out_ppF_reg[0][15]\(0),
      I2 => halfway_ppF,
      I3 => Re_Re(0),
      O => \data_out_ppF[0][3]_i_9_n_0\
    );
\data_out_ppF[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(7),
      O => \data_out_ppF[0][7]_i_2_n_0\
    );
\data_out_ppF[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(6),
      O => \data_out_ppF[0][7]_i_3_n_0\
    );
\data_out_ppF[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(5),
      O => \data_out_ppF[0][7]_i_4_n_0\
    );
\data_out_ppF[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => halfway_ppF,
      I1 => Im_Im(4),
      O => \data_out_ppF[0][7]_i_5_n_0\
    );
\data_out_ppF[0][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(7),
      I1 => \data_out_ppF_reg[0][15]\(7),
      I2 => halfway_ppF,
      I3 => Re_Re(7),
      O => \data_out_ppF[0][7]_i_6_n_0\
    );
\data_out_ppF[0][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(6),
      I1 => \data_out_ppF_reg[0][15]\(6),
      I2 => halfway_ppF,
      I3 => Re_Re(6),
      O => \data_out_ppF[0][7]_i_7_n_0\
    );
\data_out_ppF[0][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(5),
      I1 => \data_out_ppF_reg[0][15]\(5),
      I2 => halfway_ppF,
      I3 => Re_Re(5),
      O => \data_out_ppF[0][7]_i_8_n_0\
    );
\data_out_ppF[0][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => Im_Im(4),
      I1 => \data_out_ppF_reg[0][15]\(4),
      I2 => halfway_ppF,
      I3 => Re_Re(4),
      O => \data_out_ppF[0][7]_i_9_n_0\
    );
\data_out_ppF[1][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(11),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_2_n_0\
    );
\data_out_ppF[1][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(10),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_3_n_0\
    );
\data_out_ppF[1][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(9),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_4_n_0\
    );
\data_out_ppF[1][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(8),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][11]_i_5_n_0\
    );
\data_out_ppF[1][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(11),
      I1 => \data_out_ppF_reg[1][15]\(11),
      I2 => halfway_ppF,
      I3 => Im_Re(11),
      O => \data_out_ppF[1][11]_i_6_n_0\
    );
\data_out_ppF[1][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(10),
      I1 => \data_out_ppF_reg[1][15]\(10),
      I2 => halfway_ppF,
      I3 => Im_Re(10),
      O => \data_out_ppF[1][11]_i_7_n_0\
    );
\data_out_ppF[1][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(9),
      I1 => \data_out_ppF_reg[1][15]\(9),
      I2 => halfway_ppF,
      I3 => Im_Re(9),
      O => \data_out_ppF[1][11]_i_8_n_0\
    );
\data_out_ppF[1][11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(8),
      I1 => \data_out_ppF_reg[1][15]\(8),
      I2 => halfway_ppF,
      I3 => Im_Re(8),
      O => \data_out_ppF[1][11]_i_9_n_0\
    );
\data_out_ppF[1][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(14),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_2_n_0\
    );
\data_out_ppF[1][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(13),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_3_n_0\
    );
\data_out_ppF[1][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(12),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][15]_i_4_n_0\
    );
\data_out_ppF[1][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(15),
      I1 => \data_out_ppF_reg[1][15]\(15),
      I2 => halfway_ppF,
      I3 => Im_Re(15),
      O => \data_out_ppF[1][15]_i_5_n_0\
    );
\data_out_ppF[1][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(14),
      I1 => \data_out_ppF_reg[1][15]\(14),
      I2 => halfway_ppF,
      I3 => Im_Re(14),
      O => \data_out_ppF[1][15]_i_6_n_0\
    );
\data_out_ppF[1][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(13),
      I1 => \data_out_ppF_reg[1][15]\(13),
      I2 => halfway_ppF,
      I3 => Im_Re(13),
      O => \data_out_ppF[1][15]_i_7_n_0\
    );
\data_out_ppF[1][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(12),
      I1 => \data_out_ppF_reg[1][15]\(12),
      I2 => halfway_ppF,
      I3 => Im_Re(12),
      O => \data_out_ppF[1][15]_i_8_n_0\
    );
\data_out_ppF[1][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(3),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_2_n_0\
    );
\data_out_ppF[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(2),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_3_n_0\
    );
\data_out_ppF[1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(1),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_4_n_0\
    );
\data_out_ppF[1][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(0),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][3]_i_5_n_0\
    );
\data_out_ppF[1][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(3),
      I1 => \data_out_ppF_reg[1][15]\(3),
      I2 => halfway_ppF,
      I3 => Im_Re(3),
      O => \data_out_ppF[1][3]_i_6_n_0\
    );
\data_out_ppF[1][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(2),
      I1 => \data_out_ppF_reg[1][15]\(2),
      I2 => halfway_ppF,
      I3 => Im_Re(2),
      O => \data_out_ppF[1][3]_i_7_n_0\
    );
\data_out_ppF[1][3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(1),
      I1 => \data_out_ppF_reg[1][15]\(1),
      I2 => halfway_ppF,
      I3 => Im_Re(1),
      O => \data_out_ppF[1][3]_i_8_n_0\
    );
\data_out_ppF[1][3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(0),
      I1 => \data_out_ppF_reg[1][15]\(0),
      I2 => halfway_ppF,
      I3 => Im_Re(0),
      O => \data_out_ppF[1][3]_i_9_n_0\
    );
\data_out_ppF[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(7),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_2_n_0\
    );
\data_out_ppF[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(6),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_3_n_0\
    );
\data_out_ppF[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(5),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_4_n_0\
    );
\data_out_ppF[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Re_Im(4),
      I1 => halfway_ppF,
      O => \data_out_ppF[1][7]_i_5_n_0\
    );
\data_out_ppF[1][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(7),
      I1 => \data_out_ppF_reg[1][15]\(7),
      I2 => halfway_ppF,
      I3 => Im_Re(7),
      O => \data_out_ppF[1][7]_i_6_n_0\
    );
\data_out_ppF[1][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(6),
      I1 => \data_out_ppF_reg[1][15]\(6),
      I2 => halfway_ppF,
      I3 => Im_Re(6),
      O => \data_out_ppF[1][7]_i_7_n_0\
    );
\data_out_ppF[1][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(5),
      I1 => \data_out_ppF_reg[1][15]\(5),
      I2 => halfway_ppF,
      I3 => Im_Re(5),
      O => \data_out_ppF[1][7]_i_8_n_0\
    );
\data_out_ppF[1][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => Re_Im(4),
      I1 => \data_out_ppF_reg[1][15]\(4),
      I2 => halfway_ppF,
      I3 => Im_Re(4),
      O => \data_out_ppF[1][7]_i_9_n_0\
    );
\data_out_ppF_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][7]_i_1_n_0\,
      CO(3) => \data_out_ppF_reg[0][11]_i_1_n_0\,
      CO(2) => \data_out_ppF_reg[0][11]_i_1_n_1\,
      CO(1) => \data_out_ppF_reg[0][11]_i_1_n_2\,
      CO(0) => \data_out_ppF_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[0][11]_i_2_n_0\,
      DI(2) => \data_out_ppF[0][11]_i_3_n_0\,
      DI(1) => \data_out_ppF[0][11]_i_4_n_0\,
      DI(0) => \data_out_ppF[0][11]_i_5_n_0\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \data_out_ppF[0][11]_i_6_n_0\,
      S(2) => \data_out_ppF[0][11]_i_7_n_0\,
      S(1) => \data_out_ppF[0][11]_i_8_n_0\,
      S(0) => \data_out_ppF[0][11]_i_9_n_0\
    );
\data_out_ppF_reg[0][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][11]_i_1_n_0\,
      CO(3) => \NLW_data_out_ppF_reg[0][15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \data_out_ppF_reg[0][15]_i_1_n_1\,
      CO(1) => \data_out_ppF_reg[0][15]_i_1_n_2\,
      CO(0) => \data_out_ppF_reg[0][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_ppF[0][15]_i_2_n_0\,
      DI(1) => \data_out_ppF[0][15]_i_3_n_0\,
      DI(0) => \data_out_ppF[0][15]_i_4_n_0\,
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \data_out_ppF[0][15]_i_5_n_0\,
      S(2) => \data_out_ppF[0][15]_i_6_n_0\,
      S(1) => \data_out_ppF[0][15]_i_7_n_0\,
      S(0) => \data_out_ppF[0][15]_i_8_n_0\
    );
\data_out_ppF_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_ppF_reg[0][3]_i_1_n_0\,
      CO(2) => \data_out_ppF_reg[0][3]_i_1_n_1\,
      CO(1) => \data_out_ppF_reg[0][3]_i_1_n_2\,
      CO(0) => \data_out_ppF_reg[0][3]_i_1_n_3\,
      CYINIT => halfway_ppF,
      DI(3) => \data_out_ppF[0][3]_i_2_n_0\,
      DI(2) => \data_out_ppF[0][3]_i_3_n_0\,
      DI(1) => \data_out_ppF[0][3]_i_4_n_0\,
      DI(0) => \data_out_ppF[0][3]_i_5_n_0\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \data_out_ppF[0][3]_i_6_n_0\,
      S(2) => \data_out_ppF[0][3]_i_7_n_0\,
      S(1) => \data_out_ppF[0][3]_i_8_n_0\,
      S(0) => \data_out_ppF[0][3]_i_9_n_0\
    );
\data_out_ppF_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[0][3]_i_1_n_0\,
      CO(3) => \data_out_ppF_reg[0][7]_i_1_n_0\,
      CO(2) => \data_out_ppF_reg[0][7]_i_1_n_1\,
      CO(1) => \data_out_ppF_reg[0][7]_i_1_n_2\,
      CO(0) => \data_out_ppF_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[0][7]_i_2_n_0\,
      DI(2) => \data_out_ppF[0][7]_i_3_n_0\,
      DI(1) => \data_out_ppF[0][7]_i_4_n_0\,
      DI(0) => \data_out_ppF[0][7]_i_5_n_0\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \data_out_ppF[0][7]_i_6_n_0\,
      S(2) => \data_out_ppF[0][7]_i_7_n_0\,
      S(1) => \data_out_ppF[0][7]_i_8_n_0\,
      S(0) => \data_out_ppF[0][7]_i_9_n_0\
    );
\data_out_ppF_reg[1][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][7]_i_1_n_0\,
      CO(3) => \data_out_ppF_reg[1][11]_i_1_n_0\,
      CO(2) => \data_out_ppF_reg[1][11]_i_1_n_1\,
      CO(1) => \data_out_ppF_reg[1][11]_i_1_n_2\,
      CO(0) => \data_out_ppF_reg[1][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][11]_i_2_n_0\,
      DI(2) => \data_out_ppF[1][11]_i_3_n_0\,
      DI(1) => \data_out_ppF[1][11]_i_4_n_0\,
      DI(0) => \data_out_ppF[1][11]_i_5_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(11 downto 8),
      S(3) => \data_out_ppF[1][11]_i_6_n_0\,
      S(2) => \data_out_ppF[1][11]_i_7_n_0\,
      S(1) => \data_out_ppF[1][11]_i_8_n_0\,
      S(0) => \data_out_ppF[1][11]_i_9_n_0\
    );
\data_out_ppF_reg[1][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][11]_i_1_n_0\,
      CO(3) => \NLW_data_out_ppF_reg[1][15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \data_out_ppF_reg[1][15]_i_1_n_1\,
      CO(1) => \data_out_ppF_reg[1][15]_i_1_n_2\,
      CO(0) => \data_out_ppF_reg[1][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_ppF[1][15]_i_2_n_0\,
      DI(1) => \data_out_ppF[1][15]_i_3_n_0\,
      DI(0) => \data_out_ppF[1][15]_i_4_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(15 downto 12),
      S(3) => \data_out_ppF[1][15]_i_5_n_0\,
      S(2) => \data_out_ppF[1][15]_i_6_n_0\,
      S(1) => \data_out_ppF[1][15]_i_7_n_0\,
      S(0) => \data_out_ppF[1][15]_i_8_n_0\
    );
\data_out_ppF_reg[1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_ppF_reg[1][3]_i_1_n_0\,
      CO(2) => \data_out_ppF_reg[1][3]_i_1_n_1\,
      CO(1) => \data_out_ppF_reg[1][3]_i_1_n_2\,
      CO(0) => \data_out_ppF_reg[1][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][3]_i_2_n_0\,
      DI(2) => \data_out_ppF[1][3]_i_3_n_0\,
      DI(1) => \data_out_ppF[1][3]_i_4_n_0\,
      DI(0) => \data_out_ppF[1][3]_i_5_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(3 downto 0),
      S(3) => \data_out_ppF[1][3]_i_6_n_0\,
      S(2) => \data_out_ppF[1][3]_i_7_n_0\,
      S(1) => \data_out_ppF[1][3]_i_8_n_0\,
      S(0) => \data_out_ppF[1][3]_i_9_n_0\
    );
\data_out_ppF_reg[1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_ppF_reg[1][3]_i_1_n_0\,
      CO(3) => \data_out_ppF_reg[1][7]_i_1_n_0\,
      CO(2) => \data_out_ppF_reg[1][7]_i_1_n_1\,
      CO(1) => \data_out_ppF_reg[1][7]_i_1_n_2\,
      CO(0) => \data_out_ppF_reg[1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_out_ppF[1][7]_i_2_n_0\,
      DI(2) => \data_out_ppF[1][7]_i_3_n_0\,
      DI(1) => \data_out_ppF[1][7]_i_4_n_0\,
      DI(0) => \data_out_ppF[1][7]_i_5_n_0\,
      O(3 downto 0) => \Re_Im_reg[8]_0\(7 downto 4),
      S(3) => \data_out_ppF[1][7]_i_6_n_0\,
      S(2) => \data_out_ppF[1][7]_i_7_n_0\,
      S(1) => \data_out_ppF[1][7]_i_8_n_0\,
      S(0) => \data_out_ppF[1][7]_i_9_n_0\
    );
g0_b0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      O => \g0_b0__0_n_0\
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06C01830"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => g0_b1_n_0
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0183006"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => \g0_b1__0_n_0\
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAA44A"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => g0_b2_n_0
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAA44ABA"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => \g0_b2__0_n_0\
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D6D6682C"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => g0_b3_n_0
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D6682CD6"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => \g0_b3__0_n_0\
    );
g0_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4EE4B01A"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => g0_b4_n_0
    );
\g0_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4B01A4E"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => \g0_b4__0_n_0\
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3EF8C006"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => g0_b5_n_0
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8C0063E"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => \g0_b5__0_n_0\
    );
g0_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFE"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => g0_b6_n_0
    );
\g0_b6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFE01"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => \g0_b6__0_n_0\
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => g0_b7_n_0
    );
\g0_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFE00"
    )
        port map (
      I0 => \arg__1_0\(0),
      I1 => \arg__1_0\(1),
      I2 => \arg__1_0\(2),
      I3 => \arg__1_0\(3),
      I4 => \arg__1_0\(4),
      O => \g0_b7__0_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_91\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_91\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_91\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_92\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_92\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_92\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_93\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_93\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_93\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_94\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_94\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_94\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_87\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_87\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_87\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_88\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_88\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_88\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_89\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_89\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_89\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_90\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_90\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_90\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__0_n_82\,
      O => p_1_in7_in
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__1_n_82\,
      O => p_1_in1_in
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arg__2_n_82\,
      O => p_1_in4_in
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_85\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_85\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_85\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_86\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_86\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_86\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_99\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_99\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_99\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_95\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_95\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_95\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_96\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_96\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_96\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_97\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_97\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_97\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__0_n_98\,
      I1 => \arg__0_n_82\,
      I2 => \arg__0_n_84\,
      I3 => \arg__0_n_83\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__1_n_98\,
      I1 => \arg__1_n_82\,
      I2 => \arg__1_n_84\,
      I3 => \arg__1_n_83\,
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => \arg__2_n_98\,
      I1 => \arg__2_n_82\,
      I2 => \arg__2_n_84\,
      I3 => \arg__2_n_83\,
      O => \i__carry_i_5__1_n_0\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => plusOp_carry_i_1_n_0,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => plusOp_carry_i_2_n_0,
      S(2) => plusOp_carry_i_3_n_0,
      S(1) => plusOp_carry_i_4_n_0,
      S(0) => plusOp_carry_i_5_n_0
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => \plusOp_carry__0_i_1_n_0\,
      S(2) => \plusOp_carry__0_i_2_n_0\,
      S(1) => \plusOp_carry__0_i_3_n_0\,
      S(0) => \plusOp_carry__0_i_4_n_0\
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_91,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_1_n_0\
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_92,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_2_n_0\
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_93,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_3_n_0\
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_94,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__0_i_4_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => \plusOp_carry__1_i_1_n_0\,
      S(2) => \plusOp_carry__1_i_2_n_0\,
      S(1) => \plusOp_carry__1_i_3_n_0\,
      S(0) => \plusOp_carry__1_i_4_n_0\
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_87,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_1_n_0\
    );
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_88,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_2_n_0\
    );
\plusOp_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_89,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_3_n_0\
    );
\plusOp_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_90,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__1_i_4_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in,
      S(1) => \plusOp_carry__2_i_2_n_0\,
      S(0) => \plusOp_carry__2_i_3_n_0\
    );
\plusOp_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_in,
      O => p_1_in
    );
\plusOp_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_85,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__2_i_2_n_0\
    );
\plusOp_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_86,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => \plusOp_carry__2_i_3_n_0\
    );
plusOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_99,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => plusOp_carry_i_1_n_0
    );
plusOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_95,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => plusOp_carry_i_2_n_0
    );
plusOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_96,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => plusOp_carry_i_3_n_0
    );
plusOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_97,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => plusOp_carry_i_4_n_0
    );
plusOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B332"
    )
        port map (
      I0 => arg_n_98,
      I1 => p_3_in,
      I2 => to_sulv(0),
      I3 => to_sulv(1),
      O => plusOp_carry_i_5_n_0
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => \i__carry_i_1__2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_2__2_n_0\,
      S(2) => \i__carry_i_3_n_0\,
      S(1) => \i__carry_i_4__2_n_0\,
      S(0) => \i__carry_i_5_n_0\
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in6_in,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in7_in,
      S(1) => \i__carry__2_i_2_n_0\,
      S(0) => \i__carry__2_i_3_n_0\
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => \i__carry_i_1__3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry_n_4\,
      O(2) => \plusOp_inferred__1/i__carry_n_5\,
      O(1) => \plusOp_inferred__1/i__carry_n_6\,
      O(0) => \plusOp_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_2__3_n_0\,
      S(2) => \i__carry_i_3__0_n_0\,
      S(1) => \i__carry_i_4__3_n_0\,
      S(0) => \i__carry_i_5__0_n_0\
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__0_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in0_in,
      O(1) => \plusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in1_in,
      S(1) => \i__carry__2_i_2__0_n_0\,
      S(0) => \i__carry__2_i_3__0_n_0\
    );
\plusOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__2/i__carry_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry_n_3\,
      CYINIT => \i__carry_i_1__4_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry_n_4\,
      O(2) => \plusOp_inferred__2/i__carry_n_5\,
      O(1) => \plusOp_inferred__2/i__carry_n_6\,
      O(0) => \plusOp_inferred__2/i__carry_n_7\,
      S(3) => \i__carry_i_2__4_n_0\,
      S(2) => \i__carry_i_3__1_n_0\,
      S(1) => \i__carry_i_4__4_n_0\,
      S(0) => \i__carry_i_5__1_n_0\
    );
\plusOp_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__2/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__2/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\plusOp_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__2/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__2/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__2/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__1_n_0\,
      S(2) => \i__carry__1_i_2__1_n_0\,
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\plusOp_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__2_n_0\,
      CO(2) => \NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \plusOp_inferred__2/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED\(3),
      O(2) => p_0_in3_in,
      O(1) => \plusOp_inferred__2/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__2/i__carry__2_n_7\,
      S(3) => '1',
      S(2) => p_1_in4_in,
      S(1) => \i__carry__2_i_2__1_n_0\,
      S(0) => \i__carry__2_i_3__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO is
  port (
    \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[14][0][14]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][13]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][12]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][11]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][10]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][9]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][8]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][7]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][6]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][5]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][4]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][3]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][2]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][1]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][0][0]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[15][1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[14][1][14]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][13]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][12]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][11]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][10]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][9]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][8]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][7]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][6]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][5]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][4]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][3]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][2]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][1]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    \FIFO_reg[14][1][0]_U0_SDF_stage_wrap_c_13_0\ : out STD_LOGIC;
    reset_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[15][1][15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Data_in_ppF_reg[1][15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFOMux_FIFO[0]_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[15][0][15]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[15][0][14]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][13]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][12]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][11]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][10]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][9]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][8]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][7]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][6]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][5]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][4]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][3]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][2]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][1]_0\ : in STD_LOGIC;
    \FIFO_reg[15][0][0]_0\ : in STD_LOGIC;
    \FIFOMux_FIFO[1]_11\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[15][1][15]_2\ : in STD_LOGIC;
    \FIFO_reg[15][1][14]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][13]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][12]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][11]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][10]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][9]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][8]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][7]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][6]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][5]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][4]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][3]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][2]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][1]_0\ : in STD_LOGIC;
    \FIFO_reg[15][1][0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ltOp_inferred__2/i__carry\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO is
  signal \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][10]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][11]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][12]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][13]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][14]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][15]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][1]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][3]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][5]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][6]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][8]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][0][9]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][10]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][11]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][13]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][14]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][15]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][1]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][2]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][3]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][4]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][5]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][6]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][7]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][8]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  signal \FIFO_reg[13][1][9]_srl14_U0_SDF_stage_wrap_c_12_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][10]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][10]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][10]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][11]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][11]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][11]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][12]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][12]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][12]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][13]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][13]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][13]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][14]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][14]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][14]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][15]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][15]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][15]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][1]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][1]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][1]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][3]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][3]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][3]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][5]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][5]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][5]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][6]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][6]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][6]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][8]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][8]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][8]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][0][9]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0] ";
  attribute srl_name of \FIFO_reg[13][0][9]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][9]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][10]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][10]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][10]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][11]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][11]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][11]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][13]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][13]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][13]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][14]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][14]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][14]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][15]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][15]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][15]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][1]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][1]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][1]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][2]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][2]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][2]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][3]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][3]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][3]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][4]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][4]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][4]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][5]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][5]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][5]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][6]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][6]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][6]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][7]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][7]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][7]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][8]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][8]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][8]_srl14_U0_SDF_stage_wrap_c_12 ";
  attribute srl_bus_name of \FIFO_reg[13][1][9]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1] ";
  attribute srl_name of \FIFO_reg[13][1][9]_srl14_U0_SDF_stage_wrap_c_12\ : label is "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][1][9]_srl14_U0_SDF_stage_wrap_c_12 ";
begin
\FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(0),
      Q => \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][10]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(10),
      Q => \FIFO_reg[13][0][10]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][11]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(11),
      Q => \FIFO_reg[13][0][11]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][12]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(12),
      Q => \FIFO_reg[13][0][12]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][13]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(13),
      Q => \FIFO_reg[13][0][13]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][14]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(14),
      Q => \FIFO_reg[13][0][14]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][15]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(15),
      Q => \FIFO_reg[13][0][15]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][1]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(1),
      Q => \FIFO_reg[13][0][1]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(2),
      Q => \FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][3]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(3),
      Q => \FIFO_reg[13][0][3]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(4),
      Q => \FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][5]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(5),
      Q => \FIFO_reg[13][0][5]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][6]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(6),
      Q => \FIFO_reg[13][0][6]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(7),
      Q => \FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][8]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(8),
      Q => \FIFO_reg[13][0][8]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][0][9]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_10\(9),
      Q => \FIFO_reg[13][0][9]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(0),
      Q => \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][10]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(10),
      Q => \FIFO_reg[13][1][10]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][11]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(11),
      Q => \FIFO_reg[13][1][11]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(12),
      Q => \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][13]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(13),
      Q => \FIFO_reg[13][1][13]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][14]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(14),
      Q => \FIFO_reg[13][1][14]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][15]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(15),
      Q => \FIFO_reg[13][1][15]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][1]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(1),
      Q => \FIFO_reg[13][1][1]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][2]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(2),
      Q => \FIFO_reg[13][1][2]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][3]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(3),
      Q => \FIFO_reg[13][1][3]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][4]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(4),
      Q => \FIFO_reg[13][1][4]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][5]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(5),
      Q => \FIFO_reg[13][1][5]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][6]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(6),
      Q => \FIFO_reg[13][1][6]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][7]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(7),
      Q => \FIFO_reg[13][1][7]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][8]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(8),
      Q => \FIFO_reg[13][1][8]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[13][1][9]_srl14_U0_SDF_stage_wrap_c_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_11\(9),
      Q => \FIFO_reg[13][1][9]_srl14_U0_SDF_stage_wrap_c_12_n_0\
    );
\FIFO_reg[14][0][0]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][0]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][10]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][10]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][10]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][11]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][11]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][11]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][12]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][12]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][12]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][13]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][13]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][13]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][14]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][14]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][14]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][15]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][1]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][1]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][1]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][2]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][2]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][2]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][3]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][3]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][3]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][4]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][4]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][5]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][5]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][5]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][6]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][6]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][6]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][7]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][7]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][8]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][8]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][8]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][0][9]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][0][9]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][0][9]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][0]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][0]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][10]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][10]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][10]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][11]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][11]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][11]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][12]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][12]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][13]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][13]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][13]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][14]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][14]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][14]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][15]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][1]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][1]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][1]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][2]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][2]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][2]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][3]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][3]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][3]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][4]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][4]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][4]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][5]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][5]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][5]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][6]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][6]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][6]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][7]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][7]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][7]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][8]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][8]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][8]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[14][1][9]_U0_SDF_stage_wrap_c_13\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[13][1][9]_srl14_U0_SDF_stage_wrap_c_12_n_0\,
      Q => \FIFO_reg[14][1][9]_U0_SDF_stage_wrap_c_13_0\,
      R => '0'
    );
\FIFO_reg[15][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][0]_0\,
      Q => D(0)
    );
\FIFO_reg[15][0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][10]_0\,
      Q => D(10)
    );
\FIFO_reg[15][0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][11]_0\,
      Q => D(11)
    );
\FIFO_reg[15][0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][12]_0\,
      Q => D(12)
    );
\FIFO_reg[15][0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][13]_0\,
      Q => D(13)
    );
\FIFO_reg[15][0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][14]_0\,
      Q => D(14)
    );
\FIFO_reg[15][0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][15]_0\,
      Q => D(15)
    );
\FIFO_reg[15][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][1]_0\,
      Q => D(1)
    );
\FIFO_reg[15][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][2]_0\,
      Q => D(2)
    );
\FIFO_reg[15][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][3]_0\,
      Q => D(3)
    );
\FIFO_reg[15][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][4]_0\,
      Q => D(4)
    );
\FIFO_reg[15][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][5]_0\,
      Q => D(5)
    );
\FIFO_reg[15][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][6]_0\,
      Q => D(6)
    );
\FIFO_reg[15][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][7]_0\,
      Q => D(7)
    );
\FIFO_reg[15][0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][8]_0\,
      Q => D(8)
    );
\FIFO_reg[15][0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][0][9]_0\,
      Q => D(9)
    );
\FIFO_reg[15][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][0]_0\,
      Q => \FIFO_reg[15][1][15]_0\(0)
    );
\FIFO_reg[15][1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][10]_0\,
      Q => \FIFO_reg[15][1][15]_0\(10)
    );
\FIFO_reg[15][1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][11]_0\,
      Q => \FIFO_reg[15][1][15]_0\(11)
    );
\FIFO_reg[15][1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][12]_0\,
      Q => \FIFO_reg[15][1][15]_0\(12)
    );
\FIFO_reg[15][1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][13]_0\,
      Q => \FIFO_reg[15][1][15]_0\(13)
    );
\FIFO_reg[15][1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][14]_0\,
      Q => \FIFO_reg[15][1][15]_0\(14)
    );
\FIFO_reg[15][1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][15]_2\,
      Q => \FIFO_reg[15][1][15]_0\(15)
    );
\FIFO_reg[15][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][1]_0\,
      Q => \FIFO_reg[15][1][15]_0\(1)
    );
\FIFO_reg[15][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][2]_0\,
      Q => \FIFO_reg[15][1][15]_0\(2)
    );
\FIFO_reg[15][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][3]_0\,
      Q => \FIFO_reg[15][1][15]_0\(3)
    );
\FIFO_reg[15][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][4]_0\,
      Q => \FIFO_reg[15][1][15]_0\(4)
    );
\FIFO_reg[15][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][5]_0\,
      Q => \FIFO_reg[15][1][15]_0\(5)
    );
\FIFO_reg[15][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][6]_0\,
      Q => \FIFO_reg[15][1][15]_0\(6)
    );
\FIFO_reg[15][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][7]_0\,
      Q => \FIFO_reg[15][1][15]_0\(7)
    );
\FIFO_reg[15][1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][8]_0\,
      Q => \FIFO_reg[15][1][15]_0\(8)
    );
\FIFO_reg[15][1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[15][1][9]_0\,
      Q => \FIFO_reg[15][1][15]_0\(9)
    );
\arg_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__2\(3),
      O => DI(0)
    );
\arg_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_carry__2\(3),
      O => S(3)
    );
\arg_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_carry__2\(2),
      O => S(2)
    );
\arg_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_carry__2\(1),
      O => S(1)
    );
\arg_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_carry__2\(0),
      O => S(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_0\(3),
      O => \Data_in_ppF_reg[1][15]\(0)
    );
\i__carry__2_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(3),
      I1 => \arg_inferred__0/i__carry__2_0\(3),
      O => \FIFO_reg[15][1][15]_1\(3)
    );
\i__carry__2_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(2),
      I1 => \arg_inferred__0/i__carry__2_0\(2),
      O => \FIFO_reg[15][1][15]_1\(2)
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(1),
      I1 => \arg_inferred__0/i__carry__2_0\(1),
      O => \FIFO_reg[15][1][15]_1\(1)
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(0),
      I1 => \arg_inferred__0/i__carry__2_0\(0),
      O => \FIFO_reg[15][1][15]_1\(0)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CO(0),
      I1 => reset,
      O => reset_2(0)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ltOp_inferred__2/i__carry\(0),
      I1 => reset,
      O => reset_3(0)
    );
\i__carry_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => CO(0),
      O => reset_0(0)
    );
\i__carry_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => \ltOp_inferred__2/i__carry\(0),
      O => reset_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\ is
  port (
    \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[7][1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0\ : out STD_LOGIC;
    reset_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[7][1][15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Data_in_ppF_reg[1][15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFOMux_FIFO[0]_22\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[7][0][15]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[7][0][14]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][13]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][12]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][11]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][10]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][9]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][8]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][7]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][6]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][5]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][4]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][3]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][2]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][1]_0\ : in STD_LOGIC;
    \FIFO_reg[7][0][0]_0\ : in STD_LOGIC;
    \FIFOMux_FIFO[1]_23\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[7][1][15]_2\ : in STD_LOGIC;
    \FIFO_reg[7][1][14]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][13]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][12]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][11]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][10]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][9]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][8]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][7]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][6]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][5]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][4]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][3]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][2]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][1]_0\ : in STD_LOGIC;
    \FIFO_reg[7][1][0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ltOp_inferred__2/i__carry\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\ : entity is "SR_FIFO";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\ is
  signal \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  signal \FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] ";
  attribute srl_name of \FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4 ";
  attribute srl_bus_name of \FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] ";
  attribute srl_name of \FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4\ : label is "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4 ";
begin
\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(0),
      Q => \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(10),
      Q => \FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(11),
      Q => \FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(12),
      Q => \FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(13),
      Q => \FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(14),
      Q => \FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(15),
      Q => \FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(1),
      Q => \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(2),
      Q => \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(3),
      Q => \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(4),
      Q => \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(5),
      Q => \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(6),
      Q => \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(7),
      Q => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(8),
      Q => \FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_22\(9),
      Q => \FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(0),
      Q => \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(10),
      Q => \FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(11),
      Q => \FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(12),
      Q => \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(13),
      Q => \FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(14),
      Q => \FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(15),
      Q => \FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(1),
      Q => \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(2),
      Q => \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(3),
      Q => \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(4),
      Q => \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(5),
      Q => \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(6),
      Q => \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(7),
      Q => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(8),
      Q => \FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_23\(9),
      Q => \FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4_n_0\
    );
\FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4_n_0\,
      Q => \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5_0\,
      R => '0'
    );
\FIFO_reg[7][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][0]_0\,
      Q => D(0)
    );
\FIFO_reg[7][0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][10]_0\,
      Q => D(10)
    );
\FIFO_reg[7][0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][11]_0\,
      Q => D(11)
    );
\FIFO_reg[7][0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][12]_0\,
      Q => D(12)
    );
\FIFO_reg[7][0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][13]_0\,
      Q => D(13)
    );
\FIFO_reg[7][0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][14]_0\,
      Q => D(14)
    );
\FIFO_reg[7][0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][15]_0\,
      Q => D(15)
    );
\FIFO_reg[7][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][1]_0\,
      Q => D(1)
    );
\FIFO_reg[7][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][2]_0\,
      Q => D(2)
    );
\FIFO_reg[7][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][3]_0\,
      Q => D(3)
    );
\FIFO_reg[7][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][4]_0\,
      Q => D(4)
    );
\FIFO_reg[7][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][5]_0\,
      Q => D(5)
    );
\FIFO_reg[7][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][6]_0\,
      Q => D(6)
    );
\FIFO_reg[7][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][7]_0\,
      Q => D(7)
    );
\FIFO_reg[7][0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][8]_0\,
      Q => D(8)
    );
\FIFO_reg[7][0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][0][9]_0\,
      Q => D(9)
    );
\FIFO_reg[7][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][0]_0\,
      Q => \FIFO_reg[7][1][15]_0\(0)
    );
\FIFO_reg[7][1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][10]_0\,
      Q => \FIFO_reg[7][1][15]_0\(10)
    );
\FIFO_reg[7][1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][11]_0\,
      Q => \FIFO_reg[7][1][15]_0\(11)
    );
\FIFO_reg[7][1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][12]_0\,
      Q => \FIFO_reg[7][1][15]_0\(12)
    );
\FIFO_reg[7][1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][13]_0\,
      Q => \FIFO_reg[7][1][15]_0\(13)
    );
\FIFO_reg[7][1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][14]_0\,
      Q => \FIFO_reg[7][1][15]_0\(14)
    );
\FIFO_reg[7][1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][15]_2\,
      Q => \FIFO_reg[7][1][15]_0\(15)
    );
\FIFO_reg[7][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][1]_0\,
      Q => \FIFO_reg[7][1][15]_0\(1)
    );
\FIFO_reg[7][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][2]_0\,
      Q => \FIFO_reg[7][1][15]_0\(2)
    );
\FIFO_reg[7][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][3]_0\,
      Q => \FIFO_reg[7][1][15]_0\(3)
    );
\FIFO_reg[7][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][4]_0\,
      Q => \FIFO_reg[7][1][15]_0\(4)
    );
\FIFO_reg[7][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][5]_0\,
      Q => \FIFO_reg[7][1][15]_0\(5)
    );
\FIFO_reg[7][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][6]_0\,
      Q => \FIFO_reg[7][1][15]_0\(6)
    );
\FIFO_reg[7][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][7]_0\,
      Q => \FIFO_reg[7][1][15]_0\(7)
    );
\FIFO_reg[7][1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][8]_0\,
      Q => \FIFO_reg[7][1][15]_0\(8)
    );
\FIFO_reg[7][1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[7][1][9]_0\,
      Q => \FIFO_reg[7][1][15]_0\(9)
    );
\arg_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__2\(3),
      O => DI(0)
    );
\arg_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_carry__2\(3),
      O => S(3)
    );
\arg_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_carry__2\(2),
      O => S(2)
    );
\arg_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_carry__2\(1),
      O => S(1)
    );
\arg_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_carry__2\(0),
      O => S(0)
    );
\i__carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_0\(3),
      O => \Data_in_ppF_reg[1][15]\(0)
    );
\i__carry__2_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(3),
      I1 => \arg_inferred__0/i__carry__2_0\(3),
      O => \FIFO_reg[7][1][15]_1\(3)
    );
\i__carry__2_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(2),
      I1 => \arg_inferred__0/i__carry__2_0\(2),
      O => \FIFO_reg[7][1][15]_1\(2)
    );
\i__carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(1),
      I1 => \arg_inferred__0/i__carry__2_0\(1),
      O => \FIFO_reg[7][1][15]_1\(1)
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(0),
      I1 => \arg_inferred__0/i__carry__2_0\(0),
      O => \FIFO_reg[7][1][15]_1\(0)
    );
\i__carry_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => CO(0),
      O => reset_0(0)
    );
\i__carry_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => \ltOp_inferred__2/i__carry\(0),
      O => reset_1(0)
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CO(0),
      I1 => reset,
      O => reset_2(0)
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ltOp_inferred__2/i__carry\(0),
      I1 => reset,
      O => reset_3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\ is
  port (
    \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[3][1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0\ : out STD_LOGIC;
    reset_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[3][1][15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Data_in_ppF_reg[1][15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFOMux_FIFO[0]_36\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[3][0][15]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[3][0][14]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][13]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][12]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][11]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][10]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][9]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][8]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][7]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][6]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][5]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][4]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][3]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][2]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][1]_0\ : in STD_LOGIC;
    \FIFO_reg[3][0][0]_0\ : in STD_LOGIC;
    \FIFOMux_FIFO[1]_37\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[3][1][15]_2\ : in STD_LOGIC;
    \FIFO_reg[3][1][14]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][13]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][12]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][11]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][10]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][9]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][8]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][7]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][6]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][5]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][4]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][3]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][2]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][1]_0\ : in STD_LOGIC;
    \FIFO_reg[3][1][0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ltOp_inferred__2/i__carry\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\ : entity is "SR_FIFO";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\ is
  signal \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  signal \FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] ";
  attribute srl_name of \FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0 ";
  attribute srl_bus_name of \FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] ";
  attribute srl_name of \FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0\ : label is "\U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0 ";
begin
\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(0),
      Q => \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(10),
      Q => \FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(11),
      Q => \FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(12),
      Q => \FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(13),
      Q => \FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(14),
      Q => \FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(15),
      Q => \FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(1),
      Q => \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(2),
      Q => \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(3),
      Q => \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(4),
      Q => \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(5),
      Q => \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(6),
      Q => \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(7),
      Q => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(8),
      Q => \FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[0]_36\(9),
      Q => \FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(0),
      Q => \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(10),
      Q => \FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(11),
      Q => \FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(12),
      Q => \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(13),
      Q => \FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(14),
      Q => \FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(15),
      Q => \FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(1),
      Q => \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(2),
      Q => \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(3),
      Q => \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(4),
      Q => \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(5),
      Q => \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(6),
      Q => \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(7),
      Q => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(8),
      Q => \FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \FIFOMux_FIFO[1]_37\(9),
      Q => \FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0_n_0\
    );
\FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0_n_0\,
      Q => \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1_0\,
      R => '0'
    );
\FIFO_reg[3][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][0]_0\,
      Q => D(0)
    );
\FIFO_reg[3][0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][10]_0\,
      Q => D(10)
    );
\FIFO_reg[3][0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][11]_0\,
      Q => D(11)
    );
\FIFO_reg[3][0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][12]_0\,
      Q => D(12)
    );
\FIFO_reg[3][0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][13]_0\,
      Q => D(13)
    );
\FIFO_reg[3][0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][14]_0\,
      Q => D(14)
    );
\FIFO_reg[3][0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][15]_0\,
      Q => D(15)
    );
\FIFO_reg[3][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][1]_0\,
      Q => D(1)
    );
\FIFO_reg[3][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][2]_0\,
      Q => D(2)
    );
\FIFO_reg[3][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][3]_0\,
      Q => D(3)
    );
\FIFO_reg[3][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][4]_0\,
      Q => D(4)
    );
\FIFO_reg[3][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][5]_0\,
      Q => D(5)
    );
\FIFO_reg[3][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][6]_0\,
      Q => D(6)
    );
\FIFO_reg[3][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][7]_0\,
      Q => D(7)
    );
\FIFO_reg[3][0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][8]_0\,
      Q => D(8)
    );
\FIFO_reg[3][0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][0][9]_0\,
      Q => D(9)
    );
\FIFO_reg[3][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][0]_0\,
      Q => \FIFO_reg[3][1][15]_0\(0)
    );
\FIFO_reg[3][1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][10]_0\,
      Q => \FIFO_reg[3][1][15]_0\(10)
    );
\FIFO_reg[3][1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][11]_0\,
      Q => \FIFO_reg[3][1][15]_0\(11)
    );
\FIFO_reg[3][1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][12]_0\,
      Q => \FIFO_reg[3][1][15]_0\(12)
    );
\FIFO_reg[3][1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][13]_0\,
      Q => \FIFO_reg[3][1][15]_0\(13)
    );
\FIFO_reg[3][1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][14]_0\,
      Q => \FIFO_reg[3][1][15]_0\(14)
    );
\FIFO_reg[3][1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][15]_2\,
      Q => \FIFO_reg[3][1][15]_0\(15)
    );
\FIFO_reg[3][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][1]_0\,
      Q => \FIFO_reg[3][1][15]_0\(1)
    );
\FIFO_reg[3][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][2]_0\,
      Q => \FIFO_reg[3][1][15]_0\(2)
    );
\FIFO_reg[3][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][3]_0\,
      Q => \FIFO_reg[3][1][15]_0\(3)
    );
\FIFO_reg[3][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][4]_0\,
      Q => \FIFO_reg[3][1][15]_0\(4)
    );
\FIFO_reg[3][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][5]_0\,
      Q => \FIFO_reg[3][1][15]_0\(5)
    );
\FIFO_reg[3][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][6]_0\,
      Q => \FIFO_reg[3][1][15]_0\(6)
    );
\FIFO_reg[3][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][7]_0\,
      Q => \FIFO_reg[3][1][15]_0\(7)
    );
\FIFO_reg[3][1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][8]_0\,
      Q => \FIFO_reg[3][1][15]_0\(8)
    );
\FIFO_reg[3][1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[3][1][9]_0\,
      Q => \FIFO_reg[3][1][15]_0\(9)
    );
\arg_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__2\(3),
      O => DI(0)
    );
\arg_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_carry__2\(3),
      O => S(3)
    );
\arg_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_carry__2\(2),
      O => S(2)
    );
\arg_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_carry__2\(1),
      O => S(1)
    );
\arg_carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_carry__2\(0),
      O => S(0)
    );
\i__carry__2_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_0\(3),
      O => \Data_in_ppF_reg[1][15]\(0)
    );
\i__carry__2_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(3),
      I1 => \arg_inferred__0/i__carry__2_0\(3),
      O => \FIFO_reg[3][1][15]_1\(3)
    );
\i__carry__2_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(2),
      I1 => \arg_inferred__0/i__carry__2_0\(2),
      O => \FIFO_reg[3][1][15]_1\(2)
    );
\i__carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(1),
      I1 => \arg_inferred__0/i__carry__2_0\(1),
      O => \FIFO_reg[3][1][15]_1\(1)
    );
\i__carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(0),
      I1 => \arg_inferred__0/i__carry__2_0\(0),
      O => \FIFO_reg[3][1][15]_1\(0)
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CO(0),
      I1 => reset,
      O => reset_2(0)
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ltOp_inferred__2/i__carry\(0),
      I1 => reset,
      O => reset_3(0)
    );
\i__carry_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => CO(0),
      O => reset_0(0)
    );
\i__carry_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => \ltOp_inferred__2/i__carry\(0),
      O => reset_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\ is
  port (
    reset_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[1][1][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Data_in_ppF_reg[1][15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[1][0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[1][1][15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ltOp_inferred__2/i__carry\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[0][1][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\ : entity is "SR_FIFO";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\ is
  signal \FIFO_reg[0][0]_46\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFO_reg[0][1]_47\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\FIFO_reg[0][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \FIFO_reg[0][0]_46\(0)
    );
\FIFO_reg[0][0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(10),
      Q => \FIFO_reg[0][0]_46\(10)
    );
\FIFO_reg[0][0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(11),
      Q => \FIFO_reg[0][0]_46\(11)
    );
\FIFO_reg[0][0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(12),
      Q => \FIFO_reg[0][0]_46\(12)
    );
\FIFO_reg[0][0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(13),
      Q => \FIFO_reg[0][0]_46\(13)
    );
\FIFO_reg[0][0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(14),
      Q => \FIFO_reg[0][0]_46\(14)
    );
\FIFO_reg[0][0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(15),
      Q => \FIFO_reg[0][0]_46\(15)
    );
\FIFO_reg[0][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \FIFO_reg[0][0]_46\(1)
    );
\FIFO_reg[0][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \FIFO_reg[0][0]_46\(2)
    );
\FIFO_reg[0][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \FIFO_reg[0][0]_46\(3)
    );
\FIFO_reg[0][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \FIFO_reg[0][0]_46\(4)
    );
\FIFO_reg[0][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \FIFO_reg[0][0]_46\(5)
    );
\FIFO_reg[0][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \FIFO_reg[0][0]_46\(6)
    );
\FIFO_reg[0][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \FIFO_reg[0][0]_46\(7)
    );
\FIFO_reg[0][0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(8),
      Q => \FIFO_reg[0][0]_46\(8)
    );
\FIFO_reg[0][0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(9),
      Q => \FIFO_reg[0][0]_46\(9)
    );
\FIFO_reg[0][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(0),
      Q => \FIFO_reg[0][1]_47\(0)
    );
\FIFO_reg[0][1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(10),
      Q => \FIFO_reg[0][1]_47\(10)
    );
\FIFO_reg[0][1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(11),
      Q => \FIFO_reg[0][1]_47\(11)
    );
\FIFO_reg[0][1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(12),
      Q => \FIFO_reg[0][1]_47\(12)
    );
\FIFO_reg[0][1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(13),
      Q => \FIFO_reg[0][1]_47\(13)
    );
\FIFO_reg[0][1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(14),
      Q => \FIFO_reg[0][1]_47\(14)
    );
\FIFO_reg[0][1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(15),
      Q => \FIFO_reg[0][1]_47\(15)
    );
\FIFO_reg[0][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(1),
      Q => \FIFO_reg[0][1]_47\(1)
    );
\FIFO_reg[0][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(2),
      Q => \FIFO_reg[0][1]_47\(2)
    );
\FIFO_reg[0][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(3),
      Q => \FIFO_reg[0][1]_47\(3)
    );
\FIFO_reg[0][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(4),
      Q => \FIFO_reg[0][1]_47\(4)
    );
\FIFO_reg[0][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(5),
      Q => \FIFO_reg[0][1]_47\(5)
    );
\FIFO_reg[0][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(6),
      Q => \FIFO_reg[0][1]_47\(6)
    );
\FIFO_reg[0][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(7),
      Q => \FIFO_reg[0][1]_47\(7)
    );
\FIFO_reg[0][1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(8),
      Q => \FIFO_reg[0][1]_47\(8)
    );
\FIFO_reg[0][1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_0\(9),
      Q => \FIFO_reg[0][1]_47\(9)
    );
\FIFO_reg[1][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(0),
      Q => \FIFO_reg[1][0][15]_0\(0)
    );
\FIFO_reg[1][0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(10),
      Q => \FIFO_reg[1][0][15]_0\(10)
    );
\FIFO_reg[1][0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(11),
      Q => \FIFO_reg[1][0][15]_0\(11)
    );
\FIFO_reg[1][0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(12),
      Q => \FIFO_reg[1][0][15]_0\(12)
    );
\FIFO_reg[1][0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(13),
      Q => \FIFO_reg[1][0][15]_0\(13)
    );
\FIFO_reg[1][0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(14),
      Q => \FIFO_reg[1][0][15]_0\(14)
    );
\FIFO_reg[1][0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(15),
      Q => \FIFO_reg[1][0][15]_0\(15)
    );
\FIFO_reg[1][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(1),
      Q => \FIFO_reg[1][0][15]_0\(1)
    );
\FIFO_reg[1][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(2),
      Q => \FIFO_reg[1][0][15]_0\(2)
    );
\FIFO_reg[1][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(3),
      Q => \FIFO_reg[1][0][15]_0\(3)
    );
\FIFO_reg[1][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(4),
      Q => \FIFO_reg[1][0][15]_0\(4)
    );
\FIFO_reg[1][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(5),
      Q => \FIFO_reg[1][0][15]_0\(5)
    );
\FIFO_reg[1][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(6),
      Q => \FIFO_reg[1][0][15]_0\(6)
    );
\FIFO_reg[1][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(7),
      Q => \FIFO_reg[1][0][15]_0\(7)
    );
\FIFO_reg[1][0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(8),
      Q => \FIFO_reg[1][0][15]_0\(8)
    );
\FIFO_reg[1][0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][0]_46\(9),
      Q => \FIFO_reg[1][0][15]_0\(9)
    );
\FIFO_reg[1][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(0),
      Q => \FIFO_reg[1][1][15]_1\(0)
    );
\FIFO_reg[1][1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(10),
      Q => \FIFO_reg[1][1][15]_1\(10)
    );
\FIFO_reg[1][1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(11),
      Q => \FIFO_reg[1][1][15]_1\(11)
    );
\FIFO_reg[1][1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(12),
      Q => \FIFO_reg[1][1][15]_1\(12)
    );
\FIFO_reg[1][1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(13),
      Q => \FIFO_reg[1][1][15]_1\(13)
    );
\FIFO_reg[1][1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(14),
      Q => \FIFO_reg[1][1][15]_1\(14)
    );
\FIFO_reg[1][1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(15),
      Q => \FIFO_reg[1][1][15]_1\(15)
    );
\FIFO_reg[1][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(1),
      Q => \FIFO_reg[1][1][15]_1\(1)
    );
\FIFO_reg[1][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(2),
      Q => \FIFO_reg[1][1][15]_1\(2)
    );
\FIFO_reg[1][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(3),
      Q => \FIFO_reg[1][1][15]_1\(3)
    );
\FIFO_reg[1][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(4),
      Q => \FIFO_reg[1][1][15]_1\(4)
    );
\FIFO_reg[1][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(5),
      Q => \FIFO_reg[1][1][15]_1\(5)
    );
\FIFO_reg[1][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(6),
      Q => \FIFO_reg[1][1][15]_1\(6)
    );
\FIFO_reg[1][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(7),
      Q => \FIFO_reg[1][1][15]_1\(7)
    );
\FIFO_reg[1][1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(8),
      Q => \FIFO_reg[1][1][15]_1\(8)
    );
\FIFO_reg[1][1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1]_47\(9),
      Q => \FIFO_reg[1][1][15]_1\(9)
    );
\arg_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__2\(3),
      O => DI(0)
    );
\arg_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_carry__2\(3),
      O => S(3)
    );
\arg_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_carry__2\(2),
      O => S(2)
    );
\arg_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_carry__2\(1),
      O => S(1)
    );
\arg_carry__2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_carry__2\(0),
      O => S(0)
    );
\i__carry__2_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_0\(3),
      O => \Data_in_ppF_reg[1][15]\(0)
    );
\i__carry__2_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(3),
      I1 => \arg_inferred__0/i__carry__2_0\(3),
      O => \FIFO_reg[1][1][15]_0\(3)
    );
\i__carry__2_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(2),
      I1 => \arg_inferred__0/i__carry__2_0\(2),
      O => \FIFO_reg[1][1][15]_0\(2)
    );
\i__carry__2_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(1),
      I1 => \arg_inferred__0/i__carry__2_0\(1),
      O => \FIFO_reg[1][1][15]_0\(1)
    );
\i__carry__2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(0),
      I1 => \arg_inferred__0/i__carry__2_0\(0),
      O => \FIFO_reg[1][1][15]_0\(0)
    );
\i__carry_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CO(0),
      I1 => reset,
      O => reset_2(0)
    );
\i__carry_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ltOp_inferred__2/i__carry\(0),
      I1 => reset,
      O => reset_3(0)
    );
\i__carry_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => CO(0),
      O => reset_0(0)
    );
\i__carry_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => \ltOp_inferred__2/i__carry\(0),
      O => reset_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized7\ is
  port (
    reset_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FIFO_reg[0][1][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Data_in_ppF_reg[1][15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_reg[0][0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIFO_reg[0][1][15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ltOp_inferred__2/i__carry\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \arg_inferred__0/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[0][1][15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized7\ : entity is "SR_FIFO";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized7\ is
begin
\FIFO_reg[0][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \FIFO_reg[0][0][15]_0\(0)
    );
\FIFO_reg[0][0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(10),
      Q => \FIFO_reg[0][0][15]_0\(10)
    );
\FIFO_reg[0][0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(11),
      Q => \FIFO_reg[0][0][15]_0\(11)
    );
\FIFO_reg[0][0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(12),
      Q => \FIFO_reg[0][0][15]_0\(12)
    );
\FIFO_reg[0][0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(13),
      Q => \FIFO_reg[0][0][15]_0\(13)
    );
\FIFO_reg[0][0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(14),
      Q => \FIFO_reg[0][0][15]_0\(14)
    );
\FIFO_reg[0][0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(15),
      Q => \FIFO_reg[0][0][15]_0\(15)
    );
\FIFO_reg[0][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \FIFO_reg[0][0][15]_0\(1)
    );
\FIFO_reg[0][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \FIFO_reg[0][0][15]_0\(2)
    );
\FIFO_reg[0][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \FIFO_reg[0][0][15]_0\(3)
    );
\FIFO_reg[0][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \FIFO_reg[0][0][15]_0\(4)
    );
\FIFO_reg[0][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \FIFO_reg[0][0][15]_0\(5)
    );
\FIFO_reg[0][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \FIFO_reg[0][0][15]_0\(6)
    );
\FIFO_reg[0][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \FIFO_reg[0][0][15]_0\(7)
    );
\FIFO_reg[0][0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(8),
      Q => \FIFO_reg[0][0][15]_0\(8)
    );
\FIFO_reg[0][0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(9),
      Q => \FIFO_reg[0][0][15]_0\(9)
    );
\FIFO_reg[0][1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(0),
      Q => \FIFO_reg[0][1][15]_1\(0)
    );
\FIFO_reg[0][1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(10),
      Q => \FIFO_reg[0][1][15]_1\(10)
    );
\FIFO_reg[0][1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(11),
      Q => \FIFO_reg[0][1][15]_1\(11)
    );
\FIFO_reg[0][1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(12),
      Q => \FIFO_reg[0][1][15]_1\(12)
    );
\FIFO_reg[0][1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(13),
      Q => \FIFO_reg[0][1][15]_1\(13)
    );
\FIFO_reg[0][1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(14),
      Q => \FIFO_reg[0][1][15]_1\(14)
    );
\FIFO_reg[0][1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(15),
      Q => \FIFO_reg[0][1][15]_1\(15)
    );
\FIFO_reg[0][1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(1),
      Q => \FIFO_reg[0][1][15]_1\(1)
    );
\FIFO_reg[0][1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(2),
      Q => \FIFO_reg[0][1][15]_1\(2)
    );
\FIFO_reg[0][1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(3),
      Q => \FIFO_reg[0][1][15]_1\(3)
    );
\FIFO_reg[0][1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(4),
      Q => \FIFO_reg[0][1][15]_1\(4)
    );
\FIFO_reg[0][1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(5),
      Q => \FIFO_reg[0][1][15]_1\(5)
    );
\FIFO_reg[0][1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(6),
      Q => \FIFO_reg[0][1][15]_1\(6)
    );
\FIFO_reg[0][1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(7),
      Q => \FIFO_reg[0][1][15]_1\(7)
    );
\FIFO_reg[0][1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(8),
      Q => \FIFO_reg[0][1][15]_1\(8)
    );
\FIFO_reg[0][1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFO_reg[0][1][15]_2\(9),
      Q => \FIFO_reg[0][1][15]_1\(9)
    );
\arg_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_carry__2\(3),
      O => DI(0)
    );
\arg_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \arg_carry__2\(3),
      O => S(3)
    );
\arg_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \arg_carry__2\(2),
      O => S(2)
    );
\arg_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \arg_carry__2\(1),
      O => S(1)
    );
\arg_carry__2_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \arg_carry__2\(0),
      O => S(0)
    );
\i__carry__2_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2_0\(3),
      O => \Data_in_ppF_reg[1][15]\(0)
    );
\i__carry__2_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(3),
      I1 => \arg_inferred__0/i__carry__2_0\(3),
      O => \FIFO_reg[0][1][15]_0\(3)
    );
\i__carry__2_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(2),
      I1 => \arg_inferred__0/i__carry__2_0\(2),
      O => \FIFO_reg[0][1][15]_0\(2)
    );
\i__carry__2_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(1),
      I1 => \arg_inferred__0/i__carry__2_0\(1),
      O => \FIFO_reg[0][1][15]_0\(1)
    );
\i__carry__2_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arg_inferred__0/i__carry__2\(0),
      I1 => \arg_inferred__0/i__carry__2_0\(0),
      O => \FIFO_reg[0][1][15]_0\(0)
    );
\i__carry_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CO(0),
      I1 => reset,
      O => reset_2(0)
    );
\i__carry_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ltOp_inferred__2/i__carry\(0),
      I1 => reset,
      O => reset_3(0)
    );
\i__carry_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => CO(0),
      O => reset_0(0)
    );
\i__carry_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => \ltOp_inferred__2/i__carry\(0),
      O => reset_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized1\ is
  port (
    B : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_counter_ppF_reg[3]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized1\ : entity is "TF_ROM";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized1\ is
begin
\arg__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6662"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \data_counter_ppF_reg[3]\(7)
    );
\arg__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6663"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \data_counter_ppF_reg[3]\(6)
    );
\arg__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A590"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \data_counter_ppF_reg[3]\(5)
    );
\arg__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A548"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \data_counter_ppF_reg[3]\(4)
    );
\arg__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD90"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \data_counter_ppF_reg[3]\(3)
    );
\arg__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4290"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \data_counter_ppF_reg[3]\(2)
    );
\arg__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8610"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \data_counter_ppF_reg[3]\(1)
    );
\arg__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \data_counter_ppF_reg[3]\(0)
    );
arg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => B(6)
    );
arg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A90"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => B(5)
    );
arg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      O => B(4)
    );
arg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAB0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => B(3)
    );
arg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"14A0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => B(2)
    );
arg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4830"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      O => B(1)
    );
arg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized3\ is
  port (
    B : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_counter_ppF_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized3\ : entity is "TF_ROM";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized3\ is
begin
\Twiddle_ROM[0][1]\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => B(1)
    );
\arg__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \data_counter_ppF_reg[0]\(2)
    );
\arg__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \data_counter_ppF_reg[0]\(1)
    );
\arg__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \data_counter_ppF_reg[0]\(0)
    );
\arg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized5\ is
  port (
    \data_counter_ppF_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized5\ : entity is "TF_ROM";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized5\ is
begin
\arg__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \data_counter_ppF_reg[1]\(1)
    );
\arg__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \data_counter_ppF_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage is
  port (
    \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][14]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][13]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][12]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][11]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][10]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][9]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][8]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][7]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][6]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][5]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][4]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][3]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][2]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][1]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][0][0]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][14]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][13]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][12]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][11]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][10]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][9]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][8]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][7]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][6]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][5]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][4]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][3]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][2]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][1]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    \FIFO_reg[14][1][0]_U0_SDF_stage_wrap_c_13\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_ppF_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[15][0][15]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[15][0][14]\ : in STD_LOGIC;
    \FIFO_reg[15][0][13]\ : in STD_LOGIC;
    \FIFO_reg[15][0][12]\ : in STD_LOGIC;
    \FIFO_reg[15][0][11]\ : in STD_LOGIC;
    \FIFO_reg[15][0][10]\ : in STD_LOGIC;
    \FIFO_reg[15][0][9]\ : in STD_LOGIC;
    \FIFO_reg[15][0][8]\ : in STD_LOGIC;
    \FIFO_reg[15][0][7]\ : in STD_LOGIC;
    \FIFO_reg[15][0][6]\ : in STD_LOGIC;
    \FIFO_reg[15][0][5]\ : in STD_LOGIC;
    \FIFO_reg[15][0][4]\ : in STD_LOGIC;
    \FIFO_reg[15][0][3]\ : in STD_LOGIC;
    \FIFO_reg[15][0][2]\ : in STD_LOGIC;
    \FIFO_reg[15][0][1]\ : in STD_LOGIC;
    \FIFO_reg[15][0][0]\ : in STD_LOGIC;
    \FIFO_reg[15][1][15]\ : in STD_LOGIC;
    \FIFO_reg[15][1][14]\ : in STD_LOGIC;
    \FIFO_reg[15][1][13]\ : in STD_LOGIC;
    \FIFO_reg[15][1][12]\ : in STD_LOGIC;
    \FIFO_reg[15][1][11]\ : in STD_LOGIC;
    \FIFO_reg[15][1][10]\ : in STD_LOGIC;
    \FIFO_reg[15][1][9]\ : in STD_LOGIC;
    \FIFO_reg[15][1][8]\ : in STD_LOGIC;
    \FIFO_reg[15][1][7]\ : in STD_LOGIC;
    \FIFO_reg[15][1][6]\ : in STD_LOGIC;
    \FIFO_reg[15][1][5]\ : in STD_LOGIC;
    \FIFO_reg[15][1][4]\ : in STD_LOGIC;
    \FIFO_reg[15][1][3]\ : in STD_LOGIC;
    \FIFO_reg[15][1][2]\ : in STD_LOGIC;
    \FIFO_reg[15][1][1]\ : in STD_LOGIC;
    \FIFO_reg[15][1][0]\ : in STD_LOGIC;
    Re_Data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Im_Data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    go_data_counter : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage is
  signal \BU_ROT[0]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT[1]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[0]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[1]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal BU_inst_n_0 : STD_LOGIC;
  signal BU_inst_n_1 : STD_LOGIC;
  signal BU_inst_n_2 : STD_LOGIC;
  signal BU_inst_n_3 : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_pp1_reg[0]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_pp1_reg[1]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[1]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFOMux_FIFO[0]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFOMux_FIFO[1]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \InDec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal Rotator_inst_n_0 : STD_LOGIC;
  signal Rotator_inst_n_1 : STD_LOGIC;
  signal Rotator_inst_n_10 : STD_LOGIC;
  signal Rotator_inst_n_11 : STD_LOGIC;
  signal Rotator_inst_n_12 : STD_LOGIC;
  signal Rotator_inst_n_13 : STD_LOGIC;
  signal Rotator_inst_n_14 : STD_LOGIC;
  signal Rotator_inst_n_15 : STD_LOGIC;
  signal Rotator_inst_n_16 : STD_LOGIC;
  signal Rotator_inst_n_17 : STD_LOGIC;
  signal Rotator_inst_n_18 : STD_LOGIC;
  signal Rotator_inst_n_19 : STD_LOGIC;
  signal Rotator_inst_n_2 : STD_LOGIC;
  signal Rotator_inst_n_20 : STD_LOGIC;
  signal Rotator_inst_n_21 : STD_LOGIC;
  signal Rotator_inst_n_22 : STD_LOGIC;
  signal Rotator_inst_n_23 : STD_LOGIC;
  signal Rotator_inst_n_24 : STD_LOGIC;
  signal Rotator_inst_n_25 : STD_LOGIC;
  signal Rotator_inst_n_26 : STD_LOGIC;
  signal Rotator_inst_n_27 : STD_LOGIC;
  signal Rotator_inst_n_28 : STD_LOGIC;
  signal Rotator_inst_n_29 : STD_LOGIC;
  signal Rotator_inst_n_3 : STD_LOGIC;
  signal Rotator_inst_n_30 : STD_LOGIC;
  signal Rotator_inst_n_31 : STD_LOGIC;
  signal Rotator_inst_n_4 : STD_LOGIC;
  signal Rotator_inst_n_5 : STD_LOGIC;
  signal Rotator_inst_n_6 : STD_LOGIC;
  signal Rotator_inst_n_7 : STD_LOGIC;
  signal Rotator_inst_n_8 : STD_LOGIC;
  signal Rotator_inst_n_9 : STD_LOGIC;
  signal SR_FIFO_inst_n_64 : STD_LOGIC;
  signal SR_FIFO_inst_n_65 : STD_LOGIC;
  signal SR_FIFO_inst_n_66 : STD_LOGIC;
  signal SR_FIFO_inst_n_67 : STD_LOGIC;
  signal SR_FIFO_inst_n_68 : STD_LOGIC;
  signal SR_FIFO_inst_n_69 : STD_LOGIC;
  signal SR_FIFO_inst_n_70 : STD_LOGIC;
  signal SR_FIFO_inst_n_71 : STD_LOGIC;
  signal SR_FIFO_inst_n_72 : STD_LOGIC;
  signal SR_FIFO_inst_n_73 : STD_LOGIC;
  signal SR_FIFO_inst_n_74 : STD_LOGIC;
  signal SR_FIFO_inst_n_75 : STD_LOGIC;
  signal SR_FIFO_inst_n_76 : STD_LOGIC;
  signal SR_FIFO_inst_n_77 : STD_LOGIC;
  signal data_counter : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \data_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal data_counter_pp1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data_counter_ppF : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal dout_IM : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dout_RE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gtOp_carry_i_2_n_0 : STD_LOGIC;
  signal halfway : STD_LOGIC;
  signal halfway_pp1 : STD_LOGIC;
  signal halfway_pp2 : STD_LOGIC;
  signal halfway_ppF : STD_LOGIC;
  signal halfway_reg_i_1_n_0 : STD_LOGIC;
  signal \i__carry__2_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal ltOp_carry_i_2_n_0 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_counter[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_counter[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_counter[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_counter[3]_i_1\ : label is "soft_lutpair20";
  attribute XILINX_LEGACY_PRIM of halfway_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of halfway_reg : label is "VCC:GE";
begin
\BU_ROT_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(0),
      Q => \BU_ROT_ppF_reg[0]_1\(0)
    );
\BU_ROT_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(10),
      Q => \BU_ROT_ppF_reg[0]_1\(10)
    );
\BU_ROT_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(11),
      Q => \BU_ROT_ppF_reg[0]_1\(11)
    );
\BU_ROT_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(12),
      Q => \BU_ROT_ppF_reg[0]_1\(12)
    );
\BU_ROT_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(13),
      Q => \BU_ROT_ppF_reg[0]_1\(13)
    );
\BU_ROT_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(14),
      Q => \BU_ROT_ppF_reg[0]_1\(14)
    );
\BU_ROT_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(15),
      Q => \BU_ROT_ppF_reg[0]_1\(15)
    );
\BU_ROT_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(1),
      Q => \BU_ROT_ppF_reg[0]_1\(1)
    );
\BU_ROT_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(2),
      Q => \BU_ROT_ppF_reg[0]_1\(2)
    );
\BU_ROT_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(3),
      Q => \BU_ROT_ppF_reg[0]_1\(3)
    );
\BU_ROT_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(4),
      Q => \BU_ROT_ppF_reg[0]_1\(4)
    );
\BU_ROT_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(5),
      Q => \BU_ROT_ppF_reg[0]_1\(5)
    );
\BU_ROT_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(6),
      Q => \BU_ROT_ppF_reg[0]_1\(6)
    );
\BU_ROT_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(7),
      Q => \BU_ROT_ppF_reg[0]_1\(7)
    );
\BU_ROT_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(8),
      Q => \BU_ROT_ppF_reg[0]_1\(8)
    );
\BU_ROT_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_9\(9),
      Q => \BU_ROT_ppF_reg[0]_1\(9)
    );
\BU_ROT_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(0),
      Q => \BU_ROT_ppF_reg[1]_0\(0)
    );
\BU_ROT_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(10),
      Q => \BU_ROT_ppF_reg[1]_0\(10)
    );
\BU_ROT_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(11),
      Q => \BU_ROT_ppF_reg[1]_0\(11)
    );
\BU_ROT_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(12),
      Q => \BU_ROT_ppF_reg[1]_0\(12)
    );
\BU_ROT_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(13),
      Q => \BU_ROT_ppF_reg[1]_0\(13)
    );
\BU_ROT_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(14),
      Q => \BU_ROT_ppF_reg[1]_0\(14)
    );
\BU_ROT_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(15),
      Q => \BU_ROT_ppF_reg[1]_0\(15)
    );
\BU_ROT_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(1),
      Q => \BU_ROT_ppF_reg[1]_0\(1)
    );
\BU_ROT_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(2),
      Q => \BU_ROT_ppF_reg[1]_0\(2)
    );
\BU_ROT_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(3),
      Q => \BU_ROT_ppF_reg[1]_0\(3)
    );
\BU_ROT_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(4),
      Q => \BU_ROT_ppF_reg[1]_0\(4)
    );
\BU_ROT_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(5),
      Q => \BU_ROT_ppF_reg[1]_0\(5)
    );
\BU_ROT_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(6),
      Q => \BU_ROT_ppF_reg[1]_0\(6)
    );
\BU_ROT_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(7),
      Q => \BU_ROT_ppF_reg[1]_0\(7)
    );
\BU_ROT_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(8),
      Q => \BU_ROT_ppF_reg[1]_0\(8)
    );
\BU_ROT_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_8\(9),
      Q => \BU_ROT_ppF_reg[1]_0\(9)
    );
BU_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_6
     port map (
      \BU_ROT_ppF_reg[0][14]\(0) => \i__carry_i_2__29_n_0\,
      \BU_ROT_ppF_reg[0][14]_0\(0) => \i__carry_i_2_n_0\,
      \BU_ROT_ppF_reg[0][15]\(12) => \FIFODec_BU_reg_n_0_[0][15]\,
      \BU_ROT_ppF_reg[0][15]\(11) => \FIFODec_BU_reg_n_0_[0][11]\,
      \BU_ROT_ppF_reg[0][15]\(10) => \FIFODec_BU_reg_n_0_[0][10]\,
      \BU_ROT_ppF_reg[0][15]\(9) => \FIFODec_BU_reg_n_0_[0][9]\,
      \BU_ROT_ppF_reg[0][15]\(8) => \FIFODec_BU_reg_n_0_[0][8]\,
      \BU_ROT_ppF_reg[0][15]\(7) => \FIFODec_BU_reg_n_0_[0][7]\,
      \BU_ROT_ppF_reg[0][15]\(6) => \FIFODec_BU_reg_n_0_[0][6]\,
      \BU_ROT_ppF_reg[0][15]\(5) => \FIFODec_BU_reg_n_0_[0][5]\,
      \BU_ROT_ppF_reg[0][15]\(4) => \FIFODec_BU_reg_n_0_[0][4]\,
      \BU_ROT_ppF_reg[0][15]\(3) => \FIFODec_BU_reg_n_0_[0][3]\,
      \BU_ROT_ppF_reg[0][15]\(2) => \FIFODec_BU_reg_n_0_[0][2]\,
      \BU_ROT_ppF_reg[0][15]\(1) => \FIFODec_BU_reg_n_0_[0][1]\,
      \BU_ROT_ppF_reg[0][15]\(0) => \FIFODec_BU_reg_n_0_[0][0]\,
      \BU_ROT_ppF_reg[0][15]_0\(3) => \i__carry__2_i_1__17_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(2) => \i__carry__2_i_2__13_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(1) => \i__carry__2_i_3__12_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(0) => \i__carry__2_i_4_n_0\,
      \BU_ROT_ppF_reg[1][14]\(0) => ltOp_carry_i_2_n_0,
      \BU_ROT_ppF_reg[1][14]_0\(0) => gtOp_carry_i_2_n_0,
      \BU_ROT_ppF_reg[1][15]\(14) => \InDec_BU_reg_n_0_[1][14]\,
      \BU_ROT_ppF_reg[1][15]\(13) => \InDec_BU_reg_n_0_[1][13]\,
      \BU_ROT_ppF_reg[1][15]\(12) => \InDec_BU_reg_n_0_[1][12]\,
      \BU_ROT_ppF_reg[1][15]\(11) => \InDec_BU_reg_n_0_[1][11]\,
      \BU_ROT_ppF_reg[1][15]\(10) => \InDec_BU_reg_n_0_[1][10]\,
      \BU_ROT_ppF_reg[1][15]\(9) => \InDec_BU_reg_n_0_[1][9]\,
      \BU_ROT_ppF_reg[1][15]\(8) => \InDec_BU_reg_n_0_[1][8]\,
      \BU_ROT_ppF_reg[1][15]\(7) => \InDec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][15]\(6) => \InDec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][15]\(5) => \InDec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][15]\(4) => \InDec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][15]\(3) => \InDec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][15]\(2) => \InDec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][15]\(1) => \InDec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][15]\(0) => \InDec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][15]_0\(12) => \FIFODec_BU_reg_n_0_[1][15]\,
      \BU_ROT_ppF_reg[1][15]_0\(11) => \FIFODec_BU_reg_n_0_[1][11]\,
      \BU_ROT_ppF_reg[1][15]_0\(10) => \FIFODec_BU_reg_n_0_[1][10]\,
      \BU_ROT_ppF_reg[1][15]_0\(9) => \FIFODec_BU_reg_n_0_[1][9]\,
      \BU_ROT_ppF_reg[1][15]_0\(8) => \FIFODec_BU_reg_n_0_[1][8]\,
      \BU_ROT_ppF_reg[1][15]_0\(7) => \FIFODec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][15]_0\(6) => \FIFODec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][15]_0\(5) => \FIFODec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][15]_0\(4) => \FIFODec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][15]_0\(3) => \FIFODec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][15]_0\(2) => \FIFODec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][15]_0\(1) => \FIFODec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][15]_0\(0) => \FIFODec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][15]_1\(3) => \i__carry__2_i_1__18_n_0\,
      \BU_ROT_ppF_reg[1][15]_1\(2) => \i__carry__2_i_2__14_n_0\,
      \BU_ROT_ppF_reg[1][15]_1\(1) => \i__carry__2_i_3__13_n_0\,
      \BU_ROT_ppF_reg[1][15]_1\(0) => \i__carry__2_i_4__0_n_0\,
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => \BU_ROT[1]_8\(15 downto 0),
      DI(0) => SR_FIFO_inst_n_76,
      \FIFOMux_FIFO[0]_10\(15 downto 0) => \FIFOMux_FIFO[0]_10\(15 downto 0),
      \FIFOMux_FIFO[1]_11\(15 downto 0) => \FIFOMux_FIFO[1]_11\(15 downto 0),
      \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_0\(0) => SR_FIFO_inst_n_64,
      \FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\(0) => SR_FIFO_inst_n_74,
      \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_0\(0) => SR_FIFO_inst_n_65,
      \FIFO_reg[13][1][0]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\(0) => SR_FIFO_inst_n_75,
      \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1_0\(0) => SR_FIFO_inst_n_77,
      \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\(3) => SR_FIFO_inst_n_70,
      \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\(2) => SR_FIFO_inst_n_71,
      \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\(1) => SR_FIFO_inst_n_72,
      \FIFO_reg[13][1][12]_srl14_U0_SDF_stage_wrap_c_12_i_1_1\(0) => SR_FIFO_inst_n_73,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(15) => \InDec_FIFOMux_reg_n_0_[0][15]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(14) => \InDec_FIFOMux_reg_n_0_[0][14]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(13) => \InDec_FIFOMux_reg_n_0_[0][13]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(12) => \InDec_FIFOMux_reg_n_0_[0][12]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(11) => \InDec_FIFOMux_reg_n_0_[0][11]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(10) => \InDec_FIFOMux_reg_n_0_[0][10]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(9) => \InDec_FIFOMux_reg_n_0_[0][9]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(8) => \InDec_FIFOMux_reg_n_0_[0][8]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(7) => \InDec_FIFOMux_reg_n_0_[0][7]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(6) => \InDec_FIFOMux_reg_n_0_[0][6]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(5) => \InDec_FIFOMux_reg_n_0_[0][5]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(4) => \InDec_FIFOMux_reg_n_0_[0][4]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(3) => \InDec_FIFOMux_reg_n_0_[0][3]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(2) => \InDec_FIFOMux_reg_n_0_[0][2]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(1) => \InDec_FIFOMux_reg_n_0_[0][1]\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\(0) => \InDec_FIFOMux_reg_n_0_[0][0]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(15) => \InDec_FIFOMux_reg_n_0_[1][15]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(14) => \InDec_FIFOMux_reg_n_0_[1][14]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(13) => \InDec_FIFOMux_reg_n_0_[1][13]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(12) => \InDec_FIFOMux_reg_n_0_[1][12]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(11) => \InDec_FIFOMux_reg_n_0_[1][11]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(10) => \InDec_FIFOMux_reg_n_0_[1][10]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(9) => \InDec_FIFOMux_reg_n_0_[1][9]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(8) => \InDec_FIFOMux_reg_n_0_[1][8]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(7) => \InDec_FIFOMux_reg_n_0_[1][7]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(6) => \InDec_FIFOMux_reg_n_0_[1][6]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(5) => \InDec_FIFOMux_reg_n_0_[1][5]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(4) => \InDec_FIFOMux_reg_n_0_[1][4]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(3) => \InDec_FIFOMux_reg_n_0_[1][3]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(2) => \InDec_FIFOMux_reg_n_0_[1][2]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(1) => \InDec_FIFOMux_reg_n_0_[1][1]\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\(0) => \InDec_FIFOMux_reg_n_0_[1][0]\,
      Q(14) => \InDec_BU_reg_n_0_[0][14]\,
      Q(13) => \InDec_BU_reg_n_0_[0][13]\,
      Q(12) => \InDec_BU_reg_n_0_[0][12]\,
      Q(11) => \InDec_BU_reg_n_0_[0][11]\,
      Q(10) => \InDec_BU_reg_n_0_[0][10]\,
      Q(9) => \InDec_BU_reg_n_0_[0][9]\,
      Q(8) => \InDec_BU_reg_n_0_[0][8]\,
      Q(7) => \InDec_BU_reg_n_0_[0][7]\,
      Q(6) => \InDec_BU_reg_n_0_[0][6]\,
      Q(5) => \InDec_BU_reg_n_0_[0][5]\,
      Q(4) => \InDec_BU_reg_n_0_[0][4]\,
      Q(3) => \InDec_BU_reg_n_0_[0][3]\,
      Q(2) => \InDec_BU_reg_n_0_[0][2]\,
      Q(1) => \InDec_BU_reg_n_0_[0][1]\,
      Q(0) => \InDec_BU_reg_n_0_[0][0]\,
      S(3) => SR_FIFO_inst_n_66,
      S(2) => SR_FIFO_inst_n_67,
      S(1) => SR_FIFO_inst_n_68,
      S(0) => SR_FIFO_inst_n_69,
      \arg_inferred__0/i__carry__2_0\(0) => BU_inst_n_1,
      \arg_inferred__1/i__carry__2_0\(0) => BU_inst_n_2,
      \arg_inferred__2/i__carry__2_0\(0) => BU_inst_n_3,
      halfway_pp1 => halfway_pp1,
      reset => reset,
      reset_0(15 downto 0) => \BU_ROT[0]_9\(15 downto 0)
    );
\Data_in_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(0),
      Q => \Data_in_ppF_reg_n_0_[0][0]\
    );
\Data_in_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(10),
      Q => \Data_in_ppF_reg_n_0_[0][10]\
    );
\Data_in_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(11),
      Q => \Data_in_ppF_reg_n_0_[0][11]\
    );
\Data_in_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(12),
      Q => \Data_in_ppF_reg_n_0_[0][12]\
    );
\Data_in_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(13),
      Q => \Data_in_ppF_reg_n_0_[0][13]\
    );
\Data_in_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(14),
      Q => \Data_in_ppF_reg_n_0_[0][14]\
    );
\Data_in_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(15),
      Q => \Data_in_ppF_reg_n_0_[0][15]\
    );
\Data_in_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(1),
      Q => \Data_in_ppF_reg_n_0_[0][1]\
    );
\Data_in_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(2),
      Q => \Data_in_ppF_reg_n_0_[0][2]\
    );
\Data_in_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(3),
      Q => \Data_in_ppF_reg_n_0_[0][3]\
    );
\Data_in_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(4),
      Q => \Data_in_ppF_reg_n_0_[0][4]\
    );
\Data_in_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(5),
      Q => \Data_in_ppF_reg_n_0_[0][5]\
    );
\Data_in_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(6),
      Q => \Data_in_ppF_reg_n_0_[0][6]\
    );
\Data_in_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(7),
      Q => \Data_in_ppF_reg_n_0_[0][7]\
    );
\Data_in_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(8),
      Q => \Data_in_ppF_reg_n_0_[0][8]\
    );
\Data_in_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Re_Data_in(9),
      Q => \Data_in_ppF_reg_n_0_[0][9]\
    );
\Data_in_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(0),
      Q => \Data_in_ppF_reg_n_0_[1][0]\
    );
\Data_in_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(10),
      Q => \Data_in_ppF_reg_n_0_[1][10]\
    );
\Data_in_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(11),
      Q => \Data_in_ppF_reg_n_0_[1][11]\
    );
\Data_in_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(12),
      Q => \Data_in_ppF_reg_n_0_[1][12]\
    );
\Data_in_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(13),
      Q => \Data_in_ppF_reg_n_0_[1][13]\
    );
\Data_in_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(14),
      Q => \Data_in_ppF_reg_n_0_[1][14]\
    );
\Data_in_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(15),
      Q => \Data_in_ppF_reg_n_0_[1][15]\
    );
\Data_in_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(1),
      Q => \Data_in_ppF_reg_n_0_[1][1]\
    );
\Data_in_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(2),
      Q => \Data_in_ppF_reg_n_0_[1][2]\
    );
\Data_in_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(3),
      Q => \Data_in_ppF_reg_n_0_[1][3]\
    );
\Data_in_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(4),
      Q => \Data_in_ppF_reg_n_0_[1][4]\
    );
\Data_in_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(5),
      Q => \Data_in_ppF_reg_n_0_[1][5]\
    );
\Data_in_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(6),
      Q => \Data_in_ppF_reg_n_0_[1][6]\
    );
\Data_in_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(7),
      Q => \Data_in_ppF_reg_n_0_[1][7]\
    );
\Data_in_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(8),
      Q => \Data_in_ppF_reg_n_0_[1][8]\
    );
\Data_in_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Im_Data_in(9),
      Q => \Data_in_ppF_reg_n_0_[1][9]\
    );
\FIFODec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][0]\
    );
\FIFODec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][10]\
    );
\FIFODec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][11]\
    );
\FIFODec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][12]\
    );
\FIFODec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][13]\
    );
\FIFODec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][14]\
    );
\FIFODec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][15]\
    );
\FIFODec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][1]\
    );
\FIFODec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][2]\
    );
\FIFODec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][3]\
    );
\FIFODec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][4]\
    );
\FIFODec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][5]\
    );
\FIFODec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][6]\
    );
\FIFODec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][7]\
    );
\FIFODec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][8]\
    );
\FIFODec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][9]\
    );
\FIFODec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][0]\
    );
\FIFODec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][10]\
    );
\FIFODec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][11]\
    );
\FIFODec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][12]\
    );
\FIFODec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][13]\
    );
\FIFODec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][14]\
    );
\FIFODec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][15]\
    );
\FIFODec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][1]\
    );
\FIFODec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][2]\
    );
\FIFODec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][3]\
    );
\FIFODec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][4]\
    );
\FIFODec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][5]\
    );
\FIFODec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][6]\
    );
\FIFODec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][7]\
    );
\FIFODec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][8]\
    );
\FIFODec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][9]\
    );
\FIFODec_OutMux_pp1_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][0]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(0)
    );
\FIFODec_OutMux_pp1_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][10]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(10)
    );
\FIFODec_OutMux_pp1_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][11]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(11)
    );
\FIFODec_OutMux_pp1_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][12]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(12)
    );
\FIFODec_OutMux_pp1_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][13]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(13)
    );
\FIFODec_OutMux_pp1_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][14]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(14)
    );
\FIFODec_OutMux_pp1_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][15]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(15)
    );
\FIFODec_OutMux_pp1_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][1]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(1)
    );
\FIFODec_OutMux_pp1_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][2]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(2)
    );
\FIFODec_OutMux_pp1_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][3]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(3)
    );
\FIFODec_OutMux_pp1_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][4]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(4)
    );
\FIFODec_OutMux_pp1_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][5]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(5)
    );
\FIFODec_OutMux_pp1_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][6]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(6)
    );
\FIFODec_OutMux_pp1_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][7]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(7)
    );
\FIFODec_OutMux_pp1_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][8]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(8)
    );
\FIFODec_OutMux_pp1_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][9]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_2\(9)
    );
\FIFODec_OutMux_pp1_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][0]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(0)
    );
\FIFODec_OutMux_pp1_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][10]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(10)
    );
\FIFODec_OutMux_pp1_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][11]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(11)
    );
\FIFODec_OutMux_pp1_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][12]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(12)
    );
\FIFODec_OutMux_pp1_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][13]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(13)
    );
\FIFODec_OutMux_pp1_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][14]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(14)
    );
\FIFODec_OutMux_pp1_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][15]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(15)
    );
\FIFODec_OutMux_pp1_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][1]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(1)
    );
\FIFODec_OutMux_pp1_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][2]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(2)
    );
\FIFODec_OutMux_pp1_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][3]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(3)
    );
\FIFODec_OutMux_pp1_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][4]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(4)
    );
\FIFODec_OutMux_pp1_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][5]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(5)
    );
\FIFODec_OutMux_pp1_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][6]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(6)
    );
\FIFODec_OutMux_pp1_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][7]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(7)
    );
\FIFODec_OutMux_pp1_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][8]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(8)
    );
\FIFODec_OutMux_pp1_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][9]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_5\(9)
    );
\FIFODec_OutMux_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(0),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(0)
    );
\FIFODec_OutMux_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(10),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(10)
    );
\FIFODec_OutMux_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(11),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(11)
    );
\FIFODec_OutMux_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(12),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(12)
    );
\FIFODec_OutMux_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(13),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(13)
    );
\FIFODec_OutMux_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(14),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(14)
    );
\FIFODec_OutMux_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(15),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(15)
    );
\FIFODec_OutMux_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(1),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(1)
    );
\FIFODec_OutMux_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(2),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(2)
    );
\FIFODec_OutMux_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(3),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(3)
    );
\FIFODec_OutMux_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(4),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(4)
    );
\FIFODec_OutMux_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(5),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(5)
    );
\FIFODec_OutMux_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(6),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(6)
    );
\FIFODec_OutMux_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(7),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(7)
    );
\FIFODec_OutMux_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(8),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(8)
    );
\FIFODec_OutMux_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_2\(9),
      Q => \FIFODec_OutMux_ppF_reg[0]_3\(9)
    );
\FIFODec_OutMux_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(0),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(0)
    );
\FIFODec_OutMux_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(10),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(10)
    );
\FIFODec_OutMux_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(11),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(11)
    );
\FIFODec_OutMux_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(12),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(12)
    );
\FIFODec_OutMux_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(13),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(13)
    );
\FIFODec_OutMux_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(14),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(14)
    );
\FIFODec_OutMux_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(15),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(15)
    );
\FIFODec_OutMux_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(1),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(1)
    );
\FIFODec_OutMux_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(2),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(2)
    );
\FIFODec_OutMux_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(3),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(3)
    );
\FIFODec_OutMux_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(4),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(4)
    );
\FIFODec_OutMux_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(5),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(5)
    );
\FIFODec_OutMux_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(6),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(6)
    );
\FIFODec_OutMux_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(7),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(7)
    );
\FIFODec_OutMux_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(8),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(8)
    );
\FIFODec_OutMux_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_5\(9),
      Q => \FIFODec_OutMux_ppF_reg[1]_6\(9)
    );
\FIFODec_OutMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][0]\
    );
\FIFODec_OutMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][10]\
    );
\FIFODec_OutMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][11]\
    );
\FIFODec_OutMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][12]\
    );
\FIFODec_OutMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][13]\
    );
\FIFODec_OutMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][14]\
    );
\FIFODec_OutMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][15]\
    );
\FIFODec_OutMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][1]\
    );
\FIFODec_OutMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][2]\
    );
\FIFODec_OutMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][3]\
    );
\FIFODec_OutMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][4]\
    );
\FIFODec_OutMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][5]\
    );
\FIFODec_OutMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][6]\
    );
\FIFODec_OutMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][7]\
    );
\FIFODec_OutMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][8]\
    );
\FIFODec_OutMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][9]\
    );
\FIFODec_OutMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][0]\
    );
\FIFODec_OutMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][10]\
    );
\FIFODec_OutMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][11]\
    );
\FIFODec_OutMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][12]\
    );
\FIFODec_OutMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][13]\
    );
\FIFODec_OutMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][14]\
    );
\FIFODec_OutMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][15]\
    );
\FIFODec_OutMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][1]\
    );
\FIFODec_OutMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][2]\
    );
\FIFODec_OutMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][3]\
    );
\FIFODec_OutMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][4]\
    );
\FIFODec_OutMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][5]\
    );
\FIFODec_OutMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][6]\
    );
\FIFODec_OutMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][7]\
    );
\FIFODec_OutMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][8]\
    );
\FIFODec_OutMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][9]\
    );
\InDec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][0]\
    );
\InDec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][10]\
    );
\InDec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][11]\
    );
\InDec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][12]\
    );
\InDec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][13]\
    );
\InDec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][14]\
    );
\InDec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][15]\
    );
\InDec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][1]\
    );
\InDec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][2]\
    );
\InDec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][3]\
    );
\InDec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][4]\
    );
\InDec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][5]\
    );
\InDec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][6]\
    );
\InDec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][7]\
    );
\InDec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][8]\
    );
\InDec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][9]\
    );
\InDec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][0]\
    );
\InDec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][10]\
    );
\InDec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][11]\
    );
\InDec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][12]\
    );
\InDec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][13]\
    );
\InDec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][14]\
    );
\InDec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][15]\
    );
\InDec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][1]\
    );
\InDec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][2]\
    );
\InDec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][3]\
    );
\InDec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][4]\
    );
\InDec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][5]\
    );
\InDec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][6]\
    );
\InDec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][7]\
    );
\InDec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][8]\
    );
\InDec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][9]\
    );
\InDec_FIFOMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][0]\
    );
\InDec_FIFOMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][10]\
    );
\InDec_FIFOMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][11]\
    );
\InDec_FIFOMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][12]\
    );
\InDec_FIFOMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][13]\
    );
\InDec_FIFOMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][14]\
    );
\InDec_FIFOMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][15]\
    );
\InDec_FIFOMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][1]\
    );
\InDec_FIFOMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][2]\
    );
\InDec_FIFOMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][3]\
    );
\InDec_FIFOMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][4]\
    );
\InDec_FIFOMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][5]\
    );
\InDec_FIFOMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][6]\
    );
\InDec_FIFOMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][7]\
    );
\InDec_FIFOMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][8]\
    );
\InDec_FIFOMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][9]\
    );
\InDec_FIFOMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][0]\
    );
\InDec_FIFOMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][10]\
    );
\InDec_FIFOMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][11]\
    );
\InDec_FIFOMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][12]\
    );
\InDec_FIFOMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][13]\
    );
\InDec_FIFOMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][14]\
    );
\InDec_FIFOMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][15]\
    );
\InDec_FIFOMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][1]\
    );
\InDec_FIFOMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][2]\
    );
\InDec_FIFOMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][3]\
    );
\InDec_FIFOMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][4]\
    );
\InDec_FIFOMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][5]\
    );
\InDec_FIFOMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][6]\
    );
\InDec_FIFOMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][7]\
    );
\InDec_FIFOMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][8]\
    );
\InDec_FIFOMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][9]\
    );
Rotator_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_7
     port map (
      Q(15 downto 0) => \BU_ROT_ppF_reg[1]_0\(15 downto 0),
      \Re_Im_reg[8]_0\(15) => Rotator_inst_n_16,
      \Re_Im_reg[8]_0\(14) => Rotator_inst_n_17,
      \Re_Im_reg[8]_0\(13) => Rotator_inst_n_18,
      \Re_Im_reg[8]_0\(12) => Rotator_inst_n_19,
      \Re_Im_reg[8]_0\(11) => Rotator_inst_n_20,
      \Re_Im_reg[8]_0\(10) => Rotator_inst_n_21,
      \Re_Im_reg[8]_0\(9) => Rotator_inst_n_22,
      \Re_Im_reg[8]_0\(8) => Rotator_inst_n_23,
      \Re_Im_reg[8]_0\(7) => Rotator_inst_n_24,
      \Re_Im_reg[8]_0\(6) => Rotator_inst_n_25,
      \Re_Im_reg[8]_0\(5) => Rotator_inst_n_26,
      \Re_Im_reg[8]_0\(4) => Rotator_inst_n_27,
      \Re_Im_reg[8]_0\(3) => Rotator_inst_n_28,
      \Re_Im_reg[8]_0\(2) => Rotator_inst_n_29,
      \Re_Im_reg[8]_0\(1) => Rotator_inst_n_30,
      \Re_Im_reg[8]_0\(0) => Rotator_inst_n_31,
      \arg__0_0\(15 downto 0) => \BU_ROT_ppF_reg[0]_1\(15 downto 0),
      \arg__1_0\(4 downto 0) => data_counter_ppF(4 downto 0),
      clk => clk,
      \data_out_ppF_reg[0][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[0]_3\(15 downto 0),
      \data_out_ppF_reg[1][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[1]_6\(15 downto 0),
      halfway_ppF => halfway_ppF,
      \out\(15) => Rotator_inst_n_0,
      \out\(14) => Rotator_inst_n_1,
      \out\(13) => Rotator_inst_n_2,
      \out\(12) => Rotator_inst_n_3,
      \out\(11) => Rotator_inst_n_4,
      \out\(10) => Rotator_inst_n_5,
      \out\(9) => Rotator_inst_n_6,
      \out\(8) => Rotator_inst_n_7,
      \out\(7) => Rotator_inst_n_8,
      \out\(6) => Rotator_inst_n_9,
      \out\(5) => Rotator_inst_n_10,
      \out\(4) => Rotator_inst_n_11,
      \out\(3) => Rotator_inst_n_12,
      \out\(2) => Rotator_inst_n_13,
      \out\(1) => Rotator_inst_n_14,
      \out\(0) => Rotator_inst_n_15,
      reset => reset
    );
SR_FIFO_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO
     port map (
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => dout_RE(15 downto 0),
      DI(0) => SR_FIFO_inst_n_76,
      \Data_in_ppF_reg[1][15]\(0) => SR_FIFO_inst_n_77,
      \FIFOMux_FIFO[0]_10\(15 downto 0) => \FIFOMux_FIFO[0]_10\(15 downto 0),
      \FIFOMux_FIFO[1]_11\(15 downto 0) => \FIFOMux_FIFO[1]_11\(15 downto 0),
      \FIFO_reg[14][0][0]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][0]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][10]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][10]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][11]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][11]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][12]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][12]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][13]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][13]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][14]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][14]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][1]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][1]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][2]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][2]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][3]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][3]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][4]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][4]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][5]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][5]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][6]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][6]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][7]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][7]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][8]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][8]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][0][9]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][0][9]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][0]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][0]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][10]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][10]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][11]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][11]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][12]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][12]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][13]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][13]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][14]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][14]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][1]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][1]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][2]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][2]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][3]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][3]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][4]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][4]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][5]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][5]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][6]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][6]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][7]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][7]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][8]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][8]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[14][1][9]_U0_SDF_stage_wrap_c_13_0\ => \FIFO_reg[14][1][9]_U0_SDF_stage_wrap_c_13\,
      \FIFO_reg[15][0][0]_0\ => \FIFO_reg[15][0][0]\,
      \FIFO_reg[15][0][10]_0\ => \FIFO_reg[15][0][10]\,
      \FIFO_reg[15][0][11]_0\ => \FIFO_reg[15][0][11]\,
      \FIFO_reg[15][0][12]_0\ => \FIFO_reg[15][0][12]\,
      \FIFO_reg[15][0][13]_0\ => \FIFO_reg[15][0][13]\,
      \FIFO_reg[15][0][14]_0\ => \FIFO_reg[15][0][14]\,
      \FIFO_reg[15][0][15]_0\ => \FIFO_reg[15][0][15]\,
      \FIFO_reg[15][0][1]_0\ => \FIFO_reg[15][0][1]\,
      \FIFO_reg[15][0][2]_0\ => \FIFO_reg[15][0][2]\,
      \FIFO_reg[15][0][3]_0\ => \FIFO_reg[15][0][3]\,
      \FIFO_reg[15][0][4]_0\ => \FIFO_reg[15][0][4]\,
      \FIFO_reg[15][0][5]_0\ => \FIFO_reg[15][0][5]\,
      \FIFO_reg[15][0][6]_0\ => \FIFO_reg[15][0][6]\,
      \FIFO_reg[15][0][7]_0\ => \FIFO_reg[15][0][7]\,
      \FIFO_reg[15][0][8]_0\ => \FIFO_reg[15][0][8]\,
      \FIFO_reg[15][0][9]_0\ => \FIFO_reg[15][0][9]\,
      \FIFO_reg[15][1][0]_0\ => \FIFO_reg[15][1][0]\,
      \FIFO_reg[15][1][10]_0\ => \FIFO_reg[15][1][10]\,
      \FIFO_reg[15][1][11]_0\ => \FIFO_reg[15][1][11]\,
      \FIFO_reg[15][1][12]_0\ => \FIFO_reg[15][1][12]\,
      \FIFO_reg[15][1][13]_0\ => \FIFO_reg[15][1][13]\,
      \FIFO_reg[15][1][14]_0\ => \FIFO_reg[15][1][14]\,
      \FIFO_reg[15][1][15]_0\(15 downto 0) => dout_IM(15 downto 0),
      \FIFO_reg[15][1][15]_1\(3) => SR_FIFO_inst_n_70,
      \FIFO_reg[15][1][15]_1\(2) => SR_FIFO_inst_n_71,
      \FIFO_reg[15][1][15]_1\(1) => SR_FIFO_inst_n_72,
      \FIFO_reg[15][1][15]_1\(0) => SR_FIFO_inst_n_73,
      \FIFO_reg[15][1][15]_2\ => \FIFO_reg[15][1][15]\,
      \FIFO_reg[15][1][1]_0\ => \FIFO_reg[15][1][1]\,
      \FIFO_reg[15][1][2]_0\ => \FIFO_reg[15][1][2]\,
      \FIFO_reg[15][1][3]_0\ => \FIFO_reg[15][1][3]\,
      \FIFO_reg[15][1][4]_0\ => \FIFO_reg[15][1][4]\,
      \FIFO_reg[15][1][5]_0\ => \FIFO_reg[15][1][5]\,
      \FIFO_reg[15][1][6]_0\ => \FIFO_reg[15][1][6]\,
      \FIFO_reg[15][1][7]_0\ => \FIFO_reg[15][1][7]\,
      \FIFO_reg[15][1][8]_0\ => \FIFO_reg[15][1][8]\,
      \FIFO_reg[15][1][9]_0\ => \FIFO_reg[15][1][9]\,
      Q(3) => \FIFODec_BU_reg_n_0_[0][15]\,
      Q(2) => \FIFODec_BU_reg_n_0_[0][14]\,
      Q(1) => \FIFODec_BU_reg_n_0_[0][13]\,
      Q(0) => \FIFODec_BU_reg_n_0_[0][12]\,
      S(3) => SR_FIFO_inst_n_66,
      S(2) => SR_FIFO_inst_n_67,
      S(1) => SR_FIFO_inst_n_68,
      S(0) => SR_FIFO_inst_n_69,
      \arg_carry__2\(3) => \InDec_BU_reg_n_0_[0][15]\,
      \arg_carry__2\(2) => \InDec_BU_reg_n_0_[0][14]\,
      \arg_carry__2\(1) => \InDec_BU_reg_n_0_[0][13]\,
      \arg_carry__2\(0) => \InDec_BU_reg_n_0_[0][12]\,
      \arg_inferred__0/i__carry__2\(3) => \FIFODec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2\(2) => \FIFODec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2\(1) => \FIFODec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2\(0) => \FIFODec_BU_reg_n_0_[1][12]\,
      \arg_inferred__0/i__carry__2_0\(3) => \InDec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2_0\(2) => \InDec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2_0\(1) => \InDec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2_0\(0) => \InDec_BU_reg_n_0_[1][12]\,
      clk => clk,
      \ltOp_inferred__2/i__carry\(0) => BU_inst_n_1,
      reset => reset,
      reset_0(0) => SR_FIFO_inst_n_64,
      reset_1(0) => SR_FIFO_inst_n_65,
      reset_2(0) => SR_FIFO_inst_n_74,
      reset_3(0) => SR_FIFO_inst_n_75
    );
\data_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_data_counter,
      I1 => data_counter(0),
      O => \data_counter[0]_i_1_n_0\
    );
\data_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => go_data_counter,
      I1 => data_counter(0),
      I2 => data_counter(1),
      O => \data_counter[1]_i_1_n_0\
    );
\data_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => go_data_counter,
      I1 => data_counter(0),
      I2 => data_counter(1),
      I3 => data_counter(2),
      O => \data_counter[2]_i_1_n_0\
    );
\data_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => go_data_counter,
      I1 => data_counter(1),
      I2 => data_counter(0),
      I3 => data_counter(2),
      I4 => data_counter(3),
      O => \data_counter[3]_i_1_n_0\
    );
\data_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => go_data_counter,
      I1 => data_counter(2),
      I2 => data_counter(0),
      I3 => data_counter(1),
      I4 => data_counter(3),
      I5 => data_counter(4),
      O => \data_counter[4]_i_1_n_0\
    );
\data_counter_pp1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(0),
      Q => data_counter_pp1(0)
    );
\data_counter_pp1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(1),
      Q => data_counter_pp1(1)
    );
\data_counter_pp1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(2),
      Q => data_counter_pp1(2)
    );
\data_counter_pp1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(3),
      Q => data_counter_pp1(3)
    );
\data_counter_pp1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(4),
      Q => data_counter_pp1(4)
    );
\data_counter_ppF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(0),
      Q => data_counter_ppF(0)
    );
\data_counter_ppF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(1),
      Q => data_counter_ppF(1)
    );
\data_counter_ppF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(2),
      Q => data_counter_ppF(2)
    );
\data_counter_ppF_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(3),
      Q => data_counter_ppF(3)
    );
\data_counter_ppF_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(4),
      Q => data_counter_ppF(4)
    );
\data_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[0]_i_1_n_0\,
      Q => data_counter(0)
    );
\data_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[1]_i_1_n_0\,
      Q => data_counter(1)
    );
\data_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[2]_i_1_n_0\,
      Q => data_counter(2)
    );
\data_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[3]_i_1_n_0\,
      Q => data_counter(3)
    );
\data_counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[4]_i_1_n_0\,
      Q => data_counter(4)
    );
\data_out_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_15,
      Q => Q(0)
    );
\data_out_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_5,
      Q => Q(10)
    );
\data_out_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_4,
      Q => Q(11)
    );
\data_out_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_3,
      Q => Q(12)
    );
\data_out_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_2,
      Q => Q(13)
    );
\data_out_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_1,
      Q => Q(14)
    );
\data_out_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_0,
      Q => Q(15)
    );
\data_out_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_14,
      Q => Q(1)
    );
\data_out_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_13,
      Q => Q(2)
    );
\data_out_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_12,
      Q => Q(3)
    );
\data_out_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_11,
      Q => Q(4)
    );
\data_out_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_10,
      Q => Q(5)
    );
\data_out_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_9,
      Q => Q(6)
    );
\data_out_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_8,
      Q => Q(7)
    );
\data_out_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_7,
      Q => Q(8)
    );
\data_out_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_6,
      Q => Q(9)
    );
\data_out_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_31,
      Q => \data_out_ppF_reg[1][15]_0\(0)
    );
\data_out_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_21,
      Q => \data_out_ppF_reg[1][15]_0\(10)
    );
\data_out_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_20,
      Q => \data_out_ppF_reg[1][15]_0\(11)
    );
\data_out_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_19,
      Q => \data_out_ppF_reg[1][15]_0\(12)
    );
\data_out_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_18,
      Q => \data_out_ppF_reg[1][15]_0\(13)
    );
\data_out_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_17,
      Q => \data_out_ppF_reg[1][15]_0\(14)
    );
\data_out_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_16,
      Q => \data_out_ppF_reg[1][15]_0\(15)
    );
\data_out_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_30,
      Q => \data_out_ppF_reg[1][15]_0\(1)
    );
\data_out_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_29,
      Q => \data_out_ppF_reg[1][15]_0\(2)
    );
\data_out_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_28,
      Q => \data_out_ppF_reg[1][15]_0\(3)
    );
\data_out_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_27,
      Q => \data_out_ppF_reg[1][15]_0\(4)
    );
\data_out_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_26,
      Q => \data_out_ppF_reg[1][15]_0\(5)
    );
\data_out_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_25,
      Q => \data_out_ppF_reg[1][15]_0\(6)
    );
\data_out_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_24,
      Q => \data_out_ppF_reg[1][15]_0\(7)
    );
\data_out_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_23,
      Q => \data_out_ppF_reg[1][15]_0\(8)
    );
\data_out_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_22,
      Q => \data_out_ppF_reg[1][15]_0\(9)
    );
gtOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_3,
      I1 => reset,
      O => gtOp_carry_i_2_n_0
    );
halfway_pp1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway,
      Q => halfway_pp1
    );
halfway_pp2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp1,
      Q => halfway_pp2
    );
halfway_ppF_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp2,
      Q => halfway_ppF
    );
halfway_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => halfway_reg_i_1_n_0,
      D => data_counter(4),
      G => data_counter(4),
      GE => '1',
      Q => halfway
    );
halfway_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => data_counter(4),
      O => halfway_reg_i_1_n_0
    );
\i__carry__2_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][15]\,
      I1 => \FIFODec_BU_reg_n_0_[0][15]\,
      O => \i__carry__2_i_1__17_n_0\
    );
\i__carry__2_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][15]\,
      I1 => \FIFODec_BU_reg_n_0_[1][15]\,
      O => \i__carry__2_i_1__18_n_0\
    );
\i__carry__2_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][14]\,
      I1 => \FIFODec_BU_reg_n_0_[0][14]\,
      O => \i__carry__2_i_2__13_n_0\
    );
\i__carry__2_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][14]\,
      I1 => \FIFODec_BU_reg_n_0_[1][14]\,
      O => \i__carry__2_i_2__14_n_0\
    );
\i__carry__2_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][13]\,
      I1 => \FIFODec_BU_reg_n_0_[0][13]\,
      O => \i__carry__2_i_3__12_n_0\
    );
\i__carry__2_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][13]\,
      I1 => \FIFODec_BU_reg_n_0_[1][13]\,
      O => \i__carry__2_i_3__13_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][12]\,
      I1 => \FIFODec_BU_reg_n_0_[0][12]\,
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][12]\,
      I1 => \FIFODec_BU_reg_n_0_[1][12]\,
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_2,
      I1 => reset,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_2,
      O => \i__carry_i_2__29_n_0\
    );
ltOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_3,
      O => ltOp_carry_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\ is
  port (
    \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_ppF_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[7][0][15]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[7][0][14]\ : in STD_LOGIC;
    \FIFO_reg[7][0][13]\ : in STD_LOGIC;
    \FIFO_reg[7][0][12]\ : in STD_LOGIC;
    \FIFO_reg[7][0][11]\ : in STD_LOGIC;
    \FIFO_reg[7][0][10]\ : in STD_LOGIC;
    \FIFO_reg[7][0][9]\ : in STD_LOGIC;
    \FIFO_reg[7][0][8]\ : in STD_LOGIC;
    \FIFO_reg[7][0][7]\ : in STD_LOGIC;
    \FIFO_reg[7][0][6]\ : in STD_LOGIC;
    \FIFO_reg[7][0][5]\ : in STD_LOGIC;
    \FIFO_reg[7][0][4]\ : in STD_LOGIC;
    \FIFO_reg[7][0][3]\ : in STD_LOGIC;
    \FIFO_reg[7][0][2]\ : in STD_LOGIC;
    \FIFO_reg[7][0][1]\ : in STD_LOGIC;
    \FIFO_reg[7][0][0]\ : in STD_LOGIC;
    \FIFO_reg[7][1][15]\ : in STD_LOGIC;
    \FIFO_reg[7][1][14]\ : in STD_LOGIC;
    \FIFO_reg[7][1][13]\ : in STD_LOGIC;
    \FIFO_reg[7][1][12]\ : in STD_LOGIC;
    \FIFO_reg[7][1][11]\ : in STD_LOGIC;
    \FIFO_reg[7][1][10]\ : in STD_LOGIC;
    \FIFO_reg[7][1][9]\ : in STD_LOGIC;
    \FIFO_reg[7][1][8]\ : in STD_LOGIC;
    \FIFO_reg[7][1][7]\ : in STD_LOGIC;
    \FIFO_reg[7][1][6]\ : in STD_LOGIC;
    \FIFO_reg[7][1][5]\ : in STD_LOGIC;
    \FIFO_reg[7][1][4]\ : in STD_LOGIC;
    \FIFO_reg[7][1][3]\ : in STD_LOGIC;
    \FIFO_reg[7][1][2]\ : in STD_LOGIC;
    \FIFO_reg[7][1][1]\ : in STD_LOGIC;
    \FIFO_reg[7][1][0]\ : in STD_LOGIC;
    go_data_counter : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Data_in_ppF_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\ : entity is "SDF_Stage";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\ is
  signal \BU_ROT[0]_21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT[1]_20\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[0]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[1]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal BU_inst_n_0 : STD_LOGIC;
  signal BU_inst_n_1 : STD_LOGIC;
  signal BU_inst_n_2 : STD_LOGIC;
  signal BU_inst_n_3 : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_pp1_reg[0]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_pp1_reg[1]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[0]_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[1]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFOMux_FIFO[0]_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFOMux_FIFO[1]_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \InDec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal Rotator_inst_n_0 : STD_LOGIC;
  signal Rotator_inst_n_1 : STD_LOGIC;
  signal Rotator_inst_n_10 : STD_LOGIC;
  signal Rotator_inst_n_11 : STD_LOGIC;
  signal Rotator_inst_n_12 : STD_LOGIC;
  signal Rotator_inst_n_13 : STD_LOGIC;
  signal Rotator_inst_n_14 : STD_LOGIC;
  signal Rotator_inst_n_15 : STD_LOGIC;
  signal Rotator_inst_n_16 : STD_LOGIC;
  signal Rotator_inst_n_17 : STD_LOGIC;
  signal Rotator_inst_n_18 : STD_LOGIC;
  signal Rotator_inst_n_19 : STD_LOGIC;
  signal Rotator_inst_n_2 : STD_LOGIC;
  signal Rotator_inst_n_20 : STD_LOGIC;
  signal Rotator_inst_n_21 : STD_LOGIC;
  signal Rotator_inst_n_22 : STD_LOGIC;
  signal Rotator_inst_n_23 : STD_LOGIC;
  signal Rotator_inst_n_24 : STD_LOGIC;
  signal Rotator_inst_n_25 : STD_LOGIC;
  signal Rotator_inst_n_26 : STD_LOGIC;
  signal Rotator_inst_n_27 : STD_LOGIC;
  signal Rotator_inst_n_28 : STD_LOGIC;
  signal Rotator_inst_n_29 : STD_LOGIC;
  signal Rotator_inst_n_3 : STD_LOGIC;
  signal Rotator_inst_n_30 : STD_LOGIC;
  signal Rotator_inst_n_31 : STD_LOGIC;
  signal Rotator_inst_n_4 : STD_LOGIC;
  signal Rotator_inst_n_5 : STD_LOGIC;
  signal Rotator_inst_n_6 : STD_LOGIC;
  signal Rotator_inst_n_7 : STD_LOGIC;
  signal Rotator_inst_n_8 : STD_LOGIC;
  signal Rotator_inst_n_9 : STD_LOGIC;
  signal SR_FIFO_inst_n_64 : STD_LOGIC;
  signal SR_FIFO_inst_n_65 : STD_LOGIC;
  signal SR_FIFO_inst_n_66 : STD_LOGIC;
  signal SR_FIFO_inst_n_67 : STD_LOGIC;
  signal SR_FIFO_inst_n_68 : STD_LOGIC;
  signal SR_FIFO_inst_n_69 : STD_LOGIC;
  signal SR_FIFO_inst_n_70 : STD_LOGIC;
  signal SR_FIFO_inst_n_71 : STD_LOGIC;
  signal SR_FIFO_inst_n_72 : STD_LOGIC;
  signal SR_FIFO_inst_n_73 : STD_LOGIC;
  signal SR_FIFO_inst_n_74 : STD_LOGIC;
  signal SR_FIFO_inst_n_75 : STD_LOGIC;
  signal SR_FIFO_inst_n_76 : STD_LOGIC;
  signal SR_FIFO_inst_n_77 : STD_LOGIC;
  signal \Twiddle_ROM[0][0]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Twiddle_ROM[0][1]_24\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal data_counter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal data_counter_pp1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_counter_ppF : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dout_IM : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dout_RE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gtOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal halfway : STD_LOGIC;
  signal halfway_pp1 : STD_LOGIC;
  signal halfway_pp2 : STD_LOGIC;
  signal halfway_ppF : STD_LOGIC;
  signal \halfway_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal sync_counter : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sync_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \sync_counter[1]_i_1_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_counter[0]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_counter[1]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_counter[2]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_counter[3]_i_2\ : label is "soft_lutpair42";
  attribute XILINX_LEGACY_PRIM of halfway_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of halfway_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sync_counter[1]_i_1\ : label is "soft_lutpair43";
begin
\BU_ROT_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(0),
      Q => \BU_ROT_ppF_reg[0]_13\(0)
    );
\BU_ROT_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(10),
      Q => \BU_ROT_ppF_reg[0]_13\(10)
    );
\BU_ROT_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(11),
      Q => \BU_ROT_ppF_reg[0]_13\(11)
    );
\BU_ROT_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(12),
      Q => \BU_ROT_ppF_reg[0]_13\(12)
    );
\BU_ROT_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(13),
      Q => \BU_ROT_ppF_reg[0]_13\(13)
    );
\BU_ROT_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(14),
      Q => \BU_ROT_ppF_reg[0]_13\(14)
    );
\BU_ROT_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(15),
      Q => \BU_ROT_ppF_reg[0]_13\(15)
    );
\BU_ROT_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(1),
      Q => \BU_ROT_ppF_reg[0]_13\(1)
    );
\BU_ROT_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(2),
      Q => \BU_ROT_ppF_reg[0]_13\(2)
    );
\BU_ROT_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(3),
      Q => \BU_ROT_ppF_reg[0]_13\(3)
    );
\BU_ROT_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(4),
      Q => \BU_ROT_ppF_reg[0]_13\(4)
    );
\BU_ROT_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(5),
      Q => \BU_ROT_ppF_reg[0]_13\(5)
    );
\BU_ROT_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(6),
      Q => \BU_ROT_ppF_reg[0]_13\(6)
    );
\BU_ROT_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(7),
      Q => \BU_ROT_ppF_reg[0]_13\(7)
    );
\BU_ROT_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(8),
      Q => \BU_ROT_ppF_reg[0]_13\(8)
    );
\BU_ROT_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_21\(9),
      Q => \BU_ROT_ppF_reg[0]_13\(9)
    );
\BU_ROT_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(0),
      Q => \BU_ROT_ppF_reg[1]_12\(0)
    );
\BU_ROT_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(10),
      Q => \BU_ROT_ppF_reg[1]_12\(10)
    );
\BU_ROT_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(11),
      Q => \BU_ROT_ppF_reg[1]_12\(11)
    );
\BU_ROT_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(12),
      Q => \BU_ROT_ppF_reg[1]_12\(12)
    );
\BU_ROT_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(13),
      Q => \BU_ROT_ppF_reg[1]_12\(13)
    );
\BU_ROT_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(14),
      Q => \BU_ROT_ppF_reg[1]_12\(14)
    );
\BU_ROT_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(15),
      Q => \BU_ROT_ppF_reg[1]_12\(15)
    );
\BU_ROT_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(1),
      Q => \BU_ROT_ppF_reg[1]_12\(1)
    );
\BU_ROT_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(2),
      Q => \BU_ROT_ppF_reg[1]_12\(2)
    );
\BU_ROT_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(3),
      Q => \BU_ROT_ppF_reg[1]_12\(3)
    );
\BU_ROT_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(4),
      Q => \BU_ROT_ppF_reg[1]_12\(4)
    );
\BU_ROT_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(5),
      Q => \BU_ROT_ppF_reg[1]_12\(5)
    );
\BU_ROT_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(6),
      Q => \BU_ROT_ppF_reg[1]_12\(6)
    );
\BU_ROT_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(7),
      Q => \BU_ROT_ppF_reg[1]_12\(7)
    );
\BU_ROT_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(8),
      Q => \BU_ROT_ppF_reg[1]_12\(8)
    );
\BU_ROT_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_20\(9),
      Q => \BU_ROT_ppF_reg[1]_12\(9)
    );
BU_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4
     port map (
      \BU_ROT_ppF_reg[0][14]\(0) => \i__carry_i_2__35_n_0\,
      \BU_ROT_ppF_reg[0][14]_0\(0) => \i__carry_i_2__5_n_0\,
      \BU_ROT_ppF_reg[0][15]\(12) => \FIFODec_BU_reg_n_0_[0][15]\,
      \BU_ROT_ppF_reg[0][15]\(11) => \FIFODec_BU_reg_n_0_[0][11]\,
      \BU_ROT_ppF_reg[0][15]\(10) => \FIFODec_BU_reg_n_0_[0][10]\,
      \BU_ROT_ppF_reg[0][15]\(9) => \FIFODec_BU_reg_n_0_[0][9]\,
      \BU_ROT_ppF_reg[0][15]\(8) => \FIFODec_BU_reg_n_0_[0][8]\,
      \BU_ROT_ppF_reg[0][15]\(7) => \FIFODec_BU_reg_n_0_[0][7]\,
      \BU_ROT_ppF_reg[0][15]\(6) => \FIFODec_BU_reg_n_0_[0][6]\,
      \BU_ROT_ppF_reg[0][15]\(5) => \FIFODec_BU_reg_n_0_[0][5]\,
      \BU_ROT_ppF_reg[0][15]\(4) => \FIFODec_BU_reg_n_0_[0][4]\,
      \BU_ROT_ppF_reg[0][15]\(3) => \FIFODec_BU_reg_n_0_[0][3]\,
      \BU_ROT_ppF_reg[0][15]\(2) => \FIFODec_BU_reg_n_0_[0][2]\,
      \BU_ROT_ppF_reg[0][15]\(1) => \FIFODec_BU_reg_n_0_[0][1]\,
      \BU_ROT_ppF_reg[0][15]\(0) => \FIFODec_BU_reg_n_0_[0][0]\,
      \BU_ROT_ppF_reg[0][15]_0\(3) => \i__carry__2_i_1__19_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(2) => \i__carry__2_i_2__16_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(1) => \i__carry__2_i_3__15_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(0) => \i__carry__2_i_4__2_n_0\,
      \BU_ROT_ppF_reg[1][14]\(0) => \ltOp_carry_i_2__0_n_0\,
      \BU_ROT_ppF_reg[1][14]_0\(0) => \gtOp_carry_i_2__0_n_0\,
      \BU_ROT_ppF_reg[1][15]\(14) => \InDec_BU_reg_n_0_[1][14]\,
      \BU_ROT_ppF_reg[1][15]\(13) => \InDec_BU_reg_n_0_[1][13]\,
      \BU_ROT_ppF_reg[1][15]\(12) => \InDec_BU_reg_n_0_[1][12]\,
      \BU_ROT_ppF_reg[1][15]\(11) => \InDec_BU_reg_n_0_[1][11]\,
      \BU_ROT_ppF_reg[1][15]\(10) => \InDec_BU_reg_n_0_[1][10]\,
      \BU_ROT_ppF_reg[1][15]\(9) => \InDec_BU_reg_n_0_[1][9]\,
      \BU_ROT_ppF_reg[1][15]\(8) => \InDec_BU_reg_n_0_[1][8]\,
      \BU_ROT_ppF_reg[1][15]\(7) => \InDec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][15]\(6) => \InDec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][15]\(5) => \InDec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][15]\(4) => \InDec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][15]\(3) => \InDec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][15]\(2) => \InDec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][15]\(1) => \InDec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][15]\(0) => \InDec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][15]_0\(12) => \FIFODec_BU_reg_n_0_[1][15]\,
      \BU_ROT_ppF_reg[1][15]_0\(11) => \FIFODec_BU_reg_n_0_[1][11]\,
      \BU_ROT_ppF_reg[1][15]_0\(10) => \FIFODec_BU_reg_n_0_[1][10]\,
      \BU_ROT_ppF_reg[1][15]_0\(9) => \FIFODec_BU_reg_n_0_[1][9]\,
      \BU_ROT_ppF_reg[1][15]_0\(8) => \FIFODec_BU_reg_n_0_[1][8]\,
      \BU_ROT_ppF_reg[1][15]_0\(7) => \FIFODec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][15]_0\(6) => \FIFODec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][15]_0\(5) => \FIFODec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][15]_0\(4) => \FIFODec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][15]_0\(3) => \FIFODec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][15]_0\(2) => \FIFODec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][15]_0\(1) => \FIFODec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][15]_0\(0) => \FIFODec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][15]_1\(3) => \i__carry__2_i_1__20_n_0\,
      \BU_ROT_ppF_reg[1][15]_1\(2) => \i__carry__2_i_2__17_n_0\,
      \BU_ROT_ppF_reg[1][15]_1\(1) => \i__carry__2_i_3__16_n_0\,
      \BU_ROT_ppF_reg[1][15]_1\(0) => \i__carry__2_i_4__3_n_0\,
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => \BU_ROT[1]_20\(15 downto 0),
      DI(0) => SR_FIFO_inst_n_76,
      \FIFOMux_FIFO[0]_22\(15 downto 0) => \FIFOMux_FIFO[0]_22\(15 downto 0),
      \FIFOMux_FIFO[1]_23\(15 downto 0) => \FIFOMux_FIFO[1]_23\(15 downto 0),
      \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\(0) => SR_FIFO_inst_n_64,
      \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(0) => SR_FIFO_inst_n_74,
      \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\(0) => SR_FIFO_inst_n_65,
      \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(0) => SR_FIFO_inst_n_75,
      \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_0\(0) => SR_FIFO_inst_n_77,
      \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(3) => SR_FIFO_inst_n_70,
      \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(2) => SR_FIFO_inst_n_71,
      \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(1) => SR_FIFO_inst_n_72,
      \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1\(0) => SR_FIFO_inst_n_73,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(15) => \InDec_FIFOMux_reg_n_0_[0][15]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(14) => \InDec_FIFOMux_reg_n_0_[0][14]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(13) => \InDec_FIFOMux_reg_n_0_[0][13]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(12) => \InDec_FIFOMux_reg_n_0_[0][12]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(11) => \InDec_FIFOMux_reg_n_0_[0][11]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(10) => \InDec_FIFOMux_reg_n_0_[0][10]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(9) => \InDec_FIFOMux_reg_n_0_[0][9]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(8) => \InDec_FIFOMux_reg_n_0_[0][8]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(7) => \InDec_FIFOMux_reg_n_0_[0][7]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(6) => \InDec_FIFOMux_reg_n_0_[0][6]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(5) => \InDec_FIFOMux_reg_n_0_[0][5]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(4) => \InDec_FIFOMux_reg_n_0_[0][4]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(3) => \InDec_FIFOMux_reg_n_0_[0][3]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(2) => \InDec_FIFOMux_reg_n_0_[0][2]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(1) => \InDec_FIFOMux_reg_n_0_[0][1]\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\(0) => \InDec_FIFOMux_reg_n_0_[0][0]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(15) => \InDec_FIFOMux_reg_n_0_[1][15]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(14) => \InDec_FIFOMux_reg_n_0_[1][14]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(13) => \InDec_FIFOMux_reg_n_0_[1][13]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(12) => \InDec_FIFOMux_reg_n_0_[1][12]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(11) => \InDec_FIFOMux_reg_n_0_[1][11]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(10) => \InDec_FIFOMux_reg_n_0_[1][10]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(9) => \InDec_FIFOMux_reg_n_0_[1][9]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(8) => \InDec_FIFOMux_reg_n_0_[1][8]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(7) => \InDec_FIFOMux_reg_n_0_[1][7]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(6) => \InDec_FIFOMux_reg_n_0_[1][6]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(5) => \InDec_FIFOMux_reg_n_0_[1][5]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(4) => \InDec_FIFOMux_reg_n_0_[1][4]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(3) => \InDec_FIFOMux_reg_n_0_[1][3]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(2) => \InDec_FIFOMux_reg_n_0_[1][2]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(1) => \InDec_FIFOMux_reg_n_0_[1][1]\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\(0) => \InDec_FIFOMux_reg_n_0_[1][0]\,
      Q(14) => \InDec_BU_reg_n_0_[0][14]\,
      Q(13) => \InDec_BU_reg_n_0_[0][13]\,
      Q(12) => \InDec_BU_reg_n_0_[0][12]\,
      Q(11) => \InDec_BU_reg_n_0_[0][11]\,
      Q(10) => \InDec_BU_reg_n_0_[0][10]\,
      Q(9) => \InDec_BU_reg_n_0_[0][9]\,
      Q(8) => \InDec_BU_reg_n_0_[0][8]\,
      Q(7) => \InDec_BU_reg_n_0_[0][7]\,
      Q(6) => \InDec_BU_reg_n_0_[0][6]\,
      Q(5) => \InDec_BU_reg_n_0_[0][5]\,
      Q(4) => \InDec_BU_reg_n_0_[0][4]\,
      Q(3) => \InDec_BU_reg_n_0_[0][3]\,
      Q(2) => \InDec_BU_reg_n_0_[0][2]\,
      Q(1) => \InDec_BU_reg_n_0_[0][1]\,
      Q(0) => \InDec_BU_reg_n_0_[0][0]\,
      S(3) => SR_FIFO_inst_n_66,
      S(2) => SR_FIFO_inst_n_67,
      S(1) => SR_FIFO_inst_n_68,
      S(0) => SR_FIFO_inst_n_69,
      \arg_inferred__0/i__carry__2_0\(0) => BU_inst_n_1,
      \arg_inferred__1/i__carry__2_0\(0) => BU_inst_n_2,
      \arg_inferred__2/i__carry__2_0\(0) => BU_inst_n_3,
      halfway_pp1 => halfway_pp1,
      reset => reset,
      reset_0(15 downto 0) => \BU_ROT[0]_21\(15 downto 0)
    );
\Data_in_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \Data_in_ppF_reg_n_0_[0][0]\
    );
\Data_in_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(10),
      Q => \Data_in_ppF_reg_n_0_[0][10]\
    );
\Data_in_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(11),
      Q => \Data_in_ppF_reg_n_0_[0][11]\
    );
\Data_in_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(12),
      Q => \Data_in_ppF_reg_n_0_[0][12]\
    );
\Data_in_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(13),
      Q => \Data_in_ppF_reg_n_0_[0][13]\
    );
\Data_in_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(14),
      Q => \Data_in_ppF_reg_n_0_[0][14]\
    );
\Data_in_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(15),
      Q => \Data_in_ppF_reg_n_0_[0][15]\
    );
\Data_in_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \Data_in_ppF_reg_n_0_[0][1]\
    );
\Data_in_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \Data_in_ppF_reg_n_0_[0][2]\
    );
\Data_in_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \Data_in_ppF_reg_n_0_[0][3]\
    );
\Data_in_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \Data_in_ppF_reg_n_0_[0][4]\
    );
\Data_in_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \Data_in_ppF_reg_n_0_[0][5]\
    );
\Data_in_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \Data_in_ppF_reg_n_0_[0][6]\
    );
\Data_in_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \Data_in_ppF_reg_n_0_[0][7]\
    );
\Data_in_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(8),
      Q => \Data_in_ppF_reg_n_0_[0][8]\
    );
\Data_in_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(9),
      Q => \Data_in_ppF_reg_n_0_[0][9]\
    );
\Data_in_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(0),
      Q => \Data_in_ppF_reg_n_0_[1][0]\
    );
\Data_in_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(10),
      Q => \Data_in_ppF_reg_n_0_[1][10]\
    );
\Data_in_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(11),
      Q => \Data_in_ppF_reg_n_0_[1][11]\
    );
\Data_in_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(12),
      Q => \Data_in_ppF_reg_n_0_[1][12]\
    );
\Data_in_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(13),
      Q => \Data_in_ppF_reg_n_0_[1][13]\
    );
\Data_in_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(14),
      Q => \Data_in_ppF_reg_n_0_[1][14]\
    );
\Data_in_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(15),
      Q => \Data_in_ppF_reg_n_0_[1][15]\
    );
\Data_in_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(1),
      Q => \Data_in_ppF_reg_n_0_[1][1]\
    );
\Data_in_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(2),
      Q => \Data_in_ppF_reg_n_0_[1][2]\
    );
\Data_in_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(3),
      Q => \Data_in_ppF_reg_n_0_[1][3]\
    );
\Data_in_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(4),
      Q => \Data_in_ppF_reg_n_0_[1][4]\
    );
\Data_in_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(5),
      Q => \Data_in_ppF_reg_n_0_[1][5]\
    );
\Data_in_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(6),
      Q => \Data_in_ppF_reg_n_0_[1][6]\
    );
\Data_in_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(7),
      Q => \Data_in_ppF_reg_n_0_[1][7]\
    );
\Data_in_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(8),
      Q => \Data_in_ppF_reg_n_0_[1][8]\
    );
\Data_in_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(9),
      Q => \Data_in_ppF_reg_n_0_[1][9]\
    );
\FIFODec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][0]\
    );
\FIFODec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][10]\
    );
\FIFODec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][11]\
    );
\FIFODec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][12]\
    );
\FIFODec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][13]\
    );
\FIFODec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][14]\
    );
\FIFODec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][15]\
    );
\FIFODec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][1]\
    );
\FIFODec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][2]\
    );
\FIFODec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][3]\
    );
\FIFODec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][4]\
    );
\FIFODec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][5]\
    );
\FIFODec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][6]\
    );
\FIFODec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][7]\
    );
\FIFODec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][8]\
    );
\FIFODec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][9]\
    );
\FIFODec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][0]\
    );
\FIFODec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][10]\
    );
\FIFODec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][11]\
    );
\FIFODec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][12]\
    );
\FIFODec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][13]\
    );
\FIFODec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][14]\
    );
\FIFODec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][15]\
    );
\FIFODec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][1]\
    );
\FIFODec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][2]\
    );
\FIFODec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][3]\
    );
\FIFODec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][4]\
    );
\FIFODec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][5]\
    );
\FIFODec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][6]\
    );
\FIFODec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][7]\
    );
\FIFODec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][8]\
    );
\FIFODec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][9]\
    );
\FIFODec_OutMux_pp1_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][0]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(0)
    );
\FIFODec_OutMux_pp1_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][10]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(10)
    );
\FIFODec_OutMux_pp1_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][11]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(11)
    );
\FIFODec_OutMux_pp1_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][12]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(12)
    );
\FIFODec_OutMux_pp1_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][13]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(13)
    );
\FIFODec_OutMux_pp1_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][14]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(14)
    );
\FIFODec_OutMux_pp1_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][15]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(15)
    );
\FIFODec_OutMux_pp1_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][1]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(1)
    );
\FIFODec_OutMux_pp1_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][2]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(2)
    );
\FIFODec_OutMux_pp1_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][3]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(3)
    );
\FIFODec_OutMux_pp1_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][4]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(4)
    );
\FIFODec_OutMux_pp1_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][5]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(5)
    );
\FIFODec_OutMux_pp1_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][6]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(6)
    );
\FIFODec_OutMux_pp1_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][7]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(7)
    );
\FIFODec_OutMux_pp1_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][8]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(8)
    );
\FIFODec_OutMux_pp1_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][9]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_14\(9)
    );
\FIFODec_OutMux_pp1_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][0]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(0)
    );
\FIFODec_OutMux_pp1_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][10]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(10)
    );
\FIFODec_OutMux_pp1_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][11]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(11)
    );
\FIFODec_OutMux_pp1_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][12]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(12)
    );
\FIFODec_OutMux_pp1_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][13]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(13)
    );
\FIFODec_OutMux_pp1_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][14]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(14)
    );
\FIFODec_OutMux_pp1_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][15]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(15)
    );
\FIFODec_OutMux_pp1_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][1]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(1)
    );
\FIFODec_OutMux_pp1_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][2]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(2)
    );
\FIFODec_OutMux_pp1_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][3]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(3)
    );
\FIFODec_OutMux_pp1_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][4]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(4)
    );
\FIFODec_OutMux_pp1_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][5]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(5)
    );
\FIFODec_OutMux_pp1_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][6]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(6)
    );
\FIFODec_OutMux_pp1_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][7]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(7)
    );
\FIFODec_OutMux_pp1_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][8]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(8)
    );
\FIFODec_OutMux_pp1_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][9]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_17\(9)
    );
\FIFODec_OutMux_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(0),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(0)
    );
\FIFODec_OutMux_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(10),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(10)
    );
\FIFODec_OutMux_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(11),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(11)
    );
\FIFODec_OutMux_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(12),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(12)
    );
\FIFODec_OutMux_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(13),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(13)
    );
\FIFODec_OutMux_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(14),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(14)
    );
\FIFODec_OutMux_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(15),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(15)
    );
\FIFODec_OutMux_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(1),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(1)
    );
\FIFODec_OutMux_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(2),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(2)
    );
\FIFODec_OutMux_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(3),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(3)
    );
\FIFODec_OutMux_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(4),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(4)
    );
\FIFODec_OutMux_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(5),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(5)
    );
\FIFODec_OutMux_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(6),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(6)
    );
\FIFODec_OutMux_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(7),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(7)
    );
\FIFODec_OutMux_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(8),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(8)
    );
\FIFODec_OutMux_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_14\(9),
      Q => \FIFODec_OutMux_ppF_reg[0]_15\(9)
    );
\FIFODec_OutMux_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(0),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(0)
    );
\FIFODec_OutMux_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(10),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(10)
    );
\FIFODec_OutMux_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(11),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(11)
    );
\FIFODec_OutMux_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(12),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(12)
    );
\FIFODec_OutMux_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(13),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(13)
    );
\FIFODec_OutMux_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(14),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(14)
    );
\FIFODec_OutMux_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(15),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(15)
    );
\FIFODec_OutMux_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(1),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(1)
    );
\FIFODec_OutMux_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(2),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(2)
    );
\FIFODec_OutMux_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(3),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(3)
    );
\FIFODec_OutMux_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(4),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(4)
    );
\FIFODec_OutMux_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(5),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(5)
    );
\FIFODec_OutMux_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(6),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(6)
    );
\FIFODec_OutMux_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(7),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(7)
    );
\FIFODec_OutMux_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(8),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(8)
    );
\FIFODec_OutMux_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_17\(9),
      Q => \FIFODec_OutMux_ppF_reg[1]_18\(9)
    );
\FIFODec_OutMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][0]\
    );
\FIFODec_OutMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][10]\
    );
\FIFODec_OutMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][11]\
    );
\FIFODec_OutMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][12]\
    );
\FIFODec_OutMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][13]\
    );
\FIFODec_OutMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][14]\
    );
\FIFODec_OutMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][15]\
    );
\FIFODec_OutMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][1]\
    );
\FIFODec_OutMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][2]\
    );
\FIFODec_OutMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][3]\
    );
\FIFODec_OutMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][4]\
    );
\FIFODec_OutMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][5]\
    );
\FIFODec_OutMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][6]\
    );
\FIFODec_OutMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][7]\
    );
\FIFODec_OutMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][8]\
    );
\FIFODec_OutMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][9]\
    );
\FIFODec_OutMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][0]\
    );
\FIFODec_OutMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][10]\
    );
\FIFODec_OutMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][11]\
    );
\FIFODec_OutMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][12]\
    );
\FIFODec_OutMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][13]\
    );
\FIFODec_OutMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][14]\
    );
\FIFODec_OutMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][15]\
    );
\FIFODec_OutMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][1]\
    );
\FIFODec_OutMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][2]\
    );
\FIFODec_OutMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][3]\
    );
\FIFODec_OutMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][4]\
    );
\FIFODec_OutMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][5]\
    );
\FIFODec_OutMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][6]\
    );
\FIFODec_OutMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][7]\
    );
\FIFODec_OutMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][8]\
    );
\FIFODec_OutMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][9]\
    );
\InDec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][0]\
    );
\InDec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][10]\
    );
\InDec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][11]\
    );
\InDec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][12]\
    );
\InDec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][13]\
    );
\InDec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][14]\
    );
\InDec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][15]\
    );
\InDec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][1]\
    );
\InDec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][2]\
    );
\InDec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][3]\
    );
\InDec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][4]\
    );
\InDec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][5]\
    );
\InDec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][6]\
    );
\InDec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][7]\
    );
\InDec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][8]\
    );
\InDec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][9]\
    );
\InDec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][0]\
    );
\InDec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][10]\
    );
\InDec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][11]\
    );
\InDec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][12]\
    );
\InDec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][13]\
    );
\InDec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][14]\
    );
\InDec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][15]\
    );
\InDec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][1]\
    );
\InDec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][2]\
    );
\InDec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][3]\
    );
\InDec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][4]\
    );
\InDec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][5]\
    );
\InDec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][6]\
    );
\InDec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][7]\
    );
\InDec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][8]\
    );
\InDec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][9]\
    );
\InDec_FIFOMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][0]\
    );
\InDec_FIFOMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][10]\
    );
\InDec_FIFOMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][11]\
    );
\InDec_FIFOMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][12]\
    );
\InDec_FIFOMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][13]\
    );
\InDec_FIFOMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][14]\
    );
\InDec_FIFOMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][15]\
    );
\InDec_FIFOMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][1]\
    );
\InDec_FIFOMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][2]\
    );
\InDec_FIFOMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][3]\
    );
\InDec_FIFOMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][4]\
    );
\InDec_FIFOMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][5]\
    );
\InDec_FIFOMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][6]\
    );
\InDec_FIFOMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][7]\
    );
\InDec_FIFOMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][8]\
    );
\InDec_FIFOMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][9]\
    );
\InDec_FIFOMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][0]\
    );
\InDec_FIFOMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][10]\
    );
\InDec_FIFOMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][11]\
    );
\InDec_FIFOMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][12]\
    );
\InDec_FIFOMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][13]\
    );
\InDec_FIFOMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][14]\
    );
\InDec_FIFOMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][15]\
    );
\InDec_FIFOMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][1]\
    );
\InDec_FIFOMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][2]\
    );
\InDec_FIFOMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][3]\
    );
\InDec_FIFOMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][4]\
    );
\InDec_FIFOMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][5]\
    );
\InDec_FIFOMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][6]\
    );
\InDec_FIFOMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][7]\
    );
\InDec_FIFOMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][8]\
    );
\InDec_FIFOMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][9]\
    );
Rotator_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5
     port map (
      B(6 downto 0) => \Twiddle_ROM[0][1]_24\(6 downto 0),
      Q(15 downto 0) => \BU_ROT_ppF_reg[1]_12\(15 downto 0),
      \Re_Im_reg[8]_0\(15) => Rotator_inst_n_16,
      \Re_Im_reg[8]_0\(14) => Rotator_inst_n_17,
      \Re_Im_reg[8]_0\(13) => Rotator_inst_n_18,
      \Re_Im_reg[8]_0\(12) => Rotator_inst_n_19,
      \Re_Im_reg[8]_0\(11) => Rotator_inst_n_20,
      \Re_Im_reg[8]_0\(10) => Rotator_inst_n_21,
      \Re_Im_reg[8]_0\(9) => Rotator_inst_n_22,
      \Re_Im_reg[8]_0\(8) => Rotator_inst_n_23,
      \Re_Im_reg[8]_0\(7) => Rotator_inst_n_24,
      \Re_Im_reg[8]_0\(6) => Rotator_inst_n_25,
      \Re_Im_reg[8]_0\(5) => Rotator_inst_n_26,
      \Re_Im_reg[8]_0\(4) => Rotator_inst_n_27,
      \Re_Im_reg[8]_0\(3) => Rotator_inst_n_28,
      \Re_Im_reg[8]_0\(2) => Rotator_inst_n_29,
      \Re_Im_reg[8]_0\(1) => Rotator_inst_n_30,
      \Re_Im_reg[8]_0\(0) => Rotator_inst_n_31,
      arg_0(3 downto 0) => data_counter_ppF(3 downto 0),
      \arg__0_0\(7 downto 0) => \Twiddle_ROM[0][0]_25\(7 downto 0),
      \arg__0_1\(15 downto 0) => \BU_ROT_ppF_reg[0]_13\(15 downto 0),
      clk => clk,
      \data_out_ppF_reg[0][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[0]_15\(15 downto 0),
      \data_out_ppF_reg[1][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[1]_18\(15 downto 0),
      halfway_ppF => halfway_ppF,
      \out\(15) => Rotator_inst_n_0,
      \out\(14) => Rotator_inst_n_1,
      \out\(13) => Rotator_inst_n_2,
      \out\(12) => Rotator_inst_n_3,
      \out\(11) => Rotator_inst_n_4,
      \out\(10) => Rotator_inst_n_5,
      \out\(9) => Rotator_inst_n_6,
      \out\(8) => Rotator_inst_n_7,
      \out\(7) => Rotator_inst_n_8,
      \out\(6) => Rotator_inst_n_9,
      \out\(5) => Rotator_inst_n_10,
      \out\(4) => Rotator_inst_n_11,
      \out\(3) => Rotator_inst_n_12,
      \out\(2) => Rotator_inst_n_13,
      \out\(1) => Rotator_inst_n_14,
      \out\(0) => Rotator_inst_n_15,
      reset => reset
    );
SR_FIFO_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1\
     port map (
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => dout_RE(15 downto 0),
      DI(0) => SR_FIFO_inst_n_76,
      \Data_in_ppF_reg[1][15]\(0) => SR_FIFO_inst_n_77,
      \FIFOMux_FIFO[0]_22\(15 downto 0) => \FIFOMux_FIFO[0]_22\(15 downto 0),
      \FIFOMux_FIFO[1]_23\(15 downto 0) => \FIFOMux_FIFO[1]_23\(15 downto 0),
      \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5_0\ => \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5\,
      \FIFO_reg[7][0][0]_0\ => \FIFO_reg[7][0][0]\,
      \FIFO_reg[7][0][10]_0\ => \FIFO_reg[7][0][10]\,
      \FIFO_reg[7][0][11]_0\ => \FIFO_reg[7][0][11]\,
      \FIFO_reg[7][0][12]_0\ => \FIFO_reg[7][0][12]\,
      \FIFO_reg[7][0][13]_0\ => \FIFO_reg[7][0][13]\,
      \FIFO_reg[7][0][14]_0\ => \FIFO_reg[7][0][14]\,
      \FIFO_reg[7][0][15]_0\ => \FIFO_reg[7][0][15]\,
      \FIFO_reg[7][0][1]_0\ => \FIFO_reg[7][0][1]\,
      \FIFO_reg[7][0][2]_0\ => \FIFO_reg[7][0][2]\,
      \FIFO_reg[7][0][3]_0\ => \FIFO_reg[7][0][3]\,
      \FIFO_reg[7][0][4]_0\ => \FIFO_reg[7][0][4]\,
      \FIFO_reg[7][0][5]_0\ => \FIFO_reg[7][0][5]\,
      \FIFO_reg[7][0][6]_0\ => \FIFO_reg[7][0][6]\,
      \FIFO_reg[7][0][7]_0\ => \FIFO_reg[7][0][7]\,
      \FIFO_reg[7][0][8]_0\ => \FIFO_reg[7][0][8]\,
      \FIFO_reg[7][0][9]_0\ => \FIFO_reg[7][0][9]\,
      \FIFO_reg[7][1][0]_0\ => \FIFO_reg[7][1][0]\,
      \FIFO_reg[7][1][10]_0\ => \FIFO_reg[7][1][10]\,
      \FIFO_reg[7][1][11]_0\ => \FIFO_reg[7][1][11]\,
      \FIFO_reg[7][1][12]_0\ => \FIFO_reg[7][1][12]\,
      \FIFO_reg[7][1][13]_0\ => \FIFO_reg[7][1][13]\,
      \FIFO_reg[7][1][14]_0\ => \FIFO_reg[7][1][14]\,
      \FIFO_reg[7][1][15]_0\(15 downto 0) => dout_IM(15 downto 0),
      \FIFO_reg[7][1][15]_1\(3) => SR_FIFO_inst_n_70,
      \FIFO_reg[7][1][15]_1\(2) => SR_FIFO_inst_n_71,
      \FIFO_reg[7][1][15]_1\(1) => SR_FIFO_inst_n_72,
      \FIFO_reg[7][1][15]_1\(0) => SR_FIFO_inst_n_73,
      \FIFO_reg[7][1][15]_2\ => \FIFO_reg[7][1][15]\,
      \FIFO_reg[7][1][1]_0\ => \FIFO_reg[7][1][1]\,
      \FIFO_reg[7][1][2]_0\ => \FIFO_reg[7][1][2]\,
      \FIFO_reg[7][1][3]_0\ => \FIFO_reg[7][1][3]\,
      \FIFO_reg[7][1][4]_0\ => \FIFO_reg[7][1][4]\,
      \FIFO_reg[7][1][5]_0\ => \FIFO_reg[7][1][5]\,
      \FIFO_reg[7][1][6]_0\ => \FIFO_reg[7][1][6]\,
      \FIFO_reg[7][1][7]_0\ => \FIFO_reg[7][1][7]\,
      \FIFO_reg[7][1][8]_0\ => \FIFO_reg[7][1][8]\,
      \FIFO_reg[7][1][9]_0\ => \FIFO_reg[7][1][9]\,
      Q(3) => \FIFODec_BU_reg_n_0_[0][15]\,
      Q(2) => \FIFODec_BU_reg_n_0_[0][14]\,
      Q(1) => \FIFODec_BU_reg_n_0_[0][13]\,
      Q(0) => \FIFODec_BU_reg_n_0_[0][12]\,
      S(3) => SR_FIFO_inst_n_66,
      S(2) => SR_FIFO_inst_n_67,
      S(1) => SR_FIFO_inst_n_68,
      S(0) => SR_FIFO_inst_n_69,
      \arg_carry__2\(3) => \InDec_BU_reg_n_0_[0][15]\,
      \arg_carry__2\(2) => \InDec_BU_reg_n_0_[0][14]\,
      \arg_carry__2\(1) => \InDec_BU_reg_n_0_[0][13]\,
      \arg_carry__2\(0) => \InDec_BU_reg_n_0_[0][12]\,
      \arg_inferred__0/i__carry__2\(3) => \FIFODec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2\(2) => \FIFODec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2\(1) => \FIFODec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2\(0) => \FIFODec_BU_reg_n_0_[1][12]\,
      \arg_inferred__0/i__carry__2_0\(3) => \InDec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2_0\(2) => \InDec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2_0\(1) => \InDec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2_0\(0) => \InDec_BU_reg_n_0_[1][12]\,
      clk => clk,
      \ltOp_inferred__2/i__carry\(0) => BU_inst_n_1,
      reset => reset,
      reset_0(0) => SR_FIFO_inst_n_64,
      reset_1(0) => SR_FIFO_inst_n_65,
      reset_2(0) => SR_FIFO_inst_n_74,
      reset_3(0) => SR_FIFO_inst_n_75
    );
TF_ROM_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized1\
     port map (
      B(6 downto 0) => \Twiddle_ROM[0][1]_24\(6 downto 0),
      Q(3 downto 0) => data_counter_ppF(3 downto 0),
      \data_counter_ppF_reg[3]\(7 downto 0) => \Twiddle_ROM[0][0]_25\(7 downto 0)
    );
\data_counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_data_counter,
      I1 => data_counter(0),
      O => \data_counter[0]_i_1__0_n_0\
    );
\data_counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => go_data_counter,
      I1 => data_counter(0),
      I2 => data_counter(1),
      O => \data_counter[1]_i_1__0_n_0\
    );
\data_counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => go_data_counter,
      I1 => data_counter(0),
      I2 => data_counter(1),
      I3 => data_counter(2),
      O => \data_counter[2]_i_1__0_n_0\
    );
\data_counter[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state,
      I1 => go_data_counter,
      O => \data_counter[3]_i_1__0_n_0\
    );
\data_counter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => go_data_counter,
      I1 => data_counter(1),
      I2 => data_counter(0),
      I3 => data_counter(2),
      I4 => data_counter(3),
      O => \data_counter[3]_i_2_n_0\
    );
\data_counter_pp1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(0),
      Q => data_counter_pp1(0)
    );
\data_counter_pp1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(1),
      Q => data_counter_pp1(1)
    );
\data_counter_pp1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(2),
      Q => data_counter_pp1(2)
    );
\data_counter_pp1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(3),
      Q => data_counter_pp1(3)
    );
\data_counter_ppF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(0),
      Q => data_counter_ppF(0)
    );
\data_counter_ppF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(1),
      Q => data_counter_ppF(1)
    );
\data_counter_ppF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(2),
      Q => data_counter_ppF(2)
    );
\data_counter_ppF_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(3),
      Q => data_counter_ppF(3)
    );
\data_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_counter[3]_i_1__0_n_0\,
      CLR => reset,
      D => \data_counter[0]_i_1__0_n_0\,
      Q => data_counter(0)
    );
\data_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_counter[3]_i_1__0_n_0\,
      CLR => reset,
      D => \data_counter[1]_i_1__0_n_0\,
      Q => data_counter(1)
    );
\data_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_counter[3]_i_1__0_n_0\,
      CLR => reset,
      D => \data_counter[2]_i_1__0_n_0\,
      Q => data_counter(2)
    );
\data_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \data_counter[3]_i_1__0_n_0\,
      CLR => reset,
      D => \data_counter[3]_i_2_n_0\,
      Q => data_counter(3)
    );
\data_out_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_15,
      Q => Q(0)
    );
\data_out_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_5,
      Q => Q(10)
    );
\data_out_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_4,
      Q => Q(11)
    );
\data_out_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_3,
      Q => Q(12)
    );
\data_out_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_2,
      Q => Q(13)
    );
\data_out_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_1,
      Q => Q(14)
    );
\data_out_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_0,
      Q => Q(15)
    );
\data_out_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_14,
      Q => Q(1)
    );
\data_out_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_13,
      Q => Q(2)
    );
\data_out_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_12,
      Q => Q(3)
    );
\data_out_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_11,
      Q => Q(4)
    );
\data_out_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_10,
      Q => Q(5)
    );
\data_out_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_9,
      Q => Q(6)
    );
\data_out_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_8,
      Q => Q(7)
    );
\data_out_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_7,
      Q => Q(8)
    );
\data_out_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_6,
      Q => Q(9)
    );
\data_out_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_31,
      Q => \data_out_ppF_reg[1][15]_0\(0)
    );
\data_out_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_21,
      Q => \data_out_ppF_reg[1][15]_0\(10)
    );
\data_out_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_20,
      Q => \data_out_ppF_reg[1][15]_0\(11)
    );
\data_out_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_19,
      Q => \data_out_ppF_reg[1][15]_0\(12)
    );
\data_out_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_18,
      Q => \data_out_ppF_reg[1][15]_0\(13)
    );
\data_out_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_17,
      Q => \data_out_ppF_reg[1][15]_0\(14)
    );
\data_out_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_16,
      Q => \data_out_ppF_reg[1][15]_0\(15)
    );
\data_out_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_30,
      Q => \data_out_ppF_reg[1][15]_0\(1)
    );
\data_out_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_29,
      Q => \data_out_ppF_reg[1][15]_0\(2)
    );
\data_out_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_28,
      Q => \data_out_ppF_reg[1][15]_0\(3)
    );
\data_out_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_27,
      Q => \data_out_ppF_reg[1][15]_0\(4)
    );
\data_out_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_26,
      Q => \data_out_ppF_reg[1][15]_0\(5)
    );
\data_out_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_25,
      Q => \data_out_ppF_reg[1][15]_0\(6)
    );
\data_out_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_24,
      Q => \data_out_ppF_reg[1][15]_0\(7)
    );
\data_out_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_23,
      Q => \data_out_ppF_reg[1][15]_0\(8)
    );
\data_out_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_22,
      Q => \data_out_ppF_reg[1][15]_0\(9)
    );
\gtOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_3,
      I1 => reset,
      O => \gtOp_carry_i_2__0_n_0\
    );
halfway_pp1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway,
      Q => halfway_pp1
    );
halfway_pp2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp1,
      Q => halfway_pp2
    );
halfway_ppF_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp2,
      Q => halfway_ppF
    );
halfway_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \halfway_reg_i_1__0_n_0\,
      D => data_counter(3),
      G => data_counter(3),
      GE => '1',
      Q => halfway
    );
\halfway_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => data_counter(3),
      O => \halfway_reg_i_1__0_n_0\
    );
\i__carry__2_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][15]\,
      I1 => \FIFODec_BU_reg_n_0_[0][15]\,
      O => \i__carry__2_i_1__19_n_0\
    );
\i__carry__2_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][15]\,
      I1 => \FIFODec_BU_reg_n_0_[1][15]\,
      O => \i__carry__2_i_1__20_n_0\
    );
\i__carry__2_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][14]\,
      I1 => \FIFODec_BU_reg_n_0_[0][14]\,
      O => \i__carry__2_i_2__16_n_0\
    );
\i__carry__2_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][14]\,
      I1 => \FIFODec_BU_reg_n_0_[1][14]\,
      O => \i__carry__2_i_2__17_n_0\
    );
\i__carry__2_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][13]\,
      I1 => \FIFODec_BU_reg_n_0_[0][13]\,
      O => \i__carry__2_i_3__15_n_0\
    );
\i__carry__2_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][13]\,
      I1 => \FIFODec_BU_reg_n_0_[1][13]\,
      O => \i__carry__2_i_3__16_n_0\
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][12]\,
      I1 => \FIFODec_BU_reg_n_0_[0][12]\,
      O => \i__carry__2_i_4__2_n_0\
    );
\i__carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][12]\,
      I1 => \FIFODec_BU_reg_n_0_[1][12]\,
      O => \i__carry__2_i_4__3_n_0\
    );
\i__carry_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_2,
      O => \i__carry_i_2__35_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_2,
      I1 => reset,
      O => \i__carry_i_2__5_n_0\
    );
\ltOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_3,
      O => \ltOp_carry_i_2__0_n_0\
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => sync_counter(1),
      I1 => sync_counter(0),
      I2 => state,
      I3 => go_data_counter,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => state_i_1_n_0,
      Q => state
    );
\sync_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => go_data_counter,
      I1 => state,
      I2 => sync_counter(0),
      O => \sync_counter[0]_i_1_n_0\
    );
\sync_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C408"
    )
        port map (
      I0 => sync_counter(0),
      I1 => go_data_counter,
      I2 => state,
      I3 => sync_counter(1),
      O => \sync_counter[1]_i_1_n_0\
    );
\sync_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[0]_i_1_n_0\,
      Q => sync_counter(0)
    );
\sync_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[1]_i_1_n_0\,
      Q => sync_counter(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\ is
  port (
    \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_ppF_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \FIFO_reg[3][0][15]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \FIFO_reg[3][0][14]\ : in STD_LOGIC;
    \FIFO_reg[3][0][13]\ : in STD_LOGIC;
    \FIFO_reg[3][0][12]\ : in STD_LOGIC;
    \FIFO_reg[3][0][11]\ : in STD_LOGIC;
    \FIFO_reg[3][0][10]\ : in STD_LOGIC;
    \FIFO_reg[3][0][9]\ : in STD_LOGIC;
    \FIFO_reg[3][0][8]\ : in STD_LOGIC;
    \FIFO_reg[3][0][7]\ : in STD_LOGIC;
    \FIFO_reg[3][0][6]\ : in STD_LOGIC;
    \FIFO_reg[3][0][5]\ : in STD_LOGIC;
    \FIFO_reg[3][0][4]\ : in STD_LOGIC;
    \FIFO_reg[3][0][3]\ : in STD_LOGIC;
    \FIFO_reg[3][0][2]\ : in STD_LOGIC;
    \FIFO_reg[3][0][1]\ : in STD_LOGIC;
    \FIFO_reg[3][0][0]\ : in STD_LOGIC;
    \FIFO_reg[3][1][15]\ : in STD_LOGIC;
    \FIFO_reg[3][1][14]\ : in STD_LOGIC;
    \FIFO_reg[3][1][13]\ : in STD_LOGIC;
    \FIFO_reg[3][1][12]\ : in STD_LOGIC;
    \FIFO_reg[3][1][11]\ : in STD_LOGIC;
    \FIFO_reg[3][1][10]\ : in STD_LOGIC;
    \FIFO_reg[3][1][9]\ : in STD_LOGIC;
    \FIFO_reg[3][1][8]\ : in STD_LOGIC;
    \FIFO_reg[3][1][7]\ : in STD_LOGIC;
    \FIFO_reg[3][1][6]\ : in STD_LOGIC;
    \FIFO_reg[3][1][5]\ : in STD_LOGIC;
    \FIFO_reg[3][1][4]\ : in STD_LOGIC;
    \FIFO_reg[3][1][3]\ : in STD_LOGIC;
    \FIFO_reg[3][1][2]\ : in STD_LOGIC;
    \FIFO_reg[3][1][1]\ : in STD_LOGIC;
    \FIFO_reg[3][1][0]\ : in STD_LOGIC;
    go_data_counter : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Data_in_ppF_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\ : entity is "SDF_Stage";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\ is
  signal B : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \BU_ROT[0]_35\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT[1]_34\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[0]_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[1]_26\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal BU_inst_n_0 : STD_LOGIC;
  signal BU_inst_n_1 : STD_LOGIC;
  signal BU_inst_n_2 : STD_LOGIC;
  signal BU_inst_n_3 : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_pp1_reg[0]_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_pp1_reg[1]_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[0]_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[1]_32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFOMux_FIFO[0]_36\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFOMux_FIFO[1]_37\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \InDec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal Rotator_inst_n_0 : STD_LOGIC;
  signal Rotator_inst_n_1 : STD_LOGIC;
  signal Rotator_inst_n_10 : STD_LOGIC;
  signal Rotator_inst_n_11 : STD_LOGIC;
  signal Rotator_inst_n_12 : STD_LOGIC;
  signal Rotator_inst_n_13 : STD_LOGIC;
  signal Rotator_inst_n_14 : STD_LOGIC;
  signal Rotator_inst_n_15 : STD_LOGIC;
  signal Rotator_inst_n_16 : STD_LOGIC;
  signal Rotator_inst_n_17 : STD_LOGIC;
  signal Rotator_inst_n_18 : STD_LOGIC;
  signal Rotator_inst_n_19 : STD_LOGIC;
  signal Rotator_inst_n_2 : STD_LOGIC;
  signal Rotator_inst_n_20 : STD_LOGIC;
  signal Rotator_inst_n_21 : STD_LOGIC;
  signal Rotator_inst_n_22 : STD_LOGIC;
  signal Rotator_inst_n_23 : STD_LOGIC;
  signal Rotator_inst_n_24 : STD_LOGIC;
  signal Rotator_inst_n_25 : STD_LOGIC;
  signal Rotator_inst_n_26 : STD_LOGIC;
  signal Rotator_inst_n_27 : STD_LOGIC;
  signal Rotator_inst_n_28 : STD_LOGIC;
  signal Rotator_inst_n_29 : STD_LOGIC;
  signal Rotator_inst_n_3 : STD_LOGIC;
  signal Rotator_inst_n_30 : STD_LOGIC;
  signal Rotator_inst_n_31 : STD_LOGIC;
  signal Rotator_inst_n_4 : STD_LOGIC;
  signal Rotator_inst_n_5 : STD_LOGIC;
  signal Rotator_inst_n_6 : STD_LOGIC;
  signal Rotator_inst_n_7 : STD_LOGIC;
  signal Rotator_inst_n_8 : STD_LOGIC;
  signal Rotator_inst_n_9 : STD_LOGIC;
  signal SR_FIFO_inst_n_64 : STD_LOGIC;
  signal SR_FIFO_inst_n_65 : STD_LOGIC;
  signal SR_FIFO_inst_n_66 : STD_LOGIC;
  signal SR_FIFO_inst_n_67 : STD_LOGIC;
  signal SR_FIFO_inst_n_68 : STD_LOGIC;
  signal SR_FIFO_inst_n_69 : STD_LOGIC;
  signal SR_FIFO_inst_n_70 : STD_LOGIC;
  signal SR_FIFO_inst_n_71 : STD_LOGIC;
  signal SR_FIFO_inst_n_72 : STD_LOGIC;
  signal SR_FIFO_inst_n_73 : STD_LOGIC;
  signal SR_FIFO_inst_n_74 : STD_LOGIC;
  signal SR_FIFO_inst_n_75 : STD_LOGIC;
  signal SR_FIFO_inst_n_76 : STD_LOGIC;
  signal SR_FIFO_inst_n_77 : STD_LOGIC;
  signal TF_ROM_inst_n_2 : STD_LOGIC;
  signal TF_ROM_inst_n_3 : STD_LOGIC;
  signal TF_ROM_inst_n_4 : STD_LOGIC;
  signal data_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal data_counter_pp1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_counter_ppF : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_IM : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dout_RE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gtOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal halfway : STD_LOGIC;
  signal halfway_pp1 : STD_LOGIC;
  signal halfway_pp2 : STD_LOGIC;
  signal halfway_ppF : STD_LOGIC;
  signal \halfway_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__41_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \state_i_1__0_n_0\ : STD_LOGIC;
  signal sync_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sync_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_counter[2]_i_1_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_counter[1]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \data_counter[2]_i_1__1\ : label is "soft_lutpair65";
  attribute XILINX_LEGACY_PRIM of halfway_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of halfway_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sync_counter[0]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sync_counter[1]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sync_counter[2]_i_1\ : label is "soft_lutpair66";
begin
\BU_ROT_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(0),
      Q => \BU_ROT_ppF_reg[0]_27\(0)
    );
\BU_ROT_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(10),
      Q => \BU_ROT_ppF_reg[0]_27\(10)
    );
\BU_ROT_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(11),
      Q => \BU_ROT_ppF_reg[0]_27\(11)
    );
\BU_ROT_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(12),
      Q => \BU_ROT_ppF_reg[0]_27\(12)
    );
\BU_ROT_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(13),
      Q => \BU_ROT_ppF_reg[0]_27\(13)
    );
\BU_ROT_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(14),
      Q => \BU_ROT_ppF_reg[0]_27\(14)
    );
\BU_ROT_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(15),
      Q => \BU_ROT_ppF_reg[0]_27\(15)
    );
\BU_ROT_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(1),
      Q => \BU_ROT_ppF_reg[0]_27\(1)
    );
\BU_ROT_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(2),
      Q => \BU_ROT_ppF_reg[0]_27\(2)
    );
\BU_ROT_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(3),
      Q => \BU_ROT_ppF_reg[0]_27\(3)
    );
\BU_ROT_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(4),
      Q => \BU_ROT_ppF_reg[0]_27\(4)
    );
\BU_ROT_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(5),
      Q => \BU_ROT_ppF_reg[0]_27\(5)
    );
\BU_ROT_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(6),
      Q => \BU_ROT_ppF_reg[0]_27\(6)
    );
\BU_ROT_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(7),
      Q => \BU_ROT_ppF_reg[0]_27\(7)
    );
\BU_ROT_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(8),
      Q => \BU_ROT_ppF_reg[0]_27\(8)
    );
\BU_ROT_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_35\(9),
      Q => \BU_ROT_ppF_reg[0]_27\(9)
    );
\BU_ROT_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(0),
      Q => \BU_ROT_ppF_reg[1]_26\(0)
    );
\BU_ROT_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(10),
      Q => \BU_ROT_ppF_reg[1]_26\(10)
    );
\BU_ROT_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(11),
      Q => \BU_ROT_ppF_reg[1]_26\(11)
    );
\BU_ROT_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(12),
      Q => \BU_ROT_ppF_reg[1]_26\(12)
    );
\BU_ROT_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(13),
      Q => \BU_ROT_ppF_reg[1]_26\(13)
    );
\BU_ROT_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(14),
      Q => \BU_ROT_ppF_reg[1]_26\(14)
    );
\BU_ROT_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(15),
      Q => \BU_ROT_ppF_reg[1]_26\(15)
    );
\BU_ROT_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(1),
      Q => \BU_ROT_ppF_reg[1]_26\(1)
    );
\BU_ROT_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(2),
      Q => \BU_ROT_ppF_reg[1]_26\(2)
    );
\BU_ROT_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(3),
      Q => \BU_ROT_ppF_reg[1]_26\(3)
    );
\BU_ROT_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(4),
      Q => \BU_ROT_ppF_reg[1]_26\(4)
    );
\BU_ROT_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(5),
      Q => \BU_ROT_ppF_reg[1]_26\(5)
    );
\BU_ROT_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(6),
      Q => \BU_ROT_ppF_reg[1]_26\(6)
    );
\BU_ROT_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(7),
      Q => \BU_ROT_ppF_reg[1]_26\(7)
    );
\BU_ROT_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(8),
      Q => \BU_ROT_ppF_reg[1]_26\(8)
    );
\BU_ROT_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_34\(9),
      Q => \BU_ROT_ppF_reg[1]_26\(9)
    );
BU_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2
     port map (
      \BU_ROT_ppF_reg[0][14]\(0) => \i__carry_i_2__41_n_0\,
      \BU_ROT_ppF_reg[0][14]_0\(0) => \i__carry_i_2__11_n_0\,
      \BU_ROT_ppF_reg[0][15]\(12) => \FIFODec_BU_reg_n_0_[0][15]\,
      \BU_ROT_ppF_reg[0][15]\(11) => \FIFODec_BU_reg_n_0_[0][11]\,
      \BU_ROT_ppF_reg[0][15]\(10) => \FIFODec_BU_reg_n_0_[0][10]\,
      \BU_ROT_ppF_reg[0][15]\(9) => \FIFODec_BU_reg_n_0_[0][9]\,
      \BU_ROT_ppF_reg[0][15]\(8) => \FIFODec_BU_reg_n_0_[0][8]\,
      \BU_ROT_ppF_reg[0][15]\(7) => \FIFODec_BU_reg_n_0_[0][7]\,
      \BU_ROT_ppF_reg[0][15]\(6) => \FIFODec_BU_reg_n_0_[0][6]\,
      \BU_ROT_ppF_reg[0][15]\(5) => \FIFODec_BU_reg_n_0_[0][5]\,
      \BU_ROT_ppF_reg[0][15]\(4) => \FIFODec_BU_reg_n_0_[0][4]\,
      \BU_ROT_ppF_reg[0][15]\(3) => \FIFODec_BU_reg_n_0_[0][3]\,
      \BU_ROT_ppF_reg[0][15]\(2) => \FIFODec_BU_reg_n_0_[0][2]\,
      \BU_ROT_ppF_reg[0][15]\(1) => \FIFODec_BU_reg_n_0_[0][1]\,
      \BU_ROT_ppF_reg[0][15]\(0) => \FIFODec_BU_reg_n_0_[0][0]\,
      \BU_ROT_ppF_reg[0][15]_0\(3) => \i__carry__2_i_1__21_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(2) => \i__carry__2_i_2__19_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(1) => \i__carry__2_i_3__18_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(0) => \i__carry__2_i_4__5_n_0\,
      \BU_ROT_ppF_reg[1][14]\(0) => \ltOp_carry_i_2__1_n_0\,
      \BU_ROT_ppF_reg[1][14]_0\(0) => \gtOp_carry_i_2__1_n_0\,
      \BU_ROT_ppF_reg[1][15]\(14) => \InDec_BU_reg_n_0_[1][14]\,
      \BU_ROT_ppF_reg[1][15]\(13) => \InDec_BU_reg_n_0_[1][13]\,
      \BU_ROT_ppF_reg[1][15]\(12) => \InDec_BU_reg_n_0_[1][12]\,
      \BU_ROT_ppF_reg[1][15]\(11) => \InDec_BU_reg_n_0_[1][11]\,
      \BU_ROT_ppF_reg[1][15]\(10) => \InDec_BU_reg_n_0_[1][10]\,
      \BU_ROT_ppF_reg[1][15]\(9) => \InDec_BU_reg_n_0_[1][9]\,
      \BU_ROT_ppF_reg[1][15]\(8) => \InDec_BU_reg_n_0_[1][8]\,
      \BU_ROT_ppF_reg[1][15]\(7) => \InDec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][15]\(6) => \InDec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][15]\(5) => \InDec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][15]\(4) => \InDec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][15]\(3) => \InDec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][15]\(2) => \InDec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][15]\(1) => \InDec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][15]\(0) => \InDec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][15]_0\(12) => \FIFODec_BU_reg_n_0_[1][15]\,
      \BU_ROT_ppF_reg[1][15]_0\(11) => \FIFODec_BU_reg_n_0_[1][11]\,
      \BU_ROT_ppF_reg[1][15]_0\(10) => \FIFODec_BU_reg_n_0_[1][10]\,
      \BU_ROT_ppF_reg[1][15]_0\(9) => \FIFODec_BU_reg_n_0_[1][9]\,
      \BU_ROT_ppF_reg[1][15]_0\(8) => \FIFODec_BU_reg_n_0_[1][8]\,
      \BU_ROT_ppF_reg[1][15]_0\(7) => \FIFODec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][15]_0\(6) => \FIFODec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][15]_0\(5) => \FIFODec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][15]_0\(4) => \FIFODec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][15]_0\(3) => \FIFODec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][15]_0\(2) => \FIFODec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][15]_0\(1) => \FIFODec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][15]_0\(0) => \FIFODec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][15]_1\(3) => \i__carry__2_i_1__22_n_0\,
      \BU_ROT_ppF_reg[1][15]_1\(2) => \i__carry__2_i_2__20_n_0\,
      \BU_ROT_ppF_reg[1][15]_1\(1) => \i__carry__2_i_3__19_n_0\,
      \BU_ROT_ppF_reg[1][15]_1\(0) => \i__carry__2_i_4__6_n_0\,
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => \BU_ROT[1]_34\(15 downto 0),
      DI(0) => SR_FIFO_inst_n_76,
      \FIFOMux_FIFO[0]_36\(15 downto 0) => \FIFOMux_FIFO[0]_36\(15 downto 0),
      \FIFOMux_FIFO[1]_37\(15 downto 0) => \FIFOMux_FIFO[1]_37\(15 downto 0),
      \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\(0) => SR_FIFO_inst_n_64,
      \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(0) => SR_FIFO_inst_n_74,
      \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\(0) => SR_FIFO_inst_n_65,
      \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(0) => SR_FIFO_inst_n_75,
      \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_0\(0) => SR_FIFO_inst_n_77,
      \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(3) => SR_FIFO_inst_n_70,
      \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(2) => SR_FIFO_inst_n_71,
      \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(1) => SR_FIFO_inst_n_72,
      \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1\(0) => SR_FIFO_inst_n_73,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(15) => \InDec_FIFOMux_reg_n_0_[0][15]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(14) => \InDec_FIFOMux_reg_n_0_[0][14]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(13) => \InDec_FIFOMux_reg_n_0_[0][13]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(12) => \InDec_FIFOMux_reg_n_0_[0][12]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(11) => \InDec_FIFOMux_reg_n_0_[0][11]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(10) => \InDec_FIFOMux_reg_n_0_[0][10]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(9) => \InDec_FIFOMux_reg_n_0_[0][9]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(8) => \InDec_FIFOMux_reg_n_0_[0][8]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(7) => \InDec_FIFOMux_reg_n_0_[0][7]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(6) => \InDec_FIFOMux_reg_n_0_[0][6]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(5) => \InDec_FIFOMux_reg_n_0_[0][5]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(4) => \InDec_FIFOMux_reg_n_0_[0][4]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(3) => \InDec_FIFOMux_reg_n_0_[0][3]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(2) => \InDec_FIFOMux_reg_n_0_[0][2]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(1) => \InDec_FIFOMux_reg_n_0_[0][1]\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\(0) => \InDec_FIFOMux_reg_n_0_[0][0]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(15) => \InDec_FIFOMux_reg_n_0_[1][15]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(14) => \InDec_FIFOMux_reg_n_0_[1][14]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(13) => \InDec_FIFOMux_reg_n_0_[1][13]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(12) => \InDec_FIFOMux_reg_n_0_[1][12]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(11) => \InDec_FIFOMux_reg_n_0_[1][11]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(10) => \InDec_FIFOMux_reg_n_0_[1][10]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(9) => \InDec_FIFOMux_reg_n_0_[1][9]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(8) => \InDec_FIFOMux_reg_n_0_[1][8]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(7) => \InDec_FIFOMux_reg_n_0_[1][7]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(6) => \InDec_FIFOMux_reg_n_0_[1][6]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(5) => \InDec_FIFOMux_reg_n_0_[1][5]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(4) => \InDec_FIFOMux_reg_n_0_[1][4]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(3) => \InDec_FIFOMux_reg_n_0_[1][3]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(2) => \InDec_FIFOMux_reg_n_0_[1][2]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(1) => \InDec_FIFOMux_reg_n_0_[1][1]\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\(0) => \InDec_FIFOMux_reg_n_0_[1][0]\,
      Q(14) => \InDec_BU_reg_n_0_[0][14]\,
      Q(13) => \InDec_BU_reg_n_0_[0][13]\,
      Q(12) => \InDec_BU_reg_n_0_[0][12]\,
      Q(11) => \InDec_BU_reg_n_0_[0][11]\,
      Q(10) => \InDec_BU_reg_n_0_[0][10]\,
      Q(9) => \InDec_BU_reg_n_0_[0][9]\,
      Q(8) => \InDec_BU_reg_n_0_[0][8]\,
      Q(7) => \InDec_BU_reg_n_0_[0][7]\,
      Q(6) => \InDec_BU_reg_n_0_[0][6]\,
      Q(5) => \InDec_BU_reg_n_0_[0][5]\,
      Q(4) => \InDec_BU_reg_n_0_[0][4]\,
      Q(3) => \InDec_BU_reg_n_0_[0][3]\,
      Q(2) => \InDec_BU_reg_n_0_[0][2]\,
      Q(1) => \InDec_BU_reg_n_0_[0][1]\,
      Q(0) => \InDec_BU_reg_n_0_[0][0]\,
      S(3) => SR_FIFO_inst_n_66,
      S(2) => SR_FIFO_inst_n_67,
      S(1) => SR_FIFO_inst_n_68,
      S(0) => SR_FIFO_inst_n_69,
      \arg_inferred__0/i__carry__2_0\(0) => BU_inst_n_1,
      \arg_inferred__1/i__carry__2_0\(0) => BU_inst_n_2,
      \arg_inferred__2/i__carry__2_0\(0) => BU_inst_n_3,
      halfway_pp1 => halfway_pp1,
      reset => reset,
      reset_0(15 downto 0) => \BU_ROT[0]_35\(15 downto 0)
    );
\Data_in_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \Data_in_ppF_reg_n_0_[0][0]\
    );
\Data_in_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(10),
      Q => \Data_in_ppF_reg_n_0_[0][10]\
    );
\Data_in_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(11),
      Q => \Data_in_ppF_reg_n_0_[0][11]\
    );
\Data_in_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(12),
      Q => \Data_in_ppF_reg_n_0_[0][12]\
    );
\Data_in_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(13),
      Q => \Data_in_ppF_reg_n_0_[0][13]\
    );
\Data_in_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(14),
      Q => \Data_in_ppF_reg_n_0_[0][14]\
    );
\Data_in_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(15),
      Q => \Data_in_ppF_reg_n_0_[0][15]\
    );
\Data_in_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \Data_in_ppF_reg_n_0_[0][1]\
    );
\Data_in_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \Data_in_ppF_reg_n_0_[0][2]\
    );
\Data_in_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \Data_in_ppF_reg_n_0_[0][3]\
    );
\Data_in_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \Data_in_ppF_reg_n_0_[0][4]\
    );
\Data_in_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \Data_in_ppF_reg_n_0_[0][5]\
    );
\Data_in_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \Data_in_ppF_reg_n_0_[0][6]\
    );
\Data_in_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \Data_in_ppF_reg_n_0_[0][7]\
    );
\Data_in_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(8),
      Q => \Data_in_ppF_reg_n_0_[0][8]\
    );
\Data_in_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(9),
      Q => \Data_in_ppF_reg_n_0_[0][9]\
    );
\Data_in_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(0),
      Q => \Data_in_ppF_reg_n_0_[1][0]\
    );
\Data_in_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(10),
      Q => \Data_in_ppF_reg_n_0_[1][10]\
    );
\Data_in_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(11),
      Q => \Data_in_ppF_reg_n_0_[1][11]\
    );
\Data_in_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(12),
      Q => \Data_in_ppF_reg_n_0_[1][12]\
    );
\Data_in_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(13),
      Q => \Data_in_ppF_reg_n_0_[1][13]\
    );
\Data_in_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(14),
      Q => \Data_in_ppF_reg_n_0_[1][14]\
    );
\Data_in_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(15),
      Q => \Data_in_ppF_reg_n_0_[1][15]\
    );
\Data_in_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(1),
      Q => \Data_in_ppF_reg_n_0_[1][1]\
    );
\Data_in_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(2),
      Q => \Data_in_ppF_reg_n_0_[1][2]\
    );
\Data_in_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(3),
      Q => \Data_in_ppF_reg_n_0_[1][3]\
    );
\Data_in_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(4),
      Q => \Data_in_ppF_reg_n_0_[1][4]\
    );
\Data_in_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(5),
      Q => \Data_in_ppF_reg_n_0_[1][5]\
    );
\Data_in_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(6),
      Q => \Data_in_ppF_reg_n_0_[1][6]\
    );
\Data_in_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(7),
      Q => \Data_in_ppF_reg_n_0_[1][7]\
    );
\Data_in_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(8),
      Q => \Data_in_ppF_reg_n_0_[1][8]\
    );
\Data_in_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(9),
      Q => \Data_in_ppF_reg_n_0_[1][9]\
    );
\FIFODec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][0]\
    );
\FIFODec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][10]\
    );
\FIFODec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][11]\
    );
\FIFODec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][12]\
    );
\FIFODec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][13]\
    );
\FIFODec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][14]\
    );
\FIFODec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][15]\
    );
\FIFODec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][1]\
    );
\FIFODec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][2]\
    );
\FIFODec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][3]\
    );
\FIFODec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][4]\
    );
\FIFODec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][5]\
    );
\FIFODec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][6]\
    );
\FIFODec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][7]\
    );
\FIFODec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][8]\
    );
\FIFODec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][9]\
    );
\FIFODec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][0]\
    );
\FIFODec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][10]\
    );
\FIFODec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][11]\
    );
\FIFODec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][12]\
    );
\FIFODec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][13]\
    );
\FIFODec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][14]\
    );
\FIFODec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][15]\
    );
\FIFODec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][1]\
    );
\FIFODec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][2]\
    );
\FIFODec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][3]\
    );
\FIFODec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][4]\
    );
\FIFODec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][5]\
    );
\FIFODec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][6]\
    );
\FIFODec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][7]\
    );
\FIFODec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][8]\
    );
\FIFODec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][9]\
    );
\FIFODec_OutMux_pp1_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][0]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(0)
    );
\FIFODec_OutMux_pp1_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][10]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(10)
    );
\FIFODec_OutMux_pp1_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][11]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(11)
    );
\FIFODec_OutMux_pp1_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][12]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(12)
    );
\FIFODec_OutMux_pp1_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][13]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(13)
    );
\FIFODec_OutMux_pp1_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][14]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(14)
    );
\FIFODec_OutMux_pp1_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][15]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(15)
    );
\FIFODec_OutMux_pp1_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][1]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(1)
    );
\FIFODec_OutMux_pp1_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][2]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(2)
    );
\FIFODec_OutMux_pp1_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][3]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(3)
    );
\FIFODec_OutMux_pp1_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][4]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(4)
    );
\FIFODec_OutMux_pp1_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][5]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(5)
    );
\FIFODec_OutMux_pp1_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][6]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(6)
    );
\FIFODec_OutMux_pp1_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][7]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(7)
    );
\FIFODec_OutMux_pp1_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][8]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(8)
    );
\FIFODec_OutMux_pp1_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][9]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_28\(9)
    );
\FIFODec_OutMux_pp1_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][0]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(0)
    );
\FIFODec_OutMux_pp1_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][10]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(10)
    );
\FIFODec_OutMux_pp1_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][11]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(11)
    );
\FIFODec_OutMux_pp1_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][12]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(12)
    );
\FIFODec_OutMux_pp1_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][13]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(13)
    );
\FIFODec_OutMux_pp1_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][14]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(14)
    );
\FIFODec_OutMux_pp1_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][15]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(15)
    );
\FIFODec_OutMux_pp1_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][1]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(1)
    );
\FIFODec_OutMux_pp1_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][2]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(2)
    );
\FIFODec_OutMux_pp1_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][3]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(3)
    );
\FIFODec_OutMux_pp1_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][4]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(4)
    );
\FIFODec_OutMux_pp1_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][5]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(5)
    );
\FIFODec_OutMux_pp1_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][6]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(6)
    );
\FIFODec_OutMux_pp1_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][7]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(7)
    );
\FIFODec_OutMux_pp1_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][8]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(8)
    );
\FIFODec_OutMux_pp1_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][9]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_31\(9)
    );
\FIFODec_OutMux_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(0),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(0)
    );
\FIFODec_OutMux_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(10),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(10)
    );
\FIFODec_OutMux_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(11),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(11)
    );
\FIFODec_OutMux_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(12),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(12)
    );
\FIFODec_OutMux_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(13),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(13)
    );
\FIFODec_OutMux_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(14),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(14)
    );
\FIFODec_OutMux_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(15),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(15)
    );
\FIFODec_OutMux_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(1),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(1)
    );
\FIFODec_OutMux_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(2),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(2)
    );
\FIFODec_OutMux_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(3),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(3)
    );
\FIFODec_OutMux_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(4),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(4)
    );
\FIFODec_OutMux_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(5),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(5)
    );
\FIFODec_OutMux_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(6),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(6)
    );
\FIFODec_OutMux_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(7),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(7)
    );
\FIFODec_OutMux_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(8),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(8)
    );
\FIFODec_OutMux_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_28\(9),
      Q => \FIFODec_OutMux_ppF_reg[0]_29\(9)
    );
\FIFODec_OutMux_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(0),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(0)
    );
\FIFODec_OutMux_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(10),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(10)
    );
\FIFODec_OutMux_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(11),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(11)
    );
\FIFODec_OutMux_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(12),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(12)
    );
\FIFODec_OutMux_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(13),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(13)
    );
\FIFODec_OutMux_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(14),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(14)
    );
\FIFODec_OutMux_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(15),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(15)
    );
\FIFODec_OutMux_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(1),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(1)
    );
\FIFODec_OutMux_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(2),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(2)
    );
\FIFODec_OutMux_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(3),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(3)
    );
\FIFODec_OutMux_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(4),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(4)
    );
\FIFODec_OutMux_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(5),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(5)
    );
\FIFODec_OutMux_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(6),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(6)
    );
\FIFODec_OutMux_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(7),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(7)
    );
\FIFODec_OutMux_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(8),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(8)
    );
\FIFODec_OutMux_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_31\(9),
      Q => \FIFODec_OutMux_ppF_reg[1]_32\(9)
    );
\FIFODec_OutMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][0]\
    );
\FIFODec_OutMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][10]\
    );
\FIFODec_OutMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][11]\
    );
\FIFODec_OutMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][12]\
    );
\FIFODec_OutMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][13]\
    );
\FIFODec_OutMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][14]\
    );
\FIFODec_OutMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][15]\
    );
\FIFODec_OutMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][1]\
    );
\FIFODec_OutMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][2]\
    );
\FIFODec_OutMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][3]\
    );
\FIFODec_OutMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][4]\
    );
\FIFODec_OutMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][5]\
    );
\FIFODec_OutMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][6]\
    );
\FIFODec_OutMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][7]\
    );
\FIFODec_OutMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][8]\
    );
\FIFODec_OutMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][9]\
    );
\FIFODec_OutMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][0]\
    );
\FIFODec_OutMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][10]\
    );
\FIFODec_OutMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][11]\
    );
\FIFODec_OutMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][12]\
    );
\FIFODec_OutMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][13]\
    );
\FIFODec_OutMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][14]\
    );
\FIFODec_OutMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][15]\
    );
\FIFODec_OutMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][1]\
    );
\FIFODec_OutMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][2]\
    );
\FIFODec_OutMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][3]\
    );
\FIFODec_OutMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][4]\
    );
\FIFODec_OutMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][5]\
    );
\FIFODec_OutMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][6]\
    );
\FIFODec_OutMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][7]\
    );
\FIFODec_OutMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][8]\
    );
\FIFODec_OutMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][9]\
    );
\InDec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][0]\
    );
\InDec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][10]\
    );
\InDec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][11]\
    );
\InDec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][12]\
    );
\InDec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][13]\
    );
\InDec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][14]\
    );
\InDec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][15]\
    );
\InDec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][1]\
    );
\InDec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][2]\
    );
\InDec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][3]\
    );
\InDec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][4]\
    );
\InDec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][5]\
    );
\InDec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][6]\
    );
\InDec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][7]\
    );
\InDec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][8]\
    );
\InDec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][9]\
    );
\InDec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][0]\
    );
\InDec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][10]\
    );
\InDec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][11]\
    );
\InDec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][12]\
    );
\InDec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][13]\
    );
\InDec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][14]\
    );
\InDec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][15]\
    );
\InDec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][1]\
    );
\InDec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][2]\
    );
\InDec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][3]\
    );
\InDec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][4]\
    );
\InDec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][5]\
    );
\InDec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][6]\
    );
\InDec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][7]\
    );
\InDec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][8]\
    );
\InDec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][9]\
    );
\InDec_FIFOMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][0]\
    );
\InDec_FIFOMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][10]\
    );
\InDec_FIFOMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][11]\
    );
\InDec_FIFOMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][12]\
    );
\InDec_FIFOMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][13]\
    );
\InDec_FIFOMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][14]\
    );
\InDec_FIFOMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][15]\
    );
\InDec_FIFOMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][1]\
    );
\InDec_FIFOMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][2]\
    );
\InDec_FIFOMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][3]\
    );
\InDec_FIFOMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][4]\
    );
\InDec_FIFOMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][5]\
    );
\InDec_FIFOMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][6]\
    );
\InDec_FIFOMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][7]\
    );
\InDec_FIFOMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][8]\
    );
\InDec_FIFOMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][9]\
    );
\InDec_FIFOMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][0]\
    );
\InDec_FIFOMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][10]\
    );
\InDec_FIFOMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][11]\
    );
\InDec_FIFOMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][12]\
    );
\InDec_FIFOMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][13]\
    );
\InDec_FIFOMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][14]\
    );
\InDec_FIFOMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][15]\
    );
\InDec_FIFOMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][1]\
    );
\InDec_FIFOMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][2]\
    );
\InDec_FIFOMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][3]\
    );
\InDec_FIFOMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][4]\
    );
\InDec_FIFOMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][5]\
    );
\InDec_FIFOMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][6]\
    );
\InDec_FIFOMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][7]\
    );
\InDec_FIFOMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][8]\
    );
\InDec_FIFOMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][9]\
    );
Rotator_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3
     port map (
      B(2) => B(7),
      B(1) => B(4),
      B(0) => data_counter_ppF(0),
      Q(15 downto 0) => \BU_ROT_ppF_reg[1]_26\(15 downto 0),
      \Re_Im_reg[8]_0\(15) => Rotator_inst_n_16,
      \Re_Im_reg[8]_0\(14) => Rotator_inst_n_17,
      \Re_Im_reg[8]_0\(13) => Rotator_inst_n_18,
      \Re_Im_reg[8]_0\(12) => Rotator_inst_n_19,
      \Re_Im_reg[8]_0\(11) => Rotator_inst_n_20,
      \Re_Im_reg[8]_0\(10) => Rotator_inst_n_21,
      \Re_Im_reg[8]_0\(9) => Rotator_inst_n_22,
      \Re_Im_reg[8]_0\(8) => Rotator_inst_n_23,
      \Re_Im_reg[8]_0\(7) => Rotator_inst_n_24,
      \Re_Im_reg[8]_0\(6) => Rotator_inst_n_25,
      \Re_Im_reg[8]_0\(5) => Rotator_inst_n_26,
      \Re_Im_reg[8]_0\(4) => Rotator_inst_n_27,
      \Re_Im_reg[8]_0\(3) => Rotator_inst_n_28,
      \Re_Im_reg[8]_0\(2) => Rotator_inst_n_29,
      \Re_Im_reg[8]_0\(1) => Rotator_inst_n_30,
      \Re_Im_reg[8]_0\(0) => Rotator_inst_n_31,
      arg_0(1 downto 0) => data_counter_ppF(2 downto 1),
      \arg__0_0\(2) => TF_ROM_inst_n_2,
      \arg__0_0\(1) => TF_ROM_inst_n_3,
      \arg__0_0\(0) => TF_ROM_inst_n_4,
      \arg__0_1\(15 downto 0) => \BU_ROT_ppF_reg[0]_27\(15 downto 0),
      clk => clk,
      \data_out_ppF_reg[0][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[0]_29\(15 downto 0),
      \data_out_ppF_reg[1][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[1]_32\(15 downto 0),
      halfway_ppF => halfway_ppF,
      \out\(15) => Rotator_inst_n_0,
      \out\(14) => Rotator_inst_n_1,
      \out\(13) => Rotator_inst_n_2,
      \out\(12) => Rotator_inst_n_3,
      \out\(11) => Rotator_inst_n_4,
      \out\(10) => Rotator_inst_n_5,
      \out\(9) => Rotator_inst_n_6,
      \out\(8) => Rotator_inst_n_7,
      \out\(7) => Rotator_inst_n_8,
      \out\(6) => Rotator_inst_n_9,
      \out\(5) => Rotator_inst_n_10,
      \out\(4) => Rotator_inst_n_11,
      \out\(3) => Rotator_inst_n_12,
      \out\(2) => Rotator_inst_n_13,
      \out\(1) => Rotator_inst_n_14,
      \out\(0) => Rotator_inst_n_15,
      reset => reset
    );
SR_FIFO_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3\
     port map (
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => dout_RE(15 downto 0),
      DI(0) => SR_FIFO_inst_n_76,
      \Data_in_ppF_reg[1][15]\(0) => SR_FIFO_inst_n_77,
      \FIFOMux_FIFO[0]_36\(15 downto 0) => \FIFOMux_FIFO[0]_36\(15 downto 0),
      \FIFOMux_FIFO[1]_37\(15 downto 0) => \FIFOMux_FIFO[1]_37\(15 downto 0),
      \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1_0\ => \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1\,
      \FIFO_reg[3][0][0]_0\ => \FIFO_reg[3][0][0]\,
      \FIFO_reg[3][0][10]_0\ => \FIFO_reg[3][0][10]\,
      \FIFO_reg[3][0][11]_0\ => \FIFO_reg[3][0][11]\,
      \FIFO_reg[3][0][12]_0\ => \FIFO_reg[3][0][12]\,
      \FIFO_reg[3][0][13]_0\ => \FIFO_reg[3][0][13]\,
      \FIFO_reg[3][0][14]_0\ => \FIFO_reg[3][0][14]\,
      \FIFO_reg[3][0][15]_0\ => \FIFO_reg[3][0][15]\,
      \FIFO_reg[3][0][1]_0\ => \FIFO_reg[3][0][1]\,
      \FIFO_reg[3][0][2]_0\ => \FIFO_reg[3][0][2]\,
      \FIFO_reg[3][0][3]_0\ => \FIFO_reg[3][0][3]\,
      \FIFO_reg[3][0][4]_0\ => \FIFO_reg[3][0][4]\,
      \FIFO_reg[3][0][5]_0\ => \FIFO_reg[3][0][5]\,
      \FIFO_reg[3][0][6]_0\ => \FIFO_reg[3][0][6]\,
      \FIFO_reg[3][0][7]_0\ => \FIFO_reg[3][0][7]\,
      \FIFO_reg[3][0][8]_0\ => \FIFO_reg[3][0][8]\,
      \FIFO_reg[3][0][9]_0\ => \FIFO_reg[3][0][9]\,
      \FIFO_reg[3][1][0]_0\ => \FIFO_reg[3][1][0]\,
      \FIFO_reg[3][1][10]_0\ => \FIFO_reg[3][1][10]\,
      \FIFO_reg[3][1][11]_0\ => \FIFO_reg[3][1][11]\,
      \FIFO_reg[3][1][12]_0\ => \FIFO_reg[3][1][12]\,
      \FIFO_reg[3][1][13]_0\ => \FIFO_reg[3][1][13]\,
      \FIFO_reg[3][1][14]_0\ => \FIFO_reg[3][1][14]\,
      \FIFO_reg[3][1][15]_0\(15 downto 0) => dout_IM(15 downto 0),
      \FIFO_reg[3][1][15]_1\(3) => SR_FIFO_inst_n_70,
      \FIFO_reg[3][1][15]_1\(2) => SR_FIFO_inst_n_71,
      \FIFO_reg[3][1][15]_1\(1) => SR_FIFO_inst_n_72,
      \FIFO_reg[3][1][15]_1\(0) => SR_FIFO_inst_n_73,
      \FIFO_reg[3][1][15]_2\ => \FIFO_reg[3][1][15]\,
      \FIFO_reg[3][1][1]_0\ => \FIFO_reg[3][1][1]\,
      \FIFO_reg[3][1][2]_0\ => \FIFO_reg[3][1][2]\,
      \FIFO_reg[3][1][3]_0\ => \FIFO_reg[3][1][3]\,
      \FIFO_reg[3][1][4]_0\ => \FIFO_reg[3][1][4]\,
      \FIFO_reg[3][1][5]_0\ => \FIFO_reg[3][1][5]\,
      \FIFO_reg[3][1][6]_0\ => \FIFO_reg[3][1][6]\,
      \FIFO_reg[3][1][7]_0\ => \FIFO_reg[3][1][7]\,
      \FIFO_reg[3][1][8]_0\ => \FIFO_reg[3][1][8]\,
      \FIFO_reg[3][1][9]_0\ => \FIFO_reg[3][1][9]\,
      Q(3) => \FIFODec_BU_reg_n_0_[0][15]\,
      Q(2) => \FIFODec_BU_reg_n_0_[0][14]\,
      Q(1) => \FIFODec_BU_reg_n_0_[0][13]\,
      Q(0) => \FIFODec_BU_reg_n_0_[0][12]\,
      S(3) => SR_FIFO_inst_n_66,
      S(2) => SR_FIFO_inst_n_67,
      S(1) => SR_FIFO_inst_n_68,
      S(0) => SR_FIFO_inst_n_69,
      \arg_carry__2\(3) => \InDec_BU_reg_n_0_[0][15]\,
      \arg_carry__2\(2) => \InDec_BU_reg_n_0_[0][14]\,
      \arg_carry__2\(1) => \InDec_BU_reg_n_0_[0][13]\,
      \arg_carry__2\(0) => \InDec_BU_reg_n_0_[0][12]\,
      \arg_inferred__0/i__carry__2\(3) => \FIFODec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2\(2) => \FIFODec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2\(1) => \FIFODec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2\(0) => \FIFODec_BU_reg_n_0_[1][12]\,
      \arg_inferred__0/i__carry__2_0\(3) => \InDec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2_0\(2) => \InDec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2_0\(1) => \InDec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2_0\(0) => \InDec_BU_reg_n_0_[1][12]\,
      clk => clk,
      \ltOp_inferred__2/i__carry\(0) => BU_inst_n_1,
      reset => reset,
      reset_0(0) => SR_FIFO_inst_n_64,
      reset_1(0) => SR_FIFO_inst_n_65,
      reset_2(0) => SR_FIFO_inst_n_74,
      reset_3(0) => SR_FIFO_inst_n_75
    );
TF_ROM_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized3\
     port map (
      B(1) => B(7),
      B(0) => B(4),
      Q(2 downto 0) => data_counter_ppF(2 downto 0),
      \data_counter_ppF_reg[0]\(2) => TF_ROM_inst_n_2,
      \data_counter_ppF_reg[0]\(1) => TF_ROM_inst_n_3,
      \data_counter_ppF_reg[0]\(0) => TF_ROM_inst_n_4
    );
\data_counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => state,
      I1 => go_data_counter,
      I2 => data_counter(0),
      O => \data_counter[0]_i_1__1_n_0\
    );
\data_counter[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => data_counter(0),
      I1 => state,
      I2 => go_data_counter,
      I3 => data_counter(1),
      O => \data_counter[1]_i_1__1_n_0\
    );
\data_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => data_counter(0),
      I1 => data_counter(1),
      I2 => state,
      I3 => go_data_counter,
      I4 => data_counter(2),
      O => \data_counter[2]_i_1__1_n_0\
    );
\data_counter_pp1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(0),
      Q => data_counter_pp1(0)
    );
\data_counter_pp1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(1),
      Q => data_counter_pp1(1)
    );
\data_counter_pp1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(2),
      Q => data_counter_pp1(2)
    );
\data_counter_ppF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(0),
      Q => data_counter_ppF(0)
    );
\data_counter_ppF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(1),
      Q => data_counter_ppF(1)
    );
\data_counter_ppF_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(2),
      Q => data_counter_ppF(2)
    );
\data_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[0]_i_1__1_n_0\,
      Q => data_counter(0)
    );
\data_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[1]_i_1__1_n_0\,
      Q => data_counter(1)
    );
\data_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[2]_i_1__1_n_0\,
      Q => data_counter(2)
    );
\data_out_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_15,
      Q => Q(0)
    );
\data_out_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_5,
      Q => Q(10)
    );
\data_out_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_4,
      Q => Q(11)
    );
\data_out_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_3,
      Q => Q(12)
    );
\data_out_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_2,
      Q => Q(13)
    );
\data_out_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_1,
      Q => Q(14)
    );
\data_out_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_0,
      Q => Q(15)
    );
\data_out_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_14,
      Q => Q(1)
    );
\data_out_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_13,
      Q => Q(2)
    );
\data_out_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_12,
      Q => Q(3)
    );
\data_out_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_11,
      Q => Q(4)
    );
\data_out_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_10,
      Q => Q(5)
    );
\data_out_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_9,
      Q => Q(6)
    );
\data_out_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_8,
      Q => Q(7)
    );
\data_out_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_7,
      Q => Q(8)
    );
\data_out_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_6,
      Q => Q(9)
    );
\data_out_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_31,
      Q => \data_out_ppF_reg[1][15]_0\(0)
    );
\data_out_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_21,
      Q => \data_out_ppF_reg[1][15]_0\(10)
    );
\data_out_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_20,
      Q => \data_out_ppF_reg[1][15]_0\(11)
    );
\data_out_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_19,
      Q => \data_out_ppF_reg[1][15]_0\(12)
    );
\data_out_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_18,
      Q => \data_out_ppF_reg[1][15]_0\(13)
    );
\data_out_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_17,
      Q => \data_out_ppF_reg[1][15]_0\(14)
    );
\data_out_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_16,
      Q => \data_out_ppF_reg[1][15]_0\(15)
    );
\data_out_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_30,
      Q => \data_out_ppF_reg[1][15]_0\(1)
    );
\data_out_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_29,
      Q => \data_out_ppF_reg[1][15]_0\(2)
    );
\data_out_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_28,
      Q => \data_out_ppF_reg[1][15]_0\(3)
    );
\data_out_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_27,
      Q => \data_out_ppF_reg[1][15]_0\(4)
    );
\data_out_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_26,
      Q => \data_out_ppF_reg[1][15]_0\(5)
    );
\data_out_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_25,
      Q => \data_out_ppF_reg[1][15]_0\(6)
    );
\data_out_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_24,
      Q => \data_out_ppF_reg[1][15]_0\(7)
    );
\data_out_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_23,
      Q => \data_out_ppF_reg[1][15]_0\(8)
    );
\data_out_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_22,
      Q => \data_out_ppF_reg[1][15]_0\(9)
    );
\gtOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_3,
      I1 => reset,
      O => \gtOp_carry_i_2__1_n_0\
    );
halfway_pp1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway,
      Q => halfway_pp1
    );
halfway_pp2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp1,
      Q => halfway_pp2
    );
halfway_ppF_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp2,
      Q => halfway_ppF
    );
halfway_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \halfway_reg_i_1__1_n_0\,
      D => data_counter(2),
      G => data_counter(2),
      GE => '1',
      Q => halfway
    );
\halfway_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => data_counter(2),
      O => \halfway_reg_i_1__1_n_0\
    );
\i__carry__2_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][15]\,
      I1 => \FIFODec_BU_reg_n_0_[0][15]\,
      O => \i__carry__2_i_1__21_n_0\
    );
\i__carry__2_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][15]\,
      I1 => \FIFODec_BU_reg_n_0_[1][15]\,
      O => \i__carry__2_i_1__22_n_0\
    );
\i__carry__2_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][14]\,
      I1 => \FIFODec_BU_reg_n_0_[0][14]\,
      O => \i__carry__2_i_2__19_n_0\
    );
\i__carry__2_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][14]\,
      I1 => \FIFODec_BU_reg_n_0_[1][14]\,
      O => \i__carry__2_i_2__20_n_0\
    );
\i__carry__2_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][13]\,
      I1 => \FIFODec_BU_reg_n_0_[0][13]\,
      O => \i__carry__2_i_3__18_n_0\
    );
\i__carry__2_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][13]\,
      I1 => \FIFODec_BU_reg_n_0_[1][13]\,
      O => \i__carry__2_i_3__19_n_0\
    );
\i__carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][12]\,
      I1 => \FIFODec_BU_reg_n_0_[0][12]\,
      O => \i__carry__2_i_4__5_n_0\
    );
\i__carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][12]\,
      I1 => \FIFODec_BU_reg_n_0_[1][12]\,
      O => \i__carry__2_i_4__6_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_2,
      I1 => reset,
      O => \i__carry_i_2__11_n_0\
    );
\i__carry_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_2,
      O => \i__carry_i_2__41_n_0\
    );
\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_3,
      O => \ltOp_carry_i_2__1_n_0\
    );
\state_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => sync_counter(2),
      I1 => sync_counter(1),
      I2 => sync_counter(0),
      I3 => state,
      I4 => go_data_counter,
      O => \state_i_1__0_n_0\
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \state_i_1__0_n_0\,
      Q => state
    );
\sync_counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => go_data_counter,
      I1 => state,
      I2 => sync_counter(0),
      O => \sync_counter[0]_i_1__0_n_0\
    );
\sync_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C408"
    )
        port map (
      I0 => sync_counter(0),
      I1 => go_data_counter,
      I2 => state,
      I3 => sync_counter(1),
      O => \sync_counter[1]_i_1__0_n_0\
    );
\sync_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0700080"
    )
        port map (
      I0 => sync_counter(0),
      I1 => sync_counter(1),
      I2 => go_data_counter,
      I3 => state,
      I4 => sync_counter(2),
      O => \sync_counter[2]_i_1_n_0\
    );
\sync_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[0]_i_1__0_n_0\,
      Q => sync_counter(0)
    );
\sync_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[1]_i_1__0_n_0\,
      Q => sync_counter(1)
    );
\sync_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \sync_counter[2]_i_1_n_0\,
      Q => sync_counter(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_ppF_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    go_data_counter : in STD_LOGIC;
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Data_in_ppF_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\ : entity is "SDF_Stage";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\ is
  signal \BU_ROT[0]_49\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT[1]_48\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[0]_39\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[1]_38\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal BU_inst_n_0 : STD_LOGIC;
  signal BU_inst_n_1 : STD_LOGIC;
  signal BU_inst_n_2 : STD_LOGIC;
  signal BU_inst_n_3 : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_pp1_reg[0]_40\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_pp1_reg[1]_43\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[0]_41\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[1]_44\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFOMux_FIFO[0]_50\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFOMux_FIFO[1]_51\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \InDec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal Rotator_inst_n_0 : STD_LOGIC;
  signal Rotator_inst_n_1 : STD_LOGIC;
  signal Rotator_inst_n_10 : STD_LOGIC;
  signal Rotator_inst_n_11 : STD_LOGIC;
  signal Rotator_inst_n_12 : STD_LOGIC;
  signal Rotator_inst_n_13 : STD_LOGIC;
  signal Rotator_inst_n_14 : STD_LOGIC;
  signal Rotator_inst_n_15 : STD_LOGIC;
  signal Rotator_inst_n_16 : STD_LOGIC;
  signal Rotator_inst_n_17 : STD_LOGIC;
  signal Rotator_inst_n_18 : STD_LOGIC;
  signal Rotator_inst_n_19 : STD_LOGIC;
  signal Rotator_inst_n_2 : STD_LOGIC;
  signal Rotator_inst_n_20 : STD_LOGIC;
  signal Rotator_inst_n_21 : STD_LOGIC;
  signal Rotator_inst_n_22 : STD_LOGIC;
  signal Rotator_inst_n_23 : STD_LOGIC;
  signal Rotator_inst_n_24 : STD_LOGIC;
  signal Rotator_inst_n_25 : STD_LOGIC;
  signal Rotator_inst_n_26 : STD_LOGIC;
  signal Rotator_inst_n_27 : STD_LOGIC;
  signal Rotator_inst_n_28 : STD_LOGIC;
  signal Rotator_inst_n_29 : STD_LOGIC;
  signal Rotator_inst_n_3 : STD_LOGIC;
  signal Rotator_inst_n_30 : STD_LOGIC;
  signal Rotator_inst_n_31 : STD_LOGIC;
  signal Rotator_inst_n_4 : STD_LOGIC;
  signal Rotator_inst_n_5 : STD_LOGIC;
  signal Rotator_inst_n_6 : STD_LOGIC;
  signal Rotator_inst_n_7 : STD_LOGIC;
  signal Rotator_inst_n_8 : STD_LOGIC;
  signal Rotator_inst_n_9 : STD_LOGIC;
  signal SR_FIFO_inst_n_0 : STD_LOGIC;
  signal SR_FIFO_inst_n_1 : STD_LOGIC;
  signal SR_FIFO_inst_n_10 : STD_LOGIC;
  signal SR_FIFO_inst_n_11 : STD_LOGIC;
  signal SR_FIFO_inst_n_12 : STD_LOGIC;
  signal SR_FIFO_inst_n_13 : STD_LOGIC;
  signal SR_FIFO_inst_n_2 : STD_LOGIC;
  signal SR_FIFO_inst_n_3 : STD_LOGIC;
  signal SR_FIFO_inst_n_4 : STD_LOGIC;
  signal SR_FIFO_inst_n_5 : STD_LOGIC;
  signal SR_FIFO_inst_n_6 : STD_LOGIC;
  signal SR_FIFO_inst_n_7 : STD_LOGIC;
  signal SR_FIFO_inst_n_8 : STD_LOGIC;
  signal SR_FIFO_inst_n_9 : STD_LOGIC;
  signal TF_ROM_inst_n_0 : STD_LOGIC;
  signal TF_ROM_inst_n_1 : STD_LOGIC;
  signal data_counter : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal data_counter_pp1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_counter_ppF : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dout_IM : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dout_RE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gtOp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal halfway : STD_LOGIC;
  signal halfway_pp1 : STD_LOGIC;
  signal halfway_pp2 : STD_LOGIC;
  signal halfway_ppF : STD_LOGIC;
  signal \halfway_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__47_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \state_i_1__1_n_0\ : STD_LOGIC;
  signal sync_counter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sync_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sync_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sync_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_counter[3]_i_2_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_counter[0]_i_1__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \data_counter[1]_i_1__2\ : label is "soft_lutpair90";
  attribute XILINX_LEGACY_PRIM of halfway_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of halfway_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of \sync_counter[0]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sync_counter[1]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sync_counter[2]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sync_counter[3]_i_2\ : label is "soft_lutpair89";
begin
\BU_ROT_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(0),
      Q => \BU_ROT_ppF_reg[0]_39\(0)
    );
\BU_ROT_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(10),
      Q => \BU_ROT_ppF_reg[0]_39\(10)
    );
\BU_ROT_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(11),
      Q => \BU_ROT_ppF_reg[0]_39\(11)
    );
\BU_ROT_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(12),
      Q => \BU_ROT_ppF_reg[0]_39\(12)
    );
\BU_ROT_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(13),
      Q => \BU_ROT_ppF_reg[0]_39\(13)
    );
\BU_ROT_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(14),
      Q => \BU_ROT_ppF_reg[0]_39\(14)
    );
\BU_ROT_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(15),
      Q => \BU_ROT_ppF_reg[0]_39\(15)
    );
\BU_ROT_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(1),
      Q => \BU_ROT_ppF_reg[0]_39\(1)
    );
\BU_ROT_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(2),
      Q => \BU_ROT_ppF_reg[0]_39\(2)
    );
\BU_ROT_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(3),
      Q => \BU_ROT_ppF_reg[0]_39\(3)
    );
\BU_ROT_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(4),
      Q => \BU_ROT_ppF_reg[0]_39\(4)
    );
\BU_ROT_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(5),
      Q => \BU_ROT_ppF_reg[0]_39\(5)
    );
\BU_ROT_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(6),
      Q => \BU_ROT_ppF_reg[0]_39\(6)
    );
\BU_ROT_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(7),
      Q => \BU_ROT_ppF_reg[0]_39\(7)
    );
\BU_ROT_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(8),
      Q => \BU_ROT_ppF_reg[0]_39\(8)
    );
\BU_ROT_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_49\(9),
      Q => \BU_ROT_ppF_reg[0]_39\(9)
    );
\BU_ROT_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(0),
      Q => \BU_ROT_ppF_reg[1]_38\(0)
    );
\BU_ROT_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(10),
      Q => \BU_ROT_ppF_reg[1]_38\(10)
    );
\BU_ROT_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(11),
      Q => \BU_ROT_ppF_reg[1]_38\(11)
    );
\BU_ROT_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(12),
      Q => \BU_ROT_ppF_reg[1]_38\(12)
    );
\BU_ROT_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(13),
      Q => \BU_ROT_ppF_reg[1]_38\(13)
    );
\BU_ROT_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(14),
      Q => \BU_ROT_ppF_reg[1]_38\(14)
    );
\BU_ROT_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(15),
      Q => \BU_ROT_ppF_reg[1]_38\(15)
    );
\BU_ROT_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(1),
      Q => \BU_ROT_ppF_reg[1]_38\(1)
    );
\BU_ROT_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(2),
      Q => \BU_ROT_ppF_reg[1]_38\(2)
    );
\BU_ROT_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(3),
      Q => \BU_ROT_ppF_reg[1]_38\(3)
    );
\BU_ROT_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(4),
      Q => \BU_ROT_ppF_reg[1]_38\(4)
    );
\BU_ROT_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(5),
      Q => \BU_ROT_ppF_reg[1]_38\(5)
    );
\BU_ROT_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(6),
      Q => \BU_ROT_ppF_reg[1]_38\(6)
    );
\BU_ROT_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(7),
      Q => \BU_ROT_ppF_reg[1]_38\(7)
    );
\BU_ROT_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(8),
      Q => \BU_ROT_ppF_reg[1]_38\(8)
    );
\BU_ROT_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_48\(9),
      Q => \BU_ROT_ppF_reg[1]_38\(9)
    );
BU_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0
     port map (
      \BU_ROT_ppF_reg[0][14]\(0) => \i__carry_i_2__47_n_0\,
      \BU_ROT_ppF_reg[0][14]_0\(0) => \i__carry_i_2__17_n_0\,
      \BU_ROT_ppF_reg[0][15]\(12) => \FIFODec_BU_reg_n_0_[0][15]\,
      \BU_ROT_ppF_reg[0][15]\(11) => \FIFODec_BU_reg_n_0_[0][11]\,
      \BU_ROT_ppF_reg[0][15]\(10) => \FIFODec_BU_reg_n_0_[0][10]\,
      \BU_ROT_ppF_reg[0][15]\(9) => \FIFODec_BU_reg_n_0_[0][9]\,
      \BU_ROT_ppF_reg[0][15]\(8) => \FIFODec_BU_reg_n_0_[0][8]\,
      \BU_ROT_ppF_reg[0][15]\(7) => \FIFODec_BU_reg_n_0_[0][7]\,
      \BU_ROT_ppF_reg[0][15]\(6) => \FIFODec_BU_reg_n_0_[0][6]\,
      \BU_ROT_ppF_reg[0][15]\(5) => \FIFODec_BU_reg_n_0_[0][5]\,
      \BU_ROT_ppF_reg[0][15]\(4) => \FIFODec_BU_reg_n_0_[0][4]\,
      \BU_ROT_ppF_reg[0][15]\(3) => \FIFODec_BU_reg_n_0_[0][3]\,
      \BU_ROT_ppF_reg[0][15]\(2) => \FIFODec_BU_reg_n_0_[0][2]\,
      \BU_ROT_ppF_reg[0][15]\(1) => \FIFODec_BU_reg_n_0_[0][1]\,
      \BU_ROT_ppF_reg[0][15]\(0) => \FIFODec_BU_reg_n_0_[0][0]\,
      \BU_ROT_ppF_reg[0][15]_0\(3) => \i__carry__2_i_1__23_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(2) => \i__carry__2_i_2__22_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(1) => \i__carry__2_i_3__21_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(0) => \i__carry__2_i_4__8_n_0\,
      \BU_ROT_ppF_reg[1][14]\(0) => \ltOp_carry_i_2__2_n_0\,
      \BU_ROT_ppF_reg[1][14]_0\(0) => \gtOp_carry_i_2__2_n_0\,
      \BU_ROT_ppF_reg[1][15]\(12) => \FIFODec_BU_reg_n_0_[1][15]\,
      \BU_ROT_ppF_reg[1][15]\(11) => \FIFODec_BU_reg_n_0_[1][11]\,
      \BU_ROT_ppF_reg[1][15]\(10) => \FIFODec_BU_reg_n_0_[1][10]\,
      \BU_ROT_ppF_reg[1][15]\(9) => \FIFODec_BU_reg_n_0_[1][9]\,
      \BU_ROT_ppF_reg[1][15]\(8) => \FIFODec_BU_reg_n_0_[1][8]\,
      \BU_ROT_ppF_reg[1][15]\(7) => \FIFODec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][15]\(6) => \FIFODec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][15]\(5) => \FIFODec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][15]\(4) => \FIFODec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][15]\(3) => \FIFODec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][15]\(2) => \FIFODec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][15]\(1) => \FIFODec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][15]\(0) => \FIFODec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][15]_0\(3) => \i__carry__2_i_1__24_n_0\,
      \BU_ROT_ppF_reg[1][15]_0\(2) => \i__carry__2_i_2__23_n_0\,
      \BU_ROT_ppF_reg[1][15]_0\(1) => \i__carry__2_i_3__22_n_0\,
      \BU_ROT_ppF_reg[1][15]_0\(0) => \i__carry__2_i_4__9_n_0\,
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => \BU_ROT[1]_48\(15 downto 0),
      DI(0) => SR_FIFO_inst_n_12,
      \FIFO_reg[0][0][15]\(0) => SR_FIFO_inst_n_0,
      \FIFO_reg[0][0][15]_0\(0) => SR_FIFO_inst_n_10,
      \FIFO_reg[0][0][15]_1\(15) => \InDec_FIFOMux_reg_n_0_[0][15]\,
      \FIFO_reg[0][0][15]_1\(14) => \InDec_FIFOMux_reg_n_0_[0][14]\,
      \FIFO_reg[0][0][15]_1\(13) => \InDec_FIFOMux_reg_n_0_[0][13]\,
      \FIFO_reg[0][0][15]_1\(12) => \InDec_FIFOMux_reg_n_0_[0][12]\,
      \FIFO_reg[0][0][15]_1\(11) => \InDec_FIFOMux_reg_n_0_[0][11]\,
      \FIFO_reg[0][0][15]_1\(10) => \InDec_FIFOMux_reg_n_0_[0][10]\,
      \FIFO_reg[0][0][15]_1\(9) => \InDec_FIFOMux_reg_n_0_[0][9]\,
      \FIFO_reg[0][0][15]_1\(8) => \InDec_FIFOMux_reg_n_0_[0][8]\,
      \FIFO_reg[0][0][15]_1\(7) => \InDec_FIFOMux_reg_n_0_[0][7]\,
      \FIFO_reg[0][0][15]_1\(6) => \InDec_FIFOMux_reg_n_0_[0][6]\,
      \FIFO_reg[0][0][15]_1\(5) => \InDec_FIFOMux_reg_n_0_[0][5]\,
      \FIFO_reg[0][0][15]_1\(4) => \InDec_FIFOMux_reg_n_0_[0][4]\,
      \FIFO_reg[0][0][15]_1\(3) => \InDec_FIFOMux_reg_n_0_[0][3]\,
      \FIFO_reg[0][0][15]_1\(2) => \InDec_FIFOMux_reg_n_0_[0][2]\,
      \FIFO_reg[0][0][15]_1\(1) => \InDec_FIFOMux_reg_n_0_[0][1]\,
      \FIFO_reg[0][0][15]_1\(0) => \InDec_FIFOMux_reg_n_0_[0][0]\,
      \FIFO_reg[0][1][15]\(14) => \InDec_BU_reg_n_0_[1][14]\,
      \FIFO_reg[0][1][15]\(13) => \InDec_BU_reg_n_0_[1][13]\,
      \FIFO_reg[0][1][15]\(12) => \InDec_BU_reg_n_0_[1][12]\,
      \FIFO_reg[0][1][15]\(11) => \InDec_BU_reg_n_0_[1][11]\,
      \FIFO_reg[0][1][15]\(10) => \InDec_BU_reg_n_0_[1][10]\,
      \FIFO_reg[0][1][15]\(9) => \InDec_BU_reg_n_0_[1][9]\,
      \FIFO_reg[0][1][15]\(8) => \InDec_BU_reg_n_0_[1][8]\,
      \FIFO_reg[0][1][15]\(7) => \InDec_BU_reg_n_0_[1][7]\,
      \FIFO_reg[0][1][15]\(6) => \InDec_BU_reg_n_0_[1][6]\,
      \FIFO_reg[0][1][15]\(5) => \InDec_BU_reg_n_0_[1][5]\,
      \FIFO_reg[0][1][15]\(4) => \InDec_BU_reg_n_0_[1][4]\,
      \FIFO_reg[0][1][15]\(3) => \InDec_BU_reg_n_0_[1][3]\,
      \FIFO_reg[0][1][15]\(2) => \InDec_BU_reg_n_0_[1][2]\,
      \FIFO_reg[0][1][15]\(1) => \InDec_BU_reg_n_0_[1][1]\,
      \FIFO_reg[0][1][15]\(0) => \InDec_BU_reg_n_0_[1][0]\,
      \FIFO_reg[0][1][15]_0\(0) => SR_FIFO_inst_n_13,
      \FIFO_reg[0][1][15]_1\(3) => SR_FIFO_inst_n_6,
      \FIFO_reg[0][1][15]_1\(2) => SR_FIFO_inst_n_7,
      \FIFO_reg[0][1][15]_1\(1) => SR_FIFO_inst_n_8,
      \FIFO_reg[0][1][15]_1\(0) => SR_FIFO_inst_n_9,
      \FIFO_reg[0][1][15]_2\(0) => SR_FIFO_inst_n_1,
      \FIFO_reg[0][1][15]_3\(0) => SR_FIFO_inst_n_11,
      \FIFO_reg[0][1][15]_4\(15) => \InDec_FIFOMux_reg_n_0_[1][15]\,
      \FIFO_reg[0][1][15]_4\(14) => \InDec_FIFOMux_reg_n_0_[1][14]\,
      \FIFO_reg[0][1][15]_4\(13) => \InDec_FIFOMux_reg_n_0_[1][13]\,
      \FIFO_reg[0][1][15]_4\(12) => \InDec_FIFOMux_reg_n_0_[1][12]\,
      \FIFO_reg[0][1][15]_4\(11) => \InDec_FIFOMux_reg_n_0_[1][11]\,
      \FIFO_reg[0][1][15]_4\(10) => \InDec_FIFOMux_reg_n_0_[1][10]\,
      \FIFO_reg[0][1][15]_4\(9) => \InDec_FIFOMux_reg_n_0_[1][9]\,
      \FIFO_reg[0][1][15]_4\(8) => \InDec_FIFOMux_reg_n_0_[1][8]\,
      \FIFO_reg[0][1][15]_4\(7) => \InDec_FIFOMux_reg_n_0_[1][7]\,
      \FIFO_reg[0][1][15]_4\(6) => \InDec_FIFOMux_reg_n_0_[1][6]\,
      \FIFO_reg[0][1][15]_4\(5) => \InDec_FIFOMux_reg_n_0_[1][5]\,
      \FIFO_reg[0][1][15]_4\(4) => \InDec_FIFOMux_reg_n_0_[1][4]\,
      \FIFO_reg[0][1][15]_4\(3) => \InDec_FIFOMux_reg_n_0_[1][3]\,
      \FIFO_reg[0][1][15]_4\(2) => \InDec_FIFOMux_reg_n_0_[1][2]\,
      \FIFO_reg[0][1][15]_4\(1) => \InDec_FIFOMux_reg_n_0_[1][1]\,
      \FIFO_reg[0][1][15]_4\(0) => \InDec_FIFOMux_reg_n_0_[1][0]\,
      Q(14) => \InDec_BU_reg_n_0_[0][14]\,
      Q(13) => \InDec_BU_reg_n_0_[0][13]\,
      Q(12) => \InDec_BU_reg_n_0_[0][12]\,
      Q(11) => \InDec_BU_reg_n_0_[0][11]\,
      Q(10) => \InDec_BU_reg_n_0_[0][10]\,
      Q(9) => \InDec_BU_reg_n_0_[0][9]\,
      Q(8) => \InDec_BU_reg_n_0_[0][8]\,
      Q(7) => \InDec_BU_reg_n_0_[0][7]\,
      Q(6) => \InDec_BU_reg_n_0_[0][6]\,
      Q(5) => \InDec_BU_reg_n_0_[0][5]\,
      Q(4) => \InDec_BU_reg_n_0_[0][4]\,
      Q(3) => \InDec_BU_reg_n_0_[0][3]\,
      Q(2) => \InDec_BU_reg_n_0_[0][2]\,
      Q(1) => \InDec_BU_reg_n_0_[0][1]\,
      Q(0) => \InDec_BU_reg_n_0_[0][0]\,
      S(3) => SR_FIFO_inst_n_2,
      S(2) => SR_FIFO_inst_n_3,
      S(1) => SR_FIFO_inst_n_4,
      S(0) => SR_FIFO_inst_n_5,
      \arg_inferred__0/i__carry__2_0\(0) => BU_inst_n_1,
      \arg_inferred__1/i__carry__2_0\(0) => BU_inst_n_2,
      \arg_inferred__2/i__carry__2_0\(0) => BU_inst_n_3,
      halfway_pp1 => halfway_pp1,
      reset => reset,
      reset_0(15 downto 0) => \BU_ROT[0]_49\(15 downto 0),
      reset_1(15 downto 0) => \FIFOMux_FIFO[0]_50\(15 downto 0),
      reset_2(15 downto 0) => \FIFOMux_FIFO[1]_51\(15 downto 0)
    );
\Data_in_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \Data_in_ppF_reg_n_0_[0][0]\
    );
\Data_in_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(10),
      Q => \Data_in_ppF_reg_n_0_[0][10]\
    );
\Data_in_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(11),
      Q => \Data_in_ppF_reg_n_0_[0][11]\
    );
\Data_in_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(12),
      Q => \Data_in_ppF_reg_n_0_[0][12]\
    );
\Data_in_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(13),
      Q => \Data_in_ppF_reg_n_0_[0][13]\
    );
\Data_in_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(14),
      Q => \Data_in_ppF_reg_n_0_[0][14]\
    );
\Data_in_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(15),
      Q => \Data_in_ppF_reg_n_0_[0][15]\
    );
\Data_in_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \Data_in_ppF_reg_n_0_[0][1]\
    );
\Data_in_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \Data_in_ppF_reg_n_0_[0][2]\
    );
\Data_in_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \Data_in_ppF_reg_n_0_[0][3]\
    );
\Data_in_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \Data_in_ppF_reg_n_0_[0][4]\
    );
\Data_in_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \Data_in_ppF_reg_n_0_[0][5]\
    );
\Data_in_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \Data_in_ppF_reg_n_0_[0][6]\
    );
\Data_in_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \Data_in_ppF_reg_n_0_[0][7]\
    );
\Data_in_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(8),
      Q => \Data_in_ppF_reg_n_0_[0][8]\
    );
\Data_in_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(9),
      Q => \Data_in_ppF_reg_n_0_[0][9]\
    );
\Data_in_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(0),
      Q => \Data_in_ppF_reg_n_0_[1][0]\
    );
\Data_in_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(10),
      Q => \Data_in_ppF_reg_n_0_[1][10]\
    );
\Data_in_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(11),
      Q => \Data_in_ppF_reg_n_0_[1][11]\
    );
\Data_in_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(12),
      Q => \Data_in_ppF_reg_n_0_[1][12]\
    );
\Data_in_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(13),
      Q => \Data_in_ppF_reg_n_0_[1][13]\
    );
\Data_in_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(14),
      Q => \Data_in_ppF_reg_n_0_[1][14]\
    );
\Data_in_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(15),
      Q => \Data_in_ppF_reg_n_0_[1][15]\
    );
\Data_in_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(1),
      Q => \Data_in_ppF_reg_n_0_[1][1]\
    );
\Data_in_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(2),
      Q => \Data_in_ppF_reg_n_0_[1][2]\
    );
\Data_in_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(3),
      Q => \Data_in_ppF_reg_n_0_[1][3]\
    );
\Data_in_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(4),
      Q => \Data_in_ppF_reg_n_0_[1][4]\
    );
\Data_in_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(5),
      Q => \Data_in_ppF_reg_n_0_[1][5]\
    );
\Data_in_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(6),
      Q => \Data_in_ppF_reg_n_0_[1][6]\
    );
\Data_in_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(7),
      Q => \Data_in_ppF_reg_n_0_[1][7]\
    );
\Data_in_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(8),
      Q => \Data_in_ppF_reg_n_0_[1][8]\
    );
\Data_in_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(9),
      Q => \Data_in_ppF_reg_n_0_[1][9]\
    );
\FIFODec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][0]\
    );
\FIFODec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][10]\
    );
\FIFODec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][11]\
    );
\FIFODec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][12]\
    );
\FIFODec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][13]\
    );
\FIFODec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][14]\
    );
\FIFODec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][15]\
    );
\FIFODec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][1]\
    );
\FIFODec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][2]\
    );
\FIFODec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][3]\
    );
\FIFODec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][4]\
    );
\FIFODec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][5]\
    );
\FIFODec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][6]\
    );
\FIFODec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][7]\
    );
\FIFODec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][8]\
    );
\FIFODec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][9]\
    );
\FIFODec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][0]\
    );
\FIFODec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][10]\
    );
\FIFODec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][11]\
    );
\FIFODec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][12]\
    );
\FIFODec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][13]\
    );
\FIFODec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][14]\
    );
\FIFODec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][15]\
    );
\FIFODec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][1]\
    );
\FIFODec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][2]\
    );
\FIFODec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][3]\
    );
\FIFODec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][4]\
    );
\FIFODec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][5]\
    );
\FIFODec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][6]\
    );
\FIFODec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][7]\
    );
\FIFODec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][8]\
    );
\FIFODec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][9]\
    );
\FIFODec_OutMux_pp1_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][0]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(0)
    );
\FIFODec_OutMux_pp1_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][10]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(10)
    );
\FIFODec_OutMux_pp1_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][11]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(11)
    );
\FIFODec_OutMux_pp1_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][12]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(12)
    );
\FIFODec_OutMux_pp1_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][13]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(13)
    );
\FIFODec_OutMux_pp1_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][14]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(14)
    );
\FIFODec_OutMux_pp1_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][15]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(15)
    );
\FIFODec_OutMux_pp1_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][1]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(1)
    );
\FIFODec_OutMux_pp1_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][2]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(2)
    );
\FIFODec_OutMux_pp1_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][3]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(3)
    );
\FIFODec_OutMux_pp1_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][4]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(4)
    );
\FIFODec_OutMux_pp1_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][5]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(5)
    );
\FIFODec_OutMux_pp1_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][6]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(6)
    );
\FIFODec_OutMux_pp1_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][7]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(7)
    );
\FIFODec_OutMux_pp1_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][8]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(8)
    );
\FIFODec_OutMux_pp1_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][9]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_40\(9)
    );
\FIFODec_OutMux_pp1_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][0]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(0)
    );
\FIFODec_OutMux_pp1_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][10]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(10)
    );
\FIFODec_OutMux_pp1_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][11]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(11)
    );
\FIFODec_OutMux_pp1_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][12]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(12)
    );
\FIFODec_OutMux_pp1_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][13]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(13)
    );
\FIFODec_OutMux_pp1_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][14]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(14)
    );
\FIFODec_OutMux_pp1_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][15]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(15)
    );
\FIFODec_OutMux_pp1_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][1]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(1)
    );
\FIFODec_OutMux_pp1_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][2]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(2)
    );
\FIFODec_OutMux_pp1_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][3]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(3)
    );
\FIFODec_OutMux_pp1_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][4]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(4)
    );
\FIFODec_OutMux_pp1_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][5]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(5)
    );
\FIFODec_OutMux_pp1_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][6]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(6)
    );
\FIFODec_OutMux_pp1_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][7]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(7)
    );
\FIFODec_OutMux_pp1_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][8]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(8)
    );
\FIFODec_OutMux_pp1_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][9]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_43\(9)
    );
\FIFODec_OutMux_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(0),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(0)
    );
\FIFODec_OutMux_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(10),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(10)
    );
\FIFODec_OutMux_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(11),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(11)
    );
\FIFODec_OutMux_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(12),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(12)
    );
\FIFODec_OutMux_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(13),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(13)
    );
\FIFODec_OutMux_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(14),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(14)
    );
\FIFODec_OutMux_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(15),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(15)
    );
\FIFODec_OutMux_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(1),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(1)
    );
\FIFODec_OutMux_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(2),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(2)
    );
\FIFODec_OutMux_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(3),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(3)
    );
\FIFODec_OutMux_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(4),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(4)
    );
\FIFODec_OutMux_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(5),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(5)
    );
\FIFODec_OutMux_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(6),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(6)
    );
\FIFODec_OutMux_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(7),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(7)
    );
\FIFODec_OutMux_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(8),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(8)
    );
\FIFODec_OutMux_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_40\(9),
      Q => \FIFODec_OutMux_ppF_reg[0]_41\(9)
    );
\FIFODec_OutMux_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(0),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(0)
    );
\FIFODec_OutMux_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(10),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(10)
    );
\FIFODec_OutMux_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(11),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(11)
    );
\FIFODec_OutMux_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(12),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(12)
    );
\FIFODec_OutMux_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(13),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(13)
    );
\FIFODec_OutMux_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(14),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(14)
    );
\FIFODec_OutMux_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(15),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(15)
    );
\FIFODec_OutMux_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(1),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(1)
    );
\FIFODec_OutMux_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(2),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(2)
    );
\FIFODec_OutMux_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(3),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(3)
    );
\FIFODec_OutMux_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(4),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(4)
    );
\FIFODec_OutMux_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(5),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(5)
    );
\FIFODec_OutMux_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(6),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(6)
    );
\FIFODec_OutMux_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(7),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(7)
    );
\FIFODec_OutMux_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(8),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(8)
    );
\FIFODec_OutMux_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_43\(9),
      Q => \FIFODec_OutMux_ppF_reg[1]_44\(9)
    );
\FIFODec_OutMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][0]\
    );
\FIFODec_OutMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][10]\
    );
\FIFODec_OutMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][11]\
    );
\FIFODec_OutMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][12]\
    );
\FIFODec_OutMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][13]\
    );
\FIFODec_OutMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][14]\
    );
\FIFODec_OutMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][15]\
    );
\FIFODec_OutMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][1]\
    );
\FIFODec_OutMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][2]\
    );
\FIFODec_OutMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][3]\
    );
\FIFODec_OutMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][4]\
    );
\FIFODec_OutMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][5]\
    );
\FIFODec_OutMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][6]\
    );
\FIFODec_OutMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][7]\
    );
\FIFODec_OutMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][8]\
    );
\FIFODec_OutMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][9]\
    );
\FIFODec_OutMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][0]\
    );
\FIFODec_OutMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][10]\
    );
\FIFODec_OutMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][11]\
    );
\FIFODec_OutMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][12]\
    );
\FIFODec_OutMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][13]\
    );
\FIFODec_OutMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][14]\
    );
\FIFODec_OutMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][15]\
    );
\FIFODec_OutMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][1]\
    );
\FIFODec_OutMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][2]\
    );
\FIFODec_OutMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][3]\
    );
\FIFODec_OutMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][4]\
    );
\FIFODec_OutMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][5]\
    );
\FIFODec_OutMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][6]\
    );
\FIFODec_OutMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][7]\
    );
\FIFODec_OutMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][8]\
    );
\FIFODec_OutMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][9]\
    );
\InDec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][0]\
    );
\InDec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][10]\
    );
\InDec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][11]\
    );
\InDec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][12]\
    );
\InDec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][13]\
    );
\InDec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][14]\
    );
\InDec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][15]\
    );
\InDec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][1]\
    );
\InDec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][2]\
    );
\InDec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][3]\
    );
\InDec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][4]\
    );
\InDec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][5]\
    );
\InDec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][6]\
    );
\InDec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][7]\
    );
\InDec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][8]\
    );
\InDec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][9]\
    );
\InDec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][0]\
    );
\InDec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][10]\
    );
\InDec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][11]\
    );
\InDec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][12]\
    );
\InDec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][13]\
    );
\InDec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][14]\
    );
\InDec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][15]\
    );
\InDec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][1]\
    );
\InDec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][2]\
    );
\InDec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][3]\
    );
\InDec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][4]\
    );
\InDec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][5]\
    );
\InDec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][6]\
    );
\InDec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][7]\
    );
\InDec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][8]\
    );
\InDec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][9]\
    );
\InDec_FIFOMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][0]\
    );
\InDec_FIFOMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][10]\
    );
\InDec_FIFOMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][11]\
    );
\InDec_FIFOMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][12]\
    );
\InDec_FIFOMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][13]\
    );
\InDec_FIFOMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][14]\
    );
\InDec_FIFOMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][15]\
    );
\InDec_FIFOMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][1]\
    );
\InDec_FIFOMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][2]\
    );
\InDec_FIFOMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][3]\
    );
\InDec_FIFOMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][4]\
    );
\InDec_FIFOMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][5]\
    );
\InDec_FIFOMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][6]\
    );
\InDec_FIFOMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][7]\
    );
\InDec_FIFOMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][8]\
    );
\InDec_FIFOMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][9]\
    );
\InDec_FIFOMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][0]\
    );
\InDec_FIFOMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][10]\
    );
\InDec_FIFOMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][11]\
    );
\InDec_FIFOMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][12]\
    );
\InDec_FIFOMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][13]\
    );
\InDec_FIFOMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][14]\
    );
\InDec_FIFOMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][15]\
    );
\InDec_FIFOMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][1]\
    );
\InDec_FIFOMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][2]\
    );
\InDec_FIFOMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][3]\
    );
\InDec_FIFOMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][4]\
    );
\InDec_FIFOMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][5]\
    );
\InDec_FIFOMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][6]\
    );
\InDec_FIFOMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][7]\
    );
\InDec_FIFOMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][8]\
    );
\InDec_FIFOMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][9]\
    );
Rotator_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1
     port map (
      Q(1 downto 0) => data_counter_ppF(1 downto 0),
      \Re_Im_reg[8]_0\(15) => Rotator_inst_n_16,
      \Re_Im_reg[8]_0\(14) => Rotator_inst_n_17,
      \Re_Im_reg[8]_0\(13) => Rotator_inst_n_18,
      \Re_Im_reg[8]_0\(12) => Rotator_inst_n_19,
      \Re_Im_reg[8]_0\(11) => Rotator_inst_n_20,
      \Re_Im_reg[8]_0\(10) => Rotator_inst_n_21,
      \Re_Im_reg[8]_0\(9) => Rotator_inst_n_22,
      \Re_Im_reg[8]_0\(8) => Rotator_inst_n_23,
      \Re_Im_reg[8]_0\(7) => Rotator_inst_n_24,
      \Re_Im_reg[8]_0\(6) => Rotator_inst_n_25,
      \Re_Im_reg[8]_0\(5) => Rotator_inst_n_26,
      \Re_Im_reg[8]_0\(4) => Rotator_inst_n_27,
      \Re_Im_reg[8]_0\(3) => Rotator_inst_n_28,
      \Re_Im_reg[8]_0\(2) => Rotator_inst_n_29,
      \Re_Im_reg[8]_0\(1) => Rotator_inst_n_30,
      \Re_Im_reg[8]_0\(0) => Rotator_inst_n_31,
      arg_0(15 downto 0) => \BU_ROT_ppF_reg[1]_38\(15 downto 0),
      \arg__0_0\(1) => TF_ROM_inst_n_0,
      \arg__0_0\(0) => TF_ROM_inst_n_1,
      \arg__0_1\(15 downto 0) => \BU_ROT_ppF_reg[0]_39\(15 downto 0),
      clk => clk,
      \data_out_ppF_reg[0][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[0]_41\(15 downto 0),
      \data_out_ppF_reg[1][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[1]_44\(15 downto 0),
      halfway_ppF => halfway_ppF,
      \out\(15) => Rotator_inst_n_0,
      \out\(14) => Rotator_inst_n_1,
      \out\(13) => Rotator_inst_n_2,
      \out\(12) => Rotator_inst_n_3,
      \out\(11) => Rotator_inst_n_4,
      \out\(10) => Rotator_inst_n_5,
      \out\(9) => Rotator_inst_n_6,
      \out\(8) => Rotator_inst_n_7,
      \out\(7) => Rotator_inst_n_8,
      \out\(6) => Rotator_inst_n_9,
      \out\(5) => Rotator_inst_n_10,
      \out\(4) => Rotator_inst_n_11,
      \out\(3) => Rotator_inst_n_12,
      \out\(2) => Rotator_inst_n_13,
      \out\(1) => Rotator_inst_n_14,
      \out\(0) => Rotator_inst_n_15,
      reset => reset
    );
SR_FIFO_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5\
     port map (
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => \FIFOMux_FIFO[0]_50\(15 downto 0),
      DI(0) => SR_FIFO_inst_n_12,
      \Data_in_ppF_reg[1][15]\(0) => SR_FIFO_inst_n_13,
      \FIFO_reg[0][1][15]_0\(15 downto 0) => \FIFOMux_FIFO[1]_51\(15 downto 0),
      \FIFO_reg[1][0][15]_0\(15 downto 0) => dout_RE(15 downto 0),
      \FIFO_reg[1][1][15]_0\(3) => SR_FIFO_inst_n_6,
      \FIFO_reg[1][1][15]_0\(2) => SR_FIFO_inst_n_7,
      \FIFO_reg[1][1][15]_0\(1) => SR_FIFO_inst_n_8,
      \FIFO_reg[1][1][15]_0\(0) => SR_FIFO_inst_n_9,
      \FIFO_reg[1][1][15]_1\(15 downto 0) => dout_IM(15 downto 0),
      Q(3) => \FIFODec_BU_reg_n_0_[0][15]\,
      Q(2) => \FIFODec_BU_reg_n_0_[0][14]\,
      Q(1) => \FIFODec_BU_reg_n_0_[0][13]\,
      Q(0) => \FIFODec_BU_reg_n_0_[0][12]\,
      S(3) => SR_FIFO_inst_n_2,
      S(2) => SR_FIFO_inst_n_3,
      S(1) => SR_FIFO_inst_n_4,
      S(0) => SR_FIFO_inst_n_5,
      \arg_carry__2\(3) => \InDec_BU_reg_n_0_[0][15]\,
      \arg_carry__2\(2) => \InDec_BU_reg_n_0_[0][14]\,
      \arg_carry__2\(1) => \InDec_BU_reg_n_0_[0][13]\,
      \arg_carry__2\(0) => \InDec_BU_reg_n_0_[0][12]\,
      \arg_inferred__0/i__carry__2\(3) => \FIFODec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2\(2) => \FIFODec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2\(1) => \FIFODec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2\(0) => \FIFODec_BU_reg_n_0_[1][12]\,
      \arg_inferred__0/i__carry__2_0\(3) => \InDec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2_0\(2) => \InDec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2_0\(1) => \InDec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2_0\(0) => \InDec_BU_reg_n_0_[1][12]\,
      clk => clk,
      \ltOp_inferred__2/i__carry\(0) => BU_inst_n_1,
      reset => reset,
      reset_0(0) => SR_FIFO_inst_n_0,
      reset_1(0) => SR_FIFO_inst_n_1,
      reset_2(0) => SR_FIFO_inst_n_10,
      reset_3(0) => SR_FIFO_inst_n_11
    );
TF_ROM_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized5\
     port map (
      Q(1 downto 0) => data_counter_ppF(1 downto 0),
      \data_counter_ppF_reg[1]\(1) => TF_ROM_inst_n_0,
      \data_counter_ppF_reg[1]\(0) => TF_ROM_inst_n_1
    );
\data_counter[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => state,
      I1 => go_data_counter,
      I2 => data_counter(0),
      O => \data_counter[0]_i_1__2_n_0\
    );
\data_counter[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => data_counter(0),
      I1 => state,
      I2 => go_data_counter,
      I3 => data_counter(1),
      O => \data_counter[1]_i_1__2_n_0\
    );
\data_counter_pp1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(0),
      Q => data_counter_pp1(0)
    );
\data_counter_pp1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter(1),
      Q => data_counter_pp1(1)
    );
\data_counter_ppF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(0),
      Q => data_counter_ppF(0)
    );
\data_counter_ppF_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1(1),
      Q => data_counter_ppF(1)
    );
\data_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[0]_i_1__2_n_0\,
      Q => data_counter(0)
    );
\data_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[1]_i_1__2_n_0\,
      Q => data_counter(1)
    );
\data_out_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_15,
      Q => Q(0)
    );
\data_out_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_5,
      Q => Q(10)
    );
\data_out_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_4,
      Q => Q(11)
    );
\data_out_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_3,
      Q => Q(12)
    );
\data_out_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_2,
      Q => Q(13)
    );
\data_out_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_1,
      Q => Q(14)
    );
\data_out_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_0,
      Q => Q(15)
    );
\data_out_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_14,
      Q => Q(1)
    );
\data_out_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_13,
      Q => Q(2)
    );
\data_out_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_12,
      Q => Q(3)
    );
\data_out_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_11,
      Q => Q(4)
    );
\data_out_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_10,
      Q => Q(5)
    );
\data_out_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_9,
      Q => Q(6)
    );
\data_out_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_8,
      Q => Q(7)
    );
\data_out_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_7,
      Q => Q(8)
    );
\data_out_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_6,
      Q => Q(9)
    );
\data_out_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_31,
      Q => \data_out_ppF_reg[1][15]_0\(0)
    );
\data_out_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_21,
      Q => \data_out_ppF_reg[1][15]_0\(10)
    );
\data_out_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_20,
      Q => \data_out_ppF_reg[1][15]_0\(11)
    );
\data_out_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_19,
      Q => \data_out_ppF_reg[1][15]_0\(12)
    );
\data_out_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_18,
      Q => \data_out_ppF_reg[1][15]_0\(13)
    );
\data_out_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_17,
      Q => \data_out_ppF_reg[1][15]_0\(14)
    );
\data_out_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_16,
      Q => \data_out_ppF_reg[1][15]_0\(15)
    );
\data_out_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_30,
      Q => \data_out_ppF_reg[1][15]_0\(1)
    );
\data_out_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_29,
      Q => \data_out_ppF_reg[1][15]_0\(2)
    );
\data_out_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_28,
      Q => \data_out_ppF_reg[1][15]_0\(3)
    );
\data_out_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_27,
      Q => \data_out_ppF_reg[1][15]_0\(4)
    );
\data_out_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_26,
      Q => \data_out_ppF_reg[1][15]_0\(5)
    );
\data_out_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_25,
      Q => \data_out_ppF_reg[1][15]_0\(6)
    );
\data_out_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_24,
      Q => \data_out_ppF_reg[1][15]_0\(7)
    );
\data_out_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_23,
      Q => \data_out_ppF_reg[1][15]_0\(8)
    );
\data_out_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_22,
      Q => \data_out_ppF_reg[1][15]_0\(9)
    );
\gtOp_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_3,
      I1 => reset,
      O => \gtOp_carry_i_2__2_n_0\
    );
halfway_pp1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway,
      Q => halfway_pp1
    );
halfway_pp2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp1,
      Q => halfway_pp2
    );
halfway_ppF_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp2,
      Q => halfway_ppF
    );
halfway_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \halfway_reg_i_1__2_n_0\,
      D => data_counter(1),
      G => data_counter(1),
      GE => '1',
      Q => halfway
    );
\halfway_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => data_counter(1),
      O => \halfway_reg_i_1__2_n_0\
    );
\i__carry__2_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][15]\,
      I1 => \FIFODec_BU_reg_n_0_[0][15]\,
      O => \i__carry__2_i_1__23_n_0\
    );
\i__carry__2_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][15]\,
      I1 => \FIFODec_BU_reg_n_0_[1][15]\,
      O => \i__carry__2_i_1__24_n_0\
    );
\i__carry__2_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][14]\,
      I1 => \FIFODec_BU_reg_n_0_[0][14]\,
      O => \i__carry__2_i_2__22_n_0\
    );
\i__carry__2_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][14]\,
      I1 => \FIFODec_BU_reg_n_0_[1][14]\,
      O => \i__carry__2_i_2__23_n_0\
    );
\i__carry__2_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][13]\,
      I1 => \FIFODec_BU_reg_n_0_[0][13]\,
      O => \i__carry__2_i_3__21_n_0\
    );
\i__carry__2_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][13]\,
      I1 => \FIFODec_BU_reg_n_0_[1][13]\,
      O => \i__carry__2_i_3__22_n_0\
    );
\i__carry__2_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][12]\,
      I1 => \FIFODec_BU_reg_n_0_[0][12]\,
      O => \i__carry__2_i_4__8_n_0\
    );
\i__carry__2_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][12]\,
      I1 => \FIFODec_BU_reg_n_0_[1][12]\,
      O => \i__carry__2_i_4__9_n_0\
    );
\i__carry_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_2,
      I1 => reset,
      O => \i__carry_i_2__17_n_0\
    );
\i__carry_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_2,
      O => \i__carry_i_2__47_n_0\
    );
\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_3,
      O => \ltOp_carry_i_2__2_n_0\
    );
\state_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA0000000000"
    )
        port map (
      I0 => sync_counter(2),
      I1 => sync_counter(1),
      I2 => sync_counter(0),
      I3 => sync_counter(3),
      I4 => state,
      I5 => go_data_counter,
      O => \state_i_1__1_n_0\
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \state_i_1__1_n_0\,
      Q => state
    );
\sync_counter[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => go_data_counter,
      I1 => sync_counter(0),
      I2 => sync_counter(2),
      I3 => sync_counter(3),
      O => \sync_counter[0]_i_1__1_n_0\
    );
\sync_counter[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00282828"
    )
        port map (
      I0 => go_data_counter,
      I1 => sync_counter(0),
      I2 => sync_counter(1),
      I3 => sync_counter(2),
      I4 => sync_counter(3),
      O => \sync_counter[1]_i_1__1_n_0\
    );
\sync_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002A80"
    )
        port map (
      I0 => go_data_counter,
      I1 => sync_counter(0),
      I2 => sync_counter(1),
      I3 => sync_counter(2),
      I4 => sync_counter(3),
      O => \sync_counter[2]_i_1__0_n_0\
    );
\sync_counter[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => go_data_counter,
      I1 => state,
      O => \sync_counter[3]_i_1__0_n_0\
    );
\sync_counter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A8000"
    )
        port map (
      I0 => go_data_counter,
      I1 => sync_counter(1),
      I2 => sync_counter(0),
      I3 => sync_counter(2),
      I4 => sync_counter(3),
      O => \sync_counter[3]_i_2_n_0\
    );
\sync_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sync_counter[3]_i_1__0_n_0\,
      CLR => reset,
      D => \sync_counter[0]_i_1__1_n_0\,
      Q => sync_counter(0)
    );
\sync_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sync_counter[3]_i_1__0_n_0\,
      CLR => reset,
      D => \sync_counter[1]_i_1__1_n_0\,
      Q => sync_counter(1)
    );
\sync_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sync_counter[3]_i_1__0_n_0\,
      CLR => reset,
      D => \sync_counter[2]_i_1__0_n_0\,
      Q => sync_counter(2)
    );
\sync_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sync_counter[3]_i_1__0_n_0\,
      CLR => reset,
      D => \sync_counter[3]_i_2_n_0\,
      Q => sync_counter(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized7\ is
  port (
    Re_Data_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Im_Data_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    go_data_counter : in STD_LOGIC;
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Data_in_ppF_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized7\ : entity is "SDF_Stage";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized7\ is
  signal \BU_ROT[0]_59\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT[1]_58\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[0]_53\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BU_ROT_ppF_reg[1]_52\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal BU_inst_n_0 : STD_LOGIC;
  signal BU_inst_n_1 : STD_LOGIC;
  signal BU_inst_n_2 : STD_LOGIC;
  signal BU_inst_n_3 : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \Data_in_ppF_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_pp1_reg[0]_54\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_pp1_reg[1]_56\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[0]_55\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_ppF_reg[1]_57\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFODec_OutMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \FIFODec_OutMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \FIFOMux_FIFO[0]_60\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIFOMux_FIFO[1]_61\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \InDec_BU_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_BU_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \InDec_FIFOMux_reg_n_0_[1][9]\ : STD_LOGIC;
  signal Rotator_inst_n_0 : STD_LOGIC;
  signal Rotator_inst_n_1 : STD_LOGIC;
  signal Rotator_inst_n_10 : STD_LOGIC;
  signal Rotator_inst_n_11 : STD_LOGIC;
  signal Rotator_inst_n_12 : STD_LOGIC;
  signal Rotator_inst_n_13 : STD_LOGIC;
  signal Rotator_inst_n_14 : STD_LOGIC;
  signal Rotator_inst_n_15 : STD_LOGIC;
  signal Rotator_inst_n_16 : STD_LOGIC;
  signal Rotator_inst_n_17 : STD_LOGIC;
  signal Rotator_inst_n_18 : STD_LOGIC;
  signal Rotator_inst_n_19 : STD_LOGIC;
  signal Rotator_inst_n_2 : STD_LOGIC;
  signal Rotator_inst_n_20 : STD_LOGIC;
  signal Rotator_inst_n_21 : STD_LOGIC;
  signal Rotator_inst_n_22 : STD_LOGIC;
  signal Rotator_inst_n_23 : STD_LOGIC;
  signal Rotator_inst_n_24 : STD_LOGIC;
  signal Rotator_inst_n_25 : STD_LOGIC;
  signal Rotator_inst_n_26 : STD_LOGIC;
  signal Rotator_inst_n_27 : STD_LOGIC;
  signal Rotator_inst_n_28 : STD_LOGIC;
  signal Rotator_inst_n_29 : STD_LOGIC;
  signal Rotator_inst_n_3 : STD_LOGIC;
  signal Rotator_inst_n_30 : STD_LOGIC;
  signal Rotator_inst_n_31 : STD_LOGIC;
  signal Rotator_inst_n_4 : STD_LOGIC;
  signal Rotator_inst_n_5 : STD_LOGIC;
  signal Rotator_inst_n_6 : STD_LOGIC;
  signal Rotator_inst_n_7 : STD_LOGIC;
  signal Rotator_inst_n_8 : STD_LOGIC;
  signal Rotator_inst_n_9 : STD_LOGIC;
  signal SR_FIFO_inst_n_0 : STD_LOGIC;
  signal SR_FIFO_inst_n_1 : STD_LOGIC;
  signal SR_FIFO_inst_n_10 : STD_LOGIC;
  signal SR_FIFO_inst_n_11 : STD_LOGIC;
  signal SR_FIFO_inst_n_12 : STD_LOGIC;
  signal SR_FIFO_inst_n_13 : STD_LOGIC;
  signal SR_FIFO_inst_n_2 : STD_LOGIC;
  signal SR_FIFO_inst_n_3 : STD_LOGIC;
  signal SR_FIFO_inst_n_4 : STD_LOGIC;
  signal SR_FIFO_inst_n_5 : STD_LOGIC;
  signal SR_FIFO_inst_n_6 : STD_LOGIC;
  signal SR_FIFO_inst_n_7 : STD_LOGIC;
  signal SR_FIFO_inst_n_8 : STD_LOGIC;
  signal SR_FIFO_inst_n_9 : STD_LOGIC;
  signal \data_counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal data_counter_pp1 : STD_LOGIC;
  signal data_counter_ppF : STD_LOGIC;
  signal \data_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal dout_IM : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dout_RE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gtOp_carry_i_2__3_n_0\ : STD_LOGIC;
  signal halfway : STD_LOGIC;
  signal halfway_pp1 : STD_LOGIC;
  signal halfway_pp2 : STD_LOGIC;
  signal halfway_ppF : STD_LOGIC;
  signal \halfway_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__53_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_2__3_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \state_i_1__2_n_0\ : STD_LOGIC;
  signal sync_counter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sync_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sync_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sync_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sync_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \sync_counter[3]_i_2__0_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \FIFODec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \FIFODec_OutMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \FIFODec_OutMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \FIFODec_OutMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \InDec_BU_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_BU_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[0][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[0][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[0][9]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][0]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][10]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][11]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][11]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][12]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][12]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][13]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][13]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][14]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][14]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][15]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][15]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][1]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][2]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][3]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][4]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][5]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][6]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][7]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][8]\ : label is "VCC:GE GND:CLR";
  attribute OPT_MODIFIED of \InDec_FIFOMux_reg[1][9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \InDec_FIFOMux_reg[1][9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \InDec_FIFOMux_reg[1][9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of halfway_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of halfway_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sync_counter[0]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sync_counter[1]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sync_counter[2]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sync_counter[3]_i_2__0\ : label is "soft_lutpair125";
begin
\BU_ROT_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(0),
      Q => \BU_ROT_ppF_reg[0]_53\(0)
    );
\BU_ROT_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(10),
      Q => \BU_ROT_ppF_reg[0]_53\(10)
    );
\BU_ROT_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(11),
      Q => \BU_ROT_ppF_reg[0]_53\(11)
    );
\BU_ROT_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(12),
      Q => \BU_ROT_ppF_reg[0]_53\(12)
    );
\BU_ROT_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(13),
      Q => \BU_ROT_ppF_reg[0]_53\(13)
    );
\BU_ROT_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(14),
      Q => \BU_ROT_ppF_reg[0]_53\(14)
    );
\BU_ROT_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(15),
      Q => \BU_ROT_ppF_reg[0]_53\(15)
    );
\BU_ROT_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(1),
      Q => \BU_ROT_ppF_reg[0]_53\(1)
    );
\BU_ROT_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(2),
      Q => \BU_ROT_ppF_reg[0]_53\(2)
    );
\BU_ROT_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(3),
      Q => \BU_ROT_ppF_reg[0]_53\(3)
    );
\BU_ROT_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(4),
      Q => \BU_ROT_ppF_reg[0]_53\(4)
    );
\BU_ROT_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(5),
      Q => \BU_ROT_ppF_reg[0]_53\(5)
    );
\BU_ROT_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(6),
      Q => \BU_ROT_ppF_reg[0]_53\(6)
    );
\BU_ROT_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(7),
      Q => \BU_ROT_ppF_reg[0]_53\(7)
    );
\BU_ROT_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(8),
      Q => \BU_ROT_ppF_reg[0]_53\(8)
    );
\BU_ROT_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[0]_59\(9),
      Q => \BU_ROT_ppF_reg[0]_53\(9)
    );
\BU_ROT_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(0),
      Q => \BU_ROT_ppF_reg[1]_52\(0)
    );
\BU_ROT_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(10),
      Q => \BU_ROT_ppF_reg[1]_52\(10)
    );
\BU_ROT_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(11),
      Q => \BU_ROT_ppF_reg[1]_52\(11)
    );
\BU_ROT_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(12),
      Q => \BU_ROT_ppF_reg[1]_52\(12)
    );
\BU_ROT_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(13),
      Q => \BU_ROT_ppF_reg[1]_52\(13)
    );
\BU_ROT_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(14),
      Q => \BU_ROT_ppF_reg[1]_52\(14)
    );
\BU_ROT_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(15),
      Q => \BU_ROT_ppF_reg[1]_52\(15)
    );
\BU_ROT_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(1),
      Q => \BU_ROT_ppF_reg[1]_52\(1)
    );
\BU_ROT_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(2),
      Q => \BU_ROT_ppF_reg[1]_52\(2)
    );
\BU_ROT_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(3),
      Q => \BU_ROT_ppF_reg[1]_52\(3)
    );
\BU_ROT_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(4),
      Q => \BU_ROT_ppF_reg[1]_52\(4)
    );
\BU_ROT_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(5),
      Q => \BU_ROT_ppF_reg[1]_52\(5)
    );
\BU_ROT_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(6),
      Q => \BU_ROT_ppF_reg[1]_52\(6)
    );
\BU_ROT_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(7),
      Q => \BU_ROT_ppF_reg[1]_52\(7)
    );
\BU_ROT_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(8),
      Q => \BU_ROT_ppF_reg[1]_52\(8)
    );
\BU_ROT_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \BU_ROT[1]_58\(9),
      Q => \BU_ROT_ppF_reg[1]_52\(9)
    );
BU_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU
     port map (
      \BU_ROT_ppF_reg[0][14]\(0) => \i__carry_i_2__53_n_0\,
      \BU_ROT_ppF_reg[0][14]_0\(0) => \i__carry_i_2__23_n_0\,
      \BU_ROT_ppF_reg[0][15]\(12) => \FIFODec_BU_reg_n_0_[0][15]\,
      \BU_ROT_ppF_reg[0][15]\(11) => \FIFODec_BU_reg_n_0_[0][11]\,
      \BU_ROT_ppF_reg[0][15]\(10) => \FIFODec_BU_reg_n_0_[0][10]\,
      \BU_ROT_ppF_reg[0][15]\(9) => \FIFODec_BU_reg_n_0_[0][9]\,
      \BU_ROT_ppF_reg[0][15]\(8) => \FIFODec_BU_reg_n_0_[0][8]\,
      \BU_ROT_ppF_reg[0][15]\(7) => \FIFODec_BU_reg_n_0_[0][7]\,
      \BU_ROT_ppF_reg[0][15]\(6) => \FIFODec_BU_reg_n_0_[0][6]\,
      \BU_ROT_ppF_reg[0][15]\(5) => \FIFODec_BU_reg_n_0_[0][5]\,
      \BU_ROT_ppF_reg[0][15]\(4) => \FIFODec_BU_reg_n_0_[0][4]\,
      \BU_ROT_ppF_reg[0][15]\(3) => \FIFODec_BU_reg_n_0_[0][3]\,
      \BU_ROT_ppF_reg[0][15]\(2) => \FIFODec_BU_reg_n_0_[0][2]\,
      \BU_ROT_ppF_reg[0][15]\(1) => \FIFODec_BU_reg_n_0_[0][1]\,
      \BU_ROT_ppF_reg[0][15]\(0) => \FIFODec_BU_reg_n_0_[0][0]\,
      \BU_ROT_ppF_reg[0][15]_0\(3) => \i__carry__2_i_1__25_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(2) => \i__carry__2_i_2__25_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(1) => \i__carry__2_i_3__24_n_0\,
      \BU_ROT_ppF_reg[0][15]_0\(0) => \i__carry__2_i_4__11_n_0\,
      \BU_ROT_ppF_reg[1][14]\(0) => \ltOp_carry_i_2__3_n_0\,
      \BU_ROT_ppF_reg[1][14]_0\(0) => \gtOp_carry_i_2__3_n_0\,
      \BU_ROT_ppF_reg[1][15]\(12) => \FIFODec_BU_reg_n_0_[1][15]\,
      \BU_ROT_ppF_reg[1][15]\(11) => \FIFODec_BU_reg_n_0_[1][11]\,
      \BU_ROT_ppF_reg[1][15]\(10) => \FIFODec_BU_reg_n_0_[1][10]\,
      \BU_ROT_ppF_reg[1][15]\(9) => \FIFODec_BU_reg_n_0_[1][9]\,
      \BU_ROT_ppF_reg[1][15]\(8) => \FIFODec_BU_reg_n_0_[1][8]\,
      \BU_ROT_ppF_reg[1][15]\(7) => \FIFODec_BU_reg_n_0_[1][7]\,
      \BU_ROT_ppF_reg[1][15]\(6) => \FIFODec_BU_reg_n_0_[1][6]\,
      \BU_ROT_ppF_reg[1][15]\(5) => \FIFODec_BU_reg_n_0_[1][5]\,
      \BU_ROT_ppF_reg[1][15]\(4) => \FIFODec_BU_reg_n_0_[1][4]\,
      \BU_ROT_ppF_reg[1][15]\(3) => \FIFODec_BU_reg_n_0_[1][3]\,
      \BU_ROT_ppF_reg[1][15]\(2) => \FIFODec_BU_reg_n_0_[1][2]\,
      \BU_ROT_ppF_reg[1][15]\(1) => \FIFODec_BU_reg_n_0_[1][1]\,
      \BU_ROT_ppF_reg[1][15]\(0) => \FIFODec_BU_reg_n_0_[1][0]\,
      \BU_ROT_ppF_reg[1][15]_0\(3) => \i__carry__2_i_1__26_n_0\,
      \BU_ROT_ppF_reg[1][15]_0\(2) => \i__carry__2_i_2__26_n_0\,
      \BU_ROT_ppF_reg[1][15]_0\(1) => \i__carry__2_i_3__25_n_0\,
      \BU_ROT_ppF_reg[1][15]_0\(0) => \i__carry__2_i_4__12_n_0\,
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => \BU_ROT[1]_58\(15 downto 0),
      DI(0) => SR_FIFO_inst_n_12,
      \FIFO_reg[0][0][15]\(0) => SR_FIFO_inst_n_0,
      \FIFO_reg[0][0][15]_0\(0) => SR_FIFO_inst_n_10,
      \FIFO_reg[0][0][15]_1\(15) => \InDec_FIFOMux_reg_n_0_[0][15]\,
      \FIFO_reg[0][0][15]_1\(14) => \InDec_FIFOMux_reg_n_0_[0][14]\,
      \FIFO_reg[0][0][15]_1\(13) => \InDec_FIFOMux_reg_n_0_[0][13]\,
      \FIFO_reg[0][0][15]_1\(12) => \InDec_FIFOMux_reg_n_0_[0][12]\,
      \FIFO_reg[0][0][15]_1\(11) => \InDec_FIFOMux_reg_n_0_[0][11]\,
      \FIFO_reg[0][0][15]_1\(10) => \InDec_FIFOMux_reg_n_0_[0][10]\,
      \FIFO_reg[0][0][15]_1\(9) => \InDec_FIFOMux_reg_n_0_[0][9]\,
      \FIFO_reg[0][0][15]_1\(8) => \InDec_FIFOMux_reg_n_0_[0][8]\,
      \FIFO_reg[0][0][15]_1\(7) => \InDec_FIFOMux_reg_n_0_[0][7]\,
      \FIFO_reg[0][0][15]_1\(6) => \InDec_FIFOMux_reg_n_0_[0][6]\,
      \FIFO_reg[0][0][15]_1\(5) => \InDec_FIFOMux_reg_n_0_[0][5]\,
      \FIFO_reg[0][0][15]_1\(4) => \InDec_FIFOMux_reg_n_0_[0][4]\,
      \FIFO_reg[0][0][15]_1\(3) => \InDec_FIFOMux_reg_n_0_[0][3]\,
      \FIFO_reg[0][0][15]_1\(2) => \InDec_FIFOMux_reg_n_0_[0][2]\,
      \FIFO_reg[0][0][15]_1\(1) => \InDec_FIFOMux_reg_n_0_[0][1]\,
      \FIFO_reg[0][0][15]_1\(0) => \InDec_FIFOMux_reg_n_0_[0][0]\,
      \FIFO_reg[0][1][15]\(14) => \InDec_BU_reg_n_0_[1][14]\,
      \FIFO_reg[0][1][15]\(13) => \InDec_BU_reg_n_0_[1][13]\,
      \FIFO_reg[0][1][15]\(12) => \InDec_BU_reg_n_0_[1][12]\,
      \FIFO_reg[0][1][15]\(11) => \InDec_BU_reg_n_0_[1][11]\,
      \FIFO_reg[0][1][15]\(10) => \InDec_BU_reg_n_0_[1][10]\,
      \FIFO_reg[0][1][15]\(9) => \InDec_BU_reg_n_0_[1][9]\,
      \FIFO_reg[0][1][15]\(8) => \InDec_BU_reg_n_0_[1][8]\,
      \FIFO_reg[0][1][15]\(7) => \InDec_BU_reg_n_0_[1][7]\,
      \FIFO_reg[0][1][15]\(6) => \InDec_BU_reg_n_0_[1][6]\,
      \FIFO_reg[0][1][15]\(5) => \InDec_BU_reg_n_0_[1][5]\,
      \FIFO_reg[0][1][15]\(4) => \InDec_BU_reg_n_0_[1][4]\,
      \FIFO_reg[0][1][15]\(3) => \InDec_BU_reg_n_0_[1][3]\,
      \FIFO_reg[0][1][15]\(2) => \InDec_BU_reg_n_0_[1][2]\,
      \FIFO_reg[0][1][15]\(1) => \InDec_BU_reg_n_0_[1][1]\,
      \FIFO_reg[0][1][15]\(0) => \InDec_BU_reg_n_0_[1][0]\,
      \FIFO_reg[0][1][15]_0\(0) => SR_FIFO_inst_n_13,
      \FIFO_reg[0][1][15]_1\(3) => SR_FIFO_inst_n_6,
      \FIFO_reg[0][1][15]_1\(2) => SR_FIFO_inst_n_7,
      \FIFO_reg[0][1][15]_1\(1) => SR_FIFO_inst_n_8,
      \FIFO_reg[0][1][15]_1\(0) => SR_FIFO_inst_n_9,
      \FIFO_reg[0][1][15]_2\(0) => SR_FIFO_inst_n_1,
      \FIFO_reg[0][1][15]_3\(0) => SR_FIFO_inst_n_11,
      \FIFO_reg[0][1][15]_4\(15) => \InDec_FIFOMux_reg_n_0_[1][15]\,
      \FIFO_reg[0][1][15]_4\(14) => \InDec_FIFOMux_reg_n_0_[1][14]\,
      \FIFO_reg[0][1][15]_4\(13) => \InDec_FIFOMux_reg_n_0_[1][13]\,
      \FIFO_reg[0][1][15]_4\(12) => \InDec_FIFOMux_reg_n_0_[1][12]\,
      \FIFO_reg[0][1][15]_4\(11) => \InDec_FIFOMux_reg_n_0_[1][11]\,
      \FIFO_reg[0][1][15]_4\(10) => \InDec_FIFOMux_reg_n_0_[1][10]\,
      \FIFO_reg[0][1][15]_4\(9) => \InDec_FIFOMux_reg_n_0_[1][9]\,
      \FIFO_reg[0][1][15]_4\(8) => \InDec_FIFOMux_reg_n_0_[1][8]\,
      \FIFO_reg[0][1][15]_4\(7) => \InDec_FIFOMux_reg_n_0_[1][7]\,
      \FIFO_reg[0][1][15]_4\(6) => \InDec_FIFOMux_reg_n_0_[1][6]\,
      \FIFO_reg[0][1][15]_4\(5) => \InDec_FIFOMux_reg_n_0_[1][5]\,
      \FIFO_reg[0][1][15]_4\(4) => \InDec_FIFOMux_reg_n_0_[1][4]\,
      \FIFO_reg[0][1][15]_4\(3) => \InDec_FIFOMux_reg_n_0_[1][3]\,
      \FIFO_reg[0][1][15]_4\(2) => \InDec_FIFOMux_reg_n_0_[1][2]\,
      \FIFO_reg[0][1][15]_4\(1) => \InDec_FIFOMux_reg_n_0_[1][1]\,
      \FIFO_reg[0][1][15]_4\(0) => \InDec_FIFOMux_reg_n_0_[1][0]\,
      Q(14) => \InDec_BU_reg_n_0_[0][14]\,
      Q(13) => \InDec_BU_reg_n_0_[0][13]\,
      Q(12) => \InDec_BU_reg_n_0_[0][12]\,
      Q(11) => \InDec_BU_reg_n_0_[0][11]\,
      Q(10) => \InDec_BU_reg_n_0_[0][10]\,
      Q(9) => \InDec_BU_reg_n_0_[0][9]\,
      Q(8) => \InDec_BU_reg_n_0_[0][8]\,
      Q(7) => \InDec_BU_reg_n_0_[0][7]\,
      Q(6) => \InDec_BU_reg_n_0_[0][6]\,
      Q(5) => \InDec_BU_reg_n_0_[0][5]\,
      Q(4) => \InDec_BU_reg_n_0_[0][4]\,
      Q(3) => \InDec_BU_reg_n_0_[0][3]\,
      Q(2) => \InDec_BU_reg_n_0_[0][2]\,
      Q(1) => \InDec_BU_reg_n_0_[0][1]\,
      Q(0) => \InDec_BU_reg_n_0_[0][0]\,
      S(3) => SR_FIFO_inst_n_2,
      S(2) => SR_FIFO_inst_n_3,
      S(1) => SR_FIFO_inst_n_4,
      S(0) => SR_FIFO_inst_n_5,
      \arg_inferred__0/i__carry__2_0\(0) => BU_inst_n_1,
      \arg_inferred__1/i__carry__2_0\(0) => BU_inst_n_2,
      \arg_inferred__2/i__carry__2_0\(0) => BU_inst_n_3,
      halfway_pp1 => halfway_pp1,
      reset => reset,
      reset_0(15 downto 0) => \BU_ROT[0]_59\(15 downto 0),
      reset_1(15 downto 0) => \FIFOMux_FIFO[0]_60\(15 downto 0),
      reset_2(15 downto 0) => \FIFOMux_FIFO[1]_61\(15 downto 0)
    );
\Data_in_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => \Data_in_ppF_reg_n_0_[0][0]\
    );
\Data_in_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(10),
      Q => \Data_in_ppF_reg_n_0_[0][10]\
    );
\Data_in_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(11),
      Q => \Data_in_ppF_reg_n_0_[0][11]\
    );
\Data_in_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(12),
      Q => \Data_in_ppF_reg_n_0_[0][12]\
    );
\Data_in_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(13),
      Q => \Data_in_ppF_reg_n_0_[0][13]\
    );
\Data_in_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(14),
      Q => \Data_in_ppF_reg_n_0_[0][14]\
    );
\Data_in_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(15),
      Q => \Data_in_ppF_reg_n_0_[0][15]\
    );
\Data_in_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => \Data_in_ppF_reg_n_0_[0][1]\
    );
\Data_in_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => \Data_in_ppF_reg_n_0_[0][2]\
    );
\Data_in_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => \Data_in_ppF_reg_n_0_[0][3]\
    );
\Data_in_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => \Data_in_ppF_reg_n_0_[0][4]\
    );
\Data_in_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => \Data_in_ppF_reg_n_0_[0][5]\
    );
\Data_in_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => \Data_in_ppF_reg_n_0_[0][6]\
    );
\Data_in_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => \Data_in_ppF_reg_n_0_[0][7]\
    );
\Data_in_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(8),
      Q => \Data_in_ppF_reg_n_0_[0][8]\
    );
\Data_in_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(9),
      Q => \Data_in_ppF_reg_n_0_[0][9]\
    );
\Data_in_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(0),
      Q => \Data_in_ppF_reg_n_0_[1][0]\
    );
\Data_in_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(10),
      Q => \Data_in_ppF_reg_n_0_[1][10]\
    );
\Data_in_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(11),
      Q => \Data_in_ppF_reg_n_0_[1][11]\
    );
\Data_in_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(12),
      Q => \Data_in_ppF_reg_n_0_[1][12]\
    );
\Data_in_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(13),
      Q => \Data_in_ppF_reg_n_0_[1][13]\
    );
\Data_in_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(14),
      Q => \Data_in_ppF_reg_n_0_[1][14]\
    );
\Data_in_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(15),
      Q => \Data_in_ppF_reg_n_0_[1][15]\
    );
\Data_in_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(1),
      Q => \Data_in_ppF_reg_n_0_[1][1]\
    );
\Data_in_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(2),
      Q => \Data_in_ppF_reg_n_0_[1][2]\
    );
\Data_in_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(3),
      Q => \Data_in_ppF_reg_n_0_[1][3]\
    );
\Data_in_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(4),
      Q => \Data_in_ppF_reg_n_0_[1][4]\
    );
\Data_in_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(5),
      Q => \Data_in_ppF_reg_n_0_[1][5]\
    );
\Data_in_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(6),
      Q => \Data_in_ppF_reg_n_0_[1][6]\
    );
\Data_in_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(7),
      Q => \Data_in_ppF_reg_n_0_[1][7]\
    );
\Data_in_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(8),
      Q => \Data_in_ppF_reg_n_0_[1][8]\
    );
\Data_in_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \Data_in_ppF_reg[1][15]_0\(9),
      Q => \Data_in_ppF_reg_n_0_[1][9]\
    );
\FIFODec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][0]\
    );
\FIFODec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][10]\
    );
\FIFODec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][11]\
    );
\FIFODec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][12]\
    );
\FIFODec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][13]\
    );
\FIFODec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][14]\
    );
\FIFODec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][15]\
    );
\FIFODec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][1]\
    );
\FIFODec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][2]\
    );
\FIFODec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][3]\
    );
\FIFODec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][4]\
    );
\FIFODec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][5]\
    );
\FIFODec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][6]\
    );
\FIFODec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][7]\
    );
\FIFODec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][8]\
    );
\FIFODec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[0][9]\
    );
\FIFODec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][0]\
    );
\FIFODec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][10]\
    );
\FIFODec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][11]\
    );
\FIFODec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][12]\
    );
\FIFODec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][13]\
    );
\FIFODec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][14]\
    );
\FIFODec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][15]\
    );
\FIFODec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][1]\
    );
\FIFODec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][2]\
    );
\FIFODec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][3]\
    );
\FIFODec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][4]\
    );
\FIFODec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][5]\
    );
\FIFODec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][6]\
    );
\FIFODec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][7]\
    );
\FIFODec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][8]\
    );
\FIFODec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_BU_reg_n_0_[1][9]\
    );
\FIFODec_OutMux_pp1_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][0]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(0)
    );
\FIFODec_OutMux_pp1_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][10]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(10)
    );
\FIFODec_OutMux_pp1_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][11]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(11)
    );
\FIFODec_OutMux_pp1_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][12]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(12)
    );
\FIFODec_OutMux_pp1_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][13]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(13)
    );
\FIFODec_OutMux_pp1_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][14]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(14)
    );
\FIFODec_OutMux_pp1_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][15]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(15)
    );
\FIFODec_OutMux_pp1_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][1]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(1)
    );
\FIFODec_OutMux_pp1_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][2]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(2)
    );
\FIFODec_OutMux_pp1_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][3]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(3)
    );
\FIFODec_OutMux_pp1_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][4]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(4)
    );
\FIFODec_OutMux_pp1_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][5]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(5)
    );
\FIFODec_OutMux_pp1_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][6]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(6)
    );
\FIFODec_OutMux_pp1_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][7]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(7)
    );
\FIFODec_OutMux_pp1_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][8]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(8)
    );
\FIFODec_OutMux_pp1_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[0][9]\,
      Q => \FIFODec_OutMux_pp1_reg[0]_54\(9)
    );
\FIFODec_OutMux_pp1_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][0]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(0)
    );
\FIFODec_OutMux_pp1_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][10]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(10)
    );
\FIFODec_OutMux_pp1_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][11]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(11)
    );
\FIFODec_OutMux_pp1_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][12]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(12)
    );
\FIFODec_OutMux_pp1_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][13]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(13)
    );
\FIFODec_OutMux_pp1_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][14]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(14)
    );
\FIFODec_OutMux_pp1_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][15]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(15)
    );
\FIFODec_OutMux_pp1_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][1]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(1)
    );
\FIFODec_OutMux_pp1_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][2]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(2)
    );
\FIFODec_OutMux_pp1_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][3]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(3)
    );
\FIFODec_OutMux_pp1_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][4]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(4)
    );
\FIFODec_OutMux_pp1_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][5]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(5)
    );
\FIFODec_OutMux_pp1_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][6]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(6)
    );
\FIFODec_OutMux_pp1_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][7]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(7)
    );
\FIFODec_OutMux_pp1_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][8]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(8)
    );
\FIFODec_OutMux_pp1_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_reg_n_0_[1][9]\,
      Q => \FIFODec_OutMux_pp1_reg[1]_56\(9)
    );
\FIFODec_OutMux_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(0),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(0)
    );
\FIFODec_OutMux_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(10),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(10)
    );
\FIFODec_OutMux_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(11),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(11)
    );
\FIFODec_OutMux_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(12),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(12)
    );
\FIFODec_OutMux_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(13),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(13)
    );
\FIFODec_OutMux_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(14),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(14)
    );
\FIFODec_OutMux_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(15),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(15)
    );
\FIFODec_OutMux_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(1),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(1)
    );
\FIFODec_OutMux_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(2),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(2)
    );
\FIFODec_OutMux_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(3),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(3)
    );
\FIFODec_OutMux_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(4),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(4)
    );
\FIFODec_OutMux_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(5),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(5)
    );
\FIFODec_OutMux_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(6),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(6)
    );
\FIFODec_OutMux_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(7),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(7)
    );
\FIFODec_OutMux_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(8),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(8)
    );
\FIFODec_OutMux_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[0]_54\(9),
      Q => \FIFODec_OutMux_ppF_reg[0]_55\(9)
    );
\FIFODec_OutMux_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(0),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(0)
    );
\FIFODec_OutMux_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(10),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(10)
    );
\FIFODec_OutMux_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(11),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(11)
    );
\FIFODec_OutMux_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(12),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(12)
    );
\FIFODec_OutMux_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(13),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(13)
    );
\FIFODec_OutMux_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(14),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(14)
    );
\FIFODec_OutMux_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(15),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(15)
    );
\FIFODec_OutMux_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(1),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(1)
    );
\FIFODec_OutMux_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(2),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(2)
    );
\FIFODec_OutMux_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(3),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(3)
    );
\FIFODec_OutMux_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(4),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(4)
    );
\FIFODec_OutMux_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(5),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(5)
    );
\FIFODec_OutMux_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(6),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(6)
    );
\FIFODec_OutMux_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(7),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(7)
    );
\FIFODec_OutMux_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(8),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(8)
    );
\FIFODec_OutMux_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FIFODec_OutMux_pp1_reg[1]_56\(9),
      Q => \FIFODec_OutMux_ppF_reg[1]_57\(9)
    );
\FIFODec_OutMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][0]\
    );
\FIFODec_OutMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][10]\
    );
\FIFODec_OutMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][11]\
    );
\FIFODec_OutMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][12]\
    );
\FIFODec_OutMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][13]\
    );
\FIFODec_OutMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][14]\
    );
\FIFODec_OutMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][15]\
    );
\FIFODec_OutMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][1]\
    );
\FIFODec_OutMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][2]\
    );
\FIFODec_OutMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][3]\
    );
\FIFODec_OutMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][4]\
    );
\FIFODec_OutMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][5]\
    );
\FIFODec_OutMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][6]\
    );
\FIFODec_OutMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][7]\
    );
\FIFODec_OutMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][8]\
    );
\FIFODec_OutMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_RE(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[0][9]\
    );
\FIFODec_OutMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(0),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][0]\
    );
\FIFODec_OutMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(10),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][10]\
    );
\FIFODec_OutMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(11),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][11]\
    );
\FIFODec_OutMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(12),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][12]\
    );
\FIFODec_OutMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(13),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][13]\
    );
\FIFODec_OutMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(14),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][14]\
    );
\FIFODec_OutMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(15),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][15]\
    );
\FIFODec_OutMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(1),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][1]\
    );
\FIFODec_OutMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(2),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][2]\
    );
\FIFODec_OutMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(3),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][3]\
    );
\FIFODec_OutMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(4),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][4]\
    );
\FIFODec_OutMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(5),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][5]\
    );
\FIFODec_OutMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(6),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][6]\
    );
\FIFODec_OutMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(7),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][7]\
    );
\FIFODec_OutMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(8),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][8]\
    );
\FIFODec_OutMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => dout_IM(9),
      G => halfway_pp1,
      GE => '1',
      Q => \FIFODec_OutMux_reg_n_0_[1][9]\
    );
\InDec_BU_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][0]\
    );
\InDec_BU_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][10]\
    );
\InDec_BU_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][11]\
    );
\InDec_BU_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][12]\
    );
\InDec_BU_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][13]\
    );
\InDec_BU_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][14]\
    );
\InDec_BU_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][15]\
    );
\InDec_BU_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][1]\
    );
\InDec_BU_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][2]\
    );
\InDec_BU_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][3]\
    );
\InDec_BU_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][4]\
    );
\InDec_BU_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][5]\
    );
\InDec_BU_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][6]\
    );
\InDec_BU_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][7]\
    );
\InDec_BU_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][8]\
    );
\InDec_BU_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[0][9]\
    );
\InDec_BU_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][0]\
    );
\InDec_BU_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][10]\
    );
\InDec_BU_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][11]\
    );
\InDec_BU_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][12]\
    );
\InDec_BU_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][13]\
    );
\InDec_BU_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][14]\
    );
\InDec_BU_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][15]\
    );
\InDec_BU_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][1]\
    );
\InDec_BU_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][2]\
    );
\InDec_BU_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][3]\
    );
\InDec_BU_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][4]\
    );
\InDec_BU_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][5]\
    );
\InDec_BU_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][6]\
    );
\InDec_BU_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][7]\
    );
\InDec_BU_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][8]\
    );
\InDec_BU_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_BU_reg_n_0_[1][9]\
    );
\InDec_FIFOMux_reg[0][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][0]\
    );
\InDec_FIFOMux_reg[0][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][10]\
    );
\InDec_FIFOMux_reg[0][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][11]\
    );
\InDec_FIFOMux_reg[0][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][12]\
    );
\InDec_FIFOMux_reg[0][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][13]\
    );
\InDec_FIFOMux_reg[0][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][14]\
    );
\InDec_FIFOMux_reg[0][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][15]\
    );
\InDec_FIFOMux_reg[0][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][1]\
    );
\InDec_FIFOMux_reg[0][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][2]\
    );
\InDec_FIFOMux_reg[0][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][3]\
    );
\InDec_FIFOMux_reg[0][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][4]\
    );
\InDec_FIFOMux_reg[0][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][5]\
    );
\InDec_FIFOMux_reg[0][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][6]\
    );
\InDec_FIFOMux_reg[0][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][7]\
    );
\InDec_FIFOMux_reg[0][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][8]\
    );
\InDec_FIFOMux_reg[0][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[0][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[0][9]\
    );
\InDec_FIFOMux_reg[1][0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][0]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][0]\
    );
\InDec_FIFOMux_reg[1][10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][10]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][10]\
    );
\InDec_FIFOMux_reg[1][11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][11]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][11]\
    );
\InDec_FIFOMux_reg[1][12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][12]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][12]\
    );
\InDec_FIFOMux_reg[1][13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][13]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][13]\
    );
\InDec_FIFOMux_reg[1][14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][14]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][14]\
    );
\InDec_FIFOMux_reg[1][15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][15]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][15]\
    );
\InDec_FIFOMux_reg[1][1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][1]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][1]\
    );
\InDec_FIFOMux_reg[1][2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][2]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][2]\
    );
\InDec_FIFOMux_reg[1][3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][3]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][3]\
    );
\InDec_FIFOMux_reg[1][4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][4]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][4]\
    );
\InDec_FIFOMux_reg[1][5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][5]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][5]\
    );
\InDec_FIFOMux_reg[1][6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][6]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][6]\
    );
\InDec_FIFOMux_reg[1][7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][7]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][7]\
    );
\InDec_FIFOMux_reg[1][8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][8]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][8]\
    );
\InDec_FIFOMux_reg[1][9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Data_in_ppF_reg_n_0_[1][9]\,
      G => halfway_pp1,
      GE => '1',
      Q => \InDec_FIFOMux_reg_n_0_[1][9]\
    );
Rotator_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator
     port map (
      B(0) => data_counter_ppF,
      D(15) => Rotator_inst_n_0,
      D(14) => Rotator_inst_n_1,
      D(13) => Rotator_inst_n_2,
      D(12) => Rotator_inst_n_3,
      D(11) => Rotator_inst_n_4,
      D(10) => Rotator_inst_n_5,
      D(9) => Rotator_inst_n_6,
      D(8) => Rotator_inst_n_7,
      D(7) => Rotator_inst_n_8,
      D(6) => Rotator_inst_n_9,
      D(5) => Rotator_inst_n_10,
      D(4) => Rotator_inst_n_11,
      D(3) => Rotator_inst_n_12,
      D(2) => Rotator_inst_n_13,
      D(1) => Rotator_inst_n_14,
      D(0) => Rotator_inst_n_15,
      \Im_Re_reg[9]_0\(15) => Rotator_inst_n_16,
      \Im_Re_reg[9]_0\(14) => Rotator_inst_n_17,
      \Im_Re_reg[9]_0\(13) => Rotator_inst_n_18,
      \Im_Re_reg[9]_0\(12) => Rotator_inst_n_19,
      \Im_Re_reg[9]_0\(11) => Rotator_inst_n_20,
      \Im_Re_reg[9]_0\(10) => Rotator_inst_n_21,
      \Im_Re_reg[9]_0\(9) => Rotator_inst_n_22,
      \Im_Re_reg[9]_0\(8) => Rotator_inst_n_23,
      \Im_Re_reg[9]_0\(7) => Rotator_inst_n_24,
      \Im_Re_reg[9]_0\(6) => Rotator_inst_n_25,
      \Im_Re_reg[9]_0\(5) => Rotator_inst_n_26,
      \Im_Re_reg[9]_0\(4) => Rotator_inst_n_27,
      \Im_Re_reg[9]_0\(3) => Rotator_inst_n_28,
      \Im_Re_reg[9]_0\(2) => Rotator_inst_n_29,
      \Im_Re_reg[9]_0\(1) => Rotator_inst_n_30,
      \Im_Re_reg[9]_0\(0) => Rotator_inst_n_31,
      Q(15 downto 0) => \BU_ROT_ppF_reg[0]_53\(15 downto 0),
      \arg__0_0\(15 downto 0) => \BU_ROT_ppF_reg[1]_52\(15 downto 0),
      clk => clk,
      \data_out_ppF_reg[0][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[0]_55\(15 downto 0),
      \data_out_ppF_reg[1][15]\(15 downto 0) => \FIFODec_OutMux_ppF_reg[1]_57\(15 downto 0),
      halfway_ppF => halfway_ppF,
      reset => reset
    );
SR_FIFO_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized7\
     port map (
      CO(0) => BU_inst_n_0,
      D(15 downto 0) => \FIFOMux_FIFO[0]_60\(15 downto 0),
      DI(0) => SR_FIFO_inst_n_12,
      \Data_in_ppF_reg[1][15]\(0) => SR_FIFO_inst_n_13,
      \FIFO_reg[0][0][15]_0\(15 downto 0) => dout_RE(15 downto 0),
      \FIFO_reg[0][1][15]_0\(3) => SR_FIFO_inst_n_6,
      \FIFO_reg[0][1][15]_0\(2) => SR_FIFO_inst_n_7,
      \FIFO_reg[0][1][15]_0\(1) => SR_FIFO_inst_n_8,
      \FIFO_reg[0][1][15]_0\(0) => SR_FIFO_inst_n_9,
      \FIFO_reg[0][1][15]_1\(15 downto 0) => dout_IM(15 downto 0),
      \FIFO_reg[0][1][15]_2\(15 downto 0) => \FIFOMux_FIFO[1]_61\(15 downto 0),
      Q(3) => \FIFODec_BU_reg_n_0_[0][15]\,
      Q(2) => \FIFODec_BU_reg_n_0_[0][14]\,
      Q(1) => \FIFODec_BU_reg_n_0_[0][13]\,
      Q(0) => \FIFODec_BU_reg_n_0_[0][12]\,
      S(3) => SR_FIFO_inst_n_2,
      S(2) => SR_FIFO_inst_n_3,
      S(1) => SR_FIFO_inst_n_4,
      S(0) => SR_FIFO_inst_n_5,
      \arg_carry__2\(3) => \InDec_BU_reg_n_0_[0][15]\,
      \arg_carry__2\(2) => \InDec_BU_reg_n_0_[0][14]\,
      \arg_carry__2\(1) => \InDec_BU_reg_n_0_[0][13]\,
      \arg_carry__2\(0) => \InDec_BU_reg_n_0_[0][12]\,
      \arg_inferred__0/i__carry__2\(3) => \FIFODec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2\(2) => \FIFODec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2\(1) => \FIFODec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2\(0) => \FIFODec_BU_reg_n_0_[1][12]\,
      \arg_inferred__0/i__carry__2_0\(3) => \InDec_BU_reg_n_0_[1][15]\,
      \arg_inferred__0/i__carry__2_0\(2) => \InDec_BU_reg_n_0_[1][14]\,
      \arg_inferred__0/i__carry__2_0\(1) => \InDec_BU_reg_n_0_[1][13]\,
      \arg_inferred__0/i__carry__2_0\(0) => \InDec_BU_reg_n_0_[1][12]\,
      clk => clk,
      \ltOp_inferred__2/i__carry\(0) => BU_inst_n_1,
      reset => reset,
      reset_0(0) => SR_FIFO_inst_n_0,
      reset_1(0) => SR_FIFO_inst_n_1,
      reset_2(0) => SR_FIFO_inst_n_10,
      reset_3(0) => SR_FIFO_inst_n_11
    );
\data_counter[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => state,
      I1 => go_data_counter,
      I2 => \data_counter_reg_n_0_[0]\,
      O => \data_counter[0]_i_1__3_n_0\
    );
\data_counter_pp1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter_reg_n_0_[0]\,
      Q => data_counter_pp1
    );
\data_counter_ppF_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => data_counter_pp1,
      Q => data_counter_ppF
    );
\data_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \data_counter[0]_i_1__3_n_0\,
      Q => \data_counter_reg_n_0_[0]\
    );
\data_out_ppF_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_15,
      Q => Re_Data_out(0)
    );
\data_out_ppF_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_5,
      Q => Re_Data_out(10)
    );
\data_out_ppF_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_4,
      Q => Re_Data_out(11)
    );
\data_out_ppF_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_3,
      Q => Re_Data_out(12)
    );
\data_out_ppF_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_2,
      Q => Re_Data_out(13)
    );
\data_out_ppF_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_1,
      Q => Re_Data_out(14)
    );
\data_out_ppF_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_0,
      Q => Re_Data_out(15)
    );
\data_out_ppF_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_14,
      Q => Re_Data_out(1)
    );
\data_out_ppF_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_13,
      Q => Re_Data_out(2)
    );
\data_out_ppF_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_12,
      Q => Re_Data_out(3)
    );
\data_out_ppF_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_11,
      Q => Re_Data_out(4)
    );
\data_out_ppF_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_10,
      Q => Re_Data_out(5)
    );
\data_out_ppF_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_9,
      Q => Re_Data_out(6)
    );
\data_out_ppF_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_8,
      Q => Re_Data_out(7)
    );
\data_out_ppF_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_7,
      Q => Re_Data_out(8)
    );
\data_out_ppF_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_6,
      Q => Re_Data_out(9)
    );
\data_out_ppF_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_31,
      Q => Im_Data_out(0)
    );
\data_out_ppF_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_21,
      Q => Im_Data_out(10)
    );
\data_out_ppF_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_20,
      Q => Im_Data_out(11)
    );
\data_out_ppF_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_19,
      Q => Im_Data_out(12)
    );
\data_out_ppF_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_18,
      Q => Im_Data_out(13)
    );
\data_out_ppF_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_17,
      Q => Im_Data_out(14)
    );
\data_out_ppF_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_16,
      Q => Im_Data_out(15)
    );
\data_out_ppF_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_30,
      Q => Im_Data_out(1)
    );
\data_out_ppF_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_29,
      Q => Im_Data_out(2)
    );
\data_out_ppF_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_28,
      Q => Im_Data_out(3)
    );
\data_out_ppF_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_27,
      Q => Im_Data_out(4)
    );
\data_out_ppF_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_26,
      Q => Im_Data_out(5)
    );
\data_out_ppF_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_25,
      Q => Im_Data_out(6)
    );
\data_out_ppF_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_24,
      Q => Im_Data_out(7)
    );
\data_out_ppF_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_23,
      Q => Im_Data_out(8)
    );
\data_out_ppF_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => Rotator_inst_n_22,
      Q => Im_Data_out(9)
    );
\gtOp_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_3,
      I1 => reset,
      O => \gtOp_carry_i_2__3_n_0\
    );
halfway_pp1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway,
      Q => halfway_pp1
    );
halfway_pp2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp1,
      Q => halfway_pp2
    );
halfway_ppF_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => halfway_pp2,
      Q => halfway_ppF
    );
halfway_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \halfway_reg_i_1__3_n_0\,
      D => \data_counter_reg_n_0_[0]\,
      G => \data_counter_reg_n_0_[0]\,
      GE => '1',
      Q => halfway
    );
\halfway_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => \data_counter_reg_n_0_[0]\,
      O => \halfway_reg_i_1__3_n_0\
    );
\i__carry__2_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][15]\,
      I1 => \FIFODec_BU_reg_n_0_[0][15]\,
      O => \i__carry__2_i_1__25_n_0\
    );
\i__carry__2_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][15]\,
      I1 => \FIFODec_BU_reg_n_0_[1][15]\,
      O => \i__carry__2_i_1__26_n_0\
    );
\i__carry__2_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][14]\,
      I1 => \FIFODec_BU_reg_n_0_[0][14]\,
      O => \i__carry__2_i_2__25_n_0\
    );
\i__carry__2_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][14]\,
      I1 => \FIFODec_BU_reg_n_0_[1][14]\,
      O => \i__carry__2_i_2__26_n_0\
    );
\i__carry__2_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][13]\,
      I1 => \FIFODec_BU_reg_n_0_[0][13]\,
      O => \i__carry__2_i_3__24_n_0\
    );
\i__carry__2_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][13]\,
      I1 => \FIFODec_BU_reg_n_0_[1][13]\,
      O => \i__carry__2_i_3__25_n_0\
    );
\i__carry__2_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[0][12]\,
      I1 => \FIFODec_BU_reg_n_0_[0][12]\,
      O => \i__carry__2_i_4__11_n_0\
    );
\i__carry__2_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \InDec_BU_reg_n_0_[1][12]\,
      I1 => \FIFODec_BU_reg_n_0_[1][12]\,
      O => \i__carry__2_i_4__12_n_0\
    );
\i__carry_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BU_inst_n_2,
      I1 => reset,
      O => \i__carry_i_2__23_n_0\
    );
\i__carry_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_2,
      O => \i__carry_i_2__53_n_0\
    );
\ltOp_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => BU_inst_n_3,
      O => \ltOp_carry_i_2__3_n_0\
    );
\state_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => sync_counter(2),
      I1 => sync_counter(3),
      I2 => sync_counter(1),
      I3 => sync_counter(0),
      I4 => state,
      I5 => go_data_counter,
      O => \state_i_1__2_n_0\
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \state_i_1__2_n_0\,
      Q => state
    );
\sync_counter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_data_counter,
      I1 => sync_counter(0),
      O => \sync_counter[0]_i_1__2_n_0\
    );
\sync_counter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => go_data_counter,
      I1 => sync_counter(0),
      I2 => sync_counter(1),
      O => \sync_counter[1]_i_1__2_n_0\
    );
\sync_counter[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => go_data_counter,
      I1 => sync_counter(0),
      I2 => sync_counter(1),
      I3 => sync_counter(2),
      O => \sync_counter[2]_i_1__1_n_0\
    );
\sync_counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => go_data_counter,
      I1 => state,
      O => \sync_counter[3]_i_1_n_0\
    );
\sync_counter[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => go_data_counter,
      I1 => sync_counter(1),
      I2 => sync_counter(0),
      I3 => sync_counter(2),
      I4 => sync_counter(3),
      O => \sync_counter[3]_i_2__0_n_0\
    );
\sync_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sync_counter[3]_i_1_n_0\,
      CLR => reset,
      D => \sync_counter[0]_i_1__2_n_0\,
      Q => sync_counter(0)
    );
\sync_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sync_counter[3]_i_1_n_0\,
      CLR => reset,
      D => \sync_counter[1]_i_1__2_n_0\,
      Q => sync_counter(1)
    );
\sync_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sync_counter[3]_i_1_n_0\,
      CLR => reset,
      D => \sync_counter[2]_i_1__1_n_0\,
      Q => sync_counter(2)
    );
\sync_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sync_counter[3]_i_1_n_0\,
      CLR => reset,
      D => \sync_counter[3]_i_2__0_n_0\,
      Q => sync_counter(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top is
  port (
    Re_Data_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Im_Data_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    go_data_counter : in STD_LOGIC;
    Re_Data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Im_Data_in : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top is
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_1\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_10\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_11\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_12\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_13\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_14\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_15\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_16\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_17\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_18\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_19\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_2\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_20\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_21\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_22\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_23\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_24\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_25\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_26\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_27\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_28\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_29\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_3\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_30\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_31\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_4\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_5\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_6\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_7\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_8\ : STD_LOGIC;
  signal \SDF_stage_wrap[1].SDF_stage_inst_n_9\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_1\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_10\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_11\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_12\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_13\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_14\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_15\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_16\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_17\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_18\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_19\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_2\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_20\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_21\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_22\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_23\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_24\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_25\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_26\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_27\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_28\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_29\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_3\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_30\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_31\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_4\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_5\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_6\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_7\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_8\ : STD_LOGIC;
  signal \SDF_stage_wrap[2].SDF_stage_inst_n_9\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_1\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_10\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_11\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_12\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_13\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_14\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_15\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_16\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_17\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_18\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_19\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_2\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_20\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_21\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_22\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_23\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_24\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_25\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_26\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_27\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_28\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_29\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_3\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_30\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_31\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_4\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_5\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_6\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_7\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_8\ : STD_LOGIC;
  signal \SDF_stage_wrap[3].SDF_stage_inst_n_9\ : STD_LOGIC;
  signal SDF_stage_wrap_c_0_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_10_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_11_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_12_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_13_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_1_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_2_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_3_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_4_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_5_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_6_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_7_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_8_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_9_n_0 : STD_LOGIC;
  signal SDF_stage_wrap_c_n_0 : STD_LOGIC;
  signal \SDF_stage_wrap_gate__0_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__10_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__11_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__12_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__13_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__14_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__15_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__16_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__17_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__18_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__19_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__1_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__20_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__21_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__22_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__23_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__24_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__25_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__26_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__27_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__28_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__29_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__2_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__30_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__31_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__32_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__33_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__34_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__35_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__36_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__37_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__38_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__39_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__3_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__40_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__41_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__42_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__43_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__44_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__45_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__46_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__47_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__48_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__49_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__4_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__50_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__51_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__52_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__53_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__54_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__55_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__56_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__57_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__58_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__59_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__5_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__60_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__61_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__62_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__63_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__64_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__65_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__66_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__67_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__68_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__69_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__6_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__70_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__71_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__72_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__73_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__74_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__75_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__76_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__77_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__78_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__79_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__7_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__80_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__81_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__82_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__83_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__84_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__85_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__86_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__87_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__88_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__89_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__8_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__90_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__91_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__92_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__93_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__94_n_0\ : STD_LOGIC;
  signal \SDF_stage_wrap_gate__9_n_0\ : STD_LOGIC;
  signal SDF_stage_wrap_gate_n_0 : STD_LOGIC;
  signal \stage_output[0][0]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stage_output[0][1]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stage_output[1][0]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stage_output[1][1]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stage_output[2][0]_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stage_output[2][1]_33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stage_output[3][0]_42\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stage_output[3][1]_45\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of SDF_stage_wrap_gate : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__10\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__11\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__12\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__13\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__14\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__15\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__16\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__17\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__18\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__19\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__20\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__21\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__22\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__23\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__24\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__25\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__26\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__27\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__28\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__29\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__30\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__31\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__32\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__33\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__34\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__35\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__36\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__37\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__38\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__39\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__40\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__41\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__42\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__43\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__44\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__45\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__46\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__47\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__48\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__49\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__5\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__50\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__51\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__52\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__53\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__54\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__55\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__56\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__57\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__58\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__59\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__6\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__60\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__61\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__62\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__63\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__64\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__65\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__66\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__67\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__68\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__69\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__7\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__70\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__71\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__72\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__73\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__74\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__75\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__76\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__77\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__78\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__79\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__8\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__80\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__81\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__82\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__83\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__84\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__85\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__86\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__87\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__88\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__89\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__90\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__91\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__92\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__93\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \SDF_stage_wrap_gate__94\ : label is "soft_lutpair174";
begin
\SDF_stage_wrap[1].SDF_stage_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage
     port map (
      \FIFO_reg[14][0][0]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_15\,
      \FIFO_reg[14][0][10]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_5\,
      \FIFO_reg[14][0][11]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_4\,
      \FIFO_reg[14][0][12]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_3\,
      \FIFO_reg[14][0][13]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_2\,
      \FIFO_reg[14][0][14]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_1\,
      \FIFO_reg[14][0][15]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_0\,
      \FIFO_reg[14][0][1]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_14\,
      \FIFO_reg[14][0][2]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_13\,
      \FIFO_reg[14][0][3]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_12\,
      \FIFO_reg[14][0][4]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_11\,
      \FIFO_reg[14][0][5]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_10\,
      \FIFO_reg[14][0][6]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_9\,
      \FIFO_reg[14][0][7]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_8\,
      \FIFO_reg[14][0][8]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_7\,
      \FIFO_reg[14][0][9]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_6\,
      \FIFO_reg[14][1][0]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_31\,
      \FIFO_reg[14][1][10]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_21\,
      \FIFO_reg[14][1][11]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_20\,
      \FIFO_reg[14][1][12]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_19\,
      \FIFO_reg[14][1][13]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_18\,
      \FIFO_reg[14][1][14]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_17\,
      \FIFO_reg[14][1][15]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_16\,
      \FIFO_reg[14][1][1]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_30\,
      \FIFO_reg[14][1][2]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_29\,
      \FIFO_reg[14][1][3]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_28\,
      \FIFO_reg[14][1][4]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_27\,
      \FIFO_reg[14][1][5]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_26\,
      \FIFO_reg[14][1][6]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_25\,
      \FIFO_reg[14][1][7]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_24\,
      \FIFO_reg[14][1][8]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_23\,
      \FIFO_reg[14][1][9]_U0_SDF_stage_wrap_c_13\ => \SDF_stage_wrap[1].SDF_stage_inst_n_22\,
      \FIFO_reg[15][0][0]\ => \SDF_stage_wrap_gate__14_n_0\,
      \FIFO_reg[15][0][10]\ => \SDF_stage_wrap_gate__4_n_0\,
      \FIFO_reg[15][0][11]\ => \SDF_stage_wrap_gate__3_n_0\,
      \FIFO_reg[15][0][12]\ => \SDF_stage_wrap_gate__2_n_0\,
      \FIFO_reg[15][0][13]\ => \SDF_stage_wrap_gate__1_n_0\,
      \FIFO_reg[15][0][14]\ => \SDF_stage_wrap_gate__0_n_0\,
      \FIFO_reg[15][0][15]\ => SDF_stage_wrap_gate_n_0,
      \FIFO_reg[15][0][1]\ => \SDF_stage_wrap_gate__13_n_0\,
      \FIFO_reg[15][0][2]\ => \SDF_stage_wrap_gate__12_n_0\,
      \FIFO_reg[15][0][3]\ => \SDF_stage_wrap_gate__11_n_0\,
      \FIFO_reg[15][0][4]\ => \SDF_stage_wrap_gate__10_n_0\,
      \FIFO_reg[15][0][5]\ => \SDF_stage_wrap_gate__9_n_0\,
      \FIFO_reg[15][0][6]\ => \SDF_stage_wrap_gate__8_n_0\,
      \FIFO_reg[15][0][7]\ => \SDF_stage_wrap_gate__7_n_0\,
      \FIFO_reg[15][0][8]\ => \SDF_stage_wrap_gate__6_n_0\,
      \FIFO_reg[15][0][9]\ => \SDF_stage_wrap_gate__5_n_0\,
      \FIFO_reg[15][1][0]\ => \SDF_stage_wrap_gate__30_n_0\,
      \FIFO_reg[15][1][10]\ => \SDF_stage_wrap_gate__20_n_0\,
      \FIFO_reg[15][1][11]\ => \SDF_stage_wrap_gate__19_n_0\,
      \FIFO_reg[15][1][12]\ => \SDF_stage_wrap_gate__18_n_0\,
      \FIFO_reg[15][1][13]\ => \SDF_stage_wrap_gate__17_n_0\,
      \FIFO_reg[15][1][14]\ => \SDF_stage_wrap_gate__16_n_0\,
      \FIFO_reg[15][1][15]\ => \SDF_stage_wrap_gate__15_n_0\,
      \FIFO_reg[15][1][1]\ => \SDF_stage_wrap_gate__29_n_0\,
      \FIFO_reg[15][1][2]\ => \SDF_stage_wrap_gate__28_n_0\,
      \FIFO_reg[15][1][3]\ => \SDF_stage_wrap_gate__27_n_0\,
      \FIFO_reg[15][1][4]\ => \SDF_stage_wrap_gate__26_n_0\,
      \FIFO_reg[15][1][5]\ => \SDF_stage_wrap_gate__25_n_0\,
      \FIFO_reg[15][1][6]\ => \SDF_stage_wrap_gate__24_n_0\,
      \FIFO_reg[15][1][7]\ => \SDF_stage_wrap_gate__23_n_0\,
      \FIFO_reg[15][1][8]\ => \SDF_stage_wrap_gate__22_n_0\,
      \FIFO_reg[15][1][9]\ => \SDF_stage_wrap_gate__21_n_0\,
      Im_Data_in(15 downto 0) => Im_Data_in(15 downto 0),
      Q(15 downto 0) => \stage_output[0][0]_4\(15 downto 0),
      Re_Data_in(15 downto 0) => Re_Data_in(15 downto 0),
      clk => clk,
      \data_out_ppF_reg[1][15]_0\(15 downto 0) => \stage_output[0][1]_7\(15 downto 0),
      go_data_counter => go_data_counter,
      reset => reset
    );
\SDF_stage_wrap[2].SDF_stage_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1\
     port map (
      D(15 downto 0) => \stage_output[0][0]_4\(15 downto 0),
      \Data_in_ppF_reg[1][15]_0\(15 downto 0) => \stage_output[0][1]_7\(15 downto 0),
      \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_15\,
      \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_5\,
      \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_4\,
      \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_3\,
      \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_2\,
      \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_1\,
      \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_0\,
      \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_14\,
      \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_13\,
      \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_12\,
      \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_11\,
      \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_10\,
      \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_9\,
      \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_8\,
      \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_7\,
      \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_6\,
      \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_31\,
      \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_21\,
      \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_20\,
      \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_19\,
      \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_18\,
      \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_17\,
      \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_16\,
      \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_30\,
      \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_29\,
      \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_28\,
      \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_27\,
      \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_26\,
      \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_25\,
      \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_24\,
      \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_23\,
      \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5\ => \SDF_stage_wrap[2].SDF_stage_inst_n_22\,
      \FIFO_reg[7][0][0]\ => \SDF_stage_wrap_gate__46_n_0\,
      \FIFO_reg[7][0][10]\ => \SDF_stage_wrap_gate__36_n_0\,
      \FIFO_reg[7][0][11]\ => \SDF_stage_wrap_gate__35_n_0\,
      \FIFO_reg[7][0][12]\ => \SDF_stage_wrap_gate__34_n_0\,
      \FIFO_reg[7][0][13]\ => \SDF_stage_wrap_gate__33_n_0\,
      \FIFO_reg[7][0][14]\ => \SDF_stage_wrap_gate__32_n_0\,
      \FIFO_reg[7][0][15]\ => \SDF_stage_wrap_gate__31_n_0\,
      \FIFO_reg[7][0][1]\ => \SDF_stage_wrap_gate__45_n_0\,
      \FIFO_reg[7][0][2]\ => \SDF_stage_wrap_gate__44_n_0\,
      \FIFO_reg[7][0][3]\ => \SDF_stage_wrap_gate__43_n_0\,
      \FIFO_reg[7][0][4]\ => \SDF_stage_wrap_gate__42_n_0\,
      \FIFO_reg[7][0][5]\ => \SDF_stage_wrap_gate__41_n_0\,
      \FIFO_reg[7][0][6]\ => \SDF_stage_wrap_gate__40_n_0\,
      \FIFO_reg[7][0][7]\ => \SDF_stage_wrap_gate__39_n_0\,
      \FIFO_reg[7][0][8]\ => \SDF_stage_wrap_gate__38_n_0\,
      \FIFO_reg[7][0][9]\ => \SDF_stage_wrap_gate__37_n_0\,
      \FIFO_reg[7][1][0]\ => \SDF_stage_wrap_gate__62_n_0\,
      \FIFO_reg[7][1][10]\ => \SDF_stage_wrap_gate__52_n_0\,
      \FIFO_reg[7][1][11]\ => \SDF_stage_wrap_gate__51_n_0\,
      \FIFO_reg[7][1][12]\ => \SDF_stage_wrap_gate__50_n_0\,
      \FIFO_reg[7][1][13]\ => \SDF_stage_wrap_gate__49_n_0\,
      \FIFO_reg[7][1][14]\ => \SDF_stage_wrap_gate__48_n_0\,
      \FIFO_reg[7][1][15]\ => \SDF_stage_wrap_gate__47_n_0\,
      \FIFO_reg[7][1][1]\ => \SDF_stage_wrap_gate__61_n_0\,
      \FIFO_reg[7][1][2]\ => \SDF_stage_wrap_gate__60_n_0\,
      \FIFO_reg[7][1][3]\ => \SDF_stage_wrap_gate__59_n_0\,
      \FIFO_reg[7][1][4]\ => \SDF_stage_wrap_gate__58_n_0\,
      \FIFO_reg[7][1][5]\ => \SDF_stage_wrap_gate__57_n_0\,
      \FIFO_reg[7][1][6]\ => \SDF_stage_wrap_gate__56_n_0\,
      \FIFO_reg[7][1][7]\ => \SDF_stage_wrap_gate__55_n_0\,
      \FIFO_reg[7][1][8]\ => \SDF_stage_wrap_gate__54_n_0\,
      \FIFO_reg[7][1][9]\ => \SDF_stage_wrap_gate__53_n_0\,
      Q(15 downto 0) => \stage_output[1][0]_16\(15 downto 0),
      clk => clk,
      \data_out_ppF_reg[1][15]_0\(15 downto 0) => \stage_output[1][1]_19\(15 downto 0),
      go_data_counter => go_data_counter,
      reset => reset
    );
\SDF_stage_wrap[3].SDF_stage_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3\
     port map (
      D(15 downto 0) => \stage_output[1][0]_16\(15 downto 0),
      \Data_in_ppF_reg[1][15]_0\(15 downto 0) => \stage_output[1][1]_19\(15 downto 0),
      \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_15\,
      \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_5\,
      \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_4\,
      \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_3\,
      \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_2\,
      \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_1\,
      \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_0\,
      \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_14\,
      \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_13\,
      \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_12\,
      \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_11\,
      \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_10\,
      \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_9\,
      \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_8\,
      \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_7\,
      \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_6\,
      \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_31\,
      \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_21\,
      \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_20\,
      \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_19\,
      \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_18\,
      \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_17\,
      \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_16\,
      \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_30\,
      \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_29\,
      \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_28\,
      \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_27\,
      \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_26\,
      \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_25\,
      \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_24\,
      \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_23\,
      \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1\ => \SDF_stage_wrap[3].SDF_stage_inst_n_22\,
      \FIFO_reg[3][0][0]\ => \SDF_stage_wrap_gate__78_n_0\,
      \FIFO_reg[3][0][10]\ => \SDF_stage_wrap_gate__68_n_0\,
      \FIFO_reg[3][0][11]\ => \SDF_stage_wrap_gate__67_n_0\,
      \FIFO_reg[3][0][12]\ => \SDF_stage_wrap_gate__66_n_0\,
      \FIFO_reg[3][0][13]\ => \SDF_stage_wrap_gate__65_n_0\,
      \FIFO_reg[3][0][14]\ => \SDF_stage_wrap_gate__64_n_0\,
      \FIFO_reg[3][0][15]\ => \SDF_stage_wrap_gate__63_n_0\,
      \FIFO_reg[3][0][1]\ => \SDF_stage_wrap_gate__77_n_0\,
      \FIFO_reg[3][0][2]\ => \SDF_stage_wrap_gate__76_n_0\,
      \FIFO_reg[3][0][3]\ => \SDF_stage_wrap_gate__75_n_0\,
      \FIFO_reg[3][0][4]\ => \SDF_stage_wrap_gate__74_n_0\,
      \FIFO_reg[3][0][5]\ => \SDF_stage_wrap_gate__73_n_0\,
      \FIFO_reg[3][0][6]\ => \SDF_stage_wrap_gate__72_n_0\,
      \FIFO_reg[3][0][7]\ => \SDF_stage_wrap_gate__71_n_0\,
      \FIFO_reg[3][0][8]\ => \SDF_stage_wrap_gate__70_n_0\,
      \FIFO_reg[3][0][9]\ => \SDF_stage_wrap_gate__69_n_0\,
      \FIFO_reg[3][1][0]\ => \SDF_stage_wrap_gate__94_n_0\,
      \FIFO_reg[3][1][10]\ => \SDF_stage_wrap_gate__84_n_0\,
      \FIFO_reg[3][1][11]\ => \SDF_stage_wrap_gate__83_n_0\,
      \FIFO_reg[3][1][12]\ => \SDF_stage_wrap_gate__82_n_0\,
      \FIFO_reg[3][1][13]\ => \SDF_stage_wrap_gate__81_n_0\,
      \FIFO_reg[3][1][14]\ => \SDF_stage_wrap_gate__80_n_0\,
      \FIFO_reg[3][1][15]\ => \SDF_stage_wrap_gate__79_n_0\,
      \FIFO_reg[3][1][1]\ => \SDF_stage_wrap_gate__93_n_0\,
      \FIFO_reg[3][1][2]\ => \SDF_stage_wrap_gate__92_n_0\,
      \FIFO_reg[3][1][3]\ => \SDF_stage_wrap_gate__91_n_0\,
      \FIFO_reg[3][1][4]\ => \SDF_stage_wrap_gate__90_n_0\,
      \FIFO_reg[3][1][5]\ => \SDF_stage_wrap_gate__89_n_0\,
      \FIFO_reg[3][1][6]\ => \SDF_stage_wrap_gate__88_n_0\,
      \FIFO_reg[3][1][7]\ => \SDF_stage_wrap_gate__87_n_0\,
      \FIFO_reg[3][1][8]\ => \SDF_stage_wrap_gate__86_n_0\,
      \FIFO_reg[3][1][9]\ => \SDF_stage_wrap_gate__85_n_0\,
      Q(15 downto 0) => \stage_output[2][0]_30\(15 downto 0),
      clk => clk,
      \data_out_ppF_reg[1][15]_0\(15 downto 0) => \stage_output[2][1]_33\(15 downto 0),
      go_data_counter => go_data_counter,
      reset => reset
    );
\SDF_stage_wrap[4].SDF_stage_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5\
     port map (
      D(15 downto 0) => \stage_output[2][0]_30\(15 downto 0),
      \Data_in_ppF_reg[1][15]_0\(15 downto 0) => \stage_output[2][1]_33\(15 downto 0),
      Q(15 downto 0) => \stage_output[3][0]_42\(15 downto 0),
      clk => clk,
      \data_out_ppF_reg[1][15]_0\(15 downto 0) => \stage_output[3][1]_45\(15 downto 0),
      go_data_counter => go_data_counter,
      reset => reset
    );
\SDF_stage_wrap[5].SDF_stage_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized7\
     port map (
      D(15 downto 0) => \stage_output[3][0]_42\(15 downto 0),
      \Data_in_ppF_reg[1][15]_0\(15 downto 0) => \stage_output[3][1]_45\(15 downto 0),
      Im_Data_out(15 downto 0) => Im_Data_out(15 downto 0),
      Re_Data_out(15 downto 0) => Re_Data_out(15 downto 0),
      clk => clk,
      go_data_counter => go_data_counter,
      reset => reset
    );
SDF_stage_wrap_c: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => SDF_stage_wrap_c_n_0
    );
SDF_stage_wrap_c_0: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_n_0,
      Q => SDF_stage_wrap_c_0_n_0
    );
SDF_stage_wrap_c_1: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_0_n_0,
      Q => SDF_stage_wrap_c_1_n_0
    );
SDF_stage_wrap_c_10: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_9_n_0,
      Q => SDF_stage_wrap_c_10_n_0
    );
SDF_stage_wrap_c_11: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_10_n_0,
      Q => SDF_stage_wrap_c_11_n_0
    );
SDF_stage_wrap_c_12: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_11_n_0,
      Q => SDF_stage_wrap_c_12_n_0
    );
SDF_stage_wrap_c_13: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_12_n_0,
      Q => SDF_stage_wrap_c_13_n_0
    );
SDF_stage_wrap_c_2: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_1_n_0,
      Q => SDF_stage_wrap_c_2_n_0
    );
SDF_stage_wrap_c_3: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_2_n_0,
      Q => SDF_stage_wrap_c_3_n_0
    );
SDF_stage_wrap_c_4: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_3_n_0,
      Q => SDF_stage_wrap_c_4_n_0
    );
SDF_stage_wrap_c_5: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_4_n_0,
      Q => SDF_stage_wrap_c_5_n_0
    );
SDF_stage_wrap_c_6: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_5_n_0,
      Q => SDF_stage_wrap_c_6_n_0
    );
SDF_stage_wrap_c_7: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_6_n_0,
      Q => SDF_stage_wrap_c_7_n_0
    );
SDF_stage_wrap_c_8: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_7_n_0,
      Q => SDF_stage_wrap_c_8_n_0
    );
SDF_stage_wrap_c_9: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SDF_stage_wrap_c_8_n_0,
      Q => SDF_stage_wrap_c_9_n_0
    );
SDF_stage_wrap_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_0\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => SDF_stage_wrap_gate_n_0
    );
\SDF_stage_wrap_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_1\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__0_n_0\
    );
\SDF_stage_wrap_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_2\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__1_n_0\
    );
\SDF_stage_wrap_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_11\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__10_n_0\
    );
\SDF_stage_wrap_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_12\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__11_n_0\
    );
\SDF_stage_wrap_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_13\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__12_n_0\
    );
\SDF_stage_wrap_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_14\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__13_n_0\
    );
\SDF_stage_wrap_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_15\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__14_n_0\
    );
\SDF_stage_wrap_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_16\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__15_n_0\
    );
\SDF_stage_wrap_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_17\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__16_n_0\
    );
\SDF_stage_wrap_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_18\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__17_n_0\
    );
\SDF_stage_wrap_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_19\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__18_n_0\
    );
\SDF_stage_wrap_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_20\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__19_n_0\
    );
\SDF_stage_wrap_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_3\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__2_n_0\
    );
\SDF_stage_wrap_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_21\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__20_n_0\
    );
\SDF_stage_wrap_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_22\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__21_n_0\
    );
\SDF_stage_wrap_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_23\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__22_n_0\
    );
\SDF_stage_wrap_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_24\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__23_n_0\
    );
\SDF_stage_wrap_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_25\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__24_n_0\
    );
\SDF_stage_wrap_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_26\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__25_n_0\
    );
\SDF_stage_wrap_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_27\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__26_n_0\
    );
\SDF_stage_wrap_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_28\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__27_n_0\
    );
\SDF_stage_wrap_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_29\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__28_n_0\
    );
\SDF_stage_wrap_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_30\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__29_n_0\
    );
\SDF_stage_wrap_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_4\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__3_n_0\
    );
\SDF_stage_wrap_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_31\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__30_n_0\
    );
\SDF_stage_wrap_gate__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_0\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__31_n_0\
    );
\SDF_stage_wrap_gate__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_1\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__32_n_0\
    );
\SDF_stage_wrap_gate__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_2\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__33_n_0\
    );
\SDF_stage_wrap_gate__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_3\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__34_n_0\
    );
\SDF_stage_wrap_gate__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_4\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__35_n_0\
    );
\SDF_stage_wrap_gate__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_5\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__36_n_0\
    );
\SDF_stage_wrap_gate__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_6\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__37_n_0\
    );
\SDF_stage_wrap_gate__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_7\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__38_n_0\
    );
\SDF_stage_wrap_gate__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_8\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__39_n_0\
    );
\SDF_stage_wrap_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_5\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__4_n_0\
    );
\SDF_stage_wrap_gate__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_9\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__40_n_0\
    );
\SDF_stage_wrap_gate__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_10\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__41_n_0\
    );
\SDF_stage_wrap_gate__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_11\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__42_n_0\
    );
\SDF_stage_wrap_gate__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_12\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__43_n_0\
    );
\SDF_stage_wrap_gate__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_13\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__44_n_0\
    );
\SDF_stage_wrap_gate__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_14\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__45_n_0\
    );
\SDF_stage_wrap_gate__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_15\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__46_n_0\
    );
\SDF_stage_wrap_gate__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_16\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__47_n_0\
    );
\SDF_stage_wrap_gate__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_17\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__48_n_0\
    );
\SDF_stage_wrap_gate__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_18\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__49_n_0\
    );
\SDF_stage_wrap_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_6\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__5_n_0\
    );
\SDF_stage_wrap_gate__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_19\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__50_n_0\
    );
\SDF_stage_wrap_gate__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_20\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__51_n_0\
    );
\SDF_stage_wrap_gate__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_21\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__52_n_0\
    );
\SDF_stage_wrap_gate__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_22\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__53_n_0\
    );
\SDF_stage_wrap_gate__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_23\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__54_n_0\
    );
\SDF_stage_wrap_gate__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_24\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__55_n_0\
    );
\SDF_stage_wrap_gate__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_25\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__56_n_0\
    );
\SDF_stage_wrap_gate__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_26\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__57_n_0\
    );
\SDF_stage_wrap_gate__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_27\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__58_n_0\
    );
\SDF_stage_wrap_gate__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_28\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__59_n_0\
    );
\SDF_stage_wrap_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_7\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__6_n_0\
    );
\SDF_stage_wrap_gate__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_29\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__60_n_0\
    );
\SDF_stage_wrap_gate__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_30\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__61_n_0\
    );
\SDF_stage_wrap_gate__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[2].SDF_stage_inst_n_31\,
      I1 => SDF_stage_wrap_c_5_n_0,
      O => \SDF_stage_wrap_gate__62_n_0\
    );
\SDF_stage_wrap_gate__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_0\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__63_n_0\
    );
\SDF_stage_wrap_gate__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_1\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__64_n_0\
    );
\SDF_stage_wrap_gate__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_2\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__65_n_0\
    );
\SDF_stage_wrap_gate__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_3\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__66_n_0\
    );
\SDF_stage_wrap_gate__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_4\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__67_n_0\
    );
\SDF_stage_wrap_gate__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_5\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__68_n_0\
    );
\SDF_stage_wrap_gate__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_6\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__69_n_0\
    );
\SDF_stage_wrap_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_8\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__7_n_0\
    );
\SDF_stage_wrap_gate__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_7\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__70_n_0\
    );
\SDF_stage_wrap_gate__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_8\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__71_n_0\
    );
\SDF_stage_wrap_gate__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_9\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__72_n_0\
    );
\SDF_stage_wrap_gate__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_10\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__73_n_0\
    );
\SDF_stage_wrap_gate__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_11\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__74_n_0\
    );
\SDF_stage_wrap_gate__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_12\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__75_n_0\
    );
\SDF_stage_wrap_gate__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_13\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__76_n_0\
    );
\SDF_stage_wrap_gate__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_14\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__77_n_0\
    );
\SDF_stage_wrap_gate__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_15\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__78_n_0\
    );
\SDF_stage_wrap_gate__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_16\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__79_n_0\
    );
\SDF_stage_wrap_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_9\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__8_n_0\
    );
\SDF_stage_wrap_gate__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_17\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__80_n_0\
    );
\SDF_stage_wrap_gate__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_18\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__81_n_0\
    );
\SDF_stage_wrap_gate__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_19\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__82_n_0\
    );
\SDF_stage_wrap_gate__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_20\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__83_n_0\
    );
\SDF_stage_wrap_gate__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_21\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__84_n_0\
    );
\SDF_stage_wrap_gate__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_22\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__85_n_0\
    );
\SDF_stage_wrap_gate__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_23\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__86_n_0\
    );
\SDF_stage_wrap_gate__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_24\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__87_n_0\
    );
\SDF_stage_wrap_gate__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_25\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__88_n_0\
    );
\SDF_stage_wrap_gate__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_26\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__89_n_0\
    );
\SDF_stage_wrap_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[1].SDF_stage_inst_n_10\,
      I1 => SDF_stage_wrap_c_13_n_0,
      O => \SDF_stage_wrap_gate__9_n_0\
    );
\SDF_stage_wrap_gate__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_27\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__90_n_0\
    );
\SDF_stage_wrap_gate__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_28\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__91_n_0\
    );
\SDF_stage_wrap_gate__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_29\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__92_n_0\
    );
\SDF_stage_wrap_gate__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_30\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__93_n_0\
    );
\SDF_stage_wrap_gate__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SDF_stage_wrap[3].SDF_stage_inst_n_31\,
      I1 => SDF_stage_wrap_c_1_n_0,
      O => \SDF_stage_wrap_gate__94_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    go_data_counter : in STD_LOGIC;
    Re_Data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Im_Data_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Re_Data_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Im_Data_out : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_SDF_Top_0_0,SDF_Top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "SDF_Top,Vivado 2022.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top
     port map (
      Im_Data_in(15 downto 0) => Im_Data_in(15 downto 0),
      Im_Data_out(15 downto 0) => Im_Data_out(15 downto 0),
      Re_Data_in(15 downto 0) => Re_Data_in(15 downto 0),
      Re_Data_out(15 downto 0) => Re_Data_out(15 downto 0),
      clk => clk,
      go_data_counter => go_data_counter,
      reset => reset
    );
end STRUCTURE;
