// Seed: 2732125853
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    input uwire id_3,
    output wire id_4
    , id_15,
    output wand id_5,
    output supply1 id_6,
    output tri1 id_7,
    input uwire id_8,
    input uwire id_9,
    input tri id_10,
    output wand id_11,
    output wire id_12,
    output uwire id_13
);
  assign id_6 = !id_1;
  wire id_16;
  assign id_11 = 1'b0;
  module_0();
endmodule
