

================================================================
== Vitis HLS Report for 'runOnfpga'
================================================================
* Date:           Fri Mar 25 11:14:08 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        runOnfpga
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.650 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |grp_runOnfpga_Pipeline_read_bloom_filter_fu_121  |runOnfpga_Pipeline_read_bloom_filter  |    16387|    16387|  59.807 us|  59.807 us|  16387|  16387|        no|
        |grp_compute_hash_flags_dataflow_fu_132           |compute_hash_flags_dataflow           |        ?|        ?|          ?|          ?|      ?|      ?|  dataflow|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      16|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       60|    20|    12439|   23182|    0|
|Memory               |       32|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     638|    -|
|Register             |        -|     -|      336|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       92|    20|    12775|   23836|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        6|    ~0|        1|       5|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        3|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+-------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+-------+-----+
    |grp_compute_hash_flags_dataflow_fu_132           |compute_hash_flags_dataflow           |        0|  20|  8265|  19392|    0|
    |control_s_axi_U                                  |control_s_axi                         |        0|   0|   298|    492|    0|
    |maxiport0_m_axi_U                                |maxiport0_m_axi                       |       30|   0|  1415|   1585|    0|
    |maxiport1_m_axi_U                                |maxiport1_m_axi                       |       30|   0|  1415|   1585|    0|
    |grp_runOnfpga_Pipeline_read_bloom_filter_fu_121  |runOnfpga_Pipeline_read_bloom_filter  |        0|   0|  1046|    128|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+-------+-----+
    |Total                                            |                                      |       60|  20| 12439|  23182|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |bloom_filter_local_U    |bloom_filter_local_RAM_AUTO_1R1W  |       16|  0|   0|    0|  16384|   32|     1|       524288|
    |bloom_filter_local_1_U  |bloom_filter_local_RAM_AUTO_1R1W  |       16|  0|   0|    0|  16384|   32|     1|       524288|
    +------------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                   |                                  |       32|  0|   0|    0|  32768|   64|     2|      1048576|
    +------------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io                                       |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n                                    |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n                                        |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                                        |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                                        |       and|   0|  0|   2|           1|           2|
    |ap_block_state1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_compute_hash_flags_dataflow_fu_132_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_compute_hash_flags_dataflow_fu_132_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|  16|           8|           9|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  351|         76|    1|         76|
    |ap_done                        |    9|          2|    1|          2|
    |bloom_filter_local_1_address0  |   14|          3|   14|         42|
    |bloom_filter_local_1_ce0       |   14|          3|    1|          3|
    |bloom_filter_local_1_ce1       |    9|          2|    1|          2|
    |bloom_filter_local_1_we0       |    9|          2|    1|          2|
    |bloom_filter_local_address0    |   14|          3|   14|         42|
    |bloom_filter_local_ce0         |   14|          3|    1|          3|
    |bloom_filter_local_ce1         |    9|          2|    1|          2|
    |bloom_filter_local_we0         |    9|          2|    1|          2|
    |maxiport0_ARVALID              |    9|          2|    1|          2|
    |maxiport0_AWVALID              |    9|          2|    1|          2|
    |maxiport0_BREADY               |    9|          2|    1|          2|
    |maxiport0_RREADY               |    9|          2|    1|          2|
    |maxiport0_WVALID               |    9|          2|    1|          2|
    |maxiport1_ARADDR               |   14|          3|   64|        192|
    |maxiport1_ARBURST              |    9|          2|    2|          4|
    |maxiport1_ARCACHE              |    9|          2|    4|          8|
    |maxiport1_ARID                 |    9|          2|    1|          2|
    |maxiport1_ARLEN                |   14|          3|   32|         96|
    |maxiport1_ARLOCK               |    9|          2|    2|          4|
    |maxiport1_ARPROT               |    9|          2|    3|          6|
    |maxiport1_ARQOS                |    9|          2|    4|          8|
    |maxiport1_ARREGION             |    9|          2|    4|          8|
    |maxiport1_ARSIZE               |    9|          2|    3|          6|
    |maxiport1_ARUSER               |    9|          2|    1|          2|
    |maxiport1_ARVALID              |   14|          3|    1|          3|
    |maxiport1_RREADY               |    9|          2|    1|          2|
    |maxiport1_blk_n_AR             |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  638|        139|  164|        529|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |  75|   0|   75|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                         |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                                         |   1|   0|    1|          0|
    |ap_rst_n_inv                                                  |   1|   0|    1|          0|
    |ap_rst_reg_1                                                  |   1|   0|    1|          0|
    |ap_rst_reg_2                                                  |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                                         |   1|   0|    1|          0|
    |ap_sync_reg_grp_compute_hash_flags_dataflow_fu_132_ap_done    |   1|   0|    1|          0|
    |ap_sync_reg_grp_compute_hash_flags_dataflow_fu_132_ap_ready   |   1|   0|    1|          0|
    |bloom_filter_read_reg_169                                     |  64|   0|   64|          0|
    |grp_compute_hash_flags_dataflow_fu_132_ap_start_reg           |   1|   0|    1|          0|
    |grp_runOnfpga_Pipeline_read_bloom_filter_fu_121_ap_start_reg  |   1|   0|    1|          0|
    |input_words_read_reg_174                                      |  64|   0|   64|          0|
    |output_flags_read_reg_179                                     |  64|   0|   64|          0|
    |trunc_ln_reg_189                                              |  58|   0|   58|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 336|   0|  336|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+---------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|    Protocol   | Source Object|    C Type    |
+--------------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID     |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY     |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR      |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID      |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY      |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA       |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB       |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID     |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY     |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR      |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID      |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY      |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA       |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP       |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID      |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY      |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP       |  out|    2|          s_axi|       control|        scalar|
|ap_local_block            |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|ap_clk                    |   in|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|event_done                |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|interrupt                 |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|event_start               |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|stall_start_ext           |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|stall_done_ext            |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|stall_start_str           |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|stall_done_str            |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|stall_start_int           |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|stall_done_int            |  out|    1|  ap_ctrl_chain|     runOnfpga|  return value|
|m_axi_maxiport0_AWVALID   |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWREADY   |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWADDR    |  out|   64|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWID      |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWLEN     |  out|    8|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWSIZE    |  out|    3|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWBURST   |  out|    2|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWLOCK    |  out|    2|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWCACHE   |  out|    4|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWPROT    |  out|    3|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWQOS     |  out|    4|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWREGION  |  out|    4|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_AWUSER    |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_WVALID    |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_WREADY    |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_WDATA     |  out|  512|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_WSTRB     |  out|   64|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_WLAST     |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_WID       |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_WUSER     |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARVALID   |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARREADY   |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARADDR    |  out|   64|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARID      |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARLEN     |  out|    8|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARSIZE    |  out|    3|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARBURST   |  out|    2|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARLOCK    |  out|    2|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARCACHE   |  out|    4|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARPROT    |  out|    3|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARQOS     |  out|    4|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARREGION  |  out|    4|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_ARUSER    |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_RVALID    |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_RREADY    |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_RDATA     |   in|  512|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_RLAST     |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_RID       |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_RUSER     |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_RRESP     |   in|    2|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_BVALID    |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_BREADY    |  out|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_BRESP     |   in|    2|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_BID       |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport0_BUSER     |   in|    1|          m_axi|     maxiport0|       pointer|
|m_axi_maxiport1_AWVALID   |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWREADY   |   in|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWADDR    |  out|   64|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWID      |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWLEN     |  out|    8|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWSIZE    |  out|    3|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWBURST   |  out|    2|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWLOCK    |  out|    2|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWCACHE   |  out|    4|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWPROT    |  out|    3|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWQOS     |  out|    4|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWREGION  |  out|    4|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_AWUSER    |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_WVALID    |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_WREADY    |   in|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_WDATA     |  out|  512|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_WSTRB     |  out|   64|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_WLAST     |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_WID       |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_WUSER     |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARVALID   |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARREADY   |   in|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARADDR    |  out|   64|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARID      |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARLEN     |  out|    8|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARSIZE    |  out|    3|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARBURST   |  out|    2|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARLOCK    |  out|    2|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARCACHE   |  out|    4|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARPROT    |  out|    3|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARQOS     |  out|    4|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARREGION  |  out|    4|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_ARUSER    |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_RVALID    |   in|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_RREADY    |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_RDATA     |   in|  512|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_RLAST     |   in|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_RID       |   in|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_RUSER     |   in|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_RRESP     |   in|    2|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_BVALID    |   in|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_BREADY    |  out|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_BRESP     |   in|    2|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_BID       |   in|    1|          m_axi|     maxiport1|       pointer|
|m_axi_maxiport1_BUSER     |   in|    1|          m_axi|     maxiport1|       pointer|
+--------------------------+-----+-----+---------------+--------------+--------------+

