============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 19:05:20 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(98)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight' is used before its declaration in ../../ahb_pwm.v(874)
HDL-5007 WARNING: identifier 'c' is used before its declaration in ../../ahb_pwm.v(875)
HDL-1007 : analyze verilog file ../../gpio_controler.v
HDL-1007 : analyze verilog file ../../vga_show.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (587 clock/control pins, 1 other pins).
SYN-4027 : Net vga_show_inst/vga_clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4025 : Tag rtl::Net vga_show_inst/vga_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1118 instances
RUN-0007 : 456 luts, 605 seqs, 6 mslices, 7 lslices, 35 pads, 1 brams, 2 dsps
RUN-1001 : There are total 1251 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1077 nets have 2 pins
RUN-1001 : 92 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     25      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     545     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  20   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 22
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1116 instances, 456 luts, 605 seqs, 13 slices, 3 macros(13 instances: 6 mslices 7 lslices)
PHY-0007 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 5601, tnet num: 1249, tinst num: 1116, tnode num: 7950, tedge num: 9191.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.245632s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (101.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169239
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 128983, overlap = 6.25
PHY-3002 : Step(2): len = 115736, overlap = 6.25
PHY-3002 : Step(3): len = 78339.2, overlap = 6.25
PHY-3002 : Step(4): len = 76626, overlap = 4
PHY-3002 : Step(5): len = 60429.8, overlap = 4.25
PHY-3002 : Step(6): len = 55515.4, overlap = 6.25
PHY-3002 : Step(7): len = 52480.7, overlap = 6.25
PHY-3002 : Step(8): len = 48935, overlap = 4.25
PHY-3002 : Step(9): len = 45482.3, overlap = 4.25
PHY-3002 : Step(10): len = 41242.3, overlap = 3.5625
PHY-3002 : Step(11): len = 38404.8, overlap = 8.0625
PHY-3002 : Step(12): len = 36130.9, overlap = 10.625
PHY-3002 : Step(13): len = 34637.8, overlap = 13.4062
PHY-3002 : Step(14): len = 33599.6, overlap = 16.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.97873e-05
PHY-3002 : Step(15): len = 33380.1, overlap = 16.5938
PHY-3002 : Step(16): len = 33514, overlap = 18.4688
PHY-3002 : Step(17): len = 33571.2, overlap = 18.25
PHY-3002 : Step(18): len = 33177.1, overlap = 11.75
PHY-3002 : Step(19): len = 32850, overlap = 13.75
PHY-3002 : Step(20): len = 32809.9, overlap = 15.6875
PHY-3002 : Step(21): len = 32509.6, overlap = 15.4375
PHY-3002 : Step(22): len = 32637.2, overlap = 15.2188
PHY-3002 : Step(23): len = 32883.3, overlap = 16.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000139575
PHY-3002 : Step(24): len = 32510.9, overlap = 12.7188
PHY-3002 : Step(25): len = 32510.5, overlap = 12.5312
PHY-3002 : Step(26): len = 32637, overlap = 10.2188
PHY-3002 : Step(27): len = 32690.1, overlap = 12.1562
PHY-3002 : Step(28): len = 32570.4, overlap = 8.875
PHY-3002 : Step(29): len = 32625.6, overlap = 8.5625
PHY-3002 : Step(30): len = 32839.2, overlap = 6.28125
PHY-3002 : Step(31): len = 32551.9, overlap = 7.46875
PHY-3002 : Step(32): len = 32521.6, overlap = 9.09375
PHY-3002 : Step(33): len = 32494.9, overlap = 6.09375
PHY-3002 : Step(34): len = 31906.9, overlap = 3.3125
PHY-3002 : Step(35): len = 32067, overlap = 3
PHY-3002 : Step(36): len = 31733, overlap = 3.21875
PHY-3002 : Step(37): len = 31863.5, overlap = 3.21875
PHY-3002 : Step(38): len = 31343.7, overlap = 3
PHY-3002 : Step(39): len = 31291.9, overlap = 3
PHY-3002 : Step(40): len = 31228.7, overlap = 3
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000279149
PHY-3002 : Step(41): len = 31109.2, overlap = 3
PHY-3002 : Step(42): len = 31099.5, overlap = 3
PHY-3002 : Step(43): len = 30946, overlap = 3.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000558298
PHY-3002 : Step(44): len = 30908.2, overlap = 3.0625
PHY-3002 : Step(45): len = 30879.4, overlap = 3.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003560s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023856s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.45349e-06
PHY-3002 : Step(46): len = 30715.8, overlap = 21.875
PHY-3002 : Step(47): len = 30771.5, overlap = 22.625
PHY-3002 : Step(48): len = 29993.4, overlap = 33.9062
PHY-3002 : Step(49): len = 30365, overlap = 38.6562
PHY-3002 : Step(50): len = 28248.6, overlap = 41.125
PHY-3002 : Step(51): len = 28073.2, overlap = 46.625
PHY-3002 : Step(52): len = 28653.1, overlap = 45.8125
PHY-3002 : Step(53): len = 27108.4, overlap = 44.9062
PHY-3002 : Step(54): len = 25913, overlap = 43.3438
PHY-3002 : Step(55): len = 26184.2, overlap = 43.3438
PHY-3002 : Step(56): len = 26713.1, overlap = 44.4062
PHY-3002 : Step(57): len = 27279.3, overlap = 45.5
PHY-3002 : Step(58): len = 27459, overlap = 40.4375
PHY-3002 : Step(59): len = 27711.7, overlap = 37.2188
PHY-3002 : Step(60): len = 27220.7, overlap = 37.375
PHY-3002 : Step(61): len = 26307.7, overlap = 34.5625
PHY-3002 : Step(62): len = 26103.9, overlap = 35.875
PHY-3002 : Step(63): len = 25763.1, overlap = 35.0312
PHY-3002 : Step(64): len = 25203, overlap = 35.25
PHY-3002 : Step(65): len = 25210.5, overlap = 35.6562
PHY-3002 : Step(66): len = 25385.8, overlap = 36.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.90697e-06
PHY-3002 : Step(67): len = 24562.6, overlap = 36.4688
PHY-3002 : Step(68): len = 24425.9, overlap = 35.9375
PHY-3002 : Step(69): len = 24461.4, overlap = 35.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.35882e-05
PHY-3002 : Step(70): len = 24478.2, overlap = 32.125
PHY-3002 : Step(71): len = 24511.5, overlap = 31.5938
PHY-3002 : Step(72): len = 24574.6, overlap = 28.0312
PHY-3002 : Step(73): len = 24695, overlap = 27.75
PHY-3002 : Step(74): len = 24646.9, overlap = 25.25
PHY-3002 : Step(75): len = 24740.8, overlap = 24.1875
PHY-3002 : Step(76): len = 24944.2, overlap = 21.5312
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023163s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63683e-05
PHY-3002 : Step(77): len = 25034.4, overlap = 46.8438
PHY-3002 : Step(78): len = 25267.7, overlap = 43.25
PHY-3002 : Step(79): len = 25679.1, overlap = 39.1562
PHY-3002 : Step(80): len = 25789.3, overlap = 35.9688
PHY-3002 : Step(81): len = 25271.4, overlap = 36.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27365e-05
PHY-3002 : Step(82): len = 25109.2, overlap = 35.4375
PHY-3002 : Step(83): len = 25193.5, overlap = 35
PHY-3002 : Step(84): len = 25094.8, overlap = 32.0312
PHY-3002 : Step(85): len = 25108.4, overlap = 31.1875
PHY-3002 : Step(86): len = 25104.3, overlap = 30.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.5473e-05
PHY-3002 : Step(87): len = 25215.2, overlap = 28.4062
PHY-3002 : Step(88): len = 25297.9, overlap = 27.5938
PHY-3002 : Step(89): len = 25512.6, overlap = 24.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000130946
PHY-3002 : Step(90): len = 25592.2, overlap = 23.7812
PHY-3002 : Step(91): len = 25657.5, overlap = 23.9688
PHY-3002 : Step(92): len = 25865, overlap = 24.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000237055
PHY-3002 : Step(93): len = 26046.2, overlap = 22.5625
PHY-3002 : Step(94): len = 26046.2, overlap = 22.5625
PHY-3002 : Step(95): len = 25982.4, overlap = 21.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000383555
PHY-3002 : Step(96): len = 26336.1, overlap = 20.5938
PHY-3002 : Step(97): len = 26432.3, overlap = 20.5312
PHY-3002 : Step(98): len = 26679.5, overlap = 19.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 5601, tnet num: 1249, tinst num: 1116, tnode num: 7950, tedge num: 9191.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 19.25 peak overflow 0.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1251.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34352, over cnt = 158(1%), over = 579, worst = 21
PHY-1001 : End global iterations;  0.068787s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (113.6%)

PHY-1001 : Congestion index: top1 = 44.58, top5 = 34.95, top10 = 29.04, top15 = 23.89.
PHY-1001 : End incremental global routing;  0.092528s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028696s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.138313s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.7%)

OPT-1001 : Current memory(MB): used = 149, reserve = 120, peak = 149.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 763/1251.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34352, over cnt = 158(1%), over = 579, worst = 21
PHY-1002 : len = 36808, over cnt = 84(0%), over = 252, worst = 21
PHY-1002 : len = 39120, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 39160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.074792s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (83.6%)

PHY-1001 : Congestion index: top1 = 38.89, top5 = 32.98, top10 = 28.85, top15 = 24.66.
OPT-1001 : End congestion update;  0.095378s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025741s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.4%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.121196s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.1%)

OPT-1001 : Current memory(MB): used = 150, reserve = 121, peak = 150.
OPT-1001 : End physical optimization;  0.487330s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 456 LUT to BLE ...
SYN-4008 : Packed 456 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 554 remaining SEQ's ...
SYN-4005 : Packed 403 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 151 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 607/734 primitive instances ...
PHY-3001 : End packing;  0.054622s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.4%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 391 instances
RUN-1001 : 174 mslices, 173 lslices, 35 pads, 1 brams, 2 dsps
RUN-1001 : There are total 1200 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1025 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 51 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 389 instances, 347 slices, 3 macros(13 instances: 6 mslices 7 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 28347.2, Over = 34.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 4733, tnet num: 1198, tinst num: 389, tnode num: 6304, tedge num: 7829.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.260903s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.05943e-05
PHY-3002 : Step(99): len = 27492.9, overlap = 34
PHY-3002 : Step(100): len = 27268.3, overlap = 35
PHY-3002 : Step(101): len = 26980.4, overlap = 35.25
PHY-3002 : Step(102): len = 26647.4, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.11887e-05
PHY-3002 : Step(103): len = 27113.8, overlap = 33.5
PHY-3002 : Step(104): len = 27313.5, overlap = 32
PHY-3002 : Step(105): len = 27373.6, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122377
PHY-3002 : Step(106): len = 27541.8, overlap = 28.5
PHY-3002 : Step(107): len = 27714.4, overlap = 27.5
PHY-3002 : Step(108): len = 27953.6, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.083354s wall, 0.015625s user + 0.140625s system = 0.156250s CPU (187.5%)

PHY-3001 : Trial Legalized: Len = 31442.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000135864
PHY-3002 : Step(109): len = 29334.4, overlap = 15.25
PHY-3002 : Step(110): len = 28954.7, overlap = 18.5
PHY-3002 : Step(111): len = 28655.2, overlap = 20.5
PHY-3002 : Step(112): len = 28494.8, overlap = 21.25
PHY-3002 : Step(113): len = 28458.7, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000271728
PHY-3002 : Step(114): len = 28634.9, overlap = 23.25
PHY-3002 : Step(115): len = 28816.7, overlap = 22.25
PHY-3002 : Step(116): len = 28918.5, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00054094
PHY-3002 : Step(117): len = 29069.2, overlap = 20.75
PHY-3002 : Step(118): len = 29183.3, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002950s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 30792.2, Over = 0
PHY-3001 : End spreading;  0.002562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 30792.2, Over = 0
RUN-1003 : finish command "place" in  2.980616s wall, 4.218750s user + 2.531250s system = 6.750000s CPU (226.5%)

RUN-1004 : used memory is 143 MB, reserved memory is 115 MB, peak memory is 152 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 391 instances
RUN-1001 : 174 mslices, 173 lslices, 35 pads, 1 brams, 2 dsps
RUN-1001 : There are total 1200 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1025 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 51 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 4733, tnet num: 1198, tinst num: 389, tnode num: 6304, tedge num: 7829.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 174 mslices, 173 lslices, 35 pads, 1 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39480, over cnt = 156(1%), over = 230, worst = 8
PHY-1002 : len = 40552, over cnt = 71(0%), over = 90, worst = 4
PHY-1002 : len = 41824, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 41904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.121283s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.2%)

PHY-1001 : Congestion index: top1 = 43.12, top5 = 36.25, top10 = 30.78, top15 = 25.86.
PHY-1001 : End global routing;  0.143463s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 166, reserve = 136, peak = 168.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net vga_show_inst/vga_clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 257, reserve = 229, peak = 257.
PHY-1001 : End build detailed router design. 1.374987s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (98.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.205317s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (106.5%)

PHY-1001 : Current memory(MB): used = 268, reserve = 240, peak = 268.
PHY-1001 : End phase 1; 0.207596s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (105.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Patch 811 net; 0.674446s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (99.6%)

PHY-1022 : len = 76912, over cnt = 276(0%), over = 283, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 269, reserve = 241, peak = 269.
PHY-1001 : End initial routed; 0.793248s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (98.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1156(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.288998s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.7%)

PHY-1001 : Current memory(MB): used = 272, reserve = 245, peak = 272.
PHY-1001 : End phase 2; 1.082304s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 76912, over cnt = 276(0%), over = 283, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.005377s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 77032, over cnt = 59(0%), over = 61, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.409222s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 77752, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.108824s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (100.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 77912, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.035289s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 77976, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.022908s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 77968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.010226s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1156(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.288350s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 103 feed throughs used by 56 nets
PHY-1001 : End commit to database; 0.118957s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.1%)

PHY-1001 : Current memory(MB): used = 283, reserve = 256, peak = 283.
PHY-1001 : End phase 3; 1.032743s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (99.9%)

PHY-1003 : Routed, final wirelength = 77968
PHY-1001 : Current memory(MB): used = 283, reserve = 256, peak = 283.
PHY-1001 : End export database. 0.005173s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  3.783703s wall, 3.703125s user + 0.062500s system = 3.765625s CPU (99.5%)

RUN-1003 : finish command "route" in  4.213754s wall, 4.093750s user + 0.062500s system = 4.156250s CPU (98.6%)

RUN-1004 : used memory is 257 MB, reserved memory is 233 MB, peak memory is 283 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        29
  #input                    6
  #output                  23
  #inout                    0

Utilization Statistics
#lut                      485   out of   5824    8.33%
#reg                      605   out of   5824   10.39%
#le                       635
  #lut only                30   out of    635    4.72%
  #reg only               150   out of    635   23.62%
  #lut&reg                455   out of    635   71.65%
#dsp                        2   out of     10   20.00%
#bram                       1   out of     26    3.85%
  #bram9k                   1
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       29   out of     55   52.73%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                 Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf           GCLK               pll                u_pll/pll_inst.clkc0    327
#2        vga_show_inst/vga_clk    GCLK               pll                u_pll/pll_inst.clkc1    12
#3        I_clk_25m_dup_1          GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   I_clk_25m        INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_jtag_tck       INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
   I_jtag_tdi       INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
   I_jtag_tms       INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
    I_rst_n         INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
   I_uart_rx        INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
   O_jtag_tdo      OUTPUT         C6        LVCMOS18           8            NONE       NONE    
     O_led0        OUTPUT         J5        LVCMOS18           8            NONE       NONE    
     O_led1        OUTPUT         H5        LVCMOS18           8            NONE       NONE    
     O_led2        OUTPUT         G4        LVCMOS18           8            NONE       NONE    
   O_uart_tx       OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  vga_blue[4]      OUTPUT         A9        LVCMOS18           8            NONE       NONE    
  vga_blue[3]      OUTPUT        A11        LVCMOS18           8            NONE       NONE    
  vga_blue[2]      OUTPUT         B8        LVCMOS18           8            NONE       NONE    
  vga_blue[1]      OUTPUT        A10        LVCMOS18           8            NONE       NONE    
  vga_blue[0]      OUTPUT         B9        LVCMOS18           8            NONE       NONE    
  vga_green[5]     OUTPUT         L1        LVCMOS18           8            NONE       NONE    
  vga_green[4]     OUTPUT        E10        LVCMOS18           8            NONE       NONE    
  vga_green[3]     OUTPUT         K1        LVCMOS18           8            NONE       NONE    
  vga_green[2]     OUTPUT        B11        LVCMOS18           8            NONE       NONE    
  vga_green[1]     OUTPUT         A8        LVCMOS18           8            NONE       NONE    
  vga_green[0]     OUTPUT        B10        LVCMOS18           8            NONE       NONE    
   vga_hsync       OUTPUT         G3        LVCMOS18           8            NONE       NONE    
   vga_red[4]      OUTPUT         F9        LVCMOS18           8            NONE       NONE    
   vga_red[3]      OUTPUT         L2        LVCMOS18           8            NONE       NONE    
   vga_red[2]      OUTPUT         E9        LVCMOS18           8            NONE       NONE    
   vga_red[1]      OUTPUT         K2        LVCMOS18           8            NONE       NONE    
   vga_red[0]      OUTPUT        F10        LVCMOS18           8            NONE       NONE    
   vga_vsync       OUTPUT        C10        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------+
|Instance        |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------+
|top             |SF1_SOC    |635    |472     |13      |605     |1       |2       |
|  u_SF1_MCU     |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm     |ahb_pwm    |591    |437     |4       |582     |1       |2       |
|    uut         |rom_weight |0      |0       |0       |0       |1       |0       |
|  u_pll         |pll        |0      |0       |0       |0       |0       |0       |
|  vga_show_inst |vga_show   |44     |35      |9       |23      |0       |0       |
+---------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       996   
    #2          2        24   
    #3          3        48   
    #4          4        20   
    #5        5-10       14   
    #6        11-50      56   
    #7       51-100      2    
    #8       101-500     3    
  Average     2.71            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 389
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1200, pip num: 9767
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 103
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 451 valid insts, and 24804 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111010010000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.257990s wall, 5.781250s user + 0.078125s system = 5.859375s CPU (465.8%)

RUN-1004 : used memory is 261 MB, reserved memory is 238 MB, peak memory is 419 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_190520.log"
