--- a/rtl/verilog/cfi_ctrl.v
+++ b/rtl/verilog/cfi_ctrl.v
@@ -274,7 +274,9 @@
 				      cfi_bus_dat_i <= wb_sel_i[1:0]==2'b11 ?
 						       wb_dat_i[15:0] :
 						       wb_dat_i[31:16];
-				      cfi_bus_adr_i[23:0] <= wb_adr_i[24:1];
+				      cfi_bus_adr_i[23:0] <= wb_sel_i[1:0]==2'b11 ?
+							     wb_adr_i[24:1] | 1 :
+							     wb_adr_i[24:1];
 				   end
 				   else begin /* Reading */
 				      /* Full or part word? */
@@ -283,7 +285,9 @@
 					 cfi_bus_adr_i[23:0] <= {wb_adr_i[24:2],1'b0};
 				      end
 				      else begin /*16-bits or byte */
-					 cfi_bus_adr_i[23:0] <= {wb_adr_i[24:1]};
+					 cfi_bus_adr_i[23:0] <= wb_sel_i[1:0]==2'b11 ?
+							     wb_adr_i[24:1] | 1 :
+							     wb_adr_i[24:1];
 				      end
 				   end
 				end
@@ -467,7 +471,8 @@
 		   flash_rst_n_o_r <= 1;
 
 		   if (wb_stb_i & wb_cyc_i & !wb_ack_o) begin
-		      flash_adr_o_r <= wb_adr_i[flash_adr_width:1];
+		      flash_adr_o_r <= (|wb_sel_i[3:2]) ? wb_adr_i[flash_adr_width:1] :
+				       wb_adr_i[flash_adr_width:1] | 1;
 		      wb_state <= `WB_STATE_WAIT;
 		      if (wb_adr_i[27]) begin
 			 /* Reset the flash, no matter the access */
