/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_35z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_53z;
  wire [10:0] celloutsig_0_54z;
  wire [11:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_5z;
  wire [23:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_6z[15] ? celloutsig_0_5z[2] : celloutsig_0_3z[5];
  assign celloutsig_1_2z = in_data[141] | celloutsig_1_1z;
  assign celloutsig_0_7z = celloutsig_0_2z | in_data[47];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 9'h000;
    else _00_ <= { in_data[8:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z } / { 1'h1, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_5z = _00_[3:0] / { 1'h1, in_data[1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_1z = { in_data[151:144], celloutsig_1_0z, celloutsig_1_0z } && in_data[147:138];
  assign celloutsig_1_9z = { celloutsig_1_4z[6:5], celloutsig_1_5z } && { celloutsig_1_4z[8:7], celloutsig_1_8z };
  assign celloutsig_1_13z = in_data[130:128] && celloutsig_1_7z;
  assign celloutsig_0_10z = celloutsig_0_4z[3:1] && { celloutsig_0_8z[2:1], celloutsig_0_7z };
  assign celloutsig_0_11z = celloutsig_0_9z[16:2] && { celloutsig_0_9z[19:6], celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_13z[7:3] && celloutsig_0_14z;
  assign celloutsig_1_0z = in_data[115:113] < in_data[127:125];
  assign celloutsig_1_3z = { in_data[110], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[160:159], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_4z[7:4] < { in_data[148:146], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_14z[3:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } < { celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[190:182], celloutsig_1_2z } % { 1'h1, in_data[188:181], celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z } % { 1'h1, celloutsig_1_4z[6:4], celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_7z[1:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z } % { 1'h1, celloutsig_1_14z[5:0], celloutsig_1_3z };
  assign celloutsig_0_18z = { _00_[7:1], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_10z } % { 1'h1, celloutsig_0_6z[4:3], celloutsig_0_7z, _00_, celloutsig_0_12z };
  assign celloutsig_0_35z = { celloutsig_0_13z[6:0], celloutsig_0_12z, celloutsig_0_21z } * { celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_3z = in_data[92:80] * { in_data[63:54], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_53z = { celloutsig_0_9z[12:8], celloutsig_0_40z } * { celloutsig_0_20z[6:2], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_6z } * { celloutsig_1_15z[5:3], celloutsig_1_17z };
  assign celloutsig_0_20z = celloutsig_0_18z[11:2] * { in_data[19:11], celloutsig_0_0z };
  assign celloutsig_0_8z = - { in_data[64], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_9z = - { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_13z = - { celloutsig_0_9z[18:12], celloutsig_0_7z };
  assign celloutsig_0_14z = - { _00_[8:6], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_30z = - { celloutsig_0_25z[5], celloutsig_0_13z };
  assign celloutsig_0_0z = ^ in_data[29:11];
  assign celloutsig_0_15z = ^ { in_data[53:47], celloutsig_0_5z };
  assign celloutsig_0_31z = ^ celloutsig_0_9z[2:0];
  assign celloutsig_0_4z = celloutsig_0_3z[10:6] << celloutsig_0_3z[10:6];
  assign celloutsig_0_55z = celloutsig_0_18z[12:1] << { celloutsig_0_54z[10:1], celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_25z = { in_data[95:83], celloutsig_0_21z, celloutsig_0_10z } << { celloutsig_0_6z[21:14], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_54z = in_data[57:47] >>> { celloutsig_0_53z[5:3], celloutsig_0_13z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } >>> { celloutsig_0_3z[10:6], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_40z = ~((celloutsig_0_35z[7] & celloutsig_0_30z[5]) | celloutsig_0_15z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_0z) | (celloutsig_1_2z & celloutsig_1_4z[7]));
  assign celloutsig_1_12z = ~((celloutsig_1_6z[1] & celloutsig_1_6z[2]) | (celloutsig_1_7z[2] & in_data[188]));
  assign celloutsig_1_17z = ~((celloutsig_1_12z & celloutsig_1_2z) | (celloutsig_1_5z & celloutsig_1_3z));
  assign celloutsig_0_21z = ~((celloutsig_0_5z[3] & in_data[14]) | (celloutsig_0_9z[2] & celloutsig_0_7z));
  assign celloutsig_0_2z = ~((_00_[8] & in_data[60]) | (in_data[59] & _00_[8]));
  assign { out_data[131:128], out_data[96], out_data[42:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
