//rtl files
../rtl/emac_clk_ctrl.v
../rtl/emac_phy_intf.v
../rtl/emac_registers.v
../rtl/emac_top.v
../rtl/eth_miim.v
../rtl/eth_register.v
../rtl/miim/eth_clockgen.v
../rtl/miim/eth_outputcontrol.v
../rtl/miim/eth_shiftreg.v
../rtl/tech/clk_div2.v
../rtl/tech/clk_switch.v
../rtl/tech/dpram.v

//testbench files
../tb/bus_master.v
../tb/ephy_model.v
../tb/tb_emac.v

//simulation top level
../sim/sim_emac.v

//include files
+incdir+../rtl/inc+../tb+../tc                                           

