
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.14    0.25    0.25 ^ _235_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_state[1] (net)
                  0.14    0.00    0.25 ^ _124_/A1 (sky130_fd_sc_hd__a21o_1)
     6    0.02    0.12    0.15    0.40 ^ _124_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.12    0.00    0.40 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.09    0.19    0.59 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.09    0.00    0.59 ^ _142_/D (sky130_fd_sc_hd__and4_1)
     6    0.02    0.13    0.19    0.77 ^ _142_/X (sky130_fd_sc_hd__and4_1)
                                         _029_ (net)
                  0.13    0.00    0.77 ^ _151_/D (sky130_fd_sc_hd__and4_1)
     6    0.02    0.14    0.20    0.97 ^ _151_/X (sky130_fd_sc_hd__and4_1)
                                         _035_ (net)
                  0.14    0.00    0.97 ^ _160_/D (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.12    1.09 ^ _160_/X (sky130_fd_sc_hd__and4_1)
                                         _041_ (net)
                  0.04    0.00    1.09 ^ _161_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.15    0.14    1.23 ^ _161_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _042_ (net)
                  0.15    0.00    1.23 ^ _167_/C (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.06    0.07    1.30 v _167_/Y (sky130_fd_sc_hd__nand3_1)
                                         _046_ (net)
                  0.06    0.00    1.30 v _168_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.12    1.42 v _168_/X (sky130_fd_sc_hd__and3_1)
                                         _047_ (net)
                  0.03    0.00    1.42 v _169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.05    1.47 v _169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.02    0.00    1.47 v _228_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.47   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07   19.93   library setup time
                                 19.93   data required time
-----------------------------------------------------------------------------
                                 19.93   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                 18.46   slack (MET)



======================= Slowest Corner ===================================

Startpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.29    0.76    0.76 ^ _235_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_state[1] (net)
                  0.29    0.00    0.76 ^ _124_/A1 (sky130_fd_sc_hd__a21o_1)
     6    0.02    0.25    0.43    1.19 ^ _124_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.25    0.00    1.19 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.22    0.67    1.86 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.22    0.00    1.86 ^ _142_/D (sky130_fd_sc_hd__and4_1)
     6    0.02    0.28    0.61    2.47 ^ _142_/X (sky130_fd_sc_hd__and4_1)
                                         _029_ (net)
                  0.28    0.00    2.47 ^ _151_/D (sky130_fd_sc_hd__and4_1)
     6    0.02    0.30    0.65    3.12 ^ _151_/X (sky130_fd_sc_hd__and4_1)
                                         _035_ (net)
                  0.30    0.00    3.12 ^ _160_/D (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.46    3.58 ^ _160_/X (sky130_fd_sc_hd__and4_1)
                                         _041_ (net)
                  0.10    0.00    3.58 ^ _161_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.29    0.34    3.92 ^ _161_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _042_ (net)
                  0.29    0.00    3.92 ^ _167_/C (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.19    0.29    4.20 v _167_/Y (sky130_fd_sc_hd__nand3_1)
                                         _046_ (net)
                  0.19    0.00    4.20 v _168_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.07    0.41    4.61 v _168_/X (sky130_fd_sc_hd__and3_1)
                                         _047_ (net)
                  0.07    0.00    4.61 v _169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.15    4.77 v _169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.05    0.00    4.77 v _228_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.77   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.28   19.72   library setup time
                                 19.72   data required time
-----------------------------------------------------------------------------
                                 19.72   data required time
                                 -4.77   data arrival time
-----------------------------------------------------------------------------
                                 14.96   slack (MET)



======================= Typical Corner ===================================

Startpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.18    0.39    0.39 ^ _235_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bus.UART.uart_core.tx_state[1] (net)
                  0.18    0.00    0.39 ^ _124_/A1 (sky130_fd_sc_hd__a21o_1)
     6    0.02    0.16    0.23    0.62 ^ _124_/X (sky130_fd_sc_hd__a21o_1)
                                         _090_ (net)
                  0.16    0.00    0.62 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.13    0.31    0.93 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.13    0.00    0.93 ^ _142_/D (sky130_fd_sc_hd__and4_1)
     6    0.02    0.17    0.30    1.23 ^ _142_/X (sky130_fd_sc_hd__and4_1)
                                         _029_ (net)
                  0.17    0.00    1.23 ^ _151_/D (sky130_fd_sc_hd__and4_1)
     6    0.02    0.19    0.32    1.55 ^ _151_/X (sky130_fd_sc_hd__and4_1)
                                         _035_ (net)
                  0.19    0.00    1.55 ^ _160_/D (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.21    1.76 ^ _160_/X (sky130_fd_sc_hd__and4_1)
                                         _041_ (net)
                  0.05    0.00    1.76 ^ _161_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.19    0.20    1.96 ^ _161_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _042_ (net)
                  0.19    0.00    1.96 ^ _167_/C (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.09    0.12    2.08 v _167_/Y (sky130_fd_sc_hd__nand3_1)
                                         _046_ (net)
                  0.09    0.00    2.08 v _168_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.19    2.27 v _168_/X (sky130_fd_sc_hd__and3_1)
                                         _047_ (net)
                  0.03    0.00    2.27 v _169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.35 v _169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.02    0.00    2.35 v _228_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.35   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                 17.54   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


max slew violations count Fastest: 0
max fanout violations count Fastest: 0
max cap violations count Fastest: 0
======================= Slowest Corner ===================================


max slew violations count Slowest: 0
max fanout violations count Slowest: 0
max cap violations count Slowest: 0
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 43 unannotated drivers.
 in[0]
 in[10]
 in[11]
 in[12]
 in[13]
 in[14]
 in[15]
 in[1]
 in[2]
 in[3]
 in[4]
 in[5]
 in[6]
 in[7]
 in[8]
 in[9]
 rx
 sda_io
 _267__29/LO
 _267__5/HI
 _268__26/LO
 _268__6/HI
 _269__27/LO
 _269__7/HI
 _270__28/LO
 _270__8/HI
 mcu_10/HI
 mcu_11/HI
 mcu_12/HI
 mcu_13/HI
 mcu_14/HI
 mcu_15/HI
 mcu_16/HI
 mcu_17/HI
 mcu_18/HI
 mcu_19/HI
 mcu_20/HI
 mcu_21/HI
 mcu_22/HI
 mcu_23/HI
 mcu_24/HI
 mcu_25/HI
 mcu_9/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 23 input ports missing set_input_delay.
  in[0]
  in[10]
  in[11]
  in[12]
  in[13]
  in[14]
  in[15]
  in[1]
  in[2]
  in[3]
  in[4]
  in[5]
  in[6]
  in[7]
  in[8]
  in[9]
  io[0]
  io[1]
  io[2]
  io[3]
  rst
  rx
  sda_io
Warning: There are 25 unconstrained endpoints.
  cs
  io[0]
  io[1]
  io[2]
  io[3]
  out[0]
  out[10]
  out[11]
  out[12]
  out[13]
  out[14]
  out[15]
  out[1]
  out[2]
  out[3]
  out[4]
  out[5]
  out[6]
  out[7]
  out[8]
  out[9]
  scl_io
  sclk
  sda_io
  tx
