{netlist inverter.sch_out
{version 2 1 0}
{net_global vdd! gnd! VSS VDD VDD22 VDD12 VSS12 }
{cell inverter
{port Vin Vout}
{inst MM1=n12 {TYPE MOS} 
{prop NF=1 L=0.1 W=0.4}
{pin Vout=DRN Vin=GATE gnd!=SRC gnd!=BULK}}
{inst MM0=p12 {TYPE MOS} 
{prop NF=1 L=0.1 W=1.2}
{pin Vout=DRN Vin=GATE vdd!=SRC vdd!=BULK}}
}

}
