INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/07_ffs/flip_flops/flip_flops.srcs/sources_1/new/d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_arst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/07_ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_arst'
ERROR: [VRFC 10-2989] 'c_clk_100mhz_period' is not declared [C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/07_ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd:59]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/07_ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd:59]
ERROR: [VRFC 10-2989] 'c_clk_100mhz_period' is not declared [C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/07_ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd:61]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/07_ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd:61]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/07_ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd:28]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Mark1/Downloads/BPC-DE1/DE1 pccvic/Digital-electronics-1/Labs/07_ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd' ignored due to errors
