Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May  1 16:41:53 2023
| Host         : multipro-r1p2 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file program_counter_timing_summary_routed.rpt -pb program_counter_timing_summary_routed.pb -rpx program_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : program_counter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.071        0.000                      0                   32        0.415        0.000                      0                   32        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               6.071        0.000                      0                   32        0.415        0.000                      0                   32        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.337ns (60.295%)  route 1.539ns (39.705%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.967 r  pc_register_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.976    pc_register_reg[15]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  pc_register_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.090    pc_register_reg[11]_i_2_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  pc_register_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.204    pc_register_reg[7]_i_2_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  pc_register_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.318    pc_register_reg[3]_i_2_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.557 r  pc_register_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.990     4.547    plusOp[31]
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.302     4.849 r  pc_register[0]_i_1/O
                         net (fo=1, routed)           0.000     4.849    p_1_in[31]
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.031    10.920    pc_register_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.433ns (63.436%)  route 1.402ns (36.564%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.967 r  pc_register_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.976    pc_register_reg[15]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  pc_register_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.090    pc_register_reg[11]_i_2_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  pc_register_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.204    pc_register_reg[7]_i_2_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  pc_register_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.318    pc_register_reg[3]_i_2_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.652 r  pc_register_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.853     4.505    plusOp[30]
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.303     4.808 r  pc_register[1]_i_1/O
                         net (fo=1, routed)           0.000     4.808    p_1_in[30]
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.029    10.918    pc_register_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 2.223ns (59.204%)  route 1.532ns (40.796%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.967 r  pc_register_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.976    pc_register_reg[15]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  pc_register_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.090    pc_register_reg[11]_i_2_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  pc_register_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.204    pc_register_reg[7]_i_2_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.443 r  pc_register_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.983     4.426    plusOp[27]
    SLICE_X57Y77         LUT4 (Prop_lut4_I3_O)        0.302     4.728 r  pc_register[4]_i_1/O
                         net (fo=1, routed)           0.000     4.728    p_1_in[27]
    SLICE_X57Y77         FDRE                                         r  pc_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y77         FDRE                                         r  pc_register_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)        0.031    10.920    pc_register_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 2.317ns (62.190%)  route 1.409ns (37.810%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.967 r  pc_register_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.976    pc_register_reg[15]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  pc_register_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.090    pc_register_reg[11]_i_2_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  pc_register_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.204    pc_register_reg[7]_i_2_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  pc_register_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.318    pc_register_reg[3]_i_2_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.540 r  pc_register_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.860     4.400    plusOp[29]
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.299     4.699 r  pc_register[2]_i_1/O
                         net (fo=1, routed)           0.000     4.699    p_1_in[29]
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.031    10.920    pc_register_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 2.109ns (57.656%)  route 1.549ns (42.344%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.967 r  pc_register_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.976    pc_register_reg[15]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  pc_register_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.090    pc_register_reg[11]_i_2_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.329 r  pc_register_reg[7]_i_2/O[2]
                         net (fo=1, routed)           1.000     4.329    plusOp[23]
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.302     4.631 r  pc_register[8]_i_1/O
                         net (fo=1, routed)           0.000     4.631    p_1_in[23]
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)        0.031    10.920    pc_register_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.995ns (56.566%)  route 1.532ns (43.434%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.967 r  pc_register_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.976    pc_register_reg[15]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.215 r  pc_register_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.983     4.198    plusOp[19]
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.302     4.500 r  pc_register[12]_i_1/O
                         net (fo=1, routed)           0.000     4.500    p_1_in[19]
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.031    10.920    pc_register_reg[12]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 2.301ns (65.522%)  route 1.211ns (34.478%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.967 r  pc_register_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.976    pc_register_reg[15]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  pc_register_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.090    pc_register_reg[11]_i_2_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  pc_register_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.204    pc_register_reg[7]_i_2_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.517 r  pc_register_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.662     4.179    plusOp[28]
    SLICE_X57Y77         LUT4 (Prop_lut4_I3_O)        0.306     4.485 r  pc_register[3]_i_1/O
                         net (fo=1, routed)           0.000     4.485    p_1_in[28]
    SLICE_X57Y77         FDRE                                         r  pc_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y77         FDRE                                         r  pc_register_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)        0.029    10.918    pc_register_reg[3]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 2.089ns (59.760%)  route 1.407ns (40.240%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.967 r  pc_register_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.976    pc_register_reg[15]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  pc_register_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.090    pc_register_reg[11]_i_2_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.312 r  pc_register_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.858     4.170    plusOp[21]
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.299     4.469 r  pc_register[10]_i_1/O
                         net (fo=1, routed)           0.000     4.469    p_1_in[21]
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)        0.029    10.918    pc_register_reg[10]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.881ns (53.788%)  route 1.616ns (46.212%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.092 r  pc_register_reg[15]_i_2/O[2]
                         net (fo=1, routed)           1.076     4.168    plusOp[15]
    SLICE_X57Y74         LUT4 (Prop_lut4_I3_O)        0.302     4.470 r  pc_register[16]_i_1/O
                         net (fo=1, routed)           0.000     4.470    p_1_in[15]
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.031    10.920    pc_register_reg[16]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 pc_register_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 2.203ns (64.539%)  route 1.210ns (35.461%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[30]/Q
                         net (fo=1, routed)           0.540     1.969    program_ctr[30]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.625 r  pc_register_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    pc_register_reg[27]_i_2_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.739 r  pc_register_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.739    pc_register_reg[23]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.853 r  pc_register_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.853    pc_register_reg[19]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.967 r  pc_register_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.976    pc_register_reg[15]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  pc_register_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.090    pc_register_reg[11]_i_2_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  pc_register_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.204    pc_register_reg[7]_i_2_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.426 r  pc_register_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.661     4.087    plusOp[25]
    SLICE_X57Y77         LUT4 (Prop_lut4_I3_O)        0.299     4.386 r  pc_register[6]_i_1/O
                         net (fo=1, routed)           0.000     4.386    p_1_in[25]
    SLICE_X57Y77         FDRE                                         r  pc_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=31, unset)           0.924    10.924    clock
    SLICE_X57Y77         FDRE                                         r  pc_register_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)        0.032    10.921    pc_register_reg[6]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  6.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 pc_register_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.358ns (67.680%)  route 0.171ns (32.320%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[13]/Q
                         net (fo=1, routed)           0.057     0.609    program_ctr[13]
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.719 r  pc_register_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.113     0.832    plusOp[18]
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.107     0.939 r  pc_register[13]_i_1/O
                         net (fo=1, routed)           0.000     0.939    p_1_in[18]
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.092     0.524    pc_register_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 pc_register_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.358ns (67.680%)  route 0.171ns (32.320%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[17]/Q
                         net (fo=1, routed)           0.057     0.609    program_ctr[17]
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.719 r  pc_register_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.113     0.832    plusOp[14]
    SLICE_X57Y74         LUT4 (Prop_lut4_I3_O)        0.107     0.939 r  pc_register[17]_i_1/O
                         net (fo=1, routed)           0.000     0.939    p_1_in[14]
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y74         FDRE (Hold_fdre_C_D)         0.092     0.524    pc_register_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 pc_register_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.358ns (67.680%)  route 0.171ns (32.320%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y73         FDRE                                         r  pc_register_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[21]/Q
                         net (fo=1, routed)           0.057     0.609    program_ctr[21]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.719 r  pc_register_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.113     0.832    plusOp[10]
    SLICE_X57Y73         LUT4 (Prop_lut4_I3_O)        0.107     0.939 r  pc_register[21]_i_1/O
                         net (fo=1, routed)           0.000     0.939    p_1_in[10]
    SLICE_X57Y73         FDRE                                         r  pc_register_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y73         FDRE                                         r  pc_register_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.092     0.524    pc_register_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 pc_register_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.358ns (67.680%)  route 0.171ns (32.320%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y72         FDRE                                         r  pc_register_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[25]/Q
                         net (fo=1, routed)           0.057     0.609    program_ctr[25]
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.719 r  pc_register_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.113     0.832    plusOp[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.107     0.939 r  pc_register[25]_i_1/O
                         net (fo=1, routed)           0.000     0.939    p_1_in[6]
    SLICE_X57Y72         FDRE                                         r  pc_register_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y72         FDRE                                         r  pc_register_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.092     0.524    pc_register_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 pc_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.358ns (67.680%)  route 0.171ns (32.320%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y77         FDRE                                         r  pc_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[5]/Q
                         net (fo=1, routed)           0.057     0.609    program_ctr[5]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.719 r  pc_register_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.113     0.832    plusOp[26]
    SLICE_X57Y77         LUT4 (Prop_lut4_I3_O)        0.107     0.939 r  pc_register[5]_i_1/O
                         net (fo=1, routed)           0.000     0.939    p_1_in[26]
    SLICE_X57Y77         FDRE                                         r  pc_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y77         FDRE                                         r  pc_register_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.092     0.524    pc_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 pc_register_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.707%)  route 0.350ns (65.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X60Y75         FDRE                                         r  pc_register_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[31]/Q
                         net (fo=1, routed)           0.350     0.901    program_ctr[31]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.045     0.946 r  pc_register[31]_i_1/O
                         net (fo=1, routed)           0.000     0.946    p_1_in[0]
    SLICE_X60Y75         FDRE                                         r  pc_register_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X60Y75         FDRE                                         r  pc_register_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X60Y75         FDRE (Hold_fdre_C_D)         0.091     0.523    pc_register_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 pc_register_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.358ns (66.313%)  route 0.182ns (33.687%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  pc_register_reg[29]/Q
                         net (fo=2, routed)           0.068     0.620    program_ctr[29]
    SLICE_X56Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.665 r  pc_register[27]_i_3/O
                         net (fo=1, routed)           0.000     0.665    pc_register[27]_i_3_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.730 r  pc_register_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.113     0.843    plusOp[2]
    SLICE_X57Y71         LUT4 (Prop_lut4_I3_O)        0.107     0.950 r  pc_register[29]_i_1/O
                         net (fo=1, routed)           0.000     0.950    p_1_in[2]
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y71         FDRE                                         r  pc_register_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.092     0.524    pc_register_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 pc_register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.399ns (62.910%)  route 0.235ns (37.090%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[10]/Q
                         net (fo=1, routed)           0.119     0.670    program_ctr[10]
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.821 r  pc_register_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.116     0.937    plusOp[22]
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.107     1.044 r  pc_register[9]_i_1/O
                         net (fo=1, routed)           0.000     1.044    p_1_in[22]
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.092     0.524    pc_register_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 pc_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.359ns (55.809%)  route 0.284ns (44.191%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[7]/Q
                         net (fo=1, routed)           0.059     0.611    program_ctr[7]
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.719 r  pc_register_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.225     0.943    plusOp[24]
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.110     1.053 r  pc_register[7]_i_1/O
                         net (fo=1, routed)           0.000     1.053    p_1_in[24]
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.092     0.524    pc_register_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 pc_register_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_register_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.395ns (58.250%)  route 0.283ns (41.750%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[12]/Q
                         net (fo=1, routed)           0.058     0.609    program_ctr[12]
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.753 r  pc_register_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.225     0.978    plusOp[20]
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.110     1.088 r  pc_register[11]_i_1/O
                         net (fo=1, routed)           0.000     1.088    p_1_in[20]
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.091     0.523    pc_register_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.566    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y78  pc_register_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y76  pc_register_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75  pc_register_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75  pc_register_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75  pc_register_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75  pc_register_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y74  pc_register_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y74  pc_register_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y74  pc_register_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y74  pc_register_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y78  pc_register_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y78  pc_register_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y76  pc_register_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y76  pc_register_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y78  pc_register_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y78  pc_register_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y76  pc_register_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y76  pc_register_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y75  pc_register_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[0]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[0]
                                                                      r  program_ctr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[10]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[10]
                                                                      r  program_ctr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[11]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[11]
                                                                      r  program_ctr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[12]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[12]
                                                                      r  program_ctr[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[13]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[13]
                                                                      r  program_ctr[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[14]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[14]
                                                                      r  program_ctr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[15]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[15]
                                                                      r  program_ctr[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[16]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[16]
                                                                      r  program_ctr[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[17]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[17]
                                                                      r  program_ctr[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.973     0.973    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pc_register_reg[18]/Q
                         net (fo=1, unset)            0.973     2.402    program_ctr[18]
                                                                      r  program_ctr[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[0]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[0]
                                                                      r  program_ctr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[10]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[10]
                                                                      r  program_ctr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[11]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[11]
                                                                      r  program_ctr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[12]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[12]
                                                                      r  program_ctr[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[13]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[13]
                                                                      r  program_ctr[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[14]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[14]
                                                                      r  program_ctr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[15]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[15]
                                                                      r  program_ctr[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[16]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[16]
                                                                      r  program_ctr[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[17]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[17]
                                                                      r  program_ctr[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_ctr[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.410     0.410    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pc_register_reg[18]/Q
                         net (fo=1, unset)            0.410     0.961    program_ctr[18]
                                                                      r  program_ctr[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y78         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[0]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[31]
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[0]/C

Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y76         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[10]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[21]
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[10]/C

Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y75         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[11]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[20]
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[11]/C

Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y75         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[12]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[19]
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[12]/C

Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y75         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[13]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[18]
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[13]/C

Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y75         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[14]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[17]
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[14]/C

Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[15]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[16]
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[15]/C

Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[16]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[15]
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[16]/C

Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[17]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[14]
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[17]/C

Slack:                    inf
  Source:                 load_data
                            (input port)
  Destination:            pc_register_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  load_data (IN)
                         net (fo=31, unset)           0.973     0.973    load_data
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  pc_register[18]_i_1/O
                         net (fo=1, routed)           0.000     1.097    p_1_in[13]
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.924     0.924    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y78         FDRE                                         r  pc_register_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y76         FDRE                                         r  pc_register_reg[10]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[11]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[12]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[13]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y75         FDRE                                         r  pc_register_reg[14]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[15]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[16]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[17]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            pc_register_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  enable (IN)
                         net (fo=31, unset)           0.410     0.410    enable
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=31, unset)           0.432     0.432    clock
    SLICE_X57Y74         FDRE                                         r  pc_register_reg[18]/C





