
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v' to AST representation.
Storing AST representation for module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSANSTEPS_VENTAJA_e7.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSANSTEPS_VENTAJA_e7.v' to AST representation.
Storing AST representation for module `$abstract\SARSANSTEPS_VENTAJA_e7'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_VENTAJA_e5.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_VENTAJA_e5.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_RUIDO_VENTAJA_e5'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_RUIDO_e9_1.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_RUIDO_e9_1'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_VENTAJA_e4.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_VENTAJA_e4.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_VENTAJA_e4'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_WInd_e8'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e9.v' to AST representation.
Storing AST representation for module `$abstract\SARSA_WInd_e9'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNStepsRuido_e9.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNStepsRuido_e9'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e10.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e10.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e10'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e10_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e10_1.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e10_1'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e6.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e6.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e6'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsaNada_e8.v' to AST representation.
Storing AST representation for module `$abstract\SarsaNada_e8'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/Sarsa_Ruido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/Sarsa_Ruido_e9.v' to AST representation.
Storing AST representation for module `$abstract\Sarsa_Ruido_e9'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsanStepsNada_e8_1.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsanStepsNada_e8_1.v' to AST representation.
Storing AST representation for module `$abstract\SarsanStepsNada_e8_1'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsanstepsNada_e8.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SarsanstepsNada_e8.v' to AST representation.
Storing AST representation for module `$abstract\SarsanstepsNada_e8'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/e7_SARSA_nSteps_INDEPENDIENTES.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/e7_SARSA_nSteps_INDEPENDIENTES.v' to AST representation.
Storing AST representation for module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/e9_SARSA_nSteps_INDEPENDIENTES.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/e9_SARSA_nSteps_INDEPENDIENTES.v' to AST representation.
Storing AST representation for module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNada_e6_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult4_SarsaNada_e6_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9.v' to AST representation.
Storing AST representation for module `$abstract\mult4_SarsaNada_e6_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2468.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2468.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2468'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2470.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2470.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2470'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2471.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2471.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2471'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2475.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2475.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2475'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2479.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2479.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2479'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2485.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2485.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2485'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2493.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2493'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2496.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2496.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2496'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e24963.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e24963.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e24963'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2497.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/mult8_2bits_2op_e2497.v' to AST representation.
Storing AST representation for module `$abstract\mult8_2bits_2op_e2497'.
Successfully finished Verilog frontend.

39. Executing HIERARCHY pass (managing design hierarchy).

40. Executing AST frontend in derive mode using pre-parsed AST for module `\SARSA_WInd_e8'.
Generating RTLIL representation for module `\SARSA_WInd_e8'.

40.1. Analyzing design hierarchy..
Top module:  \SARSA_WInd_e8

40.2. Analyzing design hierarchy..
Top module:  \SARSA_WInd_e8
Removing unused module `$abstract\mult8_2bits_2op_e2497'.
Removing unused module `$abstract\mult8_2bits_2op_e24963'.
Removing unused module `$abstract\mult8_2bits_2op_e2496'.
Removing unused module `$abstract\mult8_2bits_2op_e2493'.
Removing unused module `$abstract\mult8_2bits_2op_e2485'.
Removing unused module `$abstract\mult8_2bits_2op_e2479'.
Removing unused module `$abstract\mult8_2bits_2op_e2475'.
Removing unused module `$abstract\mult8_2bits_2op_e2471'.
Removing unused module `$abstract\mult8_2bits_2op_e2470'.
Removing unused module `$abstract\mult8_2bits_2op_e2468'.
Removing unused module `$abstract\mult4_SarsaNada_e6_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9'.
Removing unused module `$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SarsaNStepsRuido_e9'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.
Removing unused module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.
Removing unused module `$abstract\SarsanstepsNada_e8'.
Removing unused module `$abstract\SarsanStepsNada_e8_1'.
Removing unused module `$abstract\Sarsa_Ruido_e9'.
Removing unused module `$abstract\SarsaNada_e8'.
Removing unused module `$abstract\SarsaNada_e6'.
Removing unused module `$abstract\SarsaNada_e10_1'.
Removing unused module `$abstract\SarsaNada_e10'.
Removing unused module `$abstract\SarsaNStepsRuido_e9'.
Removing unused module `$abstract\SARSA_WInd_e9'.
Removing unused module `$abstract\SARSA_WInd_e8'.
Removing unused module `$abstract\SARSA_VENTAJA_e4'.
Removing unused module `$abstract\SARSA_RUIDO_e9_1'.
Removing unused module `$abstract\SARSA_RUIDO_VENTAJA_e5'.
Removing unused module `$abstract\SARSANSTEPS_VENTAJA_e7'.
Removing unused module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.
Removed 37 unused modules.
Renaming module SARSA_WInd_e8 to SARSA_WInd_e8.

41. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/06-yosys-synthesis/hierarchy.dot'.
Dumping module SARSA_WInd_e8 to page 1.

42. Executing TRIBUF pass.

43. Executing HIERARCHY pass (managing design hierarchy).

43.1. Analyzing design hierarchy..
Top module:  \SARSA_WInd_e8

43.2. Analyzing design hierarchy..
Top module:  \SARSA_WInd_e8
Removed 0 unused modules.

44. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

45. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:19$8 in module SARSA_WInd_e8.
Removed a total of 0 dead cases.

46. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

47. Executing PROC_INIT pass (extract init attributes).

48. Executing PROC_ARST pass (detect async resets in processes).

49. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

50. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SARSA_WInd_e8.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:19$8'.
     1/1: $1\corrected[3:0]

51. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SARSA_WInd_e8.\corrected' from process `\SARSA_WInd_e8.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:19$8'.

52. Executing PROC_DFF pass (convert process syncs to FFs).

53. Executing PROC_MEMWR pass (convert process memory writes to cells).

54. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\SARSA_WInd_e8.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:19$8'.
Removing empty process `SARSA_WInd_e8.$proc$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:19$8'.
Cleaned up 1 empty switch.

55. Executing CHECK pass (checking for obvious problems).
Checking module SARSA_WInd_e8...
Found and reported 0 problems.

56. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.
<suppressed ~4 debug messages>

57. Executing FLATTEN pass (flatten design).

58. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SARSA_WInd_e8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SARSA_WInd_e8.
Performed a total of 0 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

68. Executing FSM pass (extract and optimize FSM).

68.1. Executing FSM_DETECT pass (finding FSMs in design).

68.2. Executing FSM_EXTRACT pass (extracting FSM from design).

68.3. Executing FSM_OPT pass (simple optimizations of FSMs).

68.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

68.5. Executing FSM_OPT pass (simple optimizations of FSMs).

68.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

68.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

68.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

69. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SARSA_WInd_e8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SARSA_WInd_e8.
Performed a total of 0 changes.

73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

74. Executing OPT_DFF pass (perform DFF optimizations).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

77. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port A of cell SARSA_WInd_e8.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:18$7 ($add).
Removed top 3 bits (of 4) from port B of cell SARSA_WInd_e8.$add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:18$7 ($add).

78. Executing PEEPOPT pass (run peephole optimizers).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

80. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SARSA_WInd_e8:
  creating $macc model for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:14$4 ($add).
  creating $macc model for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:18$7 ($add).
  creating $alu model for $macc $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:18$7.
  creating $alu model for $macc $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:14$4.
  creating $alu cell for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:14$4: $auto$alumacc.cc:485:replace_alu$13
  creating $alu cell for $add$/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/SARSA_WInd_e8.v:18$7: $auto$alumacc.cc:485:replace_alu$16
  created 2 $alu and 0 $macc cells.

81. Executing SHARE pass (SAT-based resource sharing).

82. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SARSA_WInd_e8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SARSA_WInd_e8.
Performed a total of 0 changes.

86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

87. Executing OPT_DFF pass (perform DFF optimizations).

88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

89. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

90. Executing MEMORY pass.

90.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

90.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

90.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

90.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

90.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

90.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

90.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

90.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

90.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

90.10. Executing MEMORY_COLLECT pass (generating $mem cells).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

92. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.
<suppressed ~8 debug messages>

93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

94. Executing OPT_DFF pass (perform DFF optimizations).

95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

96. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

97. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SARSA_WInd_e8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SARSA_WInd_e8.
Performed a total of 0 changes.

101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

102. Executing OPT_SHARE pass.

103. Executing OPT_DFF pass (perform DFF optimizations).

104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

105. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

106. Executing TECHMAP pass (map to technology primitives).

106.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

106.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~237 debug messages>

107. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.
<suppressed ~32 debug messages>

108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

109. Executing OPT_DFF pass (perform DFF optimizations).

110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..
Removed 0 unused cells and 59 unused wires.
<suppressed ~1 debug messages>

111. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

113. Executing OPT_DFF pass (perform DFF optimizations).

114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

115. Executing ABC pass (technology mapping using ABC).

115.1. Extracting gate netlist of module `\SARSA_WInd_e8' to `<abc-temp-dir>/input.blif'..
Extracted 19 gates and 24 wires to a netlist network with 4 inputs and 4 outputs.

115.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

115.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        3
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

116. Executing OPT pass (performing simple optimizations).

116.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

116.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

116.3. Executing OPT_DFF pass (perform DFF optimizations).

116.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..
Removed 0 unused cells and 20 unused wires.
<suppressed ~2 debug messages>

116.5. Finished fast OPT passes.

117. Executing HIERARCHY pass (managing design hierarchy).

117.1. Analyzing design hierarchy..
Top module:  \SARSA_WInd_e8

117.2. Analyzing design hierarchy..
Top module:  \SARSA_WInd_e8
Removed 0 unused modules.

118. Executing CHECK pass (checking for obvious problems).
Checking module SARSA_WInd_e8...
Found and reported 0 problems.

119. Printing statistics.

=== SARSA_WInd_e8 ===

   Number of wires:                 17
   Number of wire bits:             29
   Number of public wires:           9
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $_ANDNOT_                       3
     $_AND_                          3
     $_MUX_                          3
     $_NAND_                         1
     $_OR_                           1
     $_XOR_                          1

120. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module SARSA_WInd_e8 to page 1.

121. Executing OPT pass (performing simple optimizations).

121.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

121.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

121.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SARSA_WInd_e8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

121.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SARSA_WInd_e8.
Performed a total of 0 changes.

121.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SARSA_WInd_e8'.
Removed a total of 0 cells.

121.6. Executing OPT_DFF pass (perform DFF optimizations).

121.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..

121.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SARSA_WInd_e8.

121.9. Finished OPT passes. (There is nothing left to do.)

122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..
Removed 0 unused cells and 6 unused wires.
<suppressed ~6 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/tmp/5eb188ab556d4bdcaf5d790ee857447e.lib ",
   "modules": {
      "\\SARSA_WInd_e8": {
         "num_wires":         11,
         "num_wire_bits":     16,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 3,
            "$_MUX_": 3,
            "$_NAND_": 1,
            "$_OR_": 1,
            "$_XOR_": 1
         }
      }
   },
      "design": {
         "num_wires":         11,
         "num_wire_bits":     16,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 3,
            "$_MUX_": 3,
            "$_NAND_": 1,
            "$_OR_": 1,
            "$_XOR_": 1
         }
      }
}

123. Printing statistics.

=== SARSA_WInd_e8 ===

   Number of wires:                 11
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:       8
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $_ANDNOT_                       3
     $_AND_                          3
     $_MUX_                          3
     $_NAND_                         1
     $_OR_                           1
     $_XOR_                          1

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

124. Executing TECHMAP pass (map to technology primitives).

124.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

124.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

125. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

126. Executing TECHMAP pass (map to technology primitives).

126.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

126.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

127. Executing SIMPLEMAP pass (map simple cells to gate primitives).

128. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

128.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\SARSA_WInd_e8':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/tmp/5eb188ab556d4bdcaf5d790ee857447e.lib ",
   "modules": {
      "\\SARSA_WInd_e8": {
         "num_wires":         11,
         "num_wire_bits":     16,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 3,
            "$_MUX_": 3,
            "$_NAND_": 1,
            "$_OR_": 1,
            "$_XOR_": 1
         }
      }
   },
      "design": {
         "num_wires":         11,
         "num_wire_bits":     16,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 3,
            "$_MUX_": 3,
            "$_NAND_": 1,
            "$_OR_": 1,
            "$_XOR_": 1
         }
      }
}

129. Printing statistics.

=== SARSA_WInd_e8 ===

   Number of wires:                 11
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:       8
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $_ANDNOT_                       3
     $_AND_                          3
     $_MUX_                          3
     $_NAND_                         1
     $_OR_                           1
     $_XOR_                          1

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

[INFO] Using generated ABC script '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/06-yosys-synthesis/AREA_0.abc'…

130. Executing ABC pass (technology mapping using ABC).

130.1. Extracting gate netlist of module `\SARSA_WInd_e8' to `/tmp/yosys-abc-IHPfKB/input.blif'..
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 4 outputs.

130.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-IHPfKB/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-IHPfKB/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-IHPfKB/input.blif 
ABC: + read_lib -w /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/tmp/5eb188ab556d4bdcaf5d790ee857447e.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/tmp/5eb188ab556d4bdcaf5d790ee857447e.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.17 sec
ABC: Memory =    9.54 MB. Time =     0.17 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =      7 (  0.0 %)   Cap = 15.8 ff (  7.1 %)   Area =       55.05 ( 85.7 %)   Delay =   587.79 ps  ( 28.6 %)               
ABC: Path  0 --       2 : 0    2 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   6.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       9 : 2    3 sky130_fd_sc_hd__and2_2  A =   7.51  Df = 247.8   -9.2 ps  S = 195.3 ps  Cin =  1.5 ff  Cout =  36.5 ff  Cmax = 303.0 ff  G = 2494  
ABC: Path  2 --      15 : 2    1 sky130_fd_sc_hd__and2b_2 A =   8.76  Df = 587.8  -30.0 ps  S = 175.1 ps  Cin =  1.6 ff  Cout =  33.4 ff  Cmax = 310.4 ff  G = 2111  
ABC: Start-point = pi1 (\A [0]).  End-point = po3 (\P [2]).
ABC: netlist                       : i/o =    4/    4  lat =    0  nd =     7  edge =     15  area =55.07  delay = 2.00  lev = 2
ABC: + write_blif /tmp/yosys-abc-IHPfKB/output.blif 

130.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

131. Executing SETUNDEF pass (replace undef values with defined constants).

132. Executing HILOMAP pass (mapping to constant drivers).

133. Executing SPLITNETS pass (splitting up multi-bit signals).

134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SARSA_WInd_e8..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

135. Executing INSBUF pass (insert buffer cells for connected wires).

136. Executing CHECK pass (checking for obvious problems).
Checking module SARSA_WInd_e8...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e8/tmp/5eb188ab556d4bdcaf5d790ee857447e.lib ",
   "modules": {
      "\\SARSA_WInd_e8": {
         "num_wires":         6,
         "num_wire_bits":     11,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         7,
         "area":              55.052800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 3,
            "sky130_fd_sc_hd__and2b_2": 1,
            "sky130_fd_sc_hd__nand2b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 1
         }
      }
   },
      "design": {
         "num_wires":         6,
         "num_wire_bits":     11,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         7,
         "area":              55.052800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 3,
            "sky130_fd_sc_hd__and2b_2": 1,
            "sky130_fd_sc_hd__nand2b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 1
         }
      }
}

137. Printing statistics.

=== SARSA_WInd_e8 ===

   Number of wires:                  6
   Number of wire bits:             11
   Number of public wires:           3
   Number of public wire bits:       8
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nor2_2         1

   Chip area for module '\SARSA_WInd_e8': 55.052800
     of which used for sequential elements: 0.000000 (0.00%)

138. Executing Verilog backend.
Dumping module `\SARSA_WInd_e8'.

139. Executing JSON backend.
