# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 0.000128 2048 0.39 2850 164864 28.266 17.6577 1165.3 523.582 1734.94 1735.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 0.000128 2048 0.39 2850 164736 28.2771 17.6772 1353.4 522.468 1921.97 1922.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 0.000128 2048 0.39 2850 165120 28.2521 17.7414 1410.96 524.265 1981.37 1981.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 0.000128 2048 0.39 2850 165120 28.2446 17.6693 1316.04 523.583 1885.68 1885.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 0.000128 2048 0.39 2850 164800 28.4208 17.7285 1327.27 524.384 1897.94 1898.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 0.000128 2048 0.39 2850 163968 28.2344 17.6579 1355.45 522.4 1923.88 1923.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 0.000128 2048 0.39 2850 164160 28.3977 17.6916 1361.96 523.016 1931.21 1931.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 0.000128 2048 0.39 2850 163840 28.2268 17.6415 1315.28 522.173 1883.47 1883.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 0.000128 2048 0.39 2850 164352 28.3264 17.8077 1333.05 523.828 1903.16 1903.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 0.000128 2048 0.39 2850 163200 28.2294 17.6245 1422.58 520.234 1988.81 1988.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 0.000128 2048 0.39 2850 163840 28.2297 17.7118 1659.47 522.543 2228.11 2228.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 0.000128 2048 0.39 2850 165120 28.2191 17.7193 1156.32 523.918 1726.33 1726.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 0.000128 2048 0.39 2850 165120 28.376 17.7946 1168.44 524.272 1739.02 1739.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 0.000128 2048 0.39 2850 165120 28.2486 17.7009 1161.16 523.951 1731.2 1731.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 0.000128 2048 0.39 2850 164864 28.3016 17.8369 1188.09 523.393 1757.76 1757.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 0.000128 2048 0.39 2850 164864 28.2545 17.7971 1196.51 523.902 1766.6 1766.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 0.000128 2048 0.39 2850 164736 28.2569 17.6883 1376.76 522.631 1945.48 1945.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 0.000128 2048 0.39 2850 165120 28.2153 17.7631 1348.09 524.381 1918.59 1918.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 0.000128 2048 0.39 2850 165120 28.1779 17.6642 1435.33 523.59 2004.9 2005.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 0.000128 2048 0.39 2850 164800 28.4026 17.7275 1418.85 523.944 1989.07 1989.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 0.000128 2048 0.39 2850 163968 28.2328 17.7102 1423.55 522.34 1991.97 1992.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 0.000128 2048 0.39 2850 164160 28.3472 17.7152 1399.6 523.149 1968.96 1969.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 0.000128 2048 0.39 2850 163840 28.2243 17.7003 1337.4 522.806 1906.27 1906.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 0.000128 2048 0.39 2850 164352 28.2917 17.6679 1571.12 524.295 2141.51 2141.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 0.000128 2048 0.39 2850 163200 28.2181 17.6251 1568.77 519.918 2134.67 2134.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 0.000128 2048 0.39 2850 163840 28.2108 17.6456 1432.34 523.084 2001.43 2001.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 0.000128 2048 0.39 2860 165120 28.2049 17.6928 1096.83 523.511 1666.39 1666.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 0.000128 2048 0.39 2860 165120 28.3758 17.7176 1232.4 523.8 1802.44 1802.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 0.000128 2048 0.39 2860 165120 28.2512 17.7054 1149 523.552 1718.65 1718.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 0.000128 2048 0.39 2860 164864 28.2856 17.7169 1164.29 522.858 1733.29 1733.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 0.000128 2048 0.39 2860 164864 28.2286 17.6968 1157.13 523.494 1726.69 1726.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 0.000128 2048 0.39 2860 164736 28.2479 17.6827 1449.7 522.497 2018.28 2018.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 0.000128 2048 0.39 2860 164736 28.135 17.6845 1009.91 523.115 1578.98 1579.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 0.000128 2048 0.39 2860 165120 28.2253 17.7111 1395.12 524.387 1965.59 1965.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 0.000128 2048 0.39 2860 163840 28.1921 17.6497 970.118 522.456 1538.57 1538.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 0.000128 2048 0.39 2860 165120 28.1983 17.666 1308.26 524.03 1878.3 1878.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 0.000128 2048 0.39 2860 164352 28.2739 17.7779 935.299 523.933 1505.43 1505.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 0.000128 2048 0.39 2860 164800 28.4003 17.7421 1364.74 524.433 1935.46 1935.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 0.000128 2048 0.39 2860 163200 28.2144 17.6191 953.701 520.359 1520.04 1520.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 0.000128 2048 0.39 2860 163968 28.1972 17.6916 1733.84 522.003 2301.88 2302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 0.000128 2048 0.39 2860 163072 28.0822 17.553 1123.69 519.686 1689.15 1689.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 0.000128 2048 0.39 2860 164160 28.3336 17.6952 1658.98 523.504 2228.65 2228.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 0.000128 2048 0.39 2860 163200 28.1702 17.6615 1119.99 521.381 1687.35 1687.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 0.000128 2048 0.39 2860 163840 28.217 17.6372 1605.42 522.293 2173.72 2173.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 0.000128 2048 0.39 2860 163840 28.1911 17.709 1084.37 523.147 1653.56 1653.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 0.000128 2048 0.39 2860 164352 28.2804 17.7742 1410.94 524.279 1981.41 1981.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 0.000128 2048 0.39 2860 162816 28.1494 17.5782 983.787 520.616 1550.27 1550.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 0.000128 2048 0.39 2860 163200 28.2089 17.6108 1456.35 519.996 2022.31 2022.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 0.000128 2048 0.39 2860 160000 28.1386 17.6565 1029.82 516.192 1591.95 1592.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 0.000128 2048 0.39 2856 165120 28.2236 17.6571 1077.52 523.773 1647.32 1647.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 0.000128 2048 0.39 2856 165120 28.3406 17.7152 1142.71 523.843 1712.74 1712.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 0.000128 2048 0.39 2856 165120 28.2338 17.8111 1129.3 523.889 1699.37 1699.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 0.000128 2048 0.39 2856 165120 28.1965 17.6663 726.027 524.093 1296.13 1296.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 0.000128 2048 0.39 2856 164864 28.2775 17.7915 1300.66 523.333 1870.21 1870.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 0.000128 2048 0.39 2856 163968 28.1996 17.6476 818.589 522.349 1386.92 1387.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 0.000128 2048 0.39 2856 164864 28.2277 17.7316 1236.95 523.502 1806.55 1806.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 0.000128 2048 0.39 2856 163840 28.1844 17.6378 808.301 522.381 1376.64 1376.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 0.000128 2048 0.39 2856 164736 28.2354 17.677 1381.56 522.981 1950.59 1950.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 0.000128 2048 0.39 2856 164736 28.137 17.6792 970.679 522.61 1539.25 1539.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 0.000128 2048 0.39 2856 165120 28.2353 17.7062 1315.08 524.494 1885.66 1885.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 0.000128 2048 0.39 2856 163840 28.1812 17.634 938.521 523.103 1507.58 1507.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 0.000128 2048 0.39 2856 165120 28.1603 17.666 1689.11 523.664 2258.75 2258.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 0.000128 2048 0.39 2856 164352 28.3002 17.7329 1075.89 524.059 1646.12 1646.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 0.000128 2048 0.39 2856 164800 28.4035 17.7336 1654.95 524.314 2225.55 2225.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 0.000128 2048 0.39 2856 163200 28.2341 17.6396 1114.42 520.349 1680.78 1680.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 0.000128 2048 0.39 2856 163968 28.1991 17.7967 1615.46 522.337 2183.93 2184.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 0.000128 2048 0.39 2856 163072 28.062 17.5977 1064.53 520.182 1630.51 1630.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 0.000128 2048 0.39 2856 164160 28.3668 17.707 1568.21 523.472 2137.89 2138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 0.000128 2048 0.39 2856 163200 28.1924 17.7955 1008.98 520.961 1576.08 1576.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 0.000128 2048 0.39 2856 163840 28.1931 17.6374 1497 522.78 2065.76 2065.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 0.000128 2048 0.39 2856 163840 28.2286 17.6333 1008.75 522.543 1577.3 1577.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 0.000128 2048 0.39 2850 165120 28.1953 17.6722 1218.86 523.858 1788.73 1788.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 0.000128 2048 0.39 2850 165120 28.3492 17.7193 1099.8 523.647 1669.66 1669.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 0.000128 2048 0.39 2850 165120 28.23 17.7093 710.182 523.867 1280.14 1280.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 0.000128 2048 0.39 2850 165120 28.2334 17.7014 1167.58 523.899 1737.57 1737.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 0.000128 2048 0.39 2850 165120 28.1829 17.6865 754.214 524.026 1324.25 1324.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 0.000128 2048 0.39 2850 164864 28.2788 17.7309 1251.39 523.461 1821 1821.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 0.000128 2048 0.39 2850 163968 28.2241 17.6778 786.443 522.349 1354.83 1354.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 0.000128 2048 0.39 2850 164864 28.2091 17.6824 1290.88 523.491 1860.4 1860.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 0.000128 2048 0.39 2850 163840 28.2052 17.6463 838.254 522.781 1407.02 1407.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 0.000128 2048 0.39 2850 164736 28.2318 17.6988 1380.64 522.488 1949.21 1949.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 0.000128 2048 0.39 2850 164736 28.1363 17.6884 994.635 523.169 1563.78 1563.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 0.000128 2048 0.39 2850 165120 28.2018 17.6939 1345.59 524.386 1916.01 1916.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 0.000128 2048 0.39 2850 163840 28.1719 17.6308 941.083 522.393 1509.42 1509.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 0.000128 2048 0.39 2850 165120 28.1719 17.6978 1638.74 523.579 2208.33 2208.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 0.000128 2048 0.39 2850 164352 28.2935 17.6742 1095.65 524.336 1666.09 1666.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 0.000128 2048 0.39 2850 164800 28.4168 17.783 1634.44 524.373 2205.16 2205.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 0.000128 2048 0.39 2850 163200 28.2209 17.6312 1090.77 519.916 1656.68 1656.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 0.000128 2048 0.39 2850 163968 28.2204 17.6921 1577.19 521.994 2145.24 2145.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 0.000128 2048 0.39 2850 163072 28.0943 17.5532 1033.92 519.81 1599.52 1599.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 0.000128 2048 0.39 2850 164160 28.3291 17.6957 1531.95 523.213 2101.33 2101.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 0.000128 2048 0.39 2850 163200 28.1775 17.6168 1010.33 520.896 1577.15 1577.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 0.000128 2048 0.39 2850 163840 28.1965 17.7555 1463.15 522.307 2031.56 2031.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 0.000128 2048 0.39 2850 163840 28.2129 17.6343 1032.34 522.886 1601.22 1601.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 0.000128 2048 0.39 2848 164864 28.2071 17.7211 1067.38 523.383 1636.83 1636.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 0.000128 2048 0.39 2848 164864 28.2093 17.6927 688.802 523.496 1258.34 1258.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 0.000128 2048 0.39 2848 165120 28.3381 17.7216 1094.61 524.039 1664.86 1664.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 0.000128 2048 0.39 2848 165120 28.2272 17.8118 703.785 524.254 1274.22 1274.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 0.000128 2048 0.39 2848 164736 28.2525 17.7438 1185.66 523.781 1755.58 1755.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 0.000128 2048 0.39 2848 164352 28.2566 17.6836 757.503 524.026 1327.61 1327.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 0.000128 2048 0.39 2848 164416 28.3442 17.7339 1164.46 523.328 1734.01 1734.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 0.000128 2048 0.39 2848 163968 28.2077 17.652 740.146 522.393 1308.54 1308.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 0.000128 2048 0.39 2848 163968 28.363 17.6973 608.033 523.634 1177.88 1178.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 0.000128 2048 0.39 2848 164864 28.2072 17.7547 1164.33 523.49 1733.92 1734.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 0.000128 2048 0.39 2848 163840 28.1865 17.7951 768.215 522.673 1337.01 1337.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 0.000128 2048 0.39 2848 164352 28.29 17.6717 643.289 524.223 1213.62 1213.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 0.000128 2048 0.39 2848 164160 28.2788 17.7566 1683.15 522.331 2251.66 2251.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 0.000128 2048 0.39 2848 163584 28.2456 17.7584 1057.86 522.686 1626.69 1626.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 0.000128 2048 0.39 2848 162432 28.2838 17.609 868.602 519.791 1434.43 1434.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 0.000128 2048 0.39 2848 165120 28.2179 17.7019 1574.9 524.239 2145.2 2145.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 0.000128 2048 0.39 2848 163840 28.1782 17.6624 1052.99 522.447 1621.42 1621.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 0.000128 2048 0.39 2848 163200 28.1783 17.6447 879.181 521.312 1446.46 1446.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 0.000128 2048 0.39 2848 164352 28.23 17.6873 1487.32 523.608 2057 2057.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 0.000128 2048 0.39 2848 164352 28.2683 17.7794 967.321 523.836 1537.35 1537.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 0.000128 2048 0.39 2848 161280 28.3012 17.6297 827.187 519.969 1393.23 1393.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 0.000128 2048 0.39 2848 164800 28.3931 17.7438 1470 524.373 2040.66 2040.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 0.000128 2048 0.39 2848 163200 28.2079 17.6188 1009.67 520.365 1576.01 1576.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 0.000128 2048 0.39 2848 163200 28.4231 17.7743 841.412 522.708 1410.46 1410.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 0.000128 2048 0.39 2848 163968 28.1991 17.64 1421.47 522.345 1989.79 1989.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 0.000128 2048 0.39 2848 163072 28.1012 17.5641 986.804 520.243 1552.86 1552.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 0.000128 2048 0.39 2848 161280 28.3546 17.623 804.739 519.998 1370.86 1370.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 0.000128 2048 0.39 2848 164160 28.3727 17.6965 1392.69 523.576 1962.47 1962.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 0.000128 2048 0.39 2848 163200 28.175 17.8019 995.813 521.384 1563.32 1563.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 0.000128 2048 0.39 2848 161280 28.3152 17.5514 812.793 519.121 1377.92 1378.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 0.000128 2048 0.39 2848 163840 28.2047 17.6552 1402.58 522.591 1971.18 1971.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 0.000128 2048 0.39 2848 163840 28.2056 17.6395 950.056 522.643 1518.68 1518.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 0.000128 2048 0.39 2848 162816 28.1551 17.5596 854.748 520.789 1421.39 1421.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 0.000128 2048 0.39 2880 164608 28.2263 17.7316 1096.37 523.921 1666.4 1666.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 0.000128 2048 0.39 2880 164352 28.2725 17.6636 702.569 523.585 1272.23 1272.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 0.000128 2048 0.39 2880 164800 28.3715 17.7764 1233.9 523.781 1803.96 1804.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 0.000128 2048 0.39 2880 164480 28.2864 17.7065 791.669 524.22 1362.02 1362.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 0.000128 2048 0.39 2880 164160 28.346 17.7025 648.217 523.587 1217.99 1218.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 0.000128 2048 0.39 2880 164736 28.2579 17.7024 1148.22 523.462 1717.78 1717.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 0.000128 2048 0.39 2880 164352 28.2268 17.6745 751.416 524.022 1321.48 1321.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 0.000128 2048 0.39 2880 163584 28.2444 17.6704 614.392 523.057 1183.5 1183.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 0.000128 2048 0.39 2880 164416 28.3181 17.6841 1642.52 522.964 2211.63 2211.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 0.000128 2048 0.39 2880 163968 28.202 17.668 1033.53 522.408 1601.94 1602.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 0.000128 2048 0.39 2880 163968 28.3568 17.7377 840.15 523.759 1410.14 1410.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 0.000128 2048 0.39 2880 164352 28.2626 17.6887 1525.58 524.002 2095.68 2095.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 0.000128 2048 0.39 2880 163840 28.1912 17.6633 958.521 522.735 1527.25 1527.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 0.000128 2048 0.39 2880 164352 28.3012 17.6724 786.417 523.859 1356.39 1356.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 0.000128 2048 0.39 2880 164160 28.3011 17.6786 1566.95 522.925 2135.99 2136.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 0.000128 2048 0.39 2880 163584 28.2466 17.661 1018.4 523.115 1587.56 1587.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 0.000128 2048 0.39 2880 162432 28.2914 17.7373 892.162 520.164 1458.49 1458.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 0.000128 2048 0.39 2880 161280 28.3125 17.5841 788.632 519.996 1354.67 1354.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 0.000128 2048 0.39 2880 164480 28.285 17.7682 1475.22 523.784 2045.2 2045.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 0.000128 2048 0.39 2880 163840 28.1896 17.6296 997.98 522.387 1566.34 1566.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 0.000128 2048 0.39 2880 163200 28.1739 17.613 835.426 521.382 1402.73 1402.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 0.000128 2048 0.39 2880 163840 28.2244 17.6579 827.454 523.335 1396.81 1396.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 0.000128 2048 0.39 2880 164352 28.2244 17.7259 1386.58 523.95 1956.62 1956.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 0.000128 2048 0.39 2880 164352 28.2913 17.6828 990.582 524.232 1560.93 1561.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 0.000128 2048 0.39 2880 161280 28.3031 17.5657 801.749 520.047 1367.82 1367.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 0.000128 2048 0.39 2880 162816 28.1602 17.5636 761.576 520.61 1328.05 1328.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 0.000128 2048 0.39 2880 164800 28.4139 17.7278 1443.51 523.945 2013.74 2013.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 0.000128 2048 0.39 2880 163200 28.2156 17.6146 974.718 520.412 1541.1 1541.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 0.000128 2048 0.39 2880 163200 28.4423 17.7459 845.984 522.827 1415.15 1415.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 0.000128 2048 0.39 2880 160000 28.1798 17.5031 761.588 516.168 1323.58 1323.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 0.000128 2048 0.39 2880 164864 28.19 17.6683 1189.09 523.49 1758.58 1758.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 0.000128 2048 0.39 2880 164864 28.2078 17.6722 762.998 523.491 1332.51 1332.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 0.000128 2048 0.39 2880 164352 28.2281 17.8565 630.836 523.662 1200.73 1200.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 0.000128 2048 0.39 2880 164800 28.3871 17.7156 1146.17 523.674 1716.09 1716.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 0.000128 2048 0.39 2880 164480 28.2898 17.7303 751.716 523.895 1321.78 1321.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 0.000128 2048 0.39 2880 164160 28.3587 17.7111 612.328 523.616 1182.16 1182.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 0.000128 2048 0.39 2880 164736 28.241 17.6888 1600.67 523.465 2170.2 2170.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 0.000128 2048 0.39 2880 164352 28.2242 17.664 1007.08 523.97 1577.07 1577.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 0.000128 2048 0.39 2880 163584 28.2402 17.6703 808.601 522.549 1377.21 1377.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 0.000128 2048 0.39 2880 164352 28.2862 17.6771 687.911 523.85 1257.87 1258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 0.000128 2048 0.39 2880 164416 28.308 17.7088 1478.09 522.964 2047.2 2047.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 0.000128 2048 0.39 2880 163968 28.1751 17.6388 931.695 522.347 1500 1500.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 0.000128 2048 0.39 2880 163968 28.3658 17.7029 767.204 523.642 1337.05 1337.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 0.000128 2048 0.39 2880 163072 28.0785 17.5534 688.206 520.179 1254.16 1254.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 0.000128 2048 0.39 2880 164864 28.2112 17.8193 1422.76 523.51 1992.45 1992.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 0.000128 2048 0.39 2880 163840 28.1951 17.6912 912.89 522.794 1481.71 1481.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 0.000128 2048 0.39 2880 164352 28.2801 17.6804 762.69 524.281 1333.08 1333.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 0.000128 2048 0.39 2880 163840 28.2109 17.685 671.929 523.004 1240.97 1241.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 0.000128 2048 0.39 2880 164160 28.2888 17.827 1402.22 522.988 1971.47 1971.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 0.000128 2048 0.39 2880 163584 28.2654 17.6698 973.289 523.063 1542.43 1542.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 0.000128 2048 0.39 2880 162432 28.2922 17.5882 819.369 520.487 1385.88 1385.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 0.000128 2048 0.39 2880 161280 28.3036 17.5769 819.379 520.174 1385.58 1385.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 0.000128 2048 0.39 2880 164480 28.2912 17.7252 1390.34 524.396 1960.9 1961.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 0.000128 2048 0.39 2880 163840 28.1913 17.6512 994.197 522.405 1562.59 1562.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 0.000128 2048 0.39 2880 163200 28.1862 17.6398 818.354 521.363 1385.68 1385.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 0.000128 2048 0.39 2880 163840 28.2424 17.6716 767.407 523.296 1336.75 1336.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 0.000128 2048 0.39 2850 164864 28.175 17.6744 1228.97 523.792 1798.75 1798.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 0.000128 2048 0.39 2850 164864 28.2224 17.7251 781.903 523.936 1351.93 1352.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 0.000128 2048 0.39 2850 164352 28.2639 17.6701 640.719 524.027 1210.82 1210.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 0.000128 2048 0.39 2850 164800 28.3812 17.879 1143.56 524.458 1714.43 1714.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 0.000128 2048 0.39 2850 164480 28.2877 17.7085 734.49 523.889 1304.51 1304.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 0.000128 2048 0.39 2850 164160 28.3655 17.7293 611.489 523.631 1181.35 1181.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 0.000128 2048 0.39 2850 163840 28.1764 17.707 525.028 522.258 1093.31 1093.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 0.000128 2048 0.39 2850 164736 28.2379 17.6916 1562.69 523.444 2132.2 2132.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 0.000128 2048 0.39 2850 164352 28.2332 17.6886 972.466 524.032 1542.56 1542.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 0.000128 2048 0.39 2850 163584 28.2481 17.6835 789.661 523.121 1358.85 1358.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 0.000128 2048 0.39 2850 164352 28.2993 17.6761 675.323 524.233 1245.67 1245.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 0.000128 2048 0.39 2850 164416 28.3109 17.6956 1429.51 523.402 1999.07 1999.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 0.000128 2048 0.39 2850 163968 28.1992 17.6403 906.555 521.919 1474.46 1474.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 0.000128 2048 0.39 2850 163968 28.3593 17.7152 744.811 523.75 1314.77 1314.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 0.000128 2048 0.39 2850 163072 28.0842 17.6268 667.881 519.746 1233.48 1233.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 0.000128 2048 0.39 2850 164864 28.2043 17.6763 1410.47 523.952 1980.45 1980.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 0.000128 2048 0.39 2850 163840 28.2035 17.6394 911.757 522.377 1480.12 1480.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 0.000128 2048 0.39 2850 164352 28.2659 17.6701 768.195 524.4 1338.67 1338.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 0.000128 2048 0.39 2850 163840 28.2071 17.6417 676.134 523.241 1245.36 1245.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 0.000128 2048 0.39 2850 164160 28.2907 17.6767 1449.43 522.489 2018.04 2018.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 0.000128 2048 0.39 2850 163584 28.2548 17.7161 1030.76 523.198 1600.07 1600.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 0.000128 2048 0.39 2850 162432 28.286 17.6037 843.31 520.29 1409.63 1409.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 0.000128 2048 0.39 2850 161280 28.2853 17.5764 796.21 520.419 1362.63 1362.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 0.000128 2048 0.39 2850 161280 28.3257 17.5534 729.616 519.117 1294.75 1294.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 0.000128 2048 0.39 2850 164480 28.2808 17.7151 1410.79 524.278 1981.21 1981.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 0.000128 2048 0.39 2850 163840 28.1804 17.6328 969.49 522.877 1538.32 1538.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 0.000128 2048 0.39 2850 163200 28.1802 17.6292 820.213 521.371 1387.54 1387.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 0.000128 2048 0.39 2850 163840 28.2476 17.6476 760.514 522.832 1329.38 1329.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 0.000128 2048 0.39 2850 160000 28.1457 17.4508 712.542 516.535 1274.81 1274.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 0.000128 2048 0.39 2880 164096 28.2747 17.6577 1141.48 523.905 1711.45 1711.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 0.000128 2048 0.39 2880 163840 28.31 17.666 749.964 523.49 1319.57 1319.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 0.000128 2048 0.39 2880 163584 28.3364 17.6677 606.143 524.034 1176.32 1176.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 0.000128 2048 0.39 2880 162816 28.3151 17.6993 522.889 522.298 1091.35 1091.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 0.000128 2048 0.39 2880 164160 28.3847 17.7116 1583.79 524.221 2154.25 2154.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 0.000128 2048 0.39 2880 163840 28.3292 17.7034 985.092 524.314 1555.58 1555.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 0.000128 2048 0.39 2880 163200 28.4656 17.6942 799.626 523.221 1369.15 1369.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 0.000128 2048 0.39 2880 162560 28.3056 17.643 675.173 522.818 1244.08 1244.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 0.000128 2048 0.39 2880 163968 28.3184 17.6829 1448.38 523.466 2018 2018.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 0.000128 2048 0.39 2880 163584 28.3134 17.6776 909.629 523.588 1479.35 1479.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 0.000128 2048 0.39 2880 163584 28.2583 17.6732 747.926 523.067 1317.06 1317.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 0.000128 2048 0.39 2880 162816 28.4872 17.748 672.416 523.855 1242.65 1242.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 0.000128 2048 0.39 2880 161280 28.4181 17.6245 577.047 521.38 1144.61 1144.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 0.000128 2048 0.39 2880 163968 28.3563 17.6927 1385.75 523.44 1955.38 1955.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 0.000128 2048 0.39 2880 163072 28.2779 17.6416 877.173 522.586 1445.82 1445.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 0.000128 2048 0.39 2880 163968 28.3794 17.7027 738.511 523.338 1308.07 1308.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 0.000128 2048 0.39 2880 161280 28.3061 17.5591 639.762 520.314 1206.08 1206.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 0.000128 2048 0.39 2880 163520 28.4699 17.7295 572.877 523.439 1142.65 1142.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 0.000128 2048 0.39 2880 163840 28.3222 17.7871 1299.02 523.494 1868.76 1868.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 0.000128 2048 0.39 2880 162816 28.3062 17.646 874.647 522.317 1443.06 1443.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 0.000128 2048 0.39 2880 162816 28.4691 17.7109 727.043 523.835 1297.2 1297.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 0.000128 2048 0.39 2880 161792 28.4304 17.6558 661.241 522.639 1230.1 1230.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 0.000128 2048 0.39 2880 161280 28.547 17.6476 602.077 522.805 1171.22 1171.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 0.000128 2048 0.39 2880 164608 28.2298 17.7436 1124.91 523.9 1694.92 1695.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 0.000128 2048 0.39 2880 164352 28.2369 17.7412 722.913 523.504 1292.53 1292.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 0.000128 2048 0.39 2880 164352 28.2598 17.6845 596.105 524.033 1166.22 1166.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 0.000128 2048 0.39 2880 163840 28.1822 17.6886 514.647 522.163 1082.82 1082.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 0.000128 2048 0.39 2880 164800 28.368 17.7472 1524.56 523.856 2094.67 2094.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 0.000128 2048 0.39 2880 164480 28.2752 17.7377 930.718 524.27 1501.14 1501.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 0.000128 2048 0.39 2880 164160 28.3677 17.7106 767.809 523.207 1337.23 1337.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 0.000128 2048 0.39 2880 163840 28.1784 17.6271 657.202 522.71 1225.86 1225.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 0.000128 2048 0.39 2880 163200 28.2225 17.5945 596.375 519.921 1162.25 1162.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 0.000128 2048 0.39 2880 164352 28.2735 17.6866 1399.57 523.542 1969.21 1969.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 0.000128 2048 0.39 2880 164352 28.2441 17.662 875.674 523.582 1445.3 1445.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 0.000128 2048 0.39 2880 163584 28.2659 17.7009 716.972 523.189 1286.28 1286.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 0.000128 2048 0.39 2880 164352 28.2822 17.6838 641.662 523.903 1211.67 1211.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 0.000128 2048 0.39 2880 163200 28.1868 17.6415 559.594 521.322 1126.88 1126.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 0.000128 2048 0.39 2880 164416 28.3244 17.6893 1318.33 523.471 1887.96 1888.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 0.000128 2048 0.39 2880 163968 28.1982 17.6496 833.595 522.391 1401.97 1402.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 0.000128 2048 0.39 2880 163968 28.3803 17.705 705.832 523.761 1275.82 1275.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 0.000128 2048 0.39 2880 163072 28.0928 17.5559 617.965 520.191 1183.94 1184.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 0.000128 2048 0.39 2880 163520 28.4595 17.7092 548.15 523.576 1118.04 1118.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 0.000128 2048 0.39 2880 164352 28.2749 17.6754 1285.41 523.826 1855.33 1855.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 0.000128 2048 0.39 2880 163840 28.1818 17.7404 856.612 522.733 1425.41 1425.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 0.000128 2048 0.39 2880 164352 28.2648 17.6681 710.866 524.094 1281.04 1281.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 0.000128 2048 0.39 2880 163840 28.2255 17.6415 647.661 522.719 1216.39 1216.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 0.000128 2048 0.39 2880 163840 28.2282 17.6456 596.681 522.815 1165.51 1165.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 0.000128 2048 0.39 2880 162816 28.1586 17.5699 557.813 520.234 1123.93 1124.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 710 0.000128 2048 0.39 2944 164096 28.3552 17.6982 1233.45 523.791 1803.44 1803.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 710 0.000128 2048 0.39 2944 163840 28.284 17.6723 1283.94 523.85 1853.9 1854.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 710 0.000128 2048 0.39 2944 163840 28.3277 17.664 831.102 523.86 1401.1 1401.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 710 0.000128 2048 0.39 2944 163584 28.3325 17.6637 676.794 523.979 1246.91 1247.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 710 0.000128 2048 0.39 2944 162816 28.3133 17.6677 603.229 522.685 1172.04 1172.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 710 0.000128 2048 0.39 2944 162560 28.3292 17.6319 553.674 522.388 1122.16 1122.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 710 0.000128 2048 0.39 2944 162816 28.4766 17.7108 511.512 524.232 1082.07 1082.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 710 0.000128 2048 0.39 2944 161280 28.3006 17.5631 477.344 520.18 1043.53 1043.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 710 0.000128 2048 0.39 2944 161792 28.4485 17.8707 453.761 523.003 1023.23 1023.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 710 0.000128 2048 0.39 2880 161280 28.2836 17.5831 432.955 520.302 999.264 999.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 710 0.000128 2048 0.39 2880 163072 28.0754 17.5657 425.748 519.688 991.215 991.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 710 0.000128 2048 0.39 2850 163520 28.4839 17.7091 433.241 523.516 1003.08 1003.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 710 0.000128 2048 0.39 2880 163520 28.4989 17.7492 435.689 524.003 1006.08 1006.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 710 0.000128 2048 0.39 2848 163840 28.2228 17.645 492.272 522.767 1061.05 1061.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 0.000128 2048 0.39 2848 161280 27.9803 17.4429 742.276 516.442 1304.28 1304.38
