floating_point_0.vhd,vhdl,xil_defaultlib,../../../../final2.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
