div_s50_s36_lat34.vhd,vhdl,xil_defaultlib,../../../../SM_alg_server.srcs/sources_1/ip/div_s50_s36_lat34/sim/div_s50_s36_lat34.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
