
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//dmesg_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022d0 <.init>:
  4022d0:	stp	x29, x30, [sp, #-16]!
  4022d4:	mov	x29, sp
  4022d8:	bl	402aa0 <ferror@plt+0x60>
  4022dc:	ldp	x29, x30, [sp], #16
  4022e0:	ret

Disassembly of section .plt:

00000000004022f0 <mbrtowc@plt-0x20>:
  4022f0:	stp	x16, x30, [sp, #-16]!
  4022f4:	adrp	x16, 422000 <ferror@plt+0x1f5c0>
  4022f8:	ldr	x17, [x16, #4088]
  4022fc:	add	x16, x16, #0xff8
  402300:	br	x17
  402304:	nop
  402308:	nop
  40230c:	nop

0000000000402310 <mbrtowc@plt>:
  402310:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402314:	ldr	x17, [x16]
  402318:	add	x16, x16, #0x0
  40231c:	br	x17

0000000000402320 <memcpy@plt>:
  402320:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402324:	ldr	x17, [x16, #8]
  402328:	add	x16, x16, #0x8
  40232c:	br	x17

0000000000402330 <_exit@plt>:
  402330:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402334:	ldr	x17, [x16, #16]
  402338:	add	x16, x16, #0x10
  40233c:	br	x17

0000000000402340 <strtok@plt>:
  402340:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402344:	ldr	x17, [x16, #24]
  402348:	add	x16, x16, #0x18
  40234c:	br	x17

0000000000402350 <strtoul@plt>:
  402350:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402354:	ldr	x17, [x16, #32]
  402358:	add	x16, x16, #0x20
  40235c:	br	x17

0000000000402360 <strlen@plt>:
  402360:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402364:	ldr	x17, [x16, #40]
  402368:	add	x16, x16, #0x28
  40236c:	br	x17

0000000000402370 <fputs@plt>:
  402370:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402374:	ldr	x17, [x16, #48]
  402378:	add	x16, x16, #0x30
  40237c:	br	x17

0000000000402380 <exit@plt>:
  402380:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402384:	ldr	x17, [x16, #56]
  402388:	add	x16, x16, #0x38
  40238c:	br	x17

0000000000402390 <raise@plt>:
  402390:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402394:	ldr	x17, [x16, #64]
  402398:	add	x16, x16, #0x40
  40239c:	br	x17

00000000004023a0 <dup@plt>:
  4023a0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4023a4:	ldr	x17, [x16, #72]
  4023a8:	add	x16, x16, #0x48
  4023ac:	br	x17

00000000004023b0 <setupterm@plt>:
  4023b0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4023b4:	ldr	x17, [x16, #80]
  4023b8:	add	x16, x16, #0x50
  4023bc:	br	x17

00000000004023c0 <strtoimax@plt>:
  4023c0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4023c4:	ldr	x17, [x16, #88]
  4023c8:	add	x16, x16, #0x58
  4023cc:	br	x17

00000000004023d0 <getegid@plt>:
  4023d0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4023d4:	ldr	x17, [x16, #96]
  4023d8:	add	x16, x16, #0x60
  4023dc:	br	x17

00000000004023e0 <strtoll@plt>:
  4023e0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4023e4:	ldr	x17, [x16, #104]
  4023e8:	add	x16, x16, #0x68
  4023ec:	br	x17

00000000004023f0 <strtod@plt>:
  4023f0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4023f4:	ldr	x17, [x16, #112]
  4023f8:	add	x16, x16, #0x70
  4023fc:	br	x17

0000000000402400 <geteuid@plt>:
  402400:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402404:	ldr	x17, [x16, #120]
  402408:	add	x16, x16, #0x78
  40240c:	br	x17

0000000000402410 <sysinfo@plt>:
  402410:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402414:	ldr	x17, [x16, #128]
  402418:	add	x16, x16, #0x80
  40241c:	br	x17

0000000000402420 <localtime_r@plt>:
  402420:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402424:	ldr	x17, [x16, #136]
  402428:	add	x16, x16, #0x88
  40242c:	br	x17

0000000000402430 <setenv@plt>:
  402430:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402434:	ldr	x17, [x16, #144]
  402438:	add	x16, x16, #0x90
  40243c:	br	x17

0000000000402440 <getuid@plt>:
  402440:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402444:	ldr	x17, [x16, #152]
  402448:	add	x16, x16, #0x98
  40244c:	br	x17

0000000000402450 <pipe@plt>:
  402450:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402454:	ldr	x17, [x16, #160]
  402458:	add	x16, x16, #0xa0
  40245c:	br	x17

0000000000402460 <opendir@plt>:
  402460:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402464:	ldr	x17, [x16, #168]
  402468:	add	x16, x16, #0xa8
  40246c:	br	x17

0000000000402470 <strftime@plt>:
  402470:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402474:	ldr	x17, [x16, #176]
  402478:	add	x16, x16, #0xb0
  40247c:	br	x17

0000000000402480 <__cxa_atexit@plt>:
  402480:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402484:	ldr	x17, [x16, #184]
  402488:	add	x16, x16, #0xb8
  40248c:	br	x17

0000000000402490 <fputc@plt>:
  402490:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402494:	ldr	x17, [x16, #192]
  402498:	add	x16, x16, #0xc0
  40249c:	br	x17

00000000004024a0 <clock_gettime@plt>:
  4024a0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4024a4:	ldr	x17, [x16, #200]
  4024a8:	add	x16, x16, #0xc8
  4024ac:	br	x17

00000000004024b0 <qsort@plt>:
  4024b0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4024b4:	ldr	x17, [x16, #208]
  4024b8:	add	x16, x16, #0xd0
  4024bc:	br	x17

00000000004024c0 <asprintf@plt>:
  4024c0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4024c4:	ldr	x17, [x16, #216]
  4024c8:	add	x16, x16, #0xd8
  4024cc:	br	x17

00000000004024d0 <fork@plt>:
  4024d0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4024d4:	ldr	x17, [x16, #224]
  4024d8:	add	x16, x16, #0xe0
  4024dc:	br	x17

00000000004024e0 <strptime@plt>:
  4024e0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4024e4:	ldr	x17, [x16, #232]
  4024e8:	add	x16, x16, #0xe8
  4024ec:	br	x17

00000000004024f0 <lseek@plt>:
  4024f0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4024f4:	ldr	x17, [x16, #240]
  4024f8:	add	x16, x16, #0xf0
  4024fc:	br	x17

0000000000402500 <snprintf@plt>:
  402500:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402504:	ldr	x17, [x16, #248]
  402508:	add	x16, x16, #0xf8
  40250c:	br	x17

0000000000402510 <localeconv@plt>:
  402510:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402514:	ldr	x17, [x16, #256]
  402518:	add	x16, x16, #0x100
  40251c:	br	x17

0000000000402520 <fileno@plt>:
  402520:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402524:	ldr	x17, [x16, #264]
  402528:	add	x16, x16, #0x108
  40252c:	br	x17

0000000000402530 <klogctl@plt>:
  402530:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402534:	ldr	x17, [x16, #272]
  402538:	add	x16, x16, #0x110
  40253c:	br	x17

0000000000402540 <fclose@plt>:
  402540:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402544:	ldr	x17, [x16, #280]
  402548:	add	x16, x16, #0x118
  40254c:	br	x17

0000000000402550 <iswspace@plt>:
  402550:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402554:	ldr	x17, [x16, #288]
  402558:	add	x16, x16, #0x120
  40255c:	br	x17

0000000000402560 <getpid@plt>:
  402560:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402564:	ldr	x17, [x16, #296]
  402568:	add	x16, x16, #0x128
  40256c:	br	x17

0000000000402570 <strtok_r@plt>:
  402570:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402574:	ldr	x17, [x16, #304]
  402578:	add	x16, x16, #0x130
  40257c:	br	x17

0000000000402580 <fopen@plt>:
  402580:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402584:	ldr	x17, [x16, #312]
  402588:	add	x16, x16, #0x138
  40258c:	br	x17

0000000000402590 <time@plt>:
  402590:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402594:	ldr	x17, [x16, #320]
  402598:	add	x16, x16, #0x140
  40259c:	br	x17

00000000004025a0 <malloc@plt>:
  4025a0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4025a4:	ldr	x17, [x16, #328]
  4025a8:	add	x16, x16, #0x148
  4025ac:	br	x17

00000000004025b0 <open@plt>:
  4025b0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4025b4:	ldr	x17, [x16, #336]
  4025b8:	add	x16, x16, #0x150
  4025bc:	br	x17

00000000004025c0 <strncmp@plt>:
  4025c0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4025c4:	ldr	x17, [x16, #344]
  4025c8:	add	x16, x16, #0x158
  4025cc:	br	x17

00000000004025d0 <bindtextdomain@plt>:
  4025d0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4025d4:	ldr	x17, [x16, #352]
  4025d8:	add	x16, x16, #0x160
  4025dc:	br	x17

00000000004025e0 <__libc_start_main@plt>:
  4025e0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4025e4:	ldr	x17, [x16, #360]
  4025e8:	add	x16, x16, #0x168
  4025ec:	br	x17

00000000004025f0 <fgetc@plt>:
  4025f0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4025f4:	ldr	x17, [x16, #368]
  4025f8:	add	x16, x16, #0x170
  4025fc:	br	x17

0000000000402600 <memset@plt>:
  402600:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402604:	ldr	x17, [x16, #376]
  402608:	add	x16, x16, #0x178
  40260c:	br	x17

0000000000402610 <gettimeofday@plt>:
  402610:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402614:	ldr	x17, [x16, #384]
  402618:	add	x16, x16, #0x180
  40261c:	br	x17

0000000000402620 <gmtime_r@plt>:
  402620:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402624:	ldr	x17, [x16, #392]
  402628:	add	x16, x16, #0x188
  40262c:	br	x17

0000000000402630 <bsearch@plt>:
  402630:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402634:	ldr	x17, [x16, #400]
  402638:	add	x16, x16, #0x190
  40263c:	br	x17

0000000000402640 <strcasecmp@plt>:
  402640:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402644:	ldr	x17, [x16, #408]
  402648:	add	x16, x16, #0x198
  40264c:	br	x17

0000000000402650 <readdir@plt>:
  402650:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402654:	ldr	x17, [x16, #416]
  402658:	add	x16, x16, #0x1a0
  40265c:	br	x17

0000000000402660 <realloc@plt>:
  402660:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402664:	ldr	x17, [x16, #424]
  402668:	add	x16, x16, #0x1a8
  40266c:	br	x17

0000000000402670 <getpagesize@plt>:
  402670:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402674:	ldr	x17, [x16, #432]
  402678:	add	x16, x16, #0x1b0
  40267c:	br	x17

0000000000402680 <strdup@plt>:
  402680:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402684:	ldr	x17, [x16, #440]
  402688:	add	x16, x16, #0x1b8
  40268c:	br	x17

0000000000402690 <closedir@plt>:
  402690:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402694:	ldr	x17, [x16, #448]
  402698:	add	x16, x16, #0x1c0
  40269c:	br	x17

00000000004026a0 <strerror@plt>:
  4026a0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4026a4:	ldr	x17, [x16, #456]
  4026a8:	add	x16, x16, #0x1c8
  4026ac:	br	x17

00000000004026b0 <close@plt>:
  4026b0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4026b4:	ldr	x17, [x16, #464]
  4026b8:	add	x16, x16, #0x1d0
  4026bc:	br	x17

00000000004026c0 <sigaction@plt>:
  4026c0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4026c4:	ldr	x17, [x16, #472]
  4026c8:	add	x16, x16, #0x1d8
  4026cc:	br	x17

00000000004026d0 <strrchr@plt>:
  4026d0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4026d4:	ldr	x17, [x16, #480]
  4026d8:	add	x16, x16, #0x1e0
  4026dc:	br	x17

00000000004026e0 <memmem@plt>:
  4026e0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4026e4:	ldr	x17, [x16, #488]
  4026e8:	add	x16, x16, #0x1e8
  4026ec:	br	x17

00000000004026f0 <__gmon_start__@plt>:
  4026f0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4026f4:	ldr	x17, [x16, #496]
  4026f8:	add	x16, x16, #0x1f0
  4026fc:	br	x17

0000000000402700 <mktime@plt>:
  402700:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402704:	ldr	x17, [x16, #504]
  402708:	add	x16, x16, #0x1f8
  40270c:	br	x17

0000000000402710 <strtoumax@plt>:
  402710:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402714:	ldr	x17, [x16, #512]
  402718:	add	x16, x16, #0x200
  40271c:	br	x17

0000000000402720 <abort@plt>:
  402720:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402724:	ldr	x17, [x16, #520]
  402728:	add	x16, x16, #0x208
  40272c:	br	x17

0000000000402730 <access@plt>:
  402730:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402734:	ldr	x17, [x16, #528]
  402738:	add	x16, x16, #0x210
  40273c:	br	x17

0000000000402740 <feof@plt>:
  402740:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402744:	ldr	x17, [x16, #536]
  402748:	add	x16, x16, #0x218
  40274c:	br	x17

0000000000402750 <puts@plt>:
  402750:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402754:	ldr	x17, [x16, #544]
  402758:	add	x16, x16, #0x220
  40275c:	br	x17

0000000000402760 <memcmp@plt>:
  402760:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402764:	ldr	x17, [x16, #552]
  402768:	add	x16, x16, #0x228
  40276c:	br	x17

0000000000402770 <textdomain@plt>:
  402770:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402774:	ldr	x17, [x16, #560]
  402778:	add	x16, x16, #0x230
  40277c:	br	x17

0000000000402780 <getopt_long@plt>:
  402780:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402784:	ldr	x17, [x16, #568]
  402788:	add	x16, x16, #0x238
  40278c:	br	x17

0000000000402790 <execvp@plt>:
  402790:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402794:	ldr	x17, [x16, #576]
  402798:	add	x16, x16, #0x240
  40279c:	br	x17

00000000004027a0 <strcmp@plt>:
  4027a0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4027a4:	ldr	x17, [x16, #584]
  4027a8:	add	x16, x16, #0x248
  4027ac:	br	x17

00000000004027b0 <warn@plt>:
  4027b0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4027b4:	ldr	x17, [x16, #592]
  4027b8:	add	x16, x16, #0x250
  4027bc:	br	x17

00000000004027c0 <__ctype_b_loc@plt>:
  4027c0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4027c4:	ldr	x17, [x16, #600]
  4027c8:	add	x16, x16, #0x258
  4027cc:	br	x17

00000000004027d0 <mmap@plt>:
  4027d0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4027d4:	ldr	x17, [x16, #608]
  4027d8:	add	x16, x16, #0x260
  4027dc:	br	x17

00000000004027e0 <strtol@plt>:
  4027e0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4027e4:	ldr	x17, [x16, #616]
  4027e8:	add	x16, x16, #0x268
  4027ec:	br	x17

00000000004027f0 <free@plt>:
  4027f0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4027f4:	ldr	x17, [x16, #624]
  4027f8:	add	x16, x16, #0x270
  4027fc:	br	x17

0000000000402800 <getgid@plt>:
  402800:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402804:	ldr	x17, [x16, #632]
  402808:	add	x16, x16, #0x278
  40280c:	br	x17

0000000000402810 <strncasecmp@plt>:
  402810:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402814:	ldr	x17, [x16, #640]
  402818:	add	x16, x16, #0x280
  40281c:	br	x17

0000000000402820 <vasprintf@plt>:
  402820:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402824:	ldr	x17, [x16, #648]
  402828:	add	x16, x16, #0x288
  40282c:	br	x17

0000000000402830 <strndup@plt>:
  402830:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402834:	ldr	x17, [x16, #656]
  402838:	add	x16, x16, #0x290
  40283c:	br	x17

0000000000402840 <strspn@plt>:
  402840:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402844:	ldr	x17, [x16, #664]
  402848:	add	x16, x16, #0x298
  40284c:	br	x17

0000000000402850 <strchr@plt>:
  402850:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402854:	ldr	x17, [x16, #672]
  402858:	add	x16, x16, #0x2a0
  40285c:	br	x17

0000000000402860 <fwrite@plt>:
  402860:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402864:	ldr	x17, [x16, #680]
  402868:	add	x16, x16, #0x2a8
  40286c:	br	x17

0000000000402870 <munmap@plt>:
  402870:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402874:	ldr	x17, [x16, #688]
  402878:	add	x16, x16, #0x2b0
  40287c:	br	x17

0000000000402880 <fflush@plt>:
  402880:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402884:	ldr	x17, [x16, #696]
  402888:	add	x16, x16, #0x2b8
  40288c:	br	x17

0000000000402890 <warnx@plt>:
  402890:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402894:	ldr	x17, [x16, #704]
  402898:	add	x16, x16, #0x2c0
  40289c:	br	x17

00000000004028a0 <read@plt>:
  4028a0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4028a4:	ldr	x17, [x16, #712]
  4028a8:	add	x16, x16, #0x2c8
  4028ac:	br	x17

00000000004028b0 <isatty@plt>:
  4028b0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4028b4:	ldr	x17, [x16, #720]
  4028b8:	add	x16, x16, #0x2d0
  4028bc:	br	x17

00000000004028c0 <select@plt>:
  4028c0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4028c4:	ldr	x17, [x16, #728]
  4028c8:	add	x16, x16, #0x2d8
  4028cc:	br	x17

00000000004028d0 <__fxstat@plt>:
  4028d0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4028d4:	ldr	x17, [x16, #736]
  4028d8:	add	x16, x16, #0x2e0
  4028dc:	br	x17

00000000004028e0 <__isoc99_sscanf@plt>:
  4028e0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4028e4:	ldr	x17, [x16, #744]
  4028e8:	add	x16, x16, #0x2e8
  4028ec:	br	x17

00000000004028f0 <setlinebuf@plt>:
  4028f0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4028f4:	ldr	x17, [x16, #752]
  4028f8:	add	x16, x16, #0x2f0
  4028fc:	br	x17

0000000000402900 <dup2@plt>:
  402900:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402904:	ldr	x17, [x16, #760]
  402908:	add	x16, x16, #0x2f8
  40290c:	br	x17

0000000000402910 <strncpy@plt>:
  402910:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402914:	ldr	x17, [x16, #768]
  402918:	add	x16, x16, #0x300
  40291c:	br	x17

0000000000402920 <errx@plt>:
  402920:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402924:	ldr	x17, [x16, #776]
  402928:	add	x16, x16, #0x308
  40292c:	br	x17

0000000000402930 <iswprint@plt>:
  402930:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402934:	ldr	x17, [x16, #784]
  402938:	add	x16, x16, #0x310
  40293c:	br	x17

0000000000402940 <strcspn@plt>:
  402940:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402944:	ldr	x17, [x16, #792]
  402948:	add	x16, x16, #0x318
  40294c:	br	x17

0000000000402950 <faccessat@plt>:
  402950:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402954:	ldr	x17, [x16, #800]
  402958:	add	x16, x16, #0x320
  40295c:	br	x17

0000000000402960 <vfprintf@plt>:
  402960:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402964:	ldr	x17, [x16, #808]
  402968:	add	x16, x16, #0x328
  40296c:	br	x17

0000000000402970 <printf@plt>:
  402970:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402974:	ldr	x17, [x16, #816]
  402978:	add	x16, x16, #0x330
  40297c:	br	x17

0000000000402980 <__assert_fail@plt>:
  402980:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402984:	ldr	x17, [x16, #824]
  402988:	add	x16, x16, #0x338
  40298c:	br	x17

0000000000402990 <__errno_location@plt>:
  402990:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402994:	ldr	x17, [x16, #832]
  402998:	add	x16, x16, #0x340
  40299c:	br	x17

00000000004029a0 <tolower@plt>:
  4029a0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4029a4:	ldr	x17, [x16, #840]
  4029a8:	add	x16, x16, #0x348
  4029ac:	br	x17

00000000004029b0 <getenv@plt>:
  4029b0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4029b4:	ldr	x17, [x16, #848]
  4029b8:	add	x16, x16, #0x350
  4029bc:	br	x17

00000000004029c0 <putchar@plt>:
  4029c0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4029c4:	ldr	x17, [x16, #856]
  4029c8:	add	x16, x16, #0x358
  4029cc:	br	x17

00000000004029d0 <tigetnum@plt>:
  4029d0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4029d4:	ldr	x17, [x16, #864]
  4029d8:	add	x16, x16, #0x360
  4029dc:	br	x17

00000000004029e0 <waitpid@plt>:
  4029e0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4029e4:	ldr	x17, [x16, #872]
  4029e8:	add	x16, x16, #0x368
  4029ec:	br	x17

00000000004029f0 <gettext@plt>:
  4029f0:	adrp	x16, 423000 <ferror@plt+0x205c0>
  4029f4:	ldr	x17, [x16, #880]
  4029f8:	add	x16, x16, #0x370
  4029fc:	br	x17

0000000000402a00 <fprintf@plt>:
  402a00:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402a04:	ldr	x17, [x16, #888]
  402a08:	add	x16, x16, #0x378
  402a0c:	br	x17

0000000000402a10 <fgets@plt>:
  402a10:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402a14:	ldr	x17, [x16, #896]
  402a18:	add	x16, x16, #0x380
  402a1c:	br	x17

0000000000402a20 <err@plt>:
  402a20:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402a24:	ldr	x17, [x16, #904]
  402a28:	add	x16, x16, #0x388
  402a2c:	br	x17

0000000000402a30 <setlocale@plt>:
  402a30:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402a34:	ldr	x17, [x16, #912]
  402a38:	add	x16, x16, #0x390
  402a3c:	br	x17

0000000000402a40 <ferror@plt>:
  402a40:	adrp	x16, 423000 <ferror@plt+0x205c0>
  402a44:	ldr	x17, [x16, #920]
  402a48:	add	x16, x16, #0x398
  402a4c:	br	x17

Disassembly of section .text:

0000000000402a50 <.text>:
  402a50:	mov	x29, #0x0                   	// #0
  402a54:	mov	x30, #0x0                   	// #0
  402a58:	mov	x5, x0
  402a5c:	ldr	x1, [sp]
  402a60:	add	x2, sp, #0x8
  402a64:	mov	x6, sp
  402a68:	movz	x0, #0x0, lsl #48
  402a6c:	movk	x0, #0x0, lsl #32
  402a70:	movk	x0, #0x40, lsl #16
  402a74:	movk	x0, #0x5f0c
  402a78:	movz	x3, #0x0, lsl #48
  402a7c:	movk	x3, #0x0, lsl #32
  402a80:	movk	x3, #0x40, lsl #16
  402a84:	movk	x3, #0xdf48
  402a88:	movz	x4, #0x0, lsl #48
  402a8c:	movk	x4, #0x0, lsl #32
  402a90:	movk	x4, #0x40, lsl #16
  402a94:	movk	x4, #0xdfc8
  402a98:	bl	4025e0 <__libc_start_main@plt>
  402a9c:	bl	402720 <abort@plt>
  402aa0:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  402aa4:	ldr	x0, [x0, #4064]
  402aa8:	cbz	x0, 402ab0 <ferror@plt+0x70>
  402aac:	b	4026f0 <__gmon_start__@plt>
  402ab0:	ret
  402ab4:	stp	x29, x30, [sp, #-32]!
  402ab8:	mov	x29, sp
  402abc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402ac0:	add	x0, x0, #0x4b0
  402ac4:	str	x0, [sp, #24]
  402ac8:	ldr	x0, [sp, #24]
  402acc:	str	x0, [sp, #24]
  402ad0:	ldr	x1, [sp, #24]
  402ad4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402ad8:	add	x0, x0, #0x4b0
  402adc:	cmp	x1, x0
  402ae0:	b.eq	402b1c <ferror@plt+0xdc>  // b.none
  402ae4:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402ae8:	add	x0, x0, #0x8
  402aec:	ldr	x0, [x0]
  402af0:	str	x0, [sp, #16]
  402af4:	ldr	x0, [sp, #16]
  402af8:	str	x0, [sp, #16]
  402afc:	ldr	x0, [sp, #16]
  402b00:	cmp	x0, #0x0
  402b04:	b.eq	402b20 <ferror@plt+0xe0>  // b.none
  402b08:	ldr	x1, [sp, #16]
  402b0c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402b10:	add	x0, x0, #0x4b0
  402b14:	blr	x1
  402b18:	b	402b20 <ferror@plt+0xe0>
  402b1c:	nop
  402b20:	ldp	x29, x30, [sp], #32
  402b24:	ret
  402b28:	stp	x29, x30, [sp, #-48]!
  402b2c:	mov	x29, sp
  402b30:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402b34:	add	x0, x0, #0x4b0
  402b38:	str	x0, [sp, #40]
  402b3c:	ldr	x0, [sp, #40]
  402b40:	str	x0, [sp, #40]
  402b44:	ldr	x1, [sp, #40]
  402b48:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402b4c:	add	x0, x0, #0x4b0
  402b50:	sub	x0, x1, x0
  402b54:	asr	x0, x0, #3
  402b58:	lsr	x1, x0, #63
  402b5c:	add	x0, x1, x0
  402b60:	asr	x0, x0, #1
  402b64:	str	x0, [sp, #32]
  402b68:	ldr	x0, [sp, #32]
  402b6c:	cmp	x0, #0x0
  402b70:	b.eq	402bb0 <ferror@plt+0x170>  // b.none
  402b74:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402b78:	add	x0, x0, #0x10
  402b7c:	ldr	x0, [x0]
  402b80:	str	x0, [sp, #24]
  402b84:	ldr	x0, [sp, #24]
  402b88:	str	x0, [sp, #24]
  402b8c:	ldr	x0, [sp, #24]
  402b90:	cmp	x0, #0x0
  402b94:	b.eq	402bb4 <ferror@plt+0x174>  // b.none
  402b98:	ldr	x2, [sp, #24]
  402b9c:	ldr	x1, [sp, #32]
  402ba0:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402ba4:	add	x0, x0, #0x4b0
  402ba8:	blr	x2
  402bac:	b	402bb4 <ferror@plt+0x174>
  402bb0:	nop
  402bb4:	ldp	x29, x30, [sp], #48
  402bb8:	ret
  402bbc:	stp	x29, x30, [sp, #-16]!
  402bc0:	mov	x29, sp
  402bc4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402bc8:	add	x0, x0, #0x4d8
  402bcc:	ldrb	w0, [x0]
  402bd0:	and	x0, x0, #0xff
  402bd4:	cmp	x0, #0x0
  402bd8:	b.ne	402bf4 <ferror@plt+0x1b4>  // b.any
  402bdc:	bl	402ab4 <ferror@plt+0x74>
  402be0:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402be4:	add	x0, x0, #0x4d8
  402be8:	mov	w1, #0x1                   	// #1
  402bec:	strb	w1, [x0]
  402bf0:	b	402bf8 <ferror@plt+0x1b8>
  402bf4:	nop
  402bf8:	ldp	x29, x30, [sp], #16
  402bfc:	ret
  402c00:	stp	x29, x30, [sp, #-16]!
  402c04:	mov	x29, sp
  402c08:	bl	402b28 <ferror@plt+0xe8>
  402c0c:	nop
  402c10:	ldp	x29, x30, [sp], #16
  402c14:	ret
  402c18:	stp	x29, x30, [sp, #-32]!
  402c1c:	mov	x29, sp
  402c20:	str	x0, [sp, #24]
  402c24:	str	x1, [sp, #16]
  402c28:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402c2c:	add	x0, x0, #0x4c8
  402c30:	ldr	x0, [x0]
  402c34:	mov	x2, x0
  402c38:	ldr	x1, [sp, #16]
  402c3c:	ldr	x0, [sp, #24]
  402c40:	bl	40dcd0 <ferror@plt+0xb290>
  402c44:	nop
  402c48:	ldp	x29, x30, [sp], #32
  402c4c:	ret
  402c50:	stp	x29, x30, [sp, #-16]!
  402c54:	mov	x29, sp
  402c58:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402c5c:	add	x0, x0, #0x4c8
  402c60:	ldr	x0, [x0]
  402c64:	bl	40dd1c <ferror@plt+0xb2dc>
  402c68:	nop
  402c6c:	ldp	x29, x30, [sp], #16
  402c70:	ret
  402c74:	stp	x29, x30, [sp, #-48]!
  402c78:	mov	x29, sp
  402c7c:	str	x0, [sp, #24]
  402c80:	ldr	x0, [sp, #24]
  402c84:	bl	4025a0 <malloc@plt>
  402c88:	str	x0, [sp, #40]
  402c8c:	ldr	x0, [sp, #40]
  402c90:	cmp	x0, #0x0
  402c94:	b.ne	402cb8 <ferror@plt+0x278>  // b.any
  402c98:	ldr	x0, [sp, #24]
  402c9c:	cmp	x0, #0x0
  402ca0:	b.eq	402cb8 <ferror@plt+0x278>  // b.none
  402ca4:	ldr	x2, [sp, #24]
  402ca8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402cac:	add	x1, x0, #0x18
  402cb0:	mov	w0, #0x1                   	// #1
  402cb4:	bl	402a20 <err@plt>
  402cb8:	ldr	x0, [sp, #40]
  402cbc:	ldp	x29, x30, [sp], #48
  402cc0:	ret
  402cc4:	stp	x29, x30, [sp, #-48]!
  402cc8:	mov	x29, sp
  402ccc:	str	x0, [sp, #24]
  402cd0:	ldr	x0, [sp, #24]
  402cd4:	cmp	x0, #0x0
  402cd8:	b.ne	402cfc <ferror@plt+0x2bc>  // b.any
  402cdc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  402ce0:	add	x3, x0, #0x418
  402ce4:	mov	w2, #0x4a                  	// #74
  402ce8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402cec:	add	x1, x0, #0x38
  402cf0:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402cf4:	add	x0, x0, #0x50
  402cf8:	bl	402980 <__assert_fail@plt>
  402cfc:	ldr	x0, [sp, #24]
  402d00:	bl	402680 <strdup@plt>
  402d04:	str	x0, [sp, #40]
  402d08:	ldr	x0, [sp, #40]
  402d0c:	cmp	x0, #0x0
  402d10:	b.ne	402d24 <ferror@plt+0x2e4>  // b.any
  402d14:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402d18:	add	x1, x0, #0x58
  402d1c:	mov	w0, #0x1                   	// #1
  402d20:	bl	402a20 <err@plt>
  402d24:	ldr	x0, [sp, #40]
  402d28:	ldp	x29, x30, [sp], #48
  402d2c:	ret
  402d30:	stp	x29, x30, [sp, #-48]!
  402d34:	mov	x29, sp
  402d38:	str	x0, [sp, #24]
  402d3c:	bl	402990 <__errno_location@plt>
  402d40:	str	wzr, [x0]
  402d44:	ldr	x0, [sp, #24]
  402d48:	bl	402a40 <ferror@plt>
  402d4c:	cmp	w0, #0x0
  402d50:	b.ne	402dac <ferror@plt+0x36c>  // b.any
  402d54:	ldr	x0, [sp, #24]
  402d58:	bl	402880 <fflush@plt>
  402d5c:	cmp	w0, #0x0
  402d60:	b.ne	402dac <ferror@plt+0x36c>  // b.any
  402d64:	ldr	x0, [sp, #24]
  402d68:	bl	402520 <fileno@plt>
  402d6c:	str	w0, [sp, #44]
  402d70:	ldr	w0, [sp, #44]
  402d74:	cmp	w0, #0x0
  402d78:	b.lt	402db4 <ferror@plt+0x374>  // b.tstop
  402d7c:	ldr	w0, [sp, #44]
  402d80:	bl	4023a0 <dup@plt>
  402d84:	str	w0, [sp, #44]
  402d88:	ldr	w0, [sp, #44]
  402d8c:	cmp	w0, #0x0
  402d90:	b.lt	402db4 <ferror@plt+0x374>  // b.tstop
  402d94:	ldr	w0, [sp, #44]
  402d98:	bl	4026b0 <close@plt>
  402d9c:	cmp	w0, #0x0
  402da0:	b.ne	402db4 <ferror@plt+0x374>  // b.any
  402da4:	mov	w0, #0x0                   	// #0
  402da8:	b	402dd4 <ferror@plt+0x394>
  402dac:	nop
  402db0:	b	402db8 <ferror@plt+0x378>
  402db4:	nop
  402db8:	bl	402990 <__errno_location@plt>
  402dbc:	ldr	w0, [x0]
  402dc0:	cmp	w0, #0x9
  402dc4:	b.ne	402dd0 <ferror@plt+0x390>  // b.any
  402dc8:	mov	w0, #0x0                   	// #0
  402dcc:	b	402dd4 <ferror@plt+0x394>
  402dd0:	mov	w0, #0xffffffff            	// #-1
  402dd4:	ldp	x29, x30, [sp], #48
  402dd8:	ret
  402ddc:	stp	x29, x30, [sp, #-16]!
  402de0:	mov	x29, sp
  402de4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402de8:	add	x0, x0, #0x4c8
  402dec:	ldr	x0, [x0]
  402df0:	bl	402d30 <ferror@plt+0x2f0>
  402df4:	cmp	w0, #0x0
  402df8:	b.eq	402e48 <ferror@plt+0x408>  // b.none
  402dfc:	bl	402990 <__errno_location@plt>
  402e00:	ldr	w0, [x0]
  402e04:	cmp	w0, #0x20
  402e08:	b.eq	402e48 <ferror@plt+0x408>  // b.none
  402e0c:	bl	402990 <__errno_location@plt>
  402e10:	ldr	w0, [x0]
  402e14:	cmp	w0, #0x0
  402e18:	b.eq	402e30 <ferror@plt+0x3f0>  // b.none
  402e1c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402e20:	add	x0, x0, #0x70
  402e24:	bl	4029f0 <gettext@plt>
  402e28:	bl	4027b0 <warn@plt>
  402e2c:	b	402e40 <ferror@plt+0x400>
  402e30:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402e34:	add	x0, x0, #0x70
  402e38:	bl	4029f0 <gettext@plt>
  402e3c:	bl	402890 <warnx@plt>
  402e40:	mov	w0, #0x1                   	// #1
  402e44:	bl	402330 <_exit@plt>
  402e48:	adrp	x0, 425000 <ferror@plt+0x225c0>
  402e4c:	add	x0, x0, #0x4b0
  402e50:	ldr	x0, [x0]
  402e54:	bl	402d30 <ferror@plt+0x2f0>
  402e58:	cmp	w0, #0x0
  402e5c:	b.eq	402e68 <ferror@plt+0x428>  // b.none
  402e60:	mov	w0, #0x1                   	// #1
  402e64:	bl	402330 <_exit@plt>
  402e68:	nop
  402e6c:	ldp	x29, x30, [sp], #16
  402e70:	ret
  402e74:	stp	x29, x30, [sp, #-16]!
  402e78:	mov	x29, sp
  402e7c:	adrp	x0, 402000 <mbrtowc@plt-0x310>
  402e80:	add	x0, x0, #0xddc
  402e84:	bl	40dfd0 <ferror@plt+0xb590>
  402e88:	nop
  402e8c:	ldp	x29, x30, [sp], #16
  402e90:	ret
  402e94:	sub	sp, sp, #0x10
  402e98:	str	w0, [sp, #12]
  402e9c:	ldr	w0, [sp, #12]
  402ea0:	sub	w0, w0, #0x21
  402ea4:	cmp	w0, #0x5d
  402ea8:	b.hi	402eb4 <ferror@plt+0x474>  // b.pmore
  402eac:	mov	w0, #0x1                   	// #1
  402eb0:	b	402eb8 <ferror@plt+0x478>
  402eb4:	mov	w0, #0x0                   	// #0
  402eb8:	add	sp, sp, #0x10
  402ebc:	ret
  402ec0:	stp	x29, x30, [sp, #-48]!
  402ec4:	mov	x29, sp
  402ec8:	str	w0, [sp, #28]
  402ecc:	str	x1, [sp, #16]
  402ed0:	ldr	x0, [sp, #16]
  402ed4:	cmp	x0, #0x0
  402ed8:	b.ne	402efc <ferror@plt+0x4bc>  // b.any
  402edc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  402ee0:	add	x3, x0, #0xb30
  402ee4:	mov	w2, #0xe                   	// #14
  402ee8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402eec:	add	x1, x0, #0x80
  402ef0:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  402ef4:	add	x0, x0, #0x98
  402ef8:	bl	402980 <__assert_fail@plt>
  402efc:	ldr	x0, [sp, #16]
  402f00:	str	x0, [sp, #40]
  402f04:	b	402f34 <ferror@plt+0x4f4>
  402f08:	ldr	x0, [sp, #40]
  402f0c:	ldr	w0, [x0, #24]
  402f10:	ldr	w1, [sp, #28]
  402f14:	cmp	w1, w0
  402f18:	b.ne	402f28 <ferror@plt+0x4e8>  // b.any
  402f1c:	ldr	x0, [sp, #40]
  402f20:	ldr	x0, [x0]
  402f24:	b	402f48 <ferror@plt+0x508>
  402f28:	ldr	x0, [sp, #40]
  402f2c:	add	x0, x0, #0x20
  402f30:	str	x0, [sp, #40]
  402f34:	ldr	x0, [sp, #40]
  402f38:	ldr	x0, [x0]
  402f3c:	cmp	x0, #0x0
  402f40:	b.ne	402f08 <ferror@plt+0x4c8>  // b.any
  402f44:	mov	x0, #0x0                   	// #0
  402f48:	ldp	x29, x30, [sp], #48
  402f4c:	ret
  402f50:	stp	x29, x30, [sp, #-96]!
  402f54:	mov	x29, sp
  402f58:	str	x19, [sp, #16]
  402f5c:	str	w0, [sp, #60]
  402f60:	str	x1, [sp, #48]
  402f64:	str	x2, [sp, #40]
  402f68:	str	x3, [sp, #32]
  402f6c:	str	wzr, [sp, #92]
  402f70:	b	403168 <ferror@plt+0x728>
  402f74:	ldrsw	x0, [sp, #92]
  402f78:	lsl	x0, x0, #6
  402f7c:	ldr	x1, [sp, #40]
  402f80:	add	x0, x1, x0
  402f84:	str	x0, [sp, #80]
  402f88:	b	403130 <ferror@plt+0x6f0>
  402f8c:	ldr	x0, [sp, #80]
  402f90:	ldr	w0, [x0]
  402f94:	ldr	w1, [sp, #60]
  402f98:	cmp	w1, w0
  402f9c:	b.eq	402fb0 <ferror@plt+0x570>  // b.none
  402fa0:	ldr	x0, [sp, #80]
  402fa4:	add	x0, x0, #0x4
  402fa8:	str	x0, [sp, #80]
  402fac:	b	403130 <ferror@plt+0x6f0>
  402fb0:	ldrsw	x0, [sp, #92]
  402fb4:	lsl	x0, x0, #2
  402fb8:	ldr	x1, [sp, #32]
  402fbc:	add	x0, x1, x0
  402fc0:	ldr	w0, [x0]
  402fc4:	cmp	w0, #0x0
  402fc8:	b.ne	402fe8 <ferror@plt+0x5a8>  // b.any
  402fcc:	ldrsw	x0, [sp, #92]
  402fd0:	lsl	x0, x0, #2
  402fd4:	ldr	x1, [sp, #32]
  402fd8:	add	x0, x1, x0
  402fdc:	ldr	w1, [sp, #60]
  402fe0:	str	w1, [x0]
  402fe4:	b	403158 <ferror@plt+0x718>
  402fe8:	ldrsw	x0, [sp, #92]
  402fec:	lsl	x0, x0, #2
  402ff0:	ldr	x1, [sp, #32]
  402ff4:	add	x0, x1, x0
  402ff8:	ldr	w0, [x0]
  402ffc:	ldr	w1, [sp, #60]
  403000:	cmp	w1, w0
  403004:	b.eq	403158 <ferror@plt+0x718>  // b.none
  403008:	str	xzr, [sp, #72]
  40300c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  403010:	add	x0, x0, #0x4b0
  403014:	ldr	x19, [x0]
  403018:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40301c:	add	x0, x0, #0xa8
  403020:	bl	4029f0 <gettext@plt>
  403024:	mov	x1, x0
  403028:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40302c:	add	x0, x0, #0x4d0
  403030:	ldr	x0, [x0]
  403034:	mov	x2, x0
  403038:	mov	x0, x19
  40303c:	bl	402a00 <fprintf@plt>
  403040:	ldrsw	x0, [sp, #92]
  403044:	lsl	x0, x0, #6
  403048:	ldr	x1, [sp, #40]
  40304c:	add	x0, x1, x0
  403050:	str	x0, [sp, #80]
  403054:	b	4030f0 <ferror@plt+0x6b0>
  403058:	ldr	x0, [sp, #80]
  40305c:	ldr	w0, [x0]
  403060:	ldr	x1, [sp, #48]
  403064:	bl	402ec0 <ferror@plt+0x480>
  403068:	str	x0, [sp, #64]
  40306c:	ldr	x0, [sp, #64]
  403070:	cmp	x0, #0x0
  403074:	b.eq	40309c <ferror@plt+0x65c>  // b.none
  403078:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40307c:	add	x0, x0, #0x4b0
  403080:	ldr	x3, [x0]
  403084:	ldr	x2, [sp, #64]
  403088:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40308c:	add	x1, x0, #0xd0
  403090:	mov	x0, x3
  403094:	bl	402a00 <fprintf@plt>
  403098:	b	4030d8 <ferror@plt+0x698>
  40309c:	ldr	x0, [sp, #80]
  4030a0:	ldr	w0, [x0]
  4030a4:	bl	402e94 <ferror@plt+0x454>
  4030a8:	cmp	w0, #0x0
  4030ac:	b.eq	4030d8 <ferror@plt+0x698>  // b.none
  4030b0:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4030b4:	add	x0, x0, #0x4b0
  4030b8:	ldr	x3, [x0]
  4030bc:	ldr	x0, [sp, #80]
  4030c0:	ldr	w0, [x0]
  4030c4:	mov	w2, w0
  4030c8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4030cc:	add	x1, x0, #0xd8
  4030d0:	mov	x0, x3
  4030d4:	bl	402a00 <fprintf@plt>
  4030d8:	ldr	x0, [sp, #80]
  4030dc:	add	x0, x0, #0x4
  4030e0:	str	x0, [sp, #80]
  4030e4:	ldr	x0, [sp, #72]
  4030e8:	add	x0, x0, #0x1
  4030ec:	str	x0, [sp, #72]
  4030f0:	ldr	x0, [sp, #72]
  4030f4:	add	x0, x0, #0x1
  4030f8:	cmp	x0, #0xf
  4030fc:	b.hi	403110 <ferror@plt+0x6d0>  // b.pmore
  403100:	ldr	x0, [sp, #80]
  403104:	ldr	w0, [x0]
  403108:	cmp	w0, #0x0
  40310c:	b.ne	403058 <ferror@plt+0x618>  // b.any
  403110:	adrp	x0, 425000 <ferror@plt+0x225c0>
  403114:	add	x0, x0, #0x4b0
  403118:	ldr	x0, [x0]
  40311c:	mov	x1, x0
  403120:	mov	w0, #0xa                   	// #10
  403124:	bl	402490 <fputc@plt>
  403128:	mov	w0, #0x1                   	// #1
  40312c:	bl	402380 <exit@plt>
  403130:	ldr	x0, [sp, #80]
  403134:	ldr	w0, [x0]
  403138:	cmp	w0, #0x0
  40313c:	b.eq	40315c <ferror@plt+0x71c>  // b.none
  403140:	ldr	x0, [sp, #80]
  403144:	ldr	w0, [x0]
  403148:	ldr	w1, [sp, #60]
  40314c:	cmp	w1, w0
  403150:	b.ge	402f8c <ferror@plt+0x54c>  // b.tcont
  403154:	b	40315c <ferror@plt+0x71c>
  403158:	nop
  40315c:	ldr	w0, [sp, #92]
  403160:	add	w0, w0, #0x1
  403164:	str	w0, [sp, #92]
  403168:	ldrsw	x0, [sp, #92]
  40316c:	lsl	x0, x0, #6
  403170:	ldr	x1, [sp, #40]
  403174:	add	x0, x1, x0
  403178:	ldr	w0, [x0]
  40317c:	cmp	w0, #0x0
  403180:	b.eq	4031a4 <ferror@plt+0x764>  // b.none
  403184:	ldrsw	x0, [sp, #92]
  403188:	lsl	x0, x0, #6
  40318c:	ldr	x1, [sp, #40]
  403190:	add	x0, x1, x0
  403194:	ldr	w0, [x0]
  403198:	ldr	w1, [sp, #60]
  40319c:	cmp	w1, w0
  4031a0:	b.ge	402f74 <ferror@plt+0x534>  // b.tcont
  4031a4:	nop
  4031a8:	ldr	x19, [sp, #16]
  4031ac:	ldp	x29, x30, [sp], #96
  4031b0:	ret
  4031b4:	stp	x29, x30, [sp, #-64]!
  4031b8:	mov	x29, sp
  4031bc:	str	w0, [sp, #44]
  4031c0:	str	x1, [sp, #32]
  4031c4:	str	x2, [sp, #24]
  4031c8:	mov	w0, #0xffffffff            	// #-1
  4031cc:	str	w0, [sp, #60]
  4031d0:	ldr	w0, [sp, #44]
  4031d4:	cmp	w0, #0x4
  4031d8:	b.eq	403240 <ferror@plt+0x800>  // b.none
  4031dc:	ldr	w0, [sp, #44]
  4031e0:	cmp	w0, #0x4
  4031e4:	b.gt	40324c <ferror@plt+0x80c>
  4031e8:	ldr	w0, [sp, #44]
  4031ec:	cmp	w0, #0x3
  4031f0:	b.eq	403234 <ferror@plt+0x7f4>  // b.none
  4031f4:	ldr	w0, [sp, #44]
  4031f8:	cmp	w0, #0x3
  4031fc:	b.gt	40324c <ferror@plt+0x80c>
  403200:	ldr	w0, [sp, #44]
  403204:	cmp	w0, #0x1
  403208:	b.eq	40321c <ferror@plt+0x7dc>  // b.none
  40320c:	ldr	w0, [sp, #44]
  403210:	cmp	w0, #0x2
  403214:	b.eq	403228 <ferror@plt+0x7e8>  // b.none
  403218:	b	40324c <ferror@plt+0x80c>
  40321c:	mov	w0, #0x3                   	// #3
  403220:	str	w0, [sp, #60]
  403224:	b	403250 <ferror@plt+0x810>
  403228:	mov	w0, #0x4                   	// #4
  40322c:	str	w0, [sp, #60]
  403230:	b	403250 <ferror@plt+0x810>
  403234:	mov	w0, #0x5                   	// #5
  403238:	str	w0, [sp, #60]
  40323c:	b	403250 <ferror@plt+0x810>
  403240:	mov	w0, #0x6                   	// #6
  403244:	str	w0, [sp, #60]
  403248:	b	403250 <ferror@plt+0x810>
  40324c:	nop
  403250:	ldr	w0, [sp, #60]
  403254:	cmp	w0, #0x0
  403258:	b.ge	403284 <ferror@plt+0x844>  // b.tcont
  40325c:	mov	x3, #0xb                   	// #11
  403260:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403264:	add	x2, x0, #0x5e0
  403268:	ldr	x1, [sp, #24]
  40326c:	ldr	x0, [sp, #32]
  403270:	bl	4026e0 <memmem@plt>
  403274:	cmp	x0, #0x0
  403278:	b.eq	403284 <ferror@plt+0x844>  // b.none
  40327c:	mov	w0, #0x7                   	// #7
  403280:	str	w0, [sp, #60]
  403284:	ldr	w0, [sp, #60]
  403288:	cmp	w0, #0x0
  40328c:	b.lt	4032cc <ferror@plt+0x88c>  // b.tstop
  403290:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403294:	add	x1, x0, #0x190
  403298:	ldrsw	x0, [sp, #60]
  40329c:	lsl	x0, x0, #4
  4032a0:	add	x0, x1, x0
  4032a4:	ldr	x2, [x0]
  4032a8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4032ac:	add	x1, x0, #0x190
  4032b0:	ldrsw	x0, [sp, #60]
  4032b4:	lsl	x0, x0, #4
  4032b8:	add	x0, x1, x0
  4032bc:	ldr	x0, [x0, #8]
  4032c0:	mov	x1, x0
  4032c4:	mov	x0, x2
  4032c8:	bl	402c18 <ferror@plt+0x1d8>
  4032cc:	ldr	w0, [sp, #60]
  4032d0:	cmp	w0, #0x0
  4032d4:	b.lt	4032e0 <ferror@plt+0x8a0>  // b.tstop
  4032d8:	mov	w0, #0x0                   	// #0
  4032dc:	b	4032e4 <ferror@plt+0x8a4>
  4032e0:	mov	w0, #0xffffffff            	// #-1
  4032e4:	ldp	x29, x30, [sp], #64
  4032e8:	ret
  4032ec:	stp	x29, x30, [sp, #-48]!
  4032f0:	mov	x29, sp
  4032f4:	str	x19, [sp, #16]
  4032f8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4032fc:	add	x0, x0, #0x4c8
  403300:	ldr	x0, [x0]
  403304:	str	x0, [sp, #32]
  403308:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40330c:	add	x0, x0, #0x5f0
  403310:	bl	4029f0 <gettext@plt>
  403314:	ldr	x1, [sp, #32]
  403318:	bl	402370 <fputs@plt>
  40331c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403320:	add	x0, x0, #0x600
  403324:	bl	4029f0 <gettext@plt>
  403328:	mov	x1, x0
  40332c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  403330:	add	x0, x0, #0x4d0
  403334:	ldr	x0, [x0]
  403338:	mov	x2, x0
  40333c:	ldr	x0, [sp, #32]
  403340:	bl	402a00 <fprintf@plt>
  403344:	ldr	x1, [sp, #32]
  403348:	mov	w0, #0xa                   	// #10
  40334c:	bl	402490 <fputc@plt>
  403350:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403354:	add	x0, x0, #0x610
  403358:	bl	4029f0 <gettext@plt>
  40335c:	ldr	x1, [sp, #32]
  403360:	bl	402370 <fputs@plt>
  403364:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403368:	add	x0, x0, #0x640
  40336c:	bl	4029f0 <gettext@plt>
  403370:	ldr	x1, [sp, #32]
  403374:	bl	402370 <fputs@plt>
  403378:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40337c:	add	x0, x0, #0x650
  403380:	bl	4029f0 <gettext@plt>
  403384:	ldr	x1, [sp, #32]
  403388:	bl	402370 <fputs@plt>
  40338c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403390:	add	x0, x0, #0x690
  403394:	bl	4029f0 <gettext@plt>
  403398:	ldr	x1, [sp, #32]
  40339c:	bl	402370 <fputs@plt>
  4033a0:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4033a4:	add	x0, x0, #0x6d0
  4033a8:	bl	4029f0 <gettext@plt>
  4033ac:	ldr	x1, [sp, #32]
  4033b0:	bl	402370 <fputs@plt>
  4033b4:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4033b8:	add	x0, x0, #0x718
  4033bc:	bl	4029f0 <gettext@plt>
  4033c0:	ldr	x1, [sp, #32]
  4033c4:	bl	402370 <fputs@plt>
  4033c8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4033cc:	add	x0, x0, #0x760
  4033d0:	bl	4029f0 <gettext@plt>
  4033d4:	ldr	x1, [sp, #32]
  4033d8:	bl	402370 <fputs@plt>
  4033dc:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4033e0:	add	x0, x0, #0x7b0
  4033e4:	bl	4029f0 <gettext@plt>
  4033e8:	ldr	x1, [sp, #32]
  4033ec:	bl	402370 <fputs@plt>
  4033f0:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4033f4:	add	x0, x0, #0x7f8
  4033f8:	bl	4029f0 <gettext@plt>
  4033fc:	ldr	x1, [sp, #32]
  403400:	bl	402370 <fputs@plt>
  403404:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403408:	add	x0, x0, #0x830
  40340c:	bl	4029f0 <gettext@plt>
  403410:	ldr	x1, [sp, #32]
  403414:	bl	402370 <fputs@plt>
  403418:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40341c:	add	x0, x0, #0x868
  403420:	bl	4029f0 <gettext@plt>
  403424:	mov	x1, x0
  403428:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40342c:	add	x4, x0, #0x8a8
  403430:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403434:	add	x3, x0, #0x8b0
  403438:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40343c:	add	x2, x0, #0x8b8
  403440:	ldr	x0, [sp, #32]
  403444:	bl	402a00 <fprintf@plt>
  403448:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40344c:	add	x0, x0, #0x8c0
  403450:	bl	4029f0 <gettext@plt>
  403454:	mov	x2, x0
  403458:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40345c:	add	x1, x0, #0x8e0
  403460:	ldr	x0, [sp, #32]
  403464:	bl	402a00 <fprintf@plt>
  403468:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40346c:	add	x0, x0, #0x908
  403470:	bl	4029f0 <gettext@plt>
  403474:	ldr	x1, [sp, #32]
  403478:	bl	402370 <fputs@plt>
  40347c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403480:	add	x0, x0, #0x948
  403484:	bl	4029f0 <gettext@plt>
  403488:	ldr	x1, [sp, #32]
  40348c:	bl	402370 <fputs@plt>
  403490:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403494:	add	x0, x0, #0x990
  403498:	bl	4029f0 <gettext@plt>
  40349c:	ldr	x1, [sp, #32]
  4034a0:	bl	402370 <fputs@plt>
  4034a4:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4034a8:	add	x0, x0, #0x9d0
  4034ac:	bl	4029f0 <gettext@plt>
  4034b0:	ldr	x1, [sp, #32]
  4034b4:	bl	402370 <fputs@plt>
  4034b8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4034bc:	add	x0, x0, #0xa30
  4034c0:	bl	4029f0 <gettext@plt>
  4034c4:	ldr	x1, [sp, #32]
  4034c8:	bl	402370 <fputs@plt>
  4034cc:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4034d0:	add	x0, x0, #0xa70
  4034d4:	bl	4029f0 <gettext@plt>
  4034d8:	ldr	x1, [sp, #32]
  4034dc:	bl	402370 <fputs@plt>
  4034e0:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4034e4:	add	x0, x0, #0xab8
  4034e8:	bl	4029f0 <gettext@plt>
  4034ec:	ldr	x1, [sp, #32]
  4034f0:	bl	402370 <fputs@plt>
  4034f4:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4034f8:	add	x0, x0, #0xb08
  4034fc:	bl	4029f0 <gettext@plt>
  403500:	ldr	x1, [sp, #32]
  403504:	bl	402370 <fputs@plt>
  403508:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40350c:	add	x0, x0, #0xb58
  403510:	bl	4029f0 <gettext@plt>
  403514:	ldr	x1, [sp, #32]
  403518:	bl	402370 <fputs@plt>
  40351c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403520:	add	x0, x0, #0xb98
  403524:	bl	4029f0 <gettext@plt>
  403528:	ldr	x1, [sp, #32]
  40352c:	bl	402370 <fputs@plt>
  403530:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403534:	add	x0, x0, #0xbd0
  403538:	bl	4029f0 <gettext@plt>
  40353c:	ldr	x1, [sp, #32]
  403540:	bl	402370 <fputs@plt>
  403544:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403548:	add	x0, x0, #0xc20
  40354c:	bl	4029f0 <gettext@plt>
  403550:	ldr	x1, [sp, #32]
  403554:	bl	402370 <fputs@plt>
  403558:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40355c:	add	x0, x0, #0xc68
  403560:	bl	4029f0 <gettext@plt>
  403564:	ldr	x1, [sp, #32]
  403568:	bl	402370 <fputs@plt>
  40356c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403570:	add	x0, x0, #0xcb8
  403574:	bl	4029f0 <gettext@plt>
  403578:	ldr	x1, [sp, #32]
  40357c:	bl	402370 <fputs@plt>
  403580:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403584:	add	x0, x0, #0xd10
  403588:	bl	4029f0 <gettext@plt>
  40358c:	ldr	x1, [sp, #32]
  403590:	bl	402370 <fputs@plt>
  403594:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403598:	add	x0, x0, #0xd58
  40359c:	bl	4029f0 <gettext@plt>
  4035a0:	ldr	x1, [sp, #32]
  4035a4:	bl	402370 <fputs@plt>
  4035a8:	ldr	x1, [sp, #32]
  4035ac:	mov	w0, #0xa                   	// #10
  4035b0:	bl	402490 <fputc@plt>
  4035b4:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4035b8:	add	x0, x0, #0xe20
  4035bc:	bl	4029f0 <gettext@plt>
  4035c0:	mov	x19, x0
  4035c4:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4035c8:	add	x0, x0, #0xe38
  4035cc:	bl	4029f0 <gettext@plt>
  4035d0:	mov	x4, x0
  4035d4:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4035d8:	add	x3, x0, #0xe48
  4035dc:	mov	x2, x19
  4035e0:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4035e4:	add	x1, x0, #0xe58
  4035e8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4035ec:	add	x0, x0, #0xe68
  4035f0:	bl	402970 <printf@plt>
  4035f4:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4035f8:	add	x0, x0, #0xe80
  4035fc:	bl	4029f0 <gettext@plt>
  403600:	ldr	x1, [sp, #32]
  403604:	bl	402370 <fputs@plt>
  403608:	str	xzr, [sp, #40]
  40360c:	b	403668 <ferror@plt+0xc28>
  403610:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403614:	add	x1, x0, #0x520
  403618:	ldr	x0, [sp, #40]
  40361c:	lsl	x0, x0, #4
  403620:	add	x0, x1, x0
  403624:	ldr	x19, [x0]
  403628:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40362c:	add	x1, x0, #0x520
  403630:	ldr	x0, [sp, #40]
  403634:	lsl	x0, x0, #4
  403638:	add	x0, x1, x0
  40363c:	ldr	x0, [x0, #8]
  403640:	bl	4029f0 <gettext@plt>
  403644:	mov	x3, x0
  403648:	mov	x2, x19
  40364c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403650:	add	x1, x0, #0xea0
  403654:	ldr	x0, [sp, #32]
  403658:	bl	402a00 <fprintf@plt>
  40365c:	ldr	x0, [sp, #40]
  403660:	add	x0, x0, #0x1
  403664:	str	x0, [sp, #40]
  403668:	ldr	x0, [sp, #40]
  40366c:	cmp	x0, #0x7
  403670:	b.ls	403610 <ferror@plt+0xbd0>  // b.plast
  403674:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403678:	add	x0, x0, #0xeb0
  40367c:	bl	4029f0 <gettext@plt>
  403680:	ldr	x1, [sp, #32]
  403684:	bl	402370 <fputs@plt>
  403688:	str	xzr, [sp, #40]
  40368c:	b	4036e8 <ferror@plt+0xca8>
  403690:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403694:	add	x1, x0, #0x308
  403698:	ldr	x0, [sp, #40]
  40369c:	lsl	x0, x0, #4
  4036a0:	add	x0, x1, x0
  4036a4:	ldr	x19, [x0]
  4036a8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4036ac:	add	x1, x0, #0x308
  4036b0:	ldr	x0, [sp, #40]
  4036b4:	lsl	x0, x0, #4
  4036b8:	add	x0, x1, x0
  4036bc:	ldr	x0, [x0, #8]
  4036c0:	bl	4029f0 <gettext@plt>
  4036c4:	mov	x3, x0
  4036c8:	mov	x2, x19
  4036cc:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4036d0:	add	x1, x0, #0xea0
  4036d4:	ldr	x0, [sp, #32]
  4036d8:	bl	402a00 <fprintf@plt>
  4036dc:	ldr	x0, [sp, #40]
  4036e0:	add	x0, x0, #0x1
  4036e4:	str	x0, [sp, #40]
  4036e8:	ldr	x0, [sp, #40]
  4036ec:	cmp	x0, #0x7
  4036f0:	b.ls	403690 <ferror@plt+0xc50>  // b.plast
  4036f4:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4036f8:	add	x0, x0, #0xed8
  4036fc:	bl	4029f0 <gettext@plt>
  403700:	mov	x2, x0
  403704:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403708:	add	x1, x0, #0xef8
  40370c:	mov	x0, x2
  403710:	bl	402970 <printf@plt>
  403714:	mov	w0, #0x0                   	// #0
  403718:	bl	402380 <exit@plt>
  40371c:	stp	x29, x30, [sp, #-80]!
  403720:	mov	x29, sp
  403724:	str	x0, [sp, #24]
  403728:	str	x1, [sp, #16]
  40372c:	str	wzr, [sp, #76]
  403730:	ldr	x0, [sp, #24]
  403734:	cmp	x0, #0x0
  403738:	b.ne	403744 <ferror@plt+0xd04>  // b.any
  40373c:	mov	w0, #0xffffffff            	// #-1
  403740:	b	4038f8 <ferror@plt+0xeb8>
  403744:	ldr	x0, [sp, #16]
  403748:	cmp	x0, #0x0
  40374c:	b.ne	403764 <ferror@plt+0xd24>  // b.any
  403750:	ldr	x0, [sp, #24]
  403754:	bl	402360 <strlen@plt>
  403758:	str	x0, [sp, #16]
  40375c:	mov	w0, #0x1                   	// #1
  403760:	str	w0, [sp, #76]
  403764:	bl	402990 <__errno_location@plt>
  403768:	str	wzr, [x0]
  40376c:	bl	4027c0 <__ctype_b_loc@plt>
  403770:	ldr	x1, [x0]
  403774:	ldr	x0, [sp, #24]
  403778:	ldrsb	w0, [x0]
  40377c:	sxtb	x0, w0
  403780:	lsl	x0, x0, #1
  403784:	add	x0, x1, x0
  403788:	ldrh	w0, [x0]
  40378c:	and	w0, w0, #0x800
  403790:	cmp	w0, #0x0
  403794:	b.eq	403830 <ferror@plt+0xdf0>  // b.none
  403798:	str	xzr, [sp, #40]
  40379c:	add	x0, sp, #0x28
  4037a0:	mov	w2, #0xa                   	// #10
  4037a4:	mov	x1, x0
  4037a8:	ldr	x0, [sp, #24]
  4037ac:	bl	4027e0 <strtol@plt>
  4037b0:	mov	x1, x0
  4037b4:	ldrsw	x0, [sp, #76]
  4037b8:	sub	x0, x1, x0
  4037bc:	str	x0, [sp, #48]
  4037c0:	bl	402990 <__errno_location@plt>
  4037c4:	ldr	w0, [x0]
  4037c8:	cmp	w0, #0x0
  4037cc:	b.ne	4038b0 <ferror@plt+0xe70>  // b.any
  4037d0:	ldr	x0, [sp, #40]
  4037d4:	cmp	x0, #0x0
  4037d8:	b.eq	4038b0 <ferror@plt+0xe70>  // b.none
  4037dc:	ldr	x0, [sp, #40]
  4037e0:	ldr	x1, [sp, #24]
  4037e4:	cmp	x1, x0
  4037e8:	b.cs	4038b0 <ferror@plt+0xe70>  // b.hs, b.nlast
  4037ec:	ldr	x1, [sp, #40]
  4037f0:	ldr	x0, [sp, #24]
  4037f4:	sub	x1, x1, x0
  4037f8:	ldr	x0, [sp, #16]
  4037fc:	cmp	x1, x0
  403800:	b.ne	4038b0 <ferror@plt+0xe70>  // b.any
  403804:	ldr	x0, [sp, #48]
  403808:	cmp	x0, #0x0
  40380c:	b.lt	4038b0 <ferror@plt+0xe70>  // b.tstop
  403810:	ldr	x0, [sp, #48]
  403814:	cmp	x0, #0x7
  403818:	b.hi	4038b0 <ferror@plt+0xe70>  // b.pmore
  40381c:	ldr	x0, [sp, #48]
  403820:	mov	w1, w0
  403824:	ldr	w0, [sp, #76]
  403828:	add	w0, w1, w0
  40382c:	b	4038f8 <ferror@plt+0xeb8>
  403830:	str	xzr, [sp, #64]
  403834:	b	4038a4 <ferror@plt+0xe64>
  403838:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40383c:	add	x1, x0, #0x308
  403840:	ldr	x0, [sp, #64]
  403844:	lsl	x0, x0, #4
  403848:	add	x0, x1, x0
  40384c:	ldr	x0, [x0]
  403850:	str	x0, [sp, #56]
  403854:	ldr	x2, [sp, #16]
  403858:	ldr	x1, [sp, #56]
  40385c:	ldr	x0, [sp, #24]
  403860:	bl	402810 <strncasecmp@plt>
  403864:	cmp	w0, #0x0
  403868:	b.ne	403898 <ferror@plt+0xe58>  // b.any
  40386c:	ldr	x1, [sp, #56]
  403870:	ldr	x0, [sp, #16]
  403874:	add	x0, x1, x0
  403878:	ldrsb	w0, [x0]
  40387c:	cmp	w0, #0x0
  403880:	b.ne	403898 <ferror@plt+0xe58>  // b.any
  403884:	ldr	x0, [sp, #64]
  403888:	mov	w1, w0
  40388c:	ldr	w0, [sp, #76]
  403890:	add	w0, w1, w0
  403894:	b	4038f8 <ferror@plt+0xeb8>
  403898:	ldr	x0, [sp, #64]
  40389c:	add	x0, x0, #0x1
  4038a0:	str	x0, [sp, #64]
  4038a4:	ldr	x0, [sp, #64]
  4038a8:	cmp	x0, #0x7
  4038ac:	b.ls	403838 <ferror@plt+0xdf8>  // b.plast
  4038b0:	bl	402990 <__errno_location@plt>
  4038b4:	ldr	w0, [x0]
  4038b8:	cmp	w0, #0x0
  4038bc:	b.eq	4038dc <ferror@plt+0xe9c>  // b.none
  4038c0:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4038c4:	add	x0, x0, #0xf08
  4038c8:	bl	4029f0 <gettext@plt>
  4038cc:	ldr	x2, [sp, #24]
  4038d0:	mov	x1, x0
  4038d4:	mov	w0, #0x1                   	// #1
  4038d8:	bl	402a20 <err@plt>
  4038dc:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4038e0:	add	x0, x0, #0xf28
  4038e4:	bl	4029f0 <gettext@plt>
  4038e8:	ldr	x2, [sp, #24]
  4038ec:	mov	x1, x0
  4038f0:	mov	w0, #0x1                   	// #1
  4038f4:	bl	402920 <errx@plt>
  4038f8:	ldp	x29, x30, [sp], #80
  4038fc:	ret
  403900:	stp	x29, x30, [sp, #-64]!
  403904:	mov	x29, sp
  403908:	str	x0, [sp, #24]
  40390c:	str	x1, [sp, #16]
  403910:	ldr	x0, [sp, #24]
  403914:	cmp	x0, #0x0
  403918:	b.ne	403924 <ferror@plt+0xee4>  // b.any
  40391c:	mov	w0, #0xffffffff            	// #-1
  403920:	b	403aac <ferror@plt+0x106c>
  403924:	ldr	x0, [sp, #16]
  403928:	cmp	x0, #0x0
  40392c:	b.ne	40393c <ferror@plt+0xefc>  // b.any
  403930:	ldr	x0, [sp, #24]
  403934:	bl	402360 <strlen@plt>
  403938:	str	x0, [sp, #16]
  40393c:	bl	402990 <__errno_location@plt>
  403940:	str	wzr, [x0]
  403944:	bl	4027c0 <__ctype_b_loc@plt>
  403948:	ldr	x1, [x0]
  40394c:	ldr	x0, [sp, #24]
  403950:	ldrsb	w0, [x0]
  403954:	sxtb	x0, w0
  403958:	lsl	x0, x0, #1
  40395c:	add	x0, x1, x0
  403960:	ldrh	w0, [x0]
  403964:	and	w0, w0, #0x800
  403968:	cmp	w0, #0x0
  40396c:	b.eq	4039f0 <ferror@plt+0xfb0>  // b.none
  403970:	str	xzr, [sp, #32]
  403974:	add	x0, sp, #0x20
  403978:	mov	w2, #0xa                   	// #10
  40397c:	mov	x1, x0
  403980:	ldr	x0, [sp, #24]
  403984:	bl	4027e0 <strtol@plt>
  403988:	str	x0, [sp, #40]
  40398c:	bl	402990 <__errno_location@plt>
  403990:	ldr	w0, [x0]
  403994:	cmp	w0, #0x0
  403998:	b.ne	403a64 <ferror@plt+0x1024>  // b.any
  40399c:	ldr	x0, [sp, #32]
  4039a0:	cmp	x0, #0x0
  4039a4:	b.eq	403a64 <ferror@plt+0x1024>  // b.none
  4039a8:	ldr	x0, [sp, #32]
  4039ac:	ldr	x1, [sp, #24]
  4039b0:	cmp	x1, x0
  4039b4:	b.cs	403a64 <ferror@plt+0x1024>  // b.hs, b.nlast
  4039b8:	ldr	x1, [sp, #32]
  4039bc:	ldr	x0, [sp, #24]
  4039c0:	sub	x1, x1, x0
  4039c4:	ldr	x0, [sp, #16]
  4039c8:	cmp	x1, x0
  4039cc:	b.ne	403a64 <ferror@plt+0x1024>  // b.any
  4039d0:	ldr	x0, [sp, #40]
  4039d4:	cmp	x0, #0x0
  4039d8:	b.lt	403a64 <ferror@plt+0x1024>  // b.tstop
  4039dc:	ldr	x0, [sp, #40]
  4039e0:	cmp	x0, #0xb
  4039e4:	b.hi	403a64 <ferror@plt+0x1024>  // b.pmore
  4039e8:	ldr	x0, [sp, #40]
  4039ec:	b	403aac <ferror@plt+0x106c>
  4039f0:	str	xzr, [sp, #56]
  4039f4:	b	403a58 <ferror@plt+0x1018>
  4039f8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4039fc:	add	x1, x0, #0x520
  403a00:	ldr	x0, [sp, #56]
  403a04:	lsl	x0, x0, #4
  403a08:	add	x0, x1, x0
  403a0c:	ldr	x0, [x0]
  403a10:	str	x0, [sp, #48]
  403a14:	ldr	x2, [sp, #16]
  403a18:	ldr	x1, [sp, #48]
  403a1c:	ldr	x0, [sp, #24]
  403a20:	bl	402810 <strncasecmp@plt>
  403a24:	cmp	w0, #0x0
  403a28:	b.ne	403a4c <ferror@plt+0x100c>  // b.any
  403a2c:	ldr	x1, [sp, #48]
  403a30:	ldr	x0, [sp, #16]
  403a34:	add	x0, x1, x0
  403a38:	ldrsb	w0, [x0]
  403a3c:	cmp	w0, #0x0
  403a40:	b.ne	403a4c <ferror@plt+0x100c>  // b.any
  403a44:	ldr	x0, [sp, #56]
  403a48:	b	403aac <ferror@plt+0x106c>
  403a4c:	ldr	x0, [sp, #56]
  403a50:	add	x0, x0, #0x1
  403a54:	str	x0, [sp, #56]
  403a58:	ldr	x0, [sp, #56]
  403a5c:	cmp	x0, #0xb
  403a60:	b.ls	4039f8 <ferror@plt+0xfb8>  // b.plast
  403a64:	bl	402990 <__errno_location@plt>
  403a68:	ldr	w0, [x0]
  403a6c:	cmp	w0, #0x0
  403a70:	b.eq	403a90 <ferror@plt+0x1050>  // b.none
  403a74:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403a78:	add	x0, x0, #0xf40
  403a7c:	bl	4029f0 <gettext@plt>
  403a80:	ldr	x2, [sp, #24]
  403a84:	mov	x1, x0
  403a88:	mov	w0, #0x1                   	// #1
  403a8c:	bl	402a20 <err@plt>
  403a90:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403a94:	add	x0, x0, #0xf60
  403a98:	bl	4029f0 <gettext@plt>
  403a9c:	ldr	x2, [sp, #24]
  403aa0:	mov	x1, x0
  403aa4:	mov	w0, #0x1                   	// #1
  403aa8:	bl	402920 <errx@plt>
  403aac:	ldp	x29, x30, [sp], #64
  403ab0:	ret
  403ab4:	stp	x29, x30, [sp, #-64]!
  403ab8:	mov	x29, sp
  403abc:	str	x0, [sp, #40]
  403ac0:	str	x1, [sp, #32]
  403ac4:	str	x2, [sp, #24]
  403ac8:	str	xzr, [sp, #48]
  403acc:	ldr	x0, [sp, #40]
  403ad0:	cmp	x0, #0x0
  403ad4:	b.ne	403ae0 <ferror@plt+0x10a0>  // b.any
  403ad8:	ldr	x0, [sp, #40]
  403adc:	b	403bb8 <ferror@plt+0x1178>
  403ae0:	bl	402990 <__errno_location@plt>
  403ae4:	str	wzr, [x0]
  403ae8:	add	x0, sp, #0x30
  403aec:	mov	w2, #0xa                   	// #10
  403af0:	mov	x1, x0
  403af4:	ldr	x0, [sp, #40]
  403af8:	bl	4027e0 <strtol@plt>
  403afc:	str	x0, [sp, #56]
  403b00:	bl	402990 <__errno_location@plt>
  403b04:	ldr	w0, [x0]
  403b08:	cmp	w0, #0x0
  403b0c:	b.ne	403bb4 <ferror@plt+0x1174>  // b.any
  403b10:	ldr	x0, [sp, #48]
  403b14:	cmp	x0, #0x0
  403b18:	b.eq	403bb4 <ferror@plt+0x1174>  // b.none
  403b1c:	ldr	x0, [sp, #48]
  403b20:	ldr	x1, [sp, #40]
  403b24:	cmp	x1, x0
  403b28:	b.cs	403bb4 <ferror@plt+0x1174>  // b.hs, b.nlast
  403b2c:	ldr	x0, [sp, #56]
  403b30:	asr	x0, x0, #3
  403b34:	and	w1, w0, #0x7f
  403b38:	ldr	x0, [sp, #32]
  403b3c:	str	w1, [x0]
  403b40:	ldr	x0, [sp, #56]
  403b44:	and	w1, w0, #0x7
  403b48:	ldr	x0, [sp, #24]
  403b4c:	str	w1, [x0]
  403b50:	ldr	x0, [sp, #24]
  403b54:	ldr	w0, [x0]
  403b58:	cmp	w0, #0x0
  403b5c:	b.lt	403b70 <ferror@plt+0x1130>  // b.tstop
  403b60:	ldr	x0, [sp, #24]
  403b64:	ldr	w0, [x0]
  403b68:	cmp	w0, #0x8
  403b6c:	b.ls	403b7c <ferror@plt+0x113c>  // b.plast
  403b70:	ldr	x0, [sp, #24]
  403b74:	mov	w1, #0xffffffff            	// #-1
  403b78:	str	w1, [x0]
  403b7c:	ldr	x0, [sp, #32]
  403b80:	ldr	w0, [x0]
  403b84:	cmp	w0, #0x0
  403b88:	b.lt	403b9c <ferror@plt+0x115c>  // b.tstop
  403b8c:	ldr	x0, [sp, #32]
  403b90:	ldr	w0, [x0]
  403b94:	cmp	w0, #0xc
  403b98:	b.ls	403ba8 <ferror@plt+0x1168>  // b.plast
  403b9c:	ldr	x0, [sp, #32]
  403ba0:	mov	w1, #0xffffffff            	// #-1
  403ba4:	str	w1, [x0]
  403ba8:	ldr	x0, [sp, #48]
  403bac:	add	x0, x0, #0x1
  403bb0:	b	403bb8 <ferror@plt+0x1178>
  403bb4:	ldr	x0, [sp, #40]
  403bb8:	ldp	x29, x30, [sp], #64
  403bbc:	ret
  403bc0:	stp	x29, x30, [sp, #-48]!
  403bc4:	mov	x29, sp
  403bc8:	str	x0, [sp, #24]
  403bcc:	str	x1, [sp, #16]
  403bd0:	ldr	x0, [sp, #24]
  403bd4:	str	x0, [sp, #40]
  403bd8:	str	xzr, [sp, #32]
  403bdc:	ldr	x0, [sp, #24]
  403be0:	cmp	x0, #0x0
  403be4:	b.ne	403bf0 <ferror@plt+0x11b0>  // b.any
  403be8:	ldr	x0, [sp, #24]
  403bec:	b	403cd4 <ferror@plt+0x1294>
  403bf0:	bl	402990 <__errno_location@plt>
  403bf4:	str	wzr, [x0]
  403bf8:	add	x0, sp, #0x20
  403bfc:	mov	w2, #0xa                   	// #10
  403c00:	mov	x1, x0
  403c04:	ldr	x0, [sp, #40]
  403c08:	bl	4027e0 <strtol@plt>
  403c0c:	mov	x1, x0
  403c10:	ldr	x0, [sp, #16]
  403c14:	str	x1, [x0]
  403c18:	bl	402990 <__errno_location@plt>
  403c1c:	ldr	w0, [x0]
  403c20:	cmp	w0, #0x0
  403c24:	b.ne	403c88 <ferror@plt+0x1248>  // b.any
  403c28:	ldr	x0, [sp, #32]
  403c2c:	cmp	x0, #0x0
  403c30:	b.eq	403c88 <ferror@plt+0x1248>  // b.none
  403c34:	ldr	x0, [sp, #32]
  403c38:	ldrsb	w0, [x0]
  403c3c:	cmp	w0, #0x2e
  403c40:	b.ne	403c88 <ferror@plt+0x1248>  // b.any
  403c44:	ldr	x0, [sp, #32]
  403c48:	add	x0, x0, #0x1
  403c4c:	ldrsb	w0, [x0]
  403c50:	cmp	w0, #0x0
  403c54:	b.eq	403c88 <ferror@plt+0x1248>  // b.none
  403c58:	ldr	x0, [sp, #32]
  403c5c:	add	x0, x0, #0x1
  403c60:	str	x0, [sp, #40]
  403c64:	str	xzr, [sp, #32]
  403c68:	add	x0, sp, #0x20
  403c6c:	mov	w2, #0xa                   	// #10
  403c70:	mov	x1, x0
  403c74:	ldr	x0, [sp, #40]
  403c78:	bl	4027e0 <strtol@plt>
  403c7c:	mov	x1, x0
  403c80:	ldr	x0, [sp, #16]
  403c84:	str	x1, [x0, #8]
  403c88:	bl	402990 <__errno_location@plt>
  403c8c:	ldr	w0, [x0]
  403c90:	cmp	w0, #0x0
  403c94:	b.ne	403cc4 <ferror@plt+0x1284>  // b.any
  403c98:	ldr	x0, [sp, #32]
  403c9c:	cmp	x0, #0x0
  403ca0:	b.eq	403cc4 <ferror@plt+0x1284>  // b.none
  403ca4:	ldr	x0, [sp, #32]
  403ca8:	ldr	x1, [sp, #40]
  403cac:	cmp	x1, x0
  403cb0:	b.eq	403cc4 <ferror@plt+0x1284>  // b.none
  403cb4:	ldr	x0, [sp, #32]
  403cb8:	ldrsb	w0, [x0]
  403cbc:	cmp	w0, #0x5d
  403cc0:	b.eq	403ccc <ferror@plt+0x128c>  // b.none
  403cc4:	ldr	x0, [sp, #24]
  403cc8:	b	403cd4 <ferror@plt+0x1294>
  403ccc:	ldr	x0, [sp, #32]
  403cd0:	add	x0, x0, #0x1
  403cd4:	ldp	x29, x30, [sp], #48
  403cd8:	ret
  403cdc:	stp	x29, x30, [sp, #-64]!
  403ce0:	mov	x29, sp
  403ce4:	str	x0, [sp, #24]
  403ce8:	str	x1, [sp, #16]
  403cec:	ldr	x0, [sp, #24]
  403cf0:	str	x0, [sp, #56]
  403cf4:	str	xzr, [sp, #40]
  403cf8:	ldr	x0, [sp, #24]
  403cfc:	cmp	x0, #0x0
  403d00:	b.ne	403d0c <ferror@plt+0x12cc>  // b.any
  403d04:	ldr	x0, [sp, #24]
  403d08:	b	403dd8 <ferror@plt+0x1398>
  403d0c:	bl	402990 <__errno_location@plt>
  403d10:	str	wzr, [x0]
  403d14:	add	x0, sp, #0x28
  403d18:	mov	w2, #0xa                   	// #10
  403d1c:	mov	x1, x0
  403d20:	ldr	x0, [sp, #56]
  403d24:	bl	402710 <strtoumax@plt>
  403d28:	str	x0, [sp, #48]
  403d2c:	bl	402990 <__errno_location@plt>
  403d30:	ldr	w0, [x0]
  403d34:	cmp	w0, #0x0
  403d38:	b.ne	403dd4 <ferror@plt+0x1394>  // b.any
  403d3c:	ldr	x0, [sp, #40]
  403d40:	cmp	x0, #0x0
  403d44:	b.eq	403dd4 <ferror@plt+0x1394>  // b.none
  403d48:	ldr	x0, [sp, #40]
  403d4c:	ldrsb	w0, [x0]
  403d50:	cmp	w0, #0x3b
  403d54:	b.eq	403d68 <ferror@plt+0x1328>  // b.none
  403d58:	ldr	x0, [sp, #40]
  403d5c:	ldrsb	w0, [x0]
  403d60:	cmp	w0, #0x2c
  403d64:	b.ne	403dd4 <ferror@plt+0x1394>  // b.any
  403d68:	ldr	x1, [sp, #48]
  403d6c:	mov	x0, #0x34db                	// #13531
  403d70:	movk	x0, #0xd7b6, lsl #16
  403d74:	movk	x0, #0xde82, lsl #32
  403d78:	movk	x0, #0x431b, lsl #48
  403d7c:	umulh	x0, x1, x0
  403d80:	lsr	x0, x0, #18
  403d84:	mov	x2, #0x4240                	// #16960
  403d88:	movk	x2, #0xf, lsl #16
  403d8c:	mul	x0, x0, x2
  403d90:	sub	x0, x1, x0
  403d94:	mov	x1, x0
  403d98:	ldr	x0, [sp, #16]
  403d9c:	str	x1, [x0, #8]
  403da0:	ldr	x1, [sp, #48]
  403da4:	mov	x0, #0x34db                	// #13531
  403da8:	movk	x0, #0xd7b6, lsl #16
  403dac:	movk	x0, #0xde82, lsl #32
  403db0:	movk	x0, #0x431b, lsl #48
  403db4:	umulh	x0, x1, x0
  403db8:	lsr	x0, x0, #18
  403dbc:	mov	x1, x0
  403dc0:	ldr	x0, [sp, #16]
  403dc4:	str	x1, [x0]
  403dc8:	ldr	x0, [sp, #40]
  403dcc:	add	x0, x0, #0x1
  403dd0:	b	403dd8 <ferror@plt+0x1398>
  403dd4:	ldr	x0, [sp, #24]
  403dd8:	ldp	x29, x30, [sp], #64
  403ddc:	ret
  403de0:	sub	sp, sp, #0x10
  403de4:	str	x0, [sp, #8]
  403de8:	str	x1, [sp]
  403dec:	ldr	x0, [sp, #8]
  403df0:	ldr	x1, [x0]
  403df4:	ldr	x0, [sp]
  403df8:	ldr	x0, [x0]
  403dfc:	sub	x0, x1, x0
  403e00:	fmov	d0, x0
  403e04:	scvtf	d1, d0
  403e08:	ldr	x0, [sp, #8]
  403e0c:	ldr	x1, [x0, #8]
  403e10:	ldr	x0, [sp]
  403e14:	ldr	x0, [x0, #8]
  403e18:	sub	x0, x1, x0
  403e1c:	fmov	d0, x0
  403e20:	scvtf	d0, d0
  403e24:	mov	x0, #0x848000000000        	// #145685290680320
  403e28:	movk	x0, #0x412e, lsl #48
  403e2c:	fmov	d2, x0
  403e30:	fdiv	d0, d0, d2
  403e34:	fadd	d0, d1, d0
  403e38:	add	sp, sp, #0x10
  403e3c:	ret
  403e40:	stp	x29, x30, [sp, #-32]!
  403e44:	mov	x29, sp
  403e48:	mov	w2, #0x0                   	// #0
  403e4c:	mov	x1, #0x0                   	// #0
  403e50:	mov	w0, #0xa                   	// #10
  403e54:	bl	402530 <klogctl@plt>
  403e58:	str	w0, [sp, #28]
  403e5c:	ldr	w1, [sp, #28]
  403e60:	ldr	w0, [sp, #28]
  403e64:	mov	w2, #0x0                   	// #0
  403e68:	cmp	w1, #0x0
  403e6c:	csel	w0, w0, w2, ge  // ge = tcont
  403e70:	ldp	x29, x30, [sp], #32
  403e74:	ret
  403e78:	stp	x29, x30, [sp, #-176]!
  403e7c:	mov	x29, sp
  403e80:	str	x0, [sp, #24]
  403e84:	str	x1, [sp, #16]
  403e88:	ldr	x0, [sp, #24]
  403e8c:	ldr	x0, [x0, #8320]
  403e90:	cmp	x0, #0x0
  403e94:	b.ne	403ea0 <ferror@plt+0x1460>  // b.any
  403e98:	mov	x0, #0xffffffffffffffff    	// #-1
  403e9c:	b	403fac <ferror@plt+0x156c>
  403ea0:	ldr	x0, [sp, #24]
  403ea4:	ldr	x0, [x0, #8320]
  403ea8:	mov	w1, #0x0                   	// #0
  403eac:	bl	4025b0 <open@plt>
  403eb0:	str	w0, [sp, #172]
  403eb4:	ldr	w0, [sp, #172]
  403eb8:	cmp	w0, #0x0
  403ebc:	b.ge	403ee4 <ferror@plt+0x14a4>  // b.tcont
  403ec0:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403ec4:	add	x0, x0, #0xf78
  403ec8:	bl	4029f0 <gettext@plt>
  403ecc:	mov	x1, x0
  403ed0:	ldr	x0, [sp, #24]
  403ed4:	ldr	x0, [x0, #8320]
  403ed8:	mov	x2, x0
  403edc:	mov	w0, #0x1                   	// #1
  403ee0:	bl	402a20 <err@plt>
  403ee4:	add	x0, sp, #0x28
  403ee8:	mov	x1, x0
  403eec:	ldr	w0, [sp, #172]
  403ef0:	bl	40dfe0 <ferror@plt+0xb5a0>
  403ef4:	cmp	w0, #0x0
  403ef8:	b.eq	403f20 <ferror@plt+0x14e0>  // b.none
  403efc:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403f00:	add	x0, x0, #0xf88
  403f04:	bl	4029f0 <gettext@plt>
  403f08:	mov	x1, x0
  403f0c:	ldr	x0, [sp, #24]
  403f10:	ldr	x0, [x0, #8320]
  403f14:	mov	x2, x0
  403f18:	mov	w0, #0x1                   	// #1
  403f1c:	bl	402a20 <err@plt>
  403f20:	ldr	x0, [sp, #88]
  403f24:	mov	x5, #0x0                   	// #0
  403f28:	ldr	w4, [sp, #172]
  403f2c:	mov	w3, #0x1                   	// #1
  403f30:	mov	w2, #0x1                   	// #1
  403f34:	mov	x1, x0
  403f38:	mov	x0, #0x0                   	// #0
  403f3c:	bl	4027d0 <mmap@plt>
  403f40:	mov	x1, x0
  403f44:	ldr	x0, [sp, #16]
  403f48:	str	x1, [x0]
  403f4c:	ldr	x0, [sp, #16]
  403f50:	ldr	x0, [x0]
  403f54:	cmn	x0, #0x1
  403f58:	b.ne	403f80 <ferror@plt+0x1540>  // b.any
  403f5c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  403f60:	add	x0, x0, #0xfa0
  403f64:	bl	4029f0 <gettext@plt>
  403f68:	mov	x1, x0
  403f6c:	ldr	x0, [sp, #24]
  403f70:	ldr	x0, [x0, #8320]
  403f74:	mov	x2, x0
  403f78:	mov	w0, #0x1                   	// #1
  403f7c:	bl	402a20 <err@plt>
  403f80:	ldr	x0, [sp, #16]
  403f84:	ldr	x1, [x0]
  403f88:	ldr	x0, [sp, #24]
  403f8c:	str	x1, [x0, #8328]
  403f90:	bl	402670 <getpagesize@plt>
  403f94:	sxtw	x1, w0
  403f98:	ldr	x0, [sp, #24]
  403f9c:	str	x1, [x0, #8336]
  403fa0:	ldr	w0, [sp, #172]
  403fa4:	bl	4026b0 <close@plt>
  403fa8:	ldr	x0, [sp, #88]
  403fac:	ldp	x29, x30, [sp], #176
  403fb0:	ret
  403fb4:	stp	x29, x30, [sp, #-48]!
  403fb8:	mov	x29, sp
  403fbc:	str	x0, [sp, #24]
  403fc0:	str	x1, [sp, #16]
  403fc4:	mov	w0, #0xffffffff            	// #-1
  403fc8:	str	w0, [sp, #36]
  403fcc:	ldr	x0, [sp, #24]
  403fd0:	ldr	x0, [x0, #104]
  403fd4:	cmp	x0, #0x0
  403fd8:	b.eq	40402c <ferror@plt+0x15ec>  // b.none
  403fdc:	ldr	x0, [sp, #24]
  403fe0:	ldr	x0, [x0, #104]
  403fe4:	add	x0, x0, #0x8
  403fe8:	str	x0, [sp, #40]
  403fec:	ldr	x0, [sp, #40]
  403ff0:	bl	402c74 <ferror@plt+0x234>
  403ff4:	mov	x1, x0
  403ff8:	ldr	x0, [sp, #16]
  403ffc:	str	x1, [x0]
  404000:	ldr	x0, [sp, #24]
  404004:	ldr	w3, [x0, #96]
  404008:	ldr	x0, [sp, #16]
  40400c:	ldr	x0, [x0]
  404010:	ldr	x1, [sp, #40]
  404014:	mov	w2, w1
  404018:	mov	x1, x0
  40401c:	mov	w0, w3
  404020:	bl	402530 <klogctl@plt>
  404024:	str	w0, [sp, #36]
  404028:	b	4040f8 <ferror@plt+0x16b8>
  40402c:	mov	x0, #0x4008                	// #16392
  404030:	str	x0, [sp, #40]
  404034:	ldr	x0, [sp, #40]
  404038:	bl	402c74 <ferror@plt+0x234>
  40403c:	mov	x1, x0
  404040:	ldr	x0, [sp, #16]
  404044:	str	x1, [x0]
  404048:	ldr	x0, [sp, #16]
  40404c:	ldr	x0, [x0]
  404050:	ldr	x1, [sp, #40]
  404054:	mov	w2, w1
  404058:	mov	x1, x0
  40405c:	mov	w0, #0x3                   	// #3
  404060:	bl	402530 <klogctl@plt>
  404064:	str	w0, [sp, #36]
  404068:	ldr	w0, [sp, #36]
  40406c:	cmp	w0, #0x0
  404070:	b.lt	4040b8 <ferror@plt+0x1678>  // b.tstop
  404074:	ldrsw	x0, [sp, #36]
  404078:	ldr	x1, [sp, #40]
  40407c:	cmp	x1, x0
  404080:	b.ne	4040bc <ferror@plt+0x167c>  // b.any
  404084:	ldr	x1, [sp, #40]
  404088:	mov	x0, #0x10000000            	// #268435456
  40408c:	cmp	x1, x0
  404090:	b.hi	4040bc <ferror@plt+0x167c>  // b.pmore
  404094:	ldr	x0, [sp, #16]
  404098:	ldr	x0, [x0]
  40409c:	bl	4027f0 <free@plt>
  4040a0:	ldr	x0, [sp, #16]
  4040a4:	str	xzr, [x0]
  4040a8:	ldr	x0, [sp, #40]
  4040ac:	lsl	x0, x0, #2
  4040b0:	str	x0, [sp, #40]
  4040b4:	b	404034 <ferror@plt+0x15f4>
  4040b8:	nop
  4040bc:	ldr	w0, [sp, #36]
  4040c0:	cmp	w0, #0x0
  4040c4:	b.le	4040f8 <ferror@plt+0x16b8>
  4040c8:	ldr	x0, [sp, #24]
  4040cc:	ldr	w0, [x0, #96]
  4040d0:	cmp	w0, #0x4
  4040d4:	b.ne	4040f8 <ferror@plt+0x16b8>  // b.any
  4040d8:	ldr	x0, [sp, #16]
  4040dc:	ldr	x0, [x0]
  4040e0:	ldr	x1, [sp, #40]
  4040e4:	mov	w2, w1
  4040e8:	mov	x1, x0
  4040ec:	mov	w0, #0x4                   	// #4
  4040f0:	bl	402530 <klogctl@plt>
  4040f4:	str	w0, [sp, #36]
  4040f8:	ldrsw	x0, [sp, #36]
  4040fc:	ldp	x29, x30, [sp], #48
  404100:	ret
  404104:	stp	x29, x30, [sp, #-48]!
  404108:	mov	x29, sp
  40410c:	str	x0, [sp, #24]
  404110:	str	x1, [sp, #16]
  404114:	mov	x0, #0xffffffffffffffff    	// #-1
  404118:	str	x0, [sp, #40]
  40411c:	ldr	x0, [sp, #24]
  404120:	ldr	w0, [x0, #100]
  404124:	cmp	w0, #0x2
  404128:	b.eq	404148 <ferror@plt+0x1708>  // b.none
  40412c:	cmp	w0, #0x2
  404130:	b.gt	4041d8 <ferror@plt+0x1798>
  404134:	cmp	w0, #0x0
  404138:	b.eq	404190 <ferror@plt+0x1750>  // b.none
  40413c:	cmp	w0, #0x1
  404140:	b.eq	40415c <ferror@plt+0x171c>  // b.none
  404144:	b	4041d8 <ferror@plt+0x1798>
  404148:	ldr	x1, [sp, #16]
  40414c:	ldr	x0, [sp, #24]
  404150:	bl	403e78 <ferror@plt+0x1438>
  404154:	str	x0, [sp, #40]
  404158:	b	4041e0 <ferror@plt+0x17a0>
  40415c:	ldr	x0, [sp, #24]
  404160:	ldr	x0, [x0, #104]
  404164:	cmp	x0, #0x0
  404168:	b.ne	40417c <ferror@plt+0x173c>  // b.any
  40416c:	bl	403e40 <ferror@plt+0x1400>
  404170:	sxtw	x1, w0
  404174:	ldr	x0, [sp, #24]
  404178:	str	x1, [x0, #104]
  40417c:	ldr	x1, [sp, #16]
  404180:	ldr	x0, [sp, #24]
  404184:	bl	403fb4 <ferror@plt+0x1574>
  404188:	str	x0, [sp, #40]
  40418c:	b	4041e0 <ferror@plt+0x17a0>
  404190:	ldr	x0, [sp, #24]
  404194:	bl	405d84 <ferror@plt+0x3344>
  404198:	sxtw	x0, w0
  40419c:	str	x0, [sp, #40]
  4041a0:	ldr	x0, [sp, #40]
  4041a4:	cmp	x0, #0x0
  4041a8:	b.ne	4041dc <ferror@plt+0x179c>  // b.any
  4041ac:	ldr	x0, [sp, #24]
  4041b0:	ldr	w0, [x0, #96]
  4041b4:	cmp	w0, #0x4
  4041b8:	b.ne	4041dc <ferror@plt+0x179c>  // b.any
  4041bc:	mov	w2, #0x0                   	// #0
  4041c0:	mov	x1, #0x0                   	// #0
  4041c4:	mov	w0, #0x5                   	// #5
  4041c8:	bl	402530 <klogctl@plt>
  4041cc:	sxtw	x0, w0
  4041d0:	str	x0, [sp, #40]
  4041d4:	b	4041dc <ferror@plt+0x179c>
  4041d8:	bl	402720 <abort@plt>
  4041dc:	nop
  4041e0:	ldr	x0, [sp, #40]
  4041e4:	ldp	x29, x30, [sp], #48
  4041e8:	ret
  4041ec:	stp	x29, x30, [sp, #-64]!
  4041f0:	mov	x29, sp
  4041f4:	str	x0, [sp, #40]
  4041f8:	str	x1, [sp, #32]
  4041fc:	str	x2, [sp, #24]
  404200:	str	xzr, [sp, #56]
  404204:	b	404250 <ferror@plt+0x1810>
  404208:	ldr	x1, [sp, #40]
  40420c:	ldr	x0, [sp, #56]
  404210:	add	x0, x1, x0
  404214:	ldrsb	w0, [x0]
  404218:	mov	w2, w0
  40421c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  404220:	add	x1, x0, #0xfb0
  404224:	ldr	x0, [sp, #24]
  404228:	bl	402a00 <fprintf@plt>
  40422c:	str	w0, [sp, #52]
  404230:	ldr	w0, [sp, #52]
  404234:	cmp	w0, #0x0
  404238:	b.ge	404244 <ferror@plt+0x1804>  // b.tcont
  40423c:	ldr	w0, [sp, #52]
  404240:	b	404264 <ferror@plt+0x1824>
  404244:	ldr	x0, [sp, #56]
  404248:	add	x0, x0, #0x1
  40424c:	str	x0, [sp, #56]
  404250:	ldr	x1, [sp, #56]
  404254:	ldr	x0, [sp, #32]
  404258:	cmp	x1, x0
  40425c:	b.cc	404208 <ferror@plt+0x17c8>  // b.lo, b.ul, b.last
  404260:	mov	w0, #0x0                   	// #0
  404264:	ldp	x29, x30, [sp], #64
  404268:	ret
  40426c:	stp	x29, x30, [sp, #-112]!
  404270:	mov	x29, sp
  404274:	str	x0, [sp, #56]
  404278:	str	x1, [sp, #48]
  40427c:	str	x2, [sp, #40]
  404280:	str	w3, [sp, #36]
  404284:	str	x4, [sp, #24]
  404288:	add	x0, sp, #0x48
  40428c:	mov	x2, #0x8                   	// #8
  404290:	mov	w1, #0x0                   	// #0
  404294:	bl	402600 <memset@plt>
  404298:	str	xzr, [sp, #104]
  40429c:	b	40456c <ferror@plt+0x1b2c>
  4042a0:	ldr	x1, [sp, #48]
  4042a4:	ldr	x0, [sp, #104]
  4042a8:	add	x0, x1, x0
  4042ac:	str	x0, [sp, #80]
  4042b0:	str	wzr, [sp, #96]
  4042b4:	mov	x0, #0x1                   	// #1
  4042b8:	str	x0, [sp, #88]
  4042bc:	ldr	x0, [sp, #56]
  4042c0:	add	x0, x0, #0x2, lsl #12
  4042c4:	ldrb	w0, [x0, #156]
  4042c8:	and	w0, w0, #0x4
  4042cc:	and	w0, w0, #0xff
  4042d0:	cmp	w0, #0x0
  4042d4:	b.ne	404438 <ferror@plt+0x19f8>  // b.any
  4042d8:	ldr	x0, [sp, #80]
  4042dc:	ldrsb	w0, [x0]
  4042e0:	cmp	w0, #0x0
  4042e4:	b.ne	4042f4 <ferror@plt+0x18b4>  // b.any
  4042e8:	mov	w0, #0x1                   	// #1
  4042ec:	str	w0, [sp, #96]
  4042f0:	b	40443c <ferror@plt+0x19fc>
  4042f4:	ldr	x1, [sp, #40]
  4042f8:	ldr	x0, [sp, #104]
  4042fc:	sub	x1, x1, x0
  404300:	add	x2, sp, #0x48
  404304:	add	x0, sp, #0x44
  404308:	mov	x3, x2
  40430c:	mov	x2, x1
  404310:	ldr	x1, [sp, #80]
  404314:	bl	402310 <mbrtowc@plt>
  404318:	str	x0, [sp, #88]
  40431c:	ldr	x0, [sp, #88]
  404320:	cmp	x0, #0x0
  404324:	b.eq	404580 <ferror@plt+0x1b40>  // b.none
  404328:	ldr	x0, [sp, #88]
  40432c:	cmn	x0, #0x1
  404330:	b.eq	404340 <ferror@plt+0x1900>  // b.none
  404334:	ldr	x0, [sp, #88]
  404338:	cmn	x0, #0x2
  40433c:	b.ne	404378 <ferror@plt+0x1938>  // b.any
  404340:	add	x0, sp, #0x48
  404344:	mov	x2, #0x8                   	// #8
  404348:	mov	w1, #0x0                   	// #0
  40434c:	bl	402600 <memset@plt>
  404350:	mov	w0, #0x1                   	// #1
  404354:	str	w0, [sp, #96]
  404358:	mov	x0, #0x1                   	// #1
  40435c:	str	x0, [sp, #88]
  404360:	ldr	x1, [sp, #88]
  404364:	ldr	x0, [sp, #104]
  404368:	add	x0, x1, x0
  40436c:	sub	x0, x0, #0x1
  404370:	str	x0, [sp, #104]
  404374:	b	40443c <ferror@plt+0x19fc>
  404378:	ldr	x0, [sp, #88]
  40437c:	cmp	x0, #0x1
  404380:	b.ls	4043c4 <ferror@plt+0x1984>  // b.plast
  404384:	ldr	w0, [sp, #68]
  404388:	bl	402930 <iswprint@plt>
  40438c:	cmp	w0, #0x0
  404390:	b.ne	4043ac <ferror@plt+0x196c>  // b.any
  404394:	ldr	w0, [sp, #68]
  404398:	bl	402550 <iswspace@plt>
  40439c:	cmp	w0, #0x0
  4043a0:	b.ne	4043ac <ferror@plt+0x196c>  // b.any
  4043a4:	mov	w0, #0x1                   	// #1
  4043a8:	str	w0, [sp, #96]
  4043ac:	ldr	x1, [sp, #88]
  4043b0:	ldr	x0, [sp, #104]
  4043b4:	add	x0, x1, x0
  4043b8:	sub	x0, x0, #0x1
  4043bc:	str	x0, [sp, #104]
  4043c0:	b	40443c <ferror@plt+0x19fc>
  4043c4:	mov	x0, #0x1                   	// #1
  4043c8:	str	x0, [sp, #88]
  4043cc:	bl	4027c0 <__ctype_b_loc@plt>
  4043d0:	ldr	x1, [x0]
  4043d4:	ldr	x0, [sp, #80]
  4043d8:	ldrsb	w0, [x0]
  4043dc:	and	w0, w0, #0xff
  4043e0:	and	x0, x0, #0xff
  4043e4:	lsl	x0, x0, #1
  4043e8:	add	x0, x1, x0
  4043ec:	ldrh	w0, [x0]
  4043f0:	and	w0, w0, #0x4000
  4043f4:	cmp	w0, #0x0
  4043f8:	b.ne	404438 <ferror@plt+0x19f8>  // b.any
  4043fc:	bl	4027c0 <__ctype_b_loc@plt>
  404400:	ldr	x1, [x0]
  404404:	ldr	x0, [sp, #80]
  404408:	ldrsb	w0, [x0]
  40440c:	and	w0, w0, #0xff
  404410:	and	x0, x0, #0xff
  404414:	lsl	x0, x0, #1
  404418:	add	x0, x1, x0
  40441c:	ldrh	w0, [x0]
  404420:	and	w0, w0, #0x2000
  404424:	cmp	w0, #0x0
  404428:	b.ne	404438 <ferror@plt+0x19f8>  // b.any
  40442c:	mov	w0, #0x1                   	// #1
  404430:	str	w0, [sp, #96]
  404434:	b	40443c <ferror@plt+0x19fc>
  404438:	nop
  40443c:	ldr	w0, [sp, #96]
  404440:	cmp	w0, #0x0
  404444:	b.eq	404460 <ferror@plt+0x1a20>  // b.none
  404448:	ldr	x2, [sp, #24]
  40444c:	ldr	x1, [sp, #88]
  404450:	ldr	x0, [sp, #80]
  404454:	bl	4041ec <ferror@plt+0x17ac>
  404458:	str	w0, [sp, #100]
  40445c:	b	404524 <ferror@plt+0x1ae4>
  404460:	ldr	x0, [sp, #80]
  404464:	ldrsb	w0, [x0]
  404468:	cmp	w0, #0xa
  40446c:	b.ne	4044f8 <ferror@plt+0x1ab8>  // b.any
  404470:	ldr	x0, [sp, #80]
  404474:	add	x0, x0, #0x1
  404478:	ldrsb	w0, [x0]
  40447c:	cmp	w0, #0x0
  404480:	b.eq	4044f8 <ferror@plt+0x1ab8>  // b.none
  404484:	ldr	w0, [sp, #36]
  404488:	cmp	w0, #0x0
  40448c:	b.eq	4044f8 <ferror@plt+0x1ab8>  // b.none
  404490:	ldr	x3, [sp, #24]
  404494:	ldr	x2, [sp, #88]
  404498:	mov	x1, #0x1                   	// #1
  40449c:	ldr	x0, [sp, #80]
  4044a0:	bl	402860 <fwrite@plt>
  4044a4:	mov	x1, x0
  4044a8:	ldr	x0, [sp, #88]
  4044ac:	cmp	x0, x1
  4044b0:	cset	w0, ne  // ne = any
  4044b4:	and	w0, w0, #0xff
  4044b8:	str	w0, [sp, #100]
  4044bc:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4044c0:	add	x3, x0, #0xfc0
  4044c4:	ldr	w2, [sp, #36]
  4044c8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4044cc:	add	x1, x0, #0xfc8
  4044d0:	ldr	x0, [sp, #24]
  4044d4:	bl	402a00 <fprintf@plt>
  4044d8:	mov	w1, w0
  4044dc:	ldr	w0, [sp, #36]
  4044e0:	cmp	w0, w1
  4044e4:	b.eq	404524 <ferror@plt+0x1ae4>  // b.none
  4044e8:	ldr	w0, [sp, #100]
  4044ec:	orr	w0, w0, #0x1
  4044f0:	str	w0, [sp, #100]
  4044f4:	b	404524 <ferror@plt+0x1ae4>
  4044f8:	ldr	x3, [sp, #24]
  4044fc:	ldr	x2, [sp, #88]
  404500:	mov	x1, #0x1                   	// #1
  404504:	ldr	x0, [sp, #80]
  404508:	bl	402860 <fwrite@plt>
  40450c:	mov	x1, x0
  404510:	ldr	x0, [sp, #88]
  404514:	cmp	x0, x1
  404518:	cset	w0, ne  // ne = any
  40451c:	and	w0, w0, #0xff
  404520:	str	w0, [sp, #100]
  404524:	ldr	w0, [sp, #100]
  404528:	cmp	w0, #0x0
  40452c:	b.eq	404560 <ferror@plt+0x1b20>  // b.none
  404530:	bl	402990 <__errno_location@plt>
  404534:	ldr	w0, [x0]
  404538:	cmp	w0, #0x20
  40453c:	b.eq	404558 <ferror@plt+0x1b18>  // b.none
  404540:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  404544:	add	x0, x0, #0xfd0
  404548:	bl	4029f0 <gettext@plt>
  40454c:	mov	x1, x0
  404550:	mov	w0, #0x1                   	// #1
  404554:	bl	402a20 <err@plt>
  404558:	mov	w0, #0x0                   	// #0
  40455c:	bl	402380 <exit@plt>
  404560:	ldr	x0, [sp, #104]
  404564:	add	x0, x0, #0x1
  404568:	str	x0, [sp, #104]
  40456c:	ldr	x1, [sp, #104]
  404570:	ldr	x0, [sp, #40]
  404574:	cmp	x1, x0
  404578:	b.cc	4042a0 <ferror@plt+0x1860>  // b.lo, b.ul, b.last
  40457c:	b	404584 <ferror@plt+0x1b44>
  404580:	nop
  404584:	ldp	x29, x30, [sp], #112
  404588:	ret
  40458c:	stp	x29, x30, [sp, #-64]!
  404590:	mov	x29, sp
  404594:	str	x0, [sp, #40]
  404598:	str	x1, [sp, #32]
  40459c:	str	x2, [sp, #24]
  4045a0:	b	4045d8 <ferror@plt+0x1b98>
  4045a4:	ldr	x0, [sp, #40]
  4045a8:	add	x1, x0, #0x1
  4045ac:	str	x1, [sp, #40]
  4045b0:	ldrsb	w0, [x0]
  4045b4:	str	w0, [sp, #60]
  4045b8:	ldr	w0, [sp, #60]
  4045bc:	cmp	w0, #0x0
  4045c0:	b.eq	4045e8 <ferror@plt+0x1ba8>  // b.none
  4045c4:	ldr	w1, [sp, #60]
  4045c8:	ldr	x0, [sp, #24]
  4045cc:	bl	402850 <strchr@plt>
  4045d0:	cmp	x0, #0x0
  4045d4:	b.ne	4045e8 <ferror@plt+0x1ba8>  // b.any
  4045d8:	ldr	x1, [sp, #40]
  4045dc:	ldr	x0, [sp, #32]
  4045e0:	cmp	x1, x0
  4045e4:	b.cc	4045a4 <ferror@plt+0x1b64>  // b.lo, b.ul, b.last
  4045e8:	ldr	x0, [sp, #40]
  4045ec:	ldp	x29, x30, [sp], #64
  4045f0:	ret
  4045f4:	stp	x29, x30, [sp, #-80]!
  4045f8:	mov	x29, sp
  4045fc:	str	x0, [sp, #24]
  404600:	str	x1, [sp, #16]
  404604:	str	xzr, [sp, #64]
  404608:	ldr	x0, [sp, #24]
  40460c:	ldr	w0, [x0, #100]
  404610:	cmp	w0, #0x2
  404614:	b.eq	404630 <ferror@plt+0x1bf0>  // b.none
  404618:	ldr	x0, [sp, #24]
  40461c:	ldr	w0, [x0, #100]
  404620:	cmp	w0, #0x1
  404624:	b.eq	404630 <ferror@plt+0x1bf0>  // b.none
  404628:	mov	w0, #0xffffffff            	// #-1
  40462c:	b	404a74 <ferror@plt+0x2034>
  404630:	ldr	x0, [sp, #16]
  404634:	ldr	x0, [x0, #40]
  404638:	cmp	x0, #0x0
  40463c:	b.eq	404650 <ferror@plt+0x1c10>  // b.none
  404640:	ldr	x0, [sp, #16]
  404644:	ldr	x0, [x0, #48]
  404648:	cmp	x0, #0x0
  40464c:	b.ne	404658 <ferror@plt+0x1c18>  // b.any
  404650:	mov	w0, #0x1                   	// #1
  404654:	b	404a74 <ferror@plt+0x2034>
  404658:	ldr	x0, [sp, #16]
  40465c:	str	xzr, [x0]
  404660:	ldr	x0, [sp, #16]
  404664:	str	xzr, [x0, #8]
  404668:	ldr	x0, [sp, #16]
  40466c:	mov	w1, #0xffffffff            	// #-1
  404670:	str	w1, [x0, #20]
  404674:	ldr	x0, [sp, #16]
  404678:	mov	w1, #0xffffffff            	// #-1
  40467c:	str	w1, [x0, #16]
  404680:	ldr	x0, [sp, #16]
  404684:	str	xzr, [x0, #24]
  404688:	ldr	x0, [sp, #16]
  40468c:	str	xzr, [x0, #32]
  404690:	ldr	x0, [sp, #24]
  404694:	ldr	x0, [x0, #8328]
  404698:	cmp	x0, #0x0
  40469c:	b.eq	404704 <ferror@plt+0x1cc4>  // b.none
  4046a0:	ldr	x0, [sp, #16]
  4046a4:	ldr	x1, [x0, #40]
  4046a8:	ldr	x0, [sp, #24]
  4046ac:	ldr	x0, [x0, #8328]
  4046b0:	sub	x0, x1, x0
  4046b4:	mov	x1, x0
  4046b8:	ldr	x0, [sp, #24]
  4046bc:	ldr	x0, [x0, #8336]
  4046c0:	cmp	x1, x0
  4046c4:	b.ls	404704 <ferror@plt+0x1cc4>  // b.plast
  4046c8:	ldr	x0, [sp, #24]
  4046cc:	ldr	x0, [x0, #8328]
  4046d0:	str	x0, [sp, #48]
  4046d4:	ldr	x0, [sp, #24]
  4046d8:	ldr	x1, [x0, #8328]
  4046dc:	ldr	x0, [sp, #24]
  4046e0:	ldr	x0, [x0, #8336]
  4046e4:	add	x1, x1, x0
  4046e8:	ldr	x0, [sp, #24]
  4046ec:	str	x1, [x0, #8328]
  4046f0:	ldr	x0, [sp, #24]
  4046f4:	ldr	x0, [x0, #8336]
  4046f8:	mov	x1, x0
  4046fc:	ldr	x0, [sp, #48]
  404700:	bl	402870 <munmap@plt>
  404704:	str	xzr, [sp, #72]
  404708:	b	404a5c <ferror@plt+0x201c>
  40470c:	ldr	x0, [sp, #16]
  404710:	ldr	x1, [x0, #40]
  404714:	ldr	x0, [sp, #72]
  404718:	add	x0, x1, x0
  40471c:	str	x0, [sp, #40]
  404720:	str	xzr, [sp, #56]
  404724:	ldr	x0, [sp, #64]
  404728:	cmp	x0, #0x0
  40472c:	b.ne	404738 <ferror@plt+0x1cf8>  // b.any
  404730:	ldr	x0, [sp, #40]
  404734:	str	x0, [sp, #64]
  404738:	ldr	x0, [sp, #72]
  40473c:	add	x1, x0, #0x1
  404740:	ldr	x0, [sp, #16]
  404744:	ldr	x0, [x0, #48]
  404748:	cmp	x1, x0
  40474c:	b.ne	40476c <ferror@plt+0x1d2c>  // b.any
  404750:	ldr	x0, [sp, #40]
  404754:	add	x0, x0, #0x1
  404758:	str	x0, [sp, #56]
  40475c:	ldr	x0, [sp, #72]
  404760:	add	x0, x0, #0x1
  404764:	str	x0, [sp, #72]
  404768:	b	404798 <ferror@plt+0x1d58>
  40476c:	ldr	x0, [sp, #40]
  404770:	ldrsb	w0, [x0]
  404774:	cmp	w0, #0xa
  404778:	b.ne	404798 <ferror@plt+0x1d58>  // b.any
  40477c:	ldr	x0, [sp, #40]
  404780:	add	x0, x0, #0x1
  404784:	ldrsb	w0, [x0]
  404788:	cmp	w0, #0x3c
  40478c:	b.ne	404798 <ferror@plt+0x1d58>  // b.any
  404790:	ldr	x0, [sp, #40]
  404794:	str	x0, [sp, #56]
  404798:	ldr	x0, [sp, #64]
  40479c:	cmp	x0, #0x0
  4047a0:	b.eq	4047b8 <ferror@plt+0x1d78>  // b.none
  4047a4:	ldr	x0, [sp, #64]
  4047a8:	ldrsb	w0, [x0]
  4047ac:	cmp	w0, #0x0
  4047b0:	b.ne	4047b8 <ferror@plt+0x1d78>  // b.any
  4047b4:	str	xzr, [sp, #64]
  4047b8:	ldr	x0, [sp, #64]
  4047bc:	cmp	x0, #0x0
  4047c0:	b.eq	404a44 <ferror@plt+0x2004>  // b.none
  4047c4:	ldr	x0, [sp, #56]
  4047c8:	cmp	x0, #0x0
  4047cc:	b.eq	404a44 <ferror@plt+0x2004>  // b.none
  4047d0:	ldr	x1, [sp, #56]
  4047d4:	ldr	x0, [sp, #64]
  4047d8:	cmp	x1, x0
  4047dc:	b.ls	404a4c <ferror@plt+0x200c>  // b.plast
  4047e0:	ldr	x0, [sp, #64]
  4047e4:	ldrsb	w0, [x0]
  4047e8:	cmp	w0, #0x3c
  4047ec:	b.ne	4048a4 <ferror@plt+0x1e64>  // b.any
  4047f0:	ldr	x0, [sp, #24]
  4047f4:	add	x0, x0, #0x2, lsl #12
  4047f8:	ldrb	w0, [x0, #156]
  4047fc:	and	w0, w0, #0x8
  404800:	and	w0, w0, #0xff
  404804:	cmp	w0, #0x0
  404808:	b.ne	404860 <ferror@plt+0x1e20>  // b.any
  40480c:	ldr	x0, [sp, #24]
  404810:	add	x0, x0, #0x2, lsl #12
  404814:	ldrb	w0, [x0, #156]
  404818:	and	w0, w0, #0x10
  40481c:	and	w0, w0, #0xff
  404820:	cmp	w0, #0x0
  404824:	b.ne	404860 <ferror@plt+0x1e20>  // b.any
  404828:	ldr	x0, [sp, #24]
  40482c:	add	x0, x0, #0x2, lsl #12
  404830:	ldrb	w0, [x0, #156]
  404834:	and	w0, w0, #0x20
  404838:	and	w0, w0, #0xff
  40483c:	cmp	w0, #0x0
  404840:	b.ne	404860 <ferror@plt+0x1e20>  // b.any
  404844:	ldr	x0, [sp, #24]
  404848:	add	x0, x0, #0x2, lsl #12
  40484c:	ldrb	w0, [x0, #156]
  404850:	and	w0, w0, #0xffffff80
  404854:	and	w0, w0, #0xff
  404858:	cmp	w0, #0x0
  40485c:	b.eq	40488c <ferror@plt+0x1e4c>  // b.none
  404860:	ldr	x0, [sp, #64]
  404864:	add	x3, x0, #0x1
  404868:	ldr	x0, [sp, #16]
  40486c:	add	x1, x0, #0x14
  404870:	ldr	x0, [sp, #16]
  404874:	add	x0, x0, #0x10
  404878:	mov	x2, x0
  40487c:	mov	x0, x3
  404880:	bl	403ab4 <ferror@plt+0x1074>
  404884:	str	x0, [sp, #64]
  404888:	b	4048a4 <ferror@plt+0x1e64>
  40488c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  404890:	add	x2, x0, #0xfe0
  404894:	ldr	x1, [sp, #56]
  404898:	ldr	x0, [sp, #64]
  40489c:	bl	40458c <ferror@plt+0x1b4c>
  4048a0:	str	x0, [sp, #64]
  4048a4:	ldr	x0, [sp, #64]
  4048a8:	ldrsb	w0, [x0]
  4048ac:	cmp	w0, #0x5b
  4048b0:	b.ne	404970 <ferror@plt+0x1f30>  // b.any
  4048b4:	ldr	x0, [sp, #64]
  4048b8:	add	x0, x0, #0x1
  4048bc:	ldrsb	w0, [x0]
  4048c0:	cmp	w0, #0x20
  4048c4:	b.eq	4048f8 <ferror@plt+0x1eb8>  // b.none
  4048c8:	bl	4027c0 <__ctype_b_loc@plt>
  4048cc:	ldr	x1, [x0]
  4048d0:	ldr	x0, [sp, #64]
  4048d4:	add	x0, x0, #0x1
  4048d8:	ldrsb	w0, [x0]
  4048dc:	sxtb	x0, w0
  4048e0:	lsl	x0, x0, #1
  4048e4:	add	x0, x1, x0
  4048e8:	ldrh	w0, [x0]
  4048ec:	and	w0, w0, #0x800
  4048f0:	cmp	w0, #0x0
  4048f4:	b.eq	404970 <ferror@plt+0x1f30>  // b.none
  4048f8:	ldr	x0, [sp, #24]
  4048fc:	ldr	w0, [x0, #8344]
  404900:	cmp	w0, #0x0
  404904:	b.eq	40492c <ferror@plt+0x1eec>  // b.none
  404908:	ldr	x0, [sp, #64]
  40490c:	add	x2, x0, #0x1
  404910:	ldr	x0, [sp, #16]
  404914:	add	x0, x0, #0x18
  404918:	mov	x1, x0
  40491c:	mov	x0, x2
  404920:	bl	403bc0 <ferror@plt+0x1180>
  404924:	str	x0, [sp, #64]
  404928:	b	404944 <ferror@plt+0x1f04>
  40492c:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  404930:	add	x2, x0, #0xfe8
  404934:	ldr	x1, [sp, #56]
  404938:	ldr	x0, [sp, #64]
  40493c:	bl	40458c <ferror@plt+0x1b4c>
  404940:	str	x0, [sp, #64]
  404944:	ldr	x1, [sp, #64]
  404948:	ldr	x0, [sp, #56]
  40494c:	cmp	x1, x0
  404950:	b.cs	404970 <ferror@plt+0x1f30>  // b.hs, b.nlast
  404954:	ldr	x0, [sp, #64]
  404958:	ldrsb	w0, [x0]
  40495c:	cmp	w0, #0x20
  404960:	b.ne	404970 <ferror@plt+0x1f30>  // b.any
  404964:	ldr	x0, [sp, #64]
  404968:	add	x0, x0, #0x1
  40496c:	str	x0, [sp, #64]
  404970:	ldr	x0, [sp, #16]
  404974:	ldr	x1, [sp, #64]
  404978:	str	x1, [x0]
  40497c:	ldr	x1, [sp, #56]
  404980:	ldr	x0, [sp, #64]
  404984:	sub	x0, x1, x0
  404988:	mov	x1, x0
  40498c:	ldr	x0, [sp, #16]
  404990:	str	x1, [x0, #8]
  404994:	ldr	x0, [sp, #56]
  404998:	ldrsb	w0, [x0]
  40499c:	cmp	w0, #0xa
  4049a0:	b.eq	4049cc <ferror@plt+0x1f8c>  // b.none
  4049a4:	ldr	x0, [sp, #56]
  4049a8:	sub	x0, x0, #0x1
  4049ac:	ldrsb	w0, [x0]
  4049b0:	cmp	w0, #0xa
  4049b4:	b.ne	4049cc <ferror@plt+0x1f8c>  // b.any
  4049b8:	ldr	x0, [sp, #16]
  4049bc:	ldr	x0, [x0, #8]
  4049c0:	sub	x1, x0, #0x1
  4049c4:	ldr	x0, [sp, #16]
  4049c8:	str	x1, [x0, #8]
  4049cc:	ldr	x0, [sp, #16]
  4049d0:	ldr	x0, [x0, #48]
  4049d4:	ldr	x1, [sp, #16]
  4049d8:	ldr	x1, [x1, #40]
  4049dc:	ldr	x2, [sp, #56]
  4049e0:	sub	x1, x2, x1
  4049e4:	sub	x1, x0, x1
  4049e8:	ldr	x0, [sp, #16]
  4049ec:	str	x1, [x0, #48]
  4049f0:	ldr	x0, [sp, #16]
  4049f4:	ldr	x0, [x0, #48]
  4049f8:	cmp	x0, #0x0
  4049fc:	b.eq	404a0c <ferror@plt+0x1fcc>  // b.none
  404a00:	ldr	x0, [sp, #56]
  404a04:	add	x0, x0, #0x1
  404a08:	b	404a10 <ferror@plt+0x1fd0>
  404a0c:	mov	x0, #0x0                   	// #0
  404a10:	ldr	x1, [sp, #16]
  404a14:	str	x0, [x1, #40]
  404a18:	ldr	x0, [sp, #16]
  404a1c:	ldr	x0, [x0, #48]
  404a20:	cmp	x0, #0x0
  404a24:	b.eq	404a3c <ferror@plt+0x1ffc>  // b.none
  404a28:	ldr	x0, [sp, #16]
  404a2c:	ldr	x0, [x0, #48]
  404a30:	sub	x1, x0, #0x1
  404a34:	ldr	x0, [sp, #16]
  404a38:	str	x1, [x0, #48]
  404a3c:	mov	w0, #0x0                   	// #0
  404a40:	b	404a74 <ferror@plt+0x2034>
  404a44:	nop
  404a48:	b	404a50 <ferror@plt+0x2010>
  404a4c:	nop
  404a50:	ldr	x0, [sp, #72]
  404a54:	add	x0, x0, #0x1
  404a58:	str	x0, [sp, #72]
  404a5c:	ldr	x0, [sp, #16]
  404a60:	ldr	x0, [x0, #48]
  404a64:	ldr	x1, [sp, #72]
  404a68:	cmp	x1, x0
  404a6c:	b.cc	40470c <ferror@plt+0x1ccc>  // b.lo, b.ul, b.last
  404a70:	mov	w0, #0x1                   	// #1
  404a74:	ldp	x29, x30, [sp], #80
  404a78:	ret
  404a7c:	sub	sp, sp, #0x10
  404a80:	str	x0, [sp, #8]
  404a84:	str	x1, [sp]
  404a88:	ldr	x0, [sp, #8]
  404a8c:	add	x0, x0, #0x2, lsl #12
  404a90:	ldrb	w0, [x0, #156]
  404a94:	and	w0, w0, #0x8
  404a98:	and	w0, w0, #0xff
  404a9c:	cmp	w0, #0x0
  404aa0:	b.eq	404b0c <ferror@plt+0x20cc>  // b.none
  404aa4:	ldr	x0, [sp]
  404aa8:	ldr	w0, [x0, #20]
  404aac:	cmp	w0, #0x0
  404ab0:	b.lt	404b04 <ferror@plt+0x20c4>  // b.tstop
  404ab4:	ldr	x0, [sp]
  404ab8:	ldr	w0, [x0, #16]
  404abc:	add	w1, w0, #0x7
  404ac0:	cmp	w0, #0x0
  404ac4:	csel	w0, w1, w0, lt  // lt = tstop
  404ac8:	asr	w0, w0, #3
  404acc:	ldr	x1, [sp, #8]
  404ad0:	sxtw	x0, w0
  404ad4:	ldrsb	w0, [x1, x0]
  404ad8:	mov	w2, w0
  404adc:	ldr	x0, [sp]
  404ae0:	ldr	w0, [x0, #16]
  404ae4:	negs	w1, w0
  404ae8:	and	w0, w0, #0x7
  404aec:	and	w1, w1, #0x7
  404af0:	csneg	w0, w0, w1, mi  // mi = first
  404af4:	asr	w0, w2, w0
  404af8:	and	w0, w0, #0x1
  404afc:	cmp	w0, #0x0
  404b00:	b.ne	404b0c <ferror@plt+0x20cc>  // b.any
  404b04:	mov	w0, #0x0                   	// #0
  404b08:	b	404b98 <ferror@plt+0x2158>
  404b0c:	ldr	x0, [sp, #8]
  404b10:	add	x0, x0, #0x2, lsl #12
  404b14:	ldrb	w0, [x0, #156]
  404b18:	and	w0, w0, #0x10
  404b1c:	and	w0, w0, #0xff
  404b20:	cmp	w0, #0x0
  404b24:	b.eq	404b94 <ferror@plt+0x2154>  // b.none
  404b28:	ldr	x0, [sp]
  404b2c:	ldr	w0, [x0, #20]
  404b30:	cmp	w0, #0x0
  404b34:	b.lt	404b8c <ferror@plt+0x214c>  // b.tstop
  404b38:	ldr	x0, [sp]
  404b3c:	ldr	w0, [x0, #20]
  404b40:	add	w1, w0, #0x7
  404b44:	cmp	w0, #0x0
  404b48:	csel	w0, w1, w0, lt  // lt = tstop
  404b4c:	asr	w0, w0, #3
  404b50:	ldr	x1, [sp, #8]
  404b54:	sxtw	x0, w0
  404b58:	add	x0, x1, x0
  404b5c:	ldrsb	w0, [x0, #2]
  404b60:	mov	w2, w0
  404b64:	ldr	x0, [sp]
  404b68:	ldr	w0, [x0, #20]
  404b6c:	negs	w1, w0
  404b70:	and	w0, w0, #0x7
  404b74:	and	w1, w1, #0x7
  404b78:	csneg	w0, w0, w1, mi  // mi = first
  404b7c:	asr	w0, w2, w0
  404b80:	and	w0, w0, #0x1
  404b84:	cmp	w0, #0x0
  404b88:	b.ne	404b94 <ferror@plt+0x2154>  // b.any
  404b8c:	mov	w0, #0x0                   	// #0
  404b90:	b	404b98 <ferror@plt+0x2158>
  404b94:	mov	w0, #0x1                   	// #1
  404b98:	add	sp, sp, #0x10
  404b9c:	ret
  404ba0:	stp	x29, x30, [sp, #-80]!
  404ba4:	mov	x29, sp
  404ba8:	str	x0, [sp, #40]
  404bac:	str	x1, [sp, #32]
  404bb0:	str	x2, [sp, #24]
  404bb4:	mov	w0, #0xa                   	// #10
  404bb8:	str	w0, [sp, #76]
  404bbc:	ldr	x0, [sp, #40]
  404bc0:	ldr	x0, [x0, #8328]
  404bc4:	cmp	x0, #0x0
  404bc8:	b.ne	404ca4 <ferror@plt+0x2264>  // b.any
  404bcc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  404bd0:	add	x0, x0, #0x4c8
  404bd4:	ldr	x0, [x0]
  404bd8:	mov	x4, x0
  404bdc:	mov	w3, #0x0                   	// #0
  404be0:	ldr	x2, [sp, #24]
  404be4:	ldr	x1, [sp, #32]
  404be8:	ldr	x0, [sp, #40]
  404bec:	bl	40426c <ferror@plt+0x182c>
  404bf0:	ldr	x0, [sp, #24]
  404bf4:	sub	x0, x0, #0x1
  404bf8:	ldr	x1, [sp, #32]
  404bfc:	add	x0, x1, x0
  404c00:	ldrsb	w0, [x0]
  404c04:	str	w0, [sp, #76]
  404c08:	b	404cb0 <ferror@plt+0x2270>
  404c0c:	ldr	x0, [sp, #40]
  404c10:	ldr	x0, [x0, #8336]
  404c14:	ldr	x2, [sp, #24]
  404c18:	ldr	x1, [sp, #24]
  404c1c:	cmp	x2, x0
  404c20:	csel	x0, x1, x0, ls  // ls = plast
  404c24:	str	x0, [sp, #64]
  404c28:	ldr	x0, [sp, #40]
  404c2c:	ldr	x0, [x0, #8328]
  404c30:	str	x0, [sp, #56]
  404c34:	adrp	x0, 425000 <ferror@plt+0x225c0>
  404c38:	add	x0, x0, #0x4c8
  404c3c:	ldr	x0, [x0]
  404c40:	mov	x4, x0
  404c44:	mov	w3, #0x0                   	// #0
  404c48:	ldr	x2, [sp, #64]
  404c4c:	ldr	x1, [sp, #56]
  404c50:	ldr	x0, [sp, #40]
  404c54:	bl	40426c <ferror@plt+0x182c>
  404c58:	ldr	x0, [sp, #64]
  404c5c:	sub	x0, x0, #0x1
  404c60:	ldr	x1, [sp, #56]
  404c64:	add	x0, x1, x0
  404c68:	ldrsb	w0, [x0]
  404c6c:	str	w0, [sp, #76]
  404c70:	ldr	x1, [sp, #24]
  404c74:	ldr	x0, [sp, #64]
  404c78:	sub	x0, x1, x0
  404c7c:	str	x0, [sp, #24]
  404c80:	ldr	x0, [sp, #40]
  404c84:	ldr	x1, [x0, #8328]
  404c88:	ldr	x0, [sp, #64]
  404c8c:	add	x1, x1, x0
  404c90:	ldr	x0, [sp, #40]
  404c94:	str	x1, [x0, #8328]
  404c98:	ldr	x1, [sp, #64]
  404c9c:	ldr	x0, [sp, #56]
  404ca0:	bl	402870 <munmap@plt>
  404ca4:	ldr	x0, [sp, #24]
  404ca8:	cmp	x0, #0x0
  404cac:	b.ne	404c0c <ferror@plt+0x21cc>  // b.any
  404cb0:	ldr	w0, [sp, #76]
  404cb4:	cmp	w0, #0xa
  404cb8:	b.eq	404cc4 <ferror@plt+0x2284>  // b.none
  404cbc:	mov	w0, #0xa                   	// #10
  404cc0:	bl	4029c0 <putchar@plt>
  404cc4:	nop
  404cc8:	ldp	x29, x30, [sp], #80
  404ccc:	ret
  404cd0:	stp	x29, x30, [sp, #-64]!
  404cd4:	mov	x29, sp
  404cd8:	str	x0, [sp, #40]
  404cdc:	str	x1, [sp, #32]
  404ce0:	str	x2, [sp, #24]
  404ce4:	ldr	x0, [sp, #40]
  404ce8:	ldr	x1, [x0, #80]
  404cec:	ldr	x0, [sp, #32]
  404cf0:	ldr	x0, [x0, #24]
  404cf4:	add	x0, x1, x0
  404cf8:	str	x0, [sp, #56]
  404cfc:	add	x0, sp, #0x38
  404d00:	ldr	x1, [sp, #24]
  404d04:	bl	402420 <localtime_r@plt>
  404d08:	ldp	x29, x30, [sp], #64
  404d0c:	ret
  404d10:	stp	x29, x30, [sp, #-112]!
  404d14:	mov	x29, sp
  404d18:	str	x0, [sp, #40]
  404d1c:	str	x1, [sp, #32]
  404d20:	str	x2, [sp, #24]
  404d24:	str	x3, [sp, #16]
  404d28:	add	x0, sp, #0x38
  404d2c:	mov	x2, x0
  404d30:	ldr	x1, [sp, #32]
  404d34:	ldr	x0, [sp, #40]
  404d38:	bl	404cd0 <ferror@plt+0x2290>
  404d3c:	add	x0, sp, #0x38
  404d40:	mov	x3, x0
  404d44:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  404d48:	add	x2, x0, #0xff0
  404d4c:	ldr	x1, [sp, #16]
  404d50:	ldr	x0, [sp, #24]
  404d54:	bl	402470 <strftime@plt>
  404d58:	cmp	x0, #0x0
  404d5c:	b.ne	404d68 <ferror@plt+0x2328>  // b.any
  404d60:	ldr	x0, [sp, #24]
  404d64:	strb	wzr, [x0]
  404d68:	ldr	x0, [sp, #24]
  404d6c:	ldp	x29, x30, [sp], #112
  404d70:	ret
  404d74:	stp	x29, x30, [sp, #-48]!
  404d78:	mov	x29, sp
  404d7c:	str	x0, [sp, #40]
  404d80:	str	x1, [sp, #32]
  404d84:	str	x2, [sp, #24]
  404d88:	ldr	x3, [sp, #40]
  404d8c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  404d90:	add	x2, x0, #0x8
  404d94:	ldr	x1, [sp, #24]
  404d98:	ldr	x0, [sp, #32]
  404d9c:	bl	402470 <strftime@plt>
  404da0:	cmp	x0, #0x0
  404da4:	b.ne	404db0 <ferror@plt+0x2370>  // b.any
  404da8:	ldr	x0, [sp, #32]
  404dac:	strb	wzr, [x0]
  404db0:	ldr	x0, [sp, #32]
  404db4:	ldp	x29, x30, [sp], #48
  404db8:	ret
  404dbc:	stp	x29, x30, [sp, #-64]!
  404dc0:	mov	x29, sp
  404dc4:	str	x0, [sp, #40]
  404dc8:	str	x1, [sp, #32]
  404dcc:	str	x2, [sp, #24]
  404dd0:	str	x3, [sp, #16]
  404dd4:	ldr	x0, [sp, #40]
  404dd8:	ldr	x1, [x0, #80]
  404ddc:	ldr	x0, [sp, #32]
  404de0:	ldr	x0, [x0, #24]
  404de4:	add	x0, x1, x0
  404de8:	str	x0, [sp, #48]
  404dec:	ldr	x0, [sp, #32]
  404df0:	ldr	x0, [x0, #32]
  404df4:	str	x0, [sp, #56]
  404df8:	add	x0, sp, #0x30
  404dfc:	ldr	x3, [sp, #16]
  404e00:	ldr	x2, [sp, #24]
  404e04:	mov	w1, #0x37                  	// #55
  404e08:	bl	40b7e0 <ferror@plt+0x8da0>
  404e0c:	cmp	w0, #0x0
  404e10:	b.eq	404e1c <ferror@plt+0x23dc>  // b.none
  404e14:	mov	x0, #0x0                   	// #0
  404e18:	b	404e20 <ferror@plt+0x23e0>
  404e1c:	ldr	x0, [sp, #24]
  404e20:	ldp	x29, x30, [sp], #64
  404e24:	ret
  404e28:	stp	x29, x30, [sp, #-48]!
  404e2c:	mov	x29, sp
  404e30:	str	x0, [sp, #24]
  404e34:	str	x1, [sp, #16]
  404e38:	str	xzr, [sp, #40]
  404e3c:	ldr	x0, [sp, #24]
  404e40:	ldr	x0, [x0, #8]
  404e44:	cmp	x0, #0x0
  404e48:	b.ne	404e5c <ferror@plt+0x241c>  // b.any
  404e4c:	ldr	x0, [sp, #24]
  404e50:	ldr	x0, [x0, #16]
  404e54:	cmp	x0, #0x0
  404e58:	b.eq	404e7c <ferror@plt+0x243c>  // b.none
  404e5c:	ldr	x0, [sp, #16]
  404e60:	add	x2, x0, #0x18
  404e64:	ldr	x0, [sp, #24]
  404e68:	add	x0, x0, #0x8
  404e6c:	mov	x1, x0
  404e70:	mov	x0, x2
  404e74:	bl	403de0 <ferror@plt+0x13a0>
  404e78:	str	d0, [sp, #40]
  404e7c:	ldr	x2, [sp, #24]
  404e80:	ldr	x0, [sp, #16]
  404e84:	ldp	x0, x1, [x0, #24]
  404e88:	stp	x0, x1, [x2, #8]
  404e8c:	ldr	d0, [sp, #40]
  404e90:	ldp	x29, x30, [sp], #48
  404e94:	ret
  404e98:	stp	x29, x30, [sp, #-64]!
  404e9c:	mov	x29, sp
  404ea0:	str	x0, [sp, #24]
  404ea4:	str	x1, [sp, #16]
  404ea8:	ldr	x0, [sp, #24]
  404eac:	str	x0, [sp, #56]
  404eb0:	ldr	x0, [sp, #16]
  404eb4:	str	x0, [sp, #48]
  404eb8:	b	404f54 <ferror@plt+0x2514>
  404ebc:	mov	w2, #0x3a                  	// #58
  404ec0:	ldr	x1, [sp, #48]
  404ec4:	ldr	x0, [sp, #56]
  404ec8:	bl	4085d4 <ferror@plt+0x5b94>
  404ecc:	str	x0, [sp, #40]
  404ed0:	ldr	x0, [sp, #40]
  404ed4:	cmp	x0, #0x0
  404ed8:	b.ne	404ee4 <ferror@plt+0x24a4>  // b.any
  404edc:	mov	x0, #0x0                   	// #0
  404ee0:	b	404f64 <ferror@plt+0x2524>
  404ee4:	ldr	x1, [sp, #40]
  404ee8:	ldr	x0, [sp, #56]
  404eec:	sub	x0, x1, x0
  404ef0:	mov	x1, x0
  404ef4:	ldr	x0, [sp, #48]
  404ef8:	sub	x0, x0, x1
  404efc:	sub	x0, x0, #0x1
  404f00:	str	x0, [sp, #48]
  404f04:	ldr	x0, [sp, #48]
  404f08:	cmp	x0, #0x0
  404f0c:	b.eq	404f54 <ferror@plt+0x2514>  // b.none
  404f10:	bl	4027c0 <__ctype_b_loc@plt>
  404f14:	ldr	x1, [x0]
  404f18:	ldr	x0, [sp, #40]
  404f1c:	add	x0, x0, #0x1
  404f20:	ldrsb	w0, [x0]
  404f24:	sxtb	x0, w0
  404f28:	lsl	x0, x0, #1
  404f2c:	add	x0, x1, x0
  404f30:	ldrh	w0, [x0]
  404f34:	and	w0, w0, #0x1
  404f38:	cmp	w0, #0x0
  404f3c:	b.eq	404f48 <ferror@plt+0x2508>  // b.none
  404f40:	ldr	x0, [sp, #40]
  404f44:	b	404f64 <ferror@plt+0x2524>
  404f48:	ldr	x0, [sp, #40]
  404f4c:	add	x0, x0, #0x1
  404f50:	str	x0, [sp, #56]
  404f54:	ldr	x0, [sp, #48]
  404f58:	cmp	x0, #0x0
  404f5c:	b.ne	404ebc <ferror@plt+0x247c>  // b.any
  404f60:	mov	x0, #0x0                   	// #0
  404f64:	ldp	x29, x30, [sp], #64
  404f68:	ret
  404f6c:	stp	x29, x30, [sp, #-384]!
  404f70:	mov	x29, sp
  404f74:	stp	x19, x20, [sp, #16]
  404f78:	str	x0, [sp, #40]
  404f7c:	str	x1, [sp, #32]
  404f80:	stp	xzr, xzr, [sp, #168]
  404f84:	stp	xzr, xzr, [sp, #184]
  404f88:	stp	xzr, xzr, [sp, #104]
  404f8c:	stp	xzr, xzr, [sp, #120]
  404f90:	stp	xzr, xzr, [sp, #136]
  404f94:	stp	xzr, xzr, [sp, #152]
  404f98:	ldr	x0, [sp, #32]
  404f9c:	ldr	x0, [x0, #8]
  404fa0:	str	x0, [sp, #376]
  404fa4:	str	wzr, [sp, #372]
  404fa8:	str	xzr, [sp, #360]
  404fac:	str	xzr, [sp, #352]
  404fb0:	ldr	x1, [sp, #32]
  404fb4:	ldr	x0, [sp, #40]
  404fb8:	bl	404a7c <ferror@plt+0x203c>
  404fbc:	cmp	w0, #0x0
  404fc0:	b.eq	405814 <ferror@plt+0x2dd4>  // b.none
  404fc4:	ldr	x0, [sp, #32]
  404fc8:	ldr	x0, [x0, #8]
  404fcc:	cmp	x0, #0x0
  404fd0:	b.ne	404fe0 <ferror@plt+0x25a0>  // b.any
  404fd4:	mov	w0, #0xa                   	// #10
  404fd8:	bl	4029c0 <putchar@plt>
  404fdc:	b	405818 <ferror@plt+0x2dd8>
  404fe0:	ldr	x0, [sp, #40]
  404fe4:	add	x0, x0, #0x2, lsl #12
  404fe8:	ldrb	w0, [x0, #156]
  404fec:	and	w0, w0, #0x2
  404ff0:	and	w0, w0, #0xff
  404ff4:	cmp	w0, #0x0
  404ff8:	b.eq	405054 <ferror@plt+0x2614>  // b.none
  404ffc:	ldr	x0, [sp, #32]
  405000:	ldr	w1, [x0, #20]
  405004:	ldr	x0, [sp, #32]
  405008:	ldr	w0, [x0, #16]
  40500c:	orr	w1, w1, w0
  405010:	ldr	x0, [sp, #32]
  405014:	ldr	x2, [x0, #24]
  405018:	ldr	x0, [sp, #32]
  40501c:	ldr	x0, [x0, #32]
  405020:	add	x6, sp, #0x68
  405024:	mov	x5, x0
  405028:	mov	x4, x2
  40502c:	mov	w3, w1
  405030:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405034:	add	x2, x0, #0x18
  405038:	mov	x1, #0x40                  	// #64
  40503c:	mov	x0, x6
  405040:	bl	402500 <snprintf@plt>
  405044:	mov	w1, w0
  405048:	ldr	x0, [sp, #40]
  40504c:	str	w1, [x0, #8352]
  405050:	b	405498 <ferror@plt+0x2a58>
  405054:	ldr	x0, [sp, #40]
  405058:	add	x0, x0, #0x2, lsl #12
  40505c:	ldrb	w0, [x0, #156]
  405060:	and	w0, w0, #0x20
  405064:	and	w0, w0, #0xff
  405068:	cmp	w0, #0x0
  40506c:	b.eq	405110 <ferror@plt+0x26d0>  // b.none
  405070:	ldr	x0, [sp, #32]
  405074:	ldr	w0, [x0, #16]
  405078:	cmp	w0, #0x0
  40507c:	b.lt	405110 <ferror@plt+0x26d0>  // b.tstop
  405080:	ldr	x0, [sp, #32]
  405084:	ldr	w0, [x0, #16]
  405088:	cmp	w0, #0x7
  40508c:	b.gt	405110 <ferror@plt+0x26d0>
  405090:	ldr	x0, [sp, #32]
  405094:	ldr	w0, [x0, #20]
  405098:	cmp	w0, #0x0
  40509c:	b.lt	405110 <ferror@plt+0x26d0>  // b.tstop
  4050a0:	ldr	x0, [sp, #32]
  4050a4:	ldr	w0, [x0, #20]
  4050a8:	cmp	w0, #0xb
  4050ac:	b.gt	405110 <ferror@plt+0x26d0>
  4050b0:	ldr	x0, [sp, #32]
  4050b4:	ldr	w2, [x0, #20]
  4050b8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4050bc:	add	x1, x0, #0x520
  4050c0:	sxtw	x0, w2
  4050c4:	lsl	x0, x0, #4
  4050c8:	add	x0, x1, x0
  4050cc:	ldr	x2, [x0]
  4050d0:	ldr	x0, [sp, #32]
  4050d4:	ldr	w3, [x0, #16]
  4050d8:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  4050dc:	add	x1, x0, #0x308
  4050e0:	sxtw	x0, w3
  4050e4:	lsl	x0, x0, #4
  4050e8:	add	x0, x1, x0
  4050ec:	ldr	x0, [x0]
  4050f0:	add	x5, sp, #0xa8
  4050f4:	mov	x4, x0
  4050f8:	mov	x3, x2
  4050fc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405100:	add	x2, x0, #0x30
  405104:	mov	x1, #0x20                  	// #32
  405108:	mov	x0, x5
  40510c:	bl	402500 <snprintf@plt>
  405110:	ldr	x0, [sp, #40]
  405114:	ldr	w0, [x0, #8344]
  405118:	cmp	w0, #0x7
  40511c:	b.eq	40542c <ferror@plt+0x29ec>  // b.none
  405120:	cmp	w0, #0x7
  405124:	b.hi	405470 <ferror@plt+0x2a30>  // b.pmore
  405128:	cmp	w0, #0x6
  40512c:	b.eq	4053e0 <ferror@plt+0x29a0>  // b.none
  405130:	cmp	w0, #0x6
  405134:	b.hi	405470 <ferror@plt+0x2a30>  // b.pmore
  405138:	cmp	w0, #0x5
  40513c:	b.eq	4053a0 <ferror@plt+0x2960>  // b.none
  405140:	cmp	w0, #0x5
  405144:	b.hi	405470 <ferror@plt+0x2a30>  // b.pmore
  405148:	cmp	w0, #0x4
  40514c:	b.eq	405264 <ferror@plt+0x2824>  // b.none
  405150:	cmp	w0, #0x4
  405154:	b.hi	405470 <ferror@plt+0x2a30>  // b.pmore
  405158:	cmp	w0, #0x3
  40515c:	b.eq	405230 <ferror@plt+0x27f0>  // b.none
  405160:	cmp	w0, #0x3
  405164:	b.hi	405470 <ferror@plt+0x2a30>  // b.pmore
  405168:	cmp	w0, #0x2
  40516c:	b.eq	4051dc <ferror@plt+0x279c>  // b.none
  405170:	cmp	w0, #0x2
  405174:	b.hi	405470 <ferror@plt+0x2a30>  // b.pmore
  405178:	cmp	w0, #0x0
  40517c:	b.eq	40518c <ferror@plt+0x274c>  // b.none
  405180:	cmp	w0, #0x1
  405184:	b.eq	405198 <ferror@plt+0x2758>  // b.none
  405188:	b	405470 <ferror@plt+0x2a30>
  40518c:	ldr	x0, [sp, #40]
  405190:	str	wzr, [x0, #8352]
  405194:	b	405474 <ferror@plt+0x2a34>
  405198:	add	x0, sp, #0xc8
  40519c:	mov	x3, #0x80                  	// #128
  4051a0:	mov	x2, x0
  4051a4:	ldr	x1, [sp, #32]
  4051a8:	ldr	x0, [sp, #40]
  4051ac:	bl	404d10 <ferror@plt+0x22d0>
  4051b0:	add	x4, sp, #0x68
  4051b4:	mov	x3, x0
  4051b8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4051bc:	add	x2, x0, #0x40
  4051c0:	mov	x1, #0x40                  	// #64
  4051c4:	mov	x0, x4
  4051c8:	bl	402500 <snprintf@plt>
  4051cc:	mov	w1, w0
  4051d0:	ldr	x0, [sp, #40]
  4051d4:	str	w1, [x0, #8352]
  4051d8:	b	405474 <ferror@plt+0x2a34>
  4051dc:	add	x0, sp, #0xc8
  4051e0:	mov	x3, #0x80                  	// #128
  4051e4:	mov	x2, x0
  4051e8:	ldr	x1, [sp, #32]
  4051ec:	ldr	x0, [sp, #40]
  4051f0:	bl	404d10 <ferror@plt+0x22d0>
  4051f4:	mov	x19, x0
  4051f8:	ldr	x1, [sp, #32]
  4051fc:	ldr	x0, [sp, #40]
  405200:	bl	404e28 <ferror@plt+0x23e8>
  405204:	add	x4, sp, #0x68
  405208:	mov	x3, x19
  40520c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405210:	add	x2, x0, #0x48
  405214:	mov	x1, #0x40                  	// #64
  405218:	mov	x0, x4
  40521c:	bl	402500 <snprintf@plt>
  405220:	mov	w1, w0
  405224:	ldr	x0, [sp, #40]
  405228:	str	w1, [x0, #8352]
  40522c:	b	405474 <ferror@plt+0x2a34>
  405230:	ldr	x1, [sp, #32]
  405234:	ldr	x0, [sp, #40]
  405238:	bl	404e28 <ferror@plt+0x23e8>
  40523c:	add	x3, sp, #0x68
  405240:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405244:	add	x2, x0, #0x58
  405248:	mov	x1, #0x40                  	// #64
  40524c:	mov	x0, x3
  405250:	bl	402500 <snprintf@plt>
  405254:	mov	w1, w0
  405258:	ldr	x0, [sp, #40]
  40525c:	str	w1, [x0, #8352]
  405260:	b	405474 <ferror@plt+0x2a34>
  405264:	add	x0, sp, #0x30
  405268:	mov	x2, x0
  40526c:	ldr	x1, [sp, #32]
  405270:	ldr	x0, [sp, #40]
  405274:	bl	404cd0 <ferror@plt+0x2290>
  405278:	ldr	x1, [sp, #32]
  40527c:	ldr	x0, [sp, #40]
  405280:	bl	404e28 <ferror@plt+0x23e8>
  405284:	str	d0, [sp, #344]
  405288:	ldr	w1, [sp, #52]
  40528c:	ldr	x0, [sp, #40]
  405290:	ldr	w0, [x0, #28]
  405294:	cmp	w1, w0
  405298:	b.ne	4052c4 <ferror@plt+0x2884>  // b.any
  40529c:	ldr	w1, [sp, #56]
  4052a0:	ldr	x0, [sp, #40]
  4052a4:	ldr	w0, [x0, #32]
  4052a8:	cmp	w1, w0
  4052ac:	b.ne	4052c4 <ferror@plt+0x2884>  // b.any
  4052b0:	ldr	w1, [sp, #76]
  4052b4:	ldr	x0, [sp, #40]
  4052b8:	ldr	w0, [x0, #52]
  4052bc:	cmp	w1, w0
  4052c0:	b.eq	405308 <ferror@plt+0x28c8>  // b.none
  4052c4:	mov	w0, #0x1                   	// #1
  4052c8:	str	w0, [sp, #372]
  4052cc:	add	x1, sp, #0xc8
  4052d0:	add	x0, sp, #0x30
  4052d4:	mov	x2, #0x80                  	// #128
  4052d8:	bl	404d74 <ferror@plt+0x2334>
  4052dc:	add	x4, sp, #0x68
  4052e0:	mov	x3, x0
  4052e4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4052e8:	add	x2, x0, #0x40
  4052ec:	mov	x1, #0x40                  	// #64
  4052f0:	mov	x0, x4
  4052f4:	bl	402500 <snprintf@plt>
  4052f8:	mov	w1, w0
  4052fc:	ldr	x0, [sp, #40]
  405300:	str	w1, [x0, #8352]
  405304:	b	40536c <ferror@plt+0x292c>
  405308:	ldr	d1, [sp, #344]
  40530c:	fmov	d0, #1.000000000000000000e+01
  405310:	fcmpe	d1, d0
  405314:	b.pl	405344 <ferror@plt+0x2904>  // b.nfrst
  405318:	add	x3, sp, #0x68
  40531c:	ldr	d0, [sp, #344]
  405320:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405324:	add	x2, x0, #0x68
  405328:	mov	x1, #0x40                  	// #64
  40532c:	mov	x0, x3
  405330:	bl	402500 <snprintf@plt>
  405334:	mov	w1, w0
  405338:	ldr	x0, [sp, #40]
  40533c:	str	w1, [x0, #8352]
  405340:	b	40536c <ferror@plt+0x292c>
  405344:	add	x3, sp, #0x68
  405348:	ldr	d0, [sp, #344]
  40534c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405350:	add	x2, x0, #0x78
  405354:	mov	x1, #0x40                  	// #64
  405358:	mov	x0, x3
  40535c:	bl	402500 <snprintf@plt>
  405360:	mov	w1, w0
  405364:	ldr	x0, [sp, #40]
  405368:	str	w1, [x0, #8352]
  40536c:	ldr	x0, [sp, #40]
  405370:	add	x0, x0, #0x18
  405374:	mov	x1, x0
  405378:	add	x0, sp, #0x30
  40537c:	ldp	x2, x3, [x0]
  405380:	stp	x2, x3, [x1]
  405384:	ldp	x2, x3, [x0, #16]
  405388:	stp	x2, x3, [x1, #16]
  40538c:	ldp	x2, x3, [x0, #32]
  405390:	stp	x2, x3, [x1, #32]
  405394:	ldr	x0, [x0, #48]
  405398:	str	x0, [x1, #48]
  40539c:	b	405474 <ferror@plt+0x2a34>
  4053a0:	ldr	x0, [sp, #32]
  4053a4:	ldr	x1, [x0, #24]
  4053a8:	ldr	x0, [sp, #32]
  4053ac:	ldr	x0, [x0, #32]
  4053b0:	add	x5, sp, #0x68
  4053b4:	mov	x4, x0
  4053b8:	mov	x3, x1
  4053bc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4053c0:	add	x2, x0, #0x88
  4053c4:	mov	x1, #0x40                  	// #64
  4053c8:	mov	x0, x5
  4053cc:	bl	402500 <snprintf@plt>
  4053d0:	mov	w1, w0
  4053d4:	ldr	x0, [sp, #40]
  4053d8:	str	w1, [x0, #8352]
  4053dc:	b	405474 <ferror@plt+0x2a34>
  4053e0:	ldr	x0, [sp, #32]
  4053e4:	ldr	x19, [x0, #24]
  4053e8:	ldr	x0, [sp, #32]
  4053ec:	ldr	x20, [x0, #32]
  4053f0:	ldr	x1, [sp, #32]
  4053f4:	ldr	x0, [sp, #40]
  4053f8:	bl	404e28 <ferror@plt+0x23e8>
  4053fc:	add	x5, sp, #0x68
  405400:	mov	x4, x20
  405404:	mov	x3, x19
  405408:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40540c:	add	x2, x0, #0x98
  405410:	mov	x1, #0x40                  	// #64
  405414:	mov	x0, x5
  405418:	bl	402500 <snprintf@plt>
  40541c:	mov	w1, w0
  405420:	ldr	x0, [sp, #40]
  405424:	str	w1, [x0, #8352]
  405428:	b	405474 <ferror@plt+0x2a34>
  40542c:	add	x0, sp, #0xc8
  405430:	mov	x3, #0x80                  	// #128
  405434:	mov	x2, x0
  405438:	ldr	x1, [sp, #32]
  40543c:	ldr	x0, [sp, #40]
  405440:	bl	404dbc <ferror@plt+0x237c>
  405444:	add	x4, sp, #0x68
  405448:	mov	x3, x0
  40544c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405450:	add	x2, x0, #0xb0
  405454:	mov	x1, #0x40                  	// #64
  405458:	mov	x0, x4
  40545c:	bl	402500 <snprintf@plt>
  405460:	mov	w1, w0
  405464:	ldr	x0, [sp, #40]
  405468:	str	w1, [x0, #8352]
  40546c:	b	405474 <ferror@plt+0x2a34>
  405470:	bl	402720 <abort@plt>
  405474:	ldr	x0, [sp, #40]
  405478:	ldr	w0, [x0, #8352]
  40547c:	mov	w19, w0
  405480:	add	x0, sp, #0xa8
  405484:	bl	402360 <strlen@plt>
  405488:	add	w0, w19, w0
  40548c:	mov	w1, w0
  405490:	ldr	x0, [sp, #40]
  405494:	str	w1, [x0, #8352]
  405498:	ldrsb	w0, [sp, #168]
  40549c:	cmp	w0, #0x0
  4054a0:	b.eq	4054b8 <ferror@plt+0x2a78>  // b.none
  4054a4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4054a8:	add	x0, x0, #0x4c8
  4054ac:	ldr	x1, [x0]
  4054b0:	add	x0, sp, #0xa8
  4054b4:	bl	402370 <fputs@plt>
  4054b8:	ldrsb	w0, [sp, #104]
  4054bc:	cmp	w0, #0x0
  4054c0:	b.eq	4055c4 <ferror@plt+0x2b84>  // b.none
  4054c4:	ldr	x0, [sp, #40]
  4054c8:	add	x0, x0, #0x2, lsl #12
  4054cc:	ldrb	w0, [x0, #156]
  4054d0:	and	w0, w0, #0xffffff80
  4054d4:	and	w0, w0, #0xff
  4054d8:	cmp	w0, #0x0
  4054dc:	b.eq	40554c <ferror@plt+0x2b0c>  // b.none
  4054e0:	ldr	w0, [sp, #372]
  4054e4:	cmp	w0, #0x0
  4054e8:	b.eq	4054f4 <ferror@plt+0x2ab4>  // b.none
  4054ec:	mov	w0, #0x2                   	// #2
  4054f0:	b	4054f8 <ferror@plt+0x2ab8>
  4054f4:	mov	w0, #0x1                   	// #1
  4054f8:	adrp	x1, 40e000 <ferror@plt+0xb5c0>
  4054fc:	add	x1, x1, #0x190
  405500:	sxtw	x0, w0
  405504:	lsl	x0, x0, #4
  405508:	add	x0, x1, x0
  40550c:	ldr	x2, [x0]
  405510:	ldr	w0, [sp, #372]
  405514:	cmp	w0, #0x0
  405518:	b.eq	405524 <ferror@plt+0x2ae4>  // b.none
  40551c:	mov	w0, #0x2                   	// #2
  405520:	b	405528 <ferror@plt+0x2ae8>
  405524:	mov	w0, #0x1                   	// #1
  405528:	adrp	x1, 40e000 <ferror@plt+0xb5c0>
  40552c:	add	x1, x1, #0x190
  405530:	sxtw	x0, w0
  405534:	lsl	x0, x0, #4
  405538:	add	x0, x1, x0
  40553c:	ldr	x0, [x0, #8]
  405540:	mov	x1, x0
  405544:	mov	x0, x2
  405548:	bl	402c18 <ferror@plt+0x1d8>
  40554c:	ldr	x0, [sp, #40]
  405550:	ldr	w0, [x0, #8344]
  405554:	cmp	w0, #0x4
  405558:	b.eq	405574 <ferror@plt+0x2b34>  // b.none
  40555c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  405560:	add	x0, x0, #0x4c8
  405564:	ldr	x1, [x0]
  405568:	add	x0, sp, #0x68
  40556c:	bl	402370 <fputs@plt>
  405570:	b	4055a4 <ferror@plt+0x2b64>
  405574:	ldr	x0, [sp, #352]
  405578:	cmp	x0, #0x0
  40557c:	b.ne	405598 <ferror@plt+0x2b58>  // b.any
  405580:	adrp	x0, 425000 <ferror@plt+0x225c0>
  405584:	add	x0, x0, #0x4c8
  405588:	ldr	x1, [x0]
  40558c:	add	x0, sp, #0x68
  405590:	bl	402370 <fputs@plt>
  405594:	b	4055a4 <ferror@plt+0x2b64>
  405598:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40559c:	add	x0, x0, #0xb8
  4055a0:	bl	402970 <printf@plt>
  4055a4:	ldr	x0, [sp, #40]
  4055a8:	add	x0, x0, #0x2, lsl #12
  4055ac:	ldrb	w0, [x0, #156]
  4055b0:	and	w0, w0, #0xffffff80
  4055b4:	and	w0, w0, #0xff
  4055b8:	cmp	w0, #0x0
  4055bc:	b.eq	4055c4 <ferror@plt+0x2b84>  // b.none
  4055c0:	bl	402c50 <ferror@plt+0x210>
  4055c4:	ldr	x0, [sp, #40]
  4055c8:	add	x0, x0, #0x2, lsl #12
  4055cc:	ldrb	w0, [x0, #157]
  4055d0:	and	w0, w0, #0x1
  4055d4:	and	w0, w0, #0xff
  4055d8:	cmp	w0, #0x0
  4055dc:	b.eq	40562c <ferror@plt+0x2bec>  // b.none
  4055e0:	ldr	x0, [sp, #352]
  4055e4:	cmp	x0, #0x0
  4055e8:	b.ne	405644 <ferror@plt+0x2c04>  // b.any
  4055ec:	ldr	x0, [sp, #32]
  4055f0:	ldr	x0, [x0]
  4055f4:	bl	402cc4 <ferror@plt+0x284>
  4055f8:	str	x0, [sp, #360]
  4055fc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405600:	add	x1, x0, #0xc8
  405604:	ldr	x0, [sp, #360]
  405608:	bl	402340 <strtok@plt>
  40560c:	str	x0, [sp, #352]
  405610:	ldr	x0, [sp, #352]
  405614:	cmp	x0, #0x0
  405618:	b.eq	4057fc <ferror@plt+0x2dbc>  // b.none
  40561c:	ldr	x0, [sp, #352]
  405620:	bl	402360 <strlen@plt>
  405624:	str	x0, [sp, #376]
  405628:	b	405644 <ferror@plt+0x2c04>
  40562c:	ldr	x0, [sp, #32]
  405630:	ldr	x0, [x0]
  405634:	str	x0, [sp, #352]
  405638:	ldr	x0, [sp, #32]
  40563c:	ldr	x0, [x0, #8]
  405640:	str	x0, [sp, #376]
  405644:	ldr	x0, [sp, #40]
  405648:	add	x0, x0, #0x2, lsl #12
  40564c:	ldrb	w0, [x0, #156]
  405650:	and	w0, w0, #0xffffff80
  405654:	and	w0, w0, #0xff
  405658:	cmp	w0, #0x0
  40565c:	b.eq	405760 <ferror@plt+0x2d20>  // b.none
  405660:	ldr	x1, [sp, #376]
  405664:	ldr	x0, [sp, #352]
  405668:	bl	404e98 <ferror@plt+0x2458>
  40566c:	str	x0, [sp, #336]
  405670:	str	wzr, [sp, #332]
  405674:	ldr	x0, [sp, #336]
  405678:	cmp	x0, #0x0
  40567c:	b.eq	4056fc <ferror@plt+0x2cbc>  // b.none
  405680:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  405684:	add	x2, x0, #0xe0
  405688:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  40568c:	add	x0, x0, #0xe8
  405690:	mov	x1, x0
  405694:	mov	x0, x2
  405698:	bl	402c18 <ferror@plt+0x1d8>
  40569c:	ldr	x1, [sp, #336]
  4056a0:	ldr	x0, [sp, #352]
  4056a4:	sub	x0, x1, x0
  4056a8:	mov	x2, x0
  4056ac:	ldr	x0, [sp, #40]
  4056b0:	ldr	w1, [x0, #8352]
  4056b4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4056b8:	add	x0, x0, #0x4c8
  4056bc:	ldr	x0, [x0]
  4056c0:	mov	x4, x0
  4056c4:	mov	w3, w1
  4056c8:	ldr	x1, [sp, #352]
  4056cc:	ldr	x0, [sp, #40]
  4056d0:	bl	40426c <ferror@plt+0x182c>
  4056d4:	bl	402c50 <ferror@plt+0x210>
  4056d8:	ldr	x1, [sp, #336]
  4056dc:	ldr	x0, [sp, #352]
  4056e0:	sub	x0, x1, x0
  4056e4:	mov	x1, x0
  4056e8:	ldr	x0, [sp, #376]
  4056ec:	sub	x0, x0, x1
  4056f0:	str	x0, [sp, #376]
  4056f4:	ldr	x0, [sp, #336]
  4056f8:	str	x0, [sp, #352]
  4056fc:	ldr	x0, [sp, #32]
  405700:	ldr	w0, [x0, #16]
  405704:	ldr	x2, [sp, #376]
  405708:	ldr	x1, [sp, #352]
  40570c:	bl	4031b4 <ferror@plt+0x774>
  405710:	cmp	w0, #0x0
  405714:	cset	w0, eq  // eq = none
  405718:	and	w0, w0, #0xff
  40571c:	str	w0, [sp, #332]
  405720:	ldr	x0, [sp, #40]
  405724:	ldr	w1, [x0, #8352]
  405728:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40572c:	add	x0, x0, #0x4c8
  405730:	ldr	x0, [x0]
  405734:	mov	x4, x0
  405738:	mov	w3, w1
  40573c:	ldr	x2, [sp, #376]
  405740:	ldr	x1, [sp, #352]
  405744:	ldr	x0, [sp, #40]
  405748:	bl	40426c <ferror@plt+0x182c>
  40574c:	ldr	w0, [sp, #332]
  405750:	cmp	w0, #0x0
  405754:	b.eq	40578c <ferror@plt+0x2d4c>  // b.none
  405758:	bl	402c50 <ferror@plt+0x210>
  40575c:	b	40578c <ferror@plt+0x2d4c>
  405760:	ldr	x0, [sp, #40]
  405764:	ldr	w1, [x0, #8352]
  405768:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40576c:	add	x0, x0, #0x4c8
  405770:	ldr	x0, [x0]
  405774:	mov	x4, x0
  405778:	mov	w3, w1
  40577c:	ldr	x2, [sp, #376]
  405780:	ldr	x1, [sp, #352]
  405784:	ldr	x0, [sp, #40]
  405788:	bl	40426c <ferror@plt+0x182c>
  40578c:	ldr	x0, [sp, #40]
  405790:	add	x0, x0, #0x2, lsl #12
  405794:	ldrb	w0, [x0, #157]
  405798:	and	w0, w0, #0x1
  40579c:	and	w0, w0, #0xff
  4057a0:	cmp	w0, #0x0
  4057a4:	b.eq	405804 <ferror@plt+0x2dc4>  // b.none
  4057a8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4057ac:	add	x1, x0, #0xc8
  4057b0:	mov	x0, #0x0                   	// #0
  4057b4:	bl	402340 <strtok@plt>
  4057b8:	str	x0, [sp, #352]
  4057bc:	ldr	x0, [sp, #352]
  4057c0:	cmp	x0, #0x0
  4057c4:	b.eq	4057f0 <ferror@plt+0x2db0>  // b.none
  4057c8:	ldr	x0, [sp, #352]
  4057cc:	ldrsb	w0, [x0]
  4057d0:	cmp	w0, #0x0
  4057d4:	b.eq	4057f0 <ferror@plt+0x2db0>  // b.none
  4057d8:	mov	w0, #0xa                   	// #10
  4057dc:	bl	4029c0 <putchar@plt>
  4057e0:	ldr	x0, [sp, #352]
  4057e4:	bl	402360 <strlen@plt>
  4057e8:	str	x0, [sp, #376]
  4057ec:	b	405498 <ferror@plt+0x2a58>
  4057f0:	ldr	x0, [sp, #360]
  4057f4:	bl	4027f0 <free@plt>
  4057f8:	b	405808 <ferror@plt+0x2dc8>
  4057fc:	nop
  405800:	b	405808 <ferror@plt+0x2dc8>
  405804:	nop
  405808:	mov	w0, #0xa                   	// #10
  40580c:	bl	4029c0 <putchar@plt>
  405810:	b	405818 <ferror@plt+0x2dd8>
  405814:	nop
  405818:	ldp	x19, x20, [sp, #16]
  40581c:	ldp	x29, x30, [sp], #384
  405820:	ret
  405824:	stp	x29, x30, [sp, #-112]!
  405828:	mov	x29, sp
  40582c:	str	x0, [sp, #40]
  405830:	str	x1, [sp, #32]
  405834:	str	x2, [sp, #24]
  405838:	stp	xzr, xzr, [sp, #56]
  40583c:	stp	xzr, xzr, [sp, #72]
  405840:	stp	xzr, xzr, [sp, #88]
  405844:	str	xzr, [sp, #104]
  405848:	ldr	x0, [sp, #32]
  40584c:	str	x0, [sp, #96]
  405850:	ldr	x0, [sp, #24]
  405854:	str	x0, [sp, #104]
  405858:	ldr	x0, [sp, #40]
  40585c:	add	x0, x0, #0x2, lsl #12
  405860:	ldrb	w0, [x0, #156]
  405864:	and	w0, w0, #0x2
  405868:	and	w0, w0, #0xff
  40586c:	cmp	w0, #0x0
  405870:	b.eq	405898 <ferror@plt+0x2e58>  // b.none
  405874:	ldr	x2, [sp, #24]
  405878:	ldr	x1, [sp, #32]
  40587c:	ldr	x0, [sp, #40]
  405880:	bl	404ba0 <ferror@plt+0x2160>
  405884:	b	4058b0 <ferror@plt+0x2e70>
  405888:	add	x0, sp, #0x38
  40588c:	mov	x1, x0
  405890:	ldr	x0, [sp, #40]
  405894:	bl	404f6c <ferror@plt+0x252c>
  405898:	add	x0, sp, #0x38
  40589c:	mov	x1, x0
  4058a0:	ldr	x0, [sp, #40]
  4058a4:	bl	4045f4 <ferror@plt+0x1bb4>
  4058a8:	cmp	w0, #0x0
  4058ac:	b.eq	405888 <ferror@plt+0x2e48>  // b.none
  4058b0:	ldp	x29, x30, [sp], #112
  4058b4:	ret
  4058b8:	stp	x29, x30, [sp, #-48]!
  4058bc:	mov	x29, sp
  4058c0:	str	x0, [sp, #24]
  4058c4:	ldr	x0, [sp, #24]
  4058c8:	ldr	w3, [x0, #112]
  4058cc:	ldr	x0, [sp, #24]
  4058d0:	add	x0, x0, #0x80
  4058d4:	mov	x2, #0x1fff                	// #8191
  4058d8:	mov	x1, x0
  4058dc:	mov	w0, w3
  4058e0:	bl	4028a0 <read@plt>
  4058e4:	str	x0, [sp, #40]
  4058e8:	ldr	x0, [sp, #40]
  4058ec:	cmp	x0, #0x0
  4058f0:	b.ge	405904 <ferror@plt+0x2ec4>  // b.tcont
  4058f4:	bl	402990 <__errno_location@plt>
  4058f8:	ldr	w0, [x0]
  4058fc:	cmp	w0, #0x20
  405900:	b.eq	4058c4 <ferror@plt+0x2e84>  // b.none
  405904:	ldr	x0, [sp, #40]
  405908:	ldp	x29, x30, [sp], #48
  40590c:	ret
  405910:	stp	x29, x30, [sp, #-48]!
  405914:	mov	x29, sp
  405918:	str	x0, [sp, #24]
  40591c:	str	wzr, [sp, #44]
  405920:	ldr	x0, [sp, #24]
  405924:	add	x0, x0, #0x2, lsl #12
  405928:	ldrb	w0, [x0, #156]
  40592c:	and	w0, w0, #0x1
  405930:	and	w0, w0, #0xff
  405934:	cmp	w0, #0x0
  405938:	b.ne	40594c <ferror@plt+0x2f0c>  // b.any
  40593c:	ldr	w0, [sp, #44]
  405940:	orr	w0, w0, #0x800
  405944:	str	w0, [sp, #44]
  405948:	b	40595c <ferror@plt+0x2f1c>
  40594c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  405950:	add	x0, x0, #0x4c8
  405954:	ldr	x0, [x0]
  405958:	bl	4028f0 <setlinebuf@plt>
  40595c:	ldr	w1, [sp, #44]
  405960:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405964:	add	x0, x0, #0xd0
  405968:	bl	4025b0 <open@plt>
  40596c:	mov	w1, w0
  405970:	ldr	x0, [sp, #24]
  405974:	str	w1, [x0, #112]
  405978:	ldr	x0, [sp, #24]
  40597c:	ldr	w0, [x0, #112]
  405980:	cmp	w0, #0x0
  405984:	b.ge	405990 <ferror@plt+0x2f50>  // b.tcont
  405988:	mov	w0, #0xffffffff            	// #-1
  40598c:	b	4059ec <ferror@plt+0x2fac>
  405990:	ldr	x0, [sp, #24]
  405994:	ldr	w0, [x0, #112]
  405998:	mov	w2, #0x3                   	// #3
  40599c:	mov	x1, #0x0                   	// #0
  4059a0:	bl	4024f0 <lseek@plt>
  4059a4:	ldr	x0, [sp, #24]
  4059a8:	bl	4058b8 <ferror@plt+0x2e78>
  4059ac:	mov	x1, x0
  4059b0:	ldr	x0, [sp, #24]
  4059b4:	str	x1, [x0, #120]
  4059b8:	ldr	x0, [sp, #24]
  4059bc:	ldr	x0, [x0, #120]
  4059c0:	cmp	x0, #0x0
  4059c4:	b.ge	4059e8 <ferror@plt+0x2fa8>  // b.tcont
  4059c8:	ldr	x0, [sp, #24]
  4059cc:	ldr	w0, [x0, #112]
  4059d0:	bl	4026b0 <close@plt>
  4059d4:	ldr	x0, [sp, #24]
  4059d8:	mov	w1, #0xffffffff            	// #-1
  4059dc:	str	w1, [x0, #112]
  4059e0:	mov	w0, #0xffffffff            	// #-1
  4059e4:	b	4059ec <ferror@plt+0x2fac>
  4059e8:	mov	w0, #0x0                   	// #0
  4059ec:	ldp	x29, x30, [sp], #48
  4059f0:	ret
  4059f4:	stp	x29, x30, [sp, #-64]!
  4059f8:	mov	x29, sp
  4059fc:	str	x0, [sp, #40]
  405a00:	str	x1, [sp, #32]
  405a04:	str	x2, [sp, #24]
  405a08:	str	x3, [sp, #16]
  405a0c:	ldr	x0, [sp, #24]
  405a10:	str	x0, [sp, #56]
  405a14:	ldr	x0, [sp, #16]
  405a18:	cmp	x0, #0x0
  405a1c:	b.eq	405a3c <ferror@plt+0x2ffc>  // b.none
  405a20:	ldr	x0, [sp, #24]
  405a24:	cmp	x0, #0x0
  405a28:	b.eq	405a3c <ferror@plt+0x2ffc>  // b.none
  405a2c:	ldr	x0, [sp, #24]
  405a30:	ldrsb	w0, [x0]
  405a34:	cmp	w0, #0x0
  405a38:	b.ne	405a44 <ferror@plt+0x3004>  // b.any
  405a3c:	mov	w0, #0xffffffff            	// #-1
  405a40:	b	405d7c <ferror@plt+0x333c>
  405a44:	ldr	x0, [sp, #16]
  405a48:	sub	x0, x0, #0x1
  405a4c:	ldr	x1, [sp, #24]
  405a50:	add	x0, x1, x0
  405a54:	str	x0, [sp, #48]
  405a58:	ldr	x0, [sp, #32]
  405a5c:	str	xzr, [x0]
  405a60:	ldr	x0, [sp, #32]
  405a64:	str	xzr, [x0, #8]
  405a68:	ldr	x0, [sp, #32]
  405a6c:	mov	w1, #0xffffffff            	// #-1
  405a70:	str	w1, [x0, #20]
  405a74:	ldr	x0, [sp, #32]
  405a78:	mov	w1, #0xffffffff            	// #-1
  405a7c:	str	w1, [x0, #16]
  405a80:	ldr	x0, [sp, #32]
  405a84:	str	xzr, [x0, #24]
  405a88:	ldr	x0, [sp, #32]
  405a8c:	str	xzr, [x0, #32]
  405a90:	b	405aa0 <ferror@plt+0x3060>
  405a94:	ldr	x0, [sp, #56]
  405a98:	add	x0, x0, #0x1
  405a9c:	str	x0, [sp, #56]
  405aa0:	ldr	x1, [sp, #56]
  405aa4:	ldr	x0, [sp, #48]
  405aa8:	cmp	x1, x0
  405aac:	b.cs	405adc <ferror@plt+0x309c>  // b.hs, b.nlast
  405ab0:	bl	4027c0 <__ctype_b_loc@plt>
  405ab4:	ldr	x1, [x0]
  405ab8:	ldr	x0, [sp, #56]
  405abc:	ldrsb	w0, [x0]
  405ac0:	sxtb	x0, w0
  405ac4:	lsl	x0, x0, #1
  405ac8:	add	x0, x1, x0
  405acc:	ldrh	w0, [x0]
  405ad0:	and	w0, w0, #0x2000
  405ad4:	cmp	w0, #0x0
  405ad8:	b.ne	405a94 <ferror@plt+0x3054>  // b.any
  405adc:	ldr	x0, [sp, #40]
  405ae0:	add	x0, x0, #0x2, lsl #12
  405ae4:	ldrb	w0, [x0, #156]
  405ae8:	and	w0, w0, #0x8
  405aec:	and	w0, w0, #0xff
  405af0:	cmp	w0, #0x0
  405af4:	b.ne	405b68 <ferror@plt+0x3128>  // b.any
  405af8:	ldr	x0, [sp, #40]
  405afc:	add	x0, x0, #0x2, lsl #12
  405b00:	ldrb	w0, [x0, #156]
  405b04:	and	w0, w0, #0x10
  405b08:	and	w0, w0, #0xff
  405b0c:	cmp	w0, #0x0
  405b10:	b.ne	405b68 <ferror@plt+0x3128>  // b.any
  405b14:	ldr	x0, [sp, #40]
  405b18:	add	x0, x0, #0x2, lsl #12
  405b1c:	ldrb	w0, [x0, #156]
  405b20:	and	w0, w0, #0x20
  405b24:	and	w0, w0, #0xff
  405b28:	cmp	w0, #0x0
  405b2c:	b.ne	405b68 <ferror@plt+0x3128>  // b.any
  405b30:	ldr	x0, [sp, #40]
  405b34:	add	x0, x0, #0x2, lsl #12
  405b38:	ldrb	w0, [x0, #156]
  405b3c:	and	w0, w0, #0x2
  405b40:	and	w0, w0, #0xff
  405b44:	cmp	w0, #0x0
  405b48:	b.ne	405b68 <ferror@plt+0x3128>  // b.any
  405b4c:	ldr	x0, [sp, #40]
  405b50:	add	x0, x0, #0x2, lsl #12
  405b54:	ldrb	w0, [x0, #156]
  405b58:	and	w0, w0, #0xffffff80
  405b5c:	and	w0, w0, #0xff
  405b60:	cmp	w0, #0x0
  405b64:	b.eq	405b8c <ferror@plt+0x314c>  // b.none
  405b68:	ldr	x0, [sp, #32]
  405b6c:	add	x1, x0, #0x14
  405b70:	ldr	x0, [sp, #32]
  405b74:	add	x0, x0, #0x10
  405b78:	mov	x2, x0
  405b7c:	ldr	x0, [sp, #56]
  405b80:	bl	403ab4 <ferror@plt+0x1074>
  405b84:	str	x0, [sp, #56]
  405b88:	b	405ba4 <ferror@plt+0x3164>
  405b8c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405b90:	add	x2, x0, #0xe0
  405b94:	ldr	x1, [sp, #48]
  405b98:	ldr	x0, [sp, #56]
  405b9c:	bl	40458c <ferror@plt+0x1b4c>
  405ba0:	str	x0, [sp, #56]
  405ba4:	ldr	x0, [sp, #56]
  405ba8:	cmp	x0, #0x0
  405bac:	b.eq	405cac <ferror@plt+0x326c>  // b.none
  405bb0:	ldr	x0, [sp, #56]
  405bb4:	ldrsb	w0, [x0]
  405bb8:	cmp	w0, #0x0
  405bbc:	b.eq	405cac <ferror@plt+0x326c>  // b.none
  405bc0:	ldr	x0, [sp, #56]
  405bc4:	sub	x0, x0, #0x1
  405bc8:	ldrsb	w0, [x0]
  405bcc:	cmp	w0, #0x3b
  405bd0:	b.eq	405cac <ferror@plt+0x326c>  // b.none
  405bd4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405bd8:	add	x2, x0, #0xe8
  405bdc:	ldr	x1, [sp, #48]
  405be0:	ldr	x0, [sp, #56]
  405be4:	bl	40458c <ferror@plt+0x1b4c>
  405be8:	str	x0, [sp, #56]
  405bec:	ldr	x0, [sp, #56]
  405bf0:	cmp	x0, #0x0
  405bf4:	b.eq	405cb4 <ferror@plt+0x3274>  // b.none
  405bf8:	ldr	x0, [sp, #56]
  405bfc:	ldrsb	w0, [x0]
  405c00:	cmp	w0, #0x0
  405c04:	b.eq	405cb4 <ferror@plt+0x3274>  // b.none
  405c08:	ldr	x0, [sp, #56]
  405c0c:	sub	x0, x0, #0x1
  405c10:	ldrsb	w0, [x0]
  405c14:	cmp	w0, #0x3b
  405c18:	b.eq	405cb4 <ferror@plt+0x3274>  // b.none
  405c1c:	ldr	x0, [sp, #40]
  405c20:	ldr	w0, [x0, #8344]
  405c24:	cmp	w0, #0x0
  405c28:	b.ne	405c48 <ferror@plt+0x3208>  // b.any
  405c2c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405c30:	add	x2, x0, #0xe8
  405c34:	ldr	x1, [sp, #48]
  405c38:	ldr	x0, [sp, #56]
  405c3c:	bl	40458c <ferror@plt+0x1b4c>
  405c40:	str	x0, [sp, #56]
  405c44:	b	405c60 <ferror@plt+0x3220>
  405c48:	ldr	x0, [sp, #32]
  405c4c:	add	x0, x0, #0x18
  405c50:	mov	x1, x0
  405c54:	ldr	x0, [sp, #56]
  405c58:	bl	403cdc <ferror@plt+0x129c>
  405c5c:	str	x0, [sp, #56]
  405c60:	ldr	x0, [sp, #56]
  405c64:	cmp	x0, #0x0
  405c68:	b.eq	405cbc <ferror@plt+0x327c>  // b.none
  405c6c:	ldr	x0, [sp, #56]
  405c70:	ldrsb	w0, [x0]
  405c74:	cmp	w0, #0x0
  405c78:	b.eq	405cbc <ferror@plt+0x327c>  // b.none
  405c7c:	ldr	x0, [sp, #56]
  405c80:	sub	x0, x0, #0x1
  405c84:	ldrsb	w0, [x0]
  405c88:	cmp	w0, #0x3b
  405c8c:	b.eq	405cbc <ferror@plt+0x327c>  // b.none
  405c90:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405c94:	add	x2, x0, #0xf0
  405c98:	ldr	x1, [sp, #48]
  405c9c:	ldr	x0, [sp, #56]
  405ca0:	bl	40458c <ferror@plt+0x1b4c>
  405ca4:	str	x0, [sp, #56]
  405ca8:	b	405cc0 <ferror@plt+0x3280>
  405cac:	nop
  405cb0:	b	405cc0 <ferror@plt+0x3280>
  405cb4:	nop
  405cb8:	b	405cc0 <ferror@plt+0x3280>
  405cbc:	nop
  405cc0:	ldr	x0, [sp, #32]
  405cc4:	ldr	x1, [sp, #56]
  405cc8:	str	x1, [x0]
  405ccc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405cd0:	add	x2, x0, #0xc8
  405cd4:	ldr	x1, [sp, #48]
  405cd8:	ldr	x0, [sp, #56]
  405cdc:	bl	40458c <ferror@plt+0x1b4c>
  405ce0:	str	x0, [sp, #56]
  405ce4:	ldr	x0, [sp, #56]
  405ce8:	cmp	x0, #0x0
  405cec:	b.ne	405cf8 <ferror@plt+0x32b8>  // b.any
  405cf0:	mov	w0, #0xffffffff            	// #-1
  405cf4:	b	405d7c <ferror@plt+0x333c>
  405cf8:	ldr	x0, [sp, #56]
  405cfc:	ldrsb	w0, [x0]
  405d00:	cmp	w0, #0x0
  405d04:	b.eq	405d24 <ferror@plt+0x32e4>  // b.none
  405d08:	ldr	x0, [sp, #56]
  405d0c:	ldrsb	w0, [x0]
  405d10:	cmp	w0, #0xa
  405d14:	b.eq	405d24 <ferror@plt+0x32e4>  // b.none
  405d18:	ldr	x0, [sp, #56]
  405d1c:	sub	x0, x0, #0x1
  405d20:	str	x0, [sp, #56]
  405d24:	ldr	x0, [sp, #32]
  405d28:	ldr	x3, [x0]
  405d2c:	ldr	x0, [sp, #32]
  405d30:	ldr	x4, [x0]
  405d34:	ldr	x0, [sp, #32]
  405d38:	ldr	x0, [x0]
  405d3c:	ldr	x1, [sp, #56]
  405d40:	sub	x0, x1, x0
  405d44:	add	x0, x0, #0x1
  405d48:	mov	x2, x0
  405d4c:	mov	x1, x4
  405d50:	mov	x0, x3
  405d54:	bl	406de4 <ferror@plt+0x43a4>
  405d58:	mov	x1, x0
  405d5c:	ldr	x0, [sp, #32]
  405d60:	str	x1, [x0, #8]
  405d64:	ldr	x0, [sp, #32]
  405d68:	ldr	x0, [x0, #8]
  405d6c:	sub	x1, x0, #0x1
  405d70:	ldr	x0, [sp, #32]
  405d74:	str	x1, [x0, #8]
  405d78:	mov	w0, #0x0                   	// #0
  405d7c:	ldp	x29, x30, [sp], #64
  405d80:	ret
  405d84:	stp	x29, x30, [sp, #-96]!
  405d88:	mov	x29, sp
  405d8c:	str	x0, [sp, #24]
  405d90:	ldr	x0, [sp, #24]
  405d94:	ldr	w0, [x0, #100]
  405d98:	cmp	w0, #0x0
  405d9c:	b.ne	405db0 <ferror@plt+0x3370>  // b.any
  405da0:	ldr	x0, [sp, #24]
  405da4:	ldr	w0, [x0, #112]
  405da8:	cmp	w0, #0x0
  405dac:	b.ge	405db8 <ferror@plt+0x3378>  // b.tcont
  405db0:	mov	w0, #0xffffffff            	// #-1
  405db4:	b	405e34 <ferror@plt+0x33f4>
  405db8:	ldr	x0, [sp, #24]
  405dbc:	ldr	x0, [x0, #120]
  405dc0:	str	x0, [sp, #88]
  405dc4:	b	405e24 <ferror@plt+0x33e4>
  405dc8:	ldr	x0, [sp, #24]
  405dcc:	add	x1, x0, #0x80
  405dd0:	ldr	x0, [sp, #88]
  405dd4:	add	x0, x1, x0
  405dd8:	strb	wzr, [x0]
  405ddc:	ldr	x0, [sp, #24]
  405de0:	add	x1, x0, #0x80
  405de4:	ldr	x2, [sp, #88]
  405de8:	add	x0, sp, #0x20
  405dec:	mov	x3, x2
  405df0:	mov	x2, x1
  405df4:	mov	x1, x0
  405df8:	ldr	x0, [sp, #24]
  405dfc:	bl	4059f4 <ferror@plt+0x2fb4>
  405e00:	cmp	w0, #0x0
  405e04:	b.ne	405e18 <ferror@plt+0x33d8>  // b.any
  405e08:	add	x0, sp, #0x20
  405e0c:	mov	x1, x0
  405e10:	ldr	x0, [sp, #24]
  405e14:	bl	404f6c <ferror@plt+0x252c>
  405e18:	ldr	x0, [sp, #24]
  405e1c:	bl	4058b8 <ferror@plt+0x2e78>
  405e20:	str	x0, [sp, #88]
  405e24:	ldr	x0, [sp, #88]
  405e28:	cmp	x0, #0x0
  405e2c:	b.gt	405dc8 <ferror@plt+0x3388>
  405e30:	mov	w0, #0x0                   	// #0
  405e34:	ldp	x29, x30, [sp], #96
  405e38:	ret
  405e3c:	stp	x29, x30, [sp, #-32]!
  405e40:	mov	x29, sp
  405e44:	str	x0, [sp, #24]
  405e48:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405e4c:	add	x1, x0, #0xf8
  405e50:	ldr	x0, [sp, #24]
  405e54:	bl	4027a0 <strcmp@plt>
  405e58:	cmp	w0, #0x0
  405e5c:	b.ne	405e68 <ferror@plt+0x3428>  // b.any
  405e60:	mov	w0, #0x0                   	// #0
  405e64:	b	405f04 <ferror@plt+0x34c4>
  405e68:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405e6c:	add	x1, x0, #0x100
  405e70:	ldr	x0, [sp, #24]
  405e74:	bl	4027a0 <strcmp@plt>
  405e78:	cmp	w0, #0x0
  405e7c:	b.ne	405e88 <ferror@plt+0x3448>  // b.any
  405e80:	mov	w0, #0x1                   	// #1
  405e84:	b	405f04 <ferror@plt+0x34c4>
  405e88:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405e8c:	add	x1, x0, #0x108
  405e90:	ldr	x0, [sp, #24]
  405e94:	bl	4027a0 <strcmp@plt>
  405e98:	cmp	w0, #0x0
  405e9c:	b.ne	405ea8 <ferror@plt+0x3468>  // b.any
  405ea0:	mov	w0, #0x3                   	// #3
  405ea4:	b	405f04 <ferror@plt+0x34c4>
  405ea8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405eac:	add	x1, x0, #0x110
  405eb0:	ldr	x0, [sp, #24]
  405eb4:	bl	4027a0 <strcmp@plt>
  405eb8:	cmp	w0, #0x0
  405ebc:	b.ne	405ec8 <ferror@plt+0x3488>  // b.any
  405ec0:	mov	w0, #0x4                   	// #4
  405ec4:	b	405f04 <ferror@plt+0x34c4>
  405ec8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405ecc:	add	x1, x0, #0x118
  405ed0:	ldr	x0, [sp, #24]
  405ed4:	bl	4027a0 <strcmp@plt>
  405ed8:	cmp	w0, #0x0
  405edc:	b.ne	405ee8 <ferror@plt+0x34a8>  // b.any
  405ee0:	mov	w0, #0x7                   	// #7
  405ee4:	b	405f04 <ferror@plt+0x34c4>
  405ee8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405eec:	add	x0, x0, #0x120
  405ef0:	bl	4029f0 <gettext@plt>
  405ef4:	ldr	x2, [sp, #24]
  405ef8:	mov	x1, x0
  405efc:	mov	w0, #0x1                   	// #1
  405f00:	bl	402920 <errx@plt>
  405f04:	ldp	x29, x30, [sp], #32
  405f08:	ret
  405f0c:	stp	x29, x30, [sp, #-128]!
  405f10:	mov	x29, sp
  405f14:	str	x19, [sp, #16]
  405f18:	str	w0, [sp, #44]
  405f1c:	str	x1, [sp, #32]
  405f20:	str	xzr, [sp, #88]
  405f24:	str	wzr, [sp, #124]
  405f28:	str	wzr, [sp, #120]
  405f2c:	str	wzr, [sp, #116]
  405f30:	str	wzr, [sp, #112]
  405f34:	mov	w0, #0x3                   	// #3
  405f38:	str	w0, [sp, #100]
  405f3c:	stp	xzr, xzr, [sp, #48]
  405f40:	stp	xzr, xzr, [sp, #64]
  405f44:	str	xzr, [sp, #80]
  405f48:	adrp	x0, 40e000 <ferror@plt+0xb5c0>
  405f4c:	add	x1, x0, #0xfc0
  405f50:	mov	w0, #0x6                   	// #6
  405f54:	bl	402a30 <setlocale@plt>
  405f58:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405f5c:	add	x1, x0, #0x138
  405f60:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405f64:	add	x0, x0, #0x150
  405f68:	bl	4025d0 <bindtextdomain@plt>
  405f6c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405f70:	add	x0, x0, #0x150
  405f74:	bl	402770 <textdomain@plt>
  405f78:	bl	402e74 <ferror@plt+0x434>
  405f7c:	b	406444 <ferror@plt+0x3a04>
  405f80:	add	x0, sp, #0x30
  405f84:	mov	x3, x0
  405f88:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405f8c:	add	x2, x0, #0x8b0
  405f90:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  405f94:	add	x1, x0, #0x530
  405f98:	ldr	w0, [sp, #96]
  405f9c:	bl	402f50 <ferror@plt+0x510>
  405fa0:	ldr	w0, [sp, #96]
  405fa4:	sub	w0, w0, #0x43
  405fa8:	cmp	w0, #0x3e
  405fac:	b.hi	406408 <ferror@plt+0x39c8>  // b.pmore
  405fb0:	adrp	x1, 40f000 <ferror@plt+0xc5c0>
  405fb4:	add	x1, x1, #0x318
  405fb8:	ldr	w0, [x1, w0, uxtw #2]
  405fbc:	adr	x1, 405fc8 <ferror@plt+0x3588>
  405fc0:	add	x0, x1, w0, sxtw #2
  405fc4:	br	x0
  405fc8:	adrp	x0, 423000 <ferror@plt+0x205c0>
  405fcc:	add	x0, x0, #0x3b0
  405fd0:	mov	w1, #0x5                   	// #5
  405fd4:	str	w1, [x0, #96]
  405fd8:	b	406444 <ferror@plt+0x3a04>
  405fdc:	adrp	x0, 423000 <ferror@plt+0x205c0>
  405fe0:	add	x0, x0, #0x3b0
  405fe4:	mov	w1, #0x4                   	// #4
  405fe8:	str	w1, [x0, #96]
  405fec:	b	406444 <ferror@plt+0x3a04>
  405ff0:	adrp	x0, 423000 <ferror@plt+0x205c0>
  405ff4:	add	x0, x0, #0x3b0
  405ff8:	mov	w1, #0x6                   	// #6
  405ffc:	str	w1, [x0, #96]
  406000:	b	406444 <ferror@plt+0x3a04>
  406004:	mov	w0, #0x1                   	// #1
  406008:	str	w0, [sp, #112]
  40600c:	b	406444 <ferror@plt+0x3a04>
  406010:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406014:	add	x0, x0, #0x3b0
  406018:	mov	w1, #0x7                   	// #7
  40601c:	str	w1, [x0, #96]
  406020:	b	406444 <ferror@plt+0x3a04>
  406024:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406028:	add	x0, x0, #0x3b0
  40602c:	mov	w1, #0x4                   	// #4
  406030:	str	w1, [x0, #8344]
  406034:	b	406444 <ferror@plt+0x3a04>
  406038:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40603c:	add	x0, x0, #0x4b8
  406040:	ldr	x1, [x0]
  406044:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406048:	add	x0, x0, #0x3b0
  40604c:	str	x1, [x0, #8320]
  406050:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406054:	add	x0, x0, #0x3b0
  406058:	mov	w1, #0x2                   	// #2
  40605c:	str	w1, [x0, #100]
  406060:	b	406444 <ferror@plt+0x3a04>
  406064:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406068:	add	x0, x0, #0x3b0
  40606c:	add	x0, x0, #0x2, lsl #12
  406070:	ldrb	w1, [x0, #156]
  406074:	orr	w1, w1, #0x10
  406078:	strb	w1, [x0, #156]
  40607c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  406080:	add	x0, x0, #0x4b8
  406084:	ldr	x3, [x0]
  406088:	adrp	x0, 403000 <ferror@plt+0x5c0>
  40608c:	add	x2, x0, #0x900
  406090:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406094:	add	x1, x0, #0x3b2
  406098:	mov	x0, x3
  40609c:	bl	409958 <ferror@plt+0x6f18>
  4060a0:	cmp	w0, #0x0
  4060a4:	b.ge	406444 <ferror@plt+0x3a04>  // b.tcont
  4060a8:	mov	w0, #0x1                   	// #1
  4060ac:	b	406928 <ferror@plt+0x3ee8>
  4060b0:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4060b4:	add	x0, x0, #0x3b0
  4060b8:	mov	w1, #0x4                   	// #4
  4060bc:	str	w1, [x0, #8344]
  4060c0:	str	wzr, [sp, #100]
  4060c4:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4060c8:	add	x0, x0, #0x3b0
  4060cc:	add	x0, x0, #0x2, lsl #12
  4060d0:	ldrb	w1, [x0, #156]
  4060d4:	orr	w1, w1, #0x40
  4060d8:	strb	w1, [x0, #156]
  4060dc:	b	406444 <ferror@plt+0x3a04>
  4060e0:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4060e4:	add	x0, x0, #0x3b0
  4060e8:	add	x0, x0, #0x2, lsl #12
  4060ec:	ldrb	w1, [x0, #156]
  4060f0:	orr	w1, w1, #0x10
  4060f4:	strb	w1, [x0, #156]
  4060f8:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4060fc:	add	x0, x0, #0x3b0
  406100:	ldrsb	w0, [x0, #2]
  406104:	orr	w0, w0, #0x1
  406108:	sxtb	w1, w0
  40610c:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406110:	add	x0, x0, #0x3b0
  406114:	strb	w1, [x0, #2]
  406118:	b	406444 <ferror@plt+0x3a04>
  40611c:	str	wzr, [sp, #100]
  406120:	adrp	x0, 425000 <ferror@plt+0x225c0>
  406124:	add	x0, x0, #0x4b8
  406128:	ldr	x0, [x0]
  40612c:	cmp	x0, #0x0
  406130:	b.eq	406444 <ferror@plt+0x3a04>  // b.none
  406134:	adrp	x0, 425000 <ferror@plt+0x225c0>
  406138:	add	x0, x0, #0x4b8
  40613c:	ldr	x19, [x0]
  406140:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  406144:	add	x0, x0, #0x160
  406148:	bl	4029f0 <gettext@plt>
  40614c:	mov	x1, x0
  406150:	mov	x0, x19
  406154:	bl	40de0c <ferror@plt+0xb3cc>
  406158:	str	w0, [sp, #100]
  40615c:	b	406444 <ferror@plt+0x3a04>
  406160:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406164:	add	x0, x0, #0x3b0
  406168:	add	x0, x0, #0x2, lsl #12
  40616c:	ldrb	w1, [x0, #156]
  406170:	orr	w1, w1, #0x8
  406174:	strb	w1, [x0, #156]
  406178:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40617c:	add	x0, x0, #0x4b8
  406180:	ldr	x3, [x0]
  406184:	adrp	x0, 403000 <ferror@plt+0x5c0>
  406188:	add	x2, x0, #0x71c
  40618c:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406190:	add	x1, x0, #0x3b0
  406194:	mov	x0, x3
  406198:	bl	409958 <ferror@plt+0x6f18>
  40619c:	cmp	w0, #0x0
  4061a0:	b.ge	406444 <ferror@plt+0x3a04>  // b.tcont
  4061a4:	mov	w0, #0x1                   	// #1
  4061a8:	b	406928 <ferror@plt+0x3ee8>
  4061ac:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4061b0:	add	x0, x0, #0x3b0
  4061b4:	mov	w1, #0x8                   	// #8
  4061b8:	str	w1, [x0, #96]
  4061bc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4061c0:	add	x0, x0, #0x4b8
  4061c4:	ldr	x0, [x0]
  4061c8:	mov	x1, #0x0                   	// #0
  4061cc:	bl	40371c <ferror@plt+0xcdc>
  4061d0:	str	w0, [sp, #120]
  4061d4:	b	406444 <ferror@plt+0x3a04>
  4061d8:	mov	w0, #0x1                   	// #1
  4061dc:	str	w0, [sp, #124]
  4061e0:	b	406444 <ferror@plt+0x3a04>
  4061e4:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4061e8:	add	x0, x0, #0x3b0
  4061ec:	add	x0, x0, #0x2, lsl #12
  4061f0:	ldrb	w1, [x0, #157]
  4061f4:	orr	w1, w1, #0x1
  4061f8:	strb	w1, [x0, #157]
  4061fc:	b	406444 <ferror@plt+0x3a04>
  406200:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406204:	add	x0, x0, #0x3b0
  406208:	add	x0, x0, #0x2, lsl #12
  40620c:	ldrb	w1, [x0, #156]
  406210:	orr	w1, w1, #0x2
  406214:	strb	w1, [x0, #156]
  406218:	b	406444 <ferror@plt+0x3a04>
  40621c:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406220:	add	x0, x0, #0x3b0
  406224:	mov	w1, #0x1                   	// #1
  406228:	str	w1, [x0, #100]
  40622c:	b	406444 <ferror@plt+0x3a04>
  406230:	adrp	x0, 425000 <ferror@plt+0x225c0>
  406234:	add	x0, x0, #0x4b8
  406238:	ldr	x19, [x0]
  40623c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  406240:	add	x0, x0, #0x178
  406244:	bl	4029f0 <gettext@plt>
  406248:	mov	x1, x0
  40624c:	mov	x0, x19
  406250:	bl	408890 <ferror@plt+0x5e50>
  406254:	mov	w1, w0
  406258:	adrp	x0, 423000 <ferror@plt+0x205c0>
  40625c:	add	x0, x0, #0x3b0
  406260:	str	x1, [x0, #104]
  406264:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406268:	add	x0, x0, #0x3b0
  40626c:	ldr	x0, [x0, #104]
  406270:	cmp	x0, #0xfff
  406274:	b.hi	406444 <ferror@plt+0x3a04>  // b.pmore
  406278:	adrp	x0, 423000 <ferror@plt+0x205c0>
  40627c:	add	x0, x0, #0x3b0
  406280:	mov	x1, #0x1000                	// #4096
  406284:	str	x1, [x0, #104]
  406288:	b	406444 <ferror@plt+0x3a04>
  40628c:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406290:	add	x0, x0, #0x3b0
  406294:	mov	w1, #0x1                   	// #1
  406298:	str	w1, [x0, #8344]
  40629c:	b	406444 <ferror@plt+0x3a04>
  4062a0:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4062a4:	add	x0, x0, #0x3b0
  4062a8:	str	wzr, [x0, #8344]
  4062ac:	b	406444 <ferror@plt+0x3a04>
  4062b0:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4062b4:	add	x0, x0, #0x3b0
  4062b8:	add	x0, x0, #0x2, lsl #12
  4062bc:	ldrb	w1, [x0, #156]
  4062c0:	orr	w1, w1, #0x10
  4062c4:	strb	w1, [x0, #156]
  4062c8:	mov	x0, #0x1                   	// #1
  4062cc:	str	x0, [sp, #104]
  4062d0:	b	406348 <ferror@plt+0x3908>
  4062d4:	ldr	x0, [sp, #104]
  4062d8:	add	x1, x0, #0x7
  4062dc:	cmp	x0, #0x0
  4062e0:	csel	x0, x1, x0, lt  // lt = tstop
  4062e4:	asr	x0, x0, #3
  4062e8:	mov	x1, x0
  4062ec:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4062f0:	add	x0, x0, #0x3b0
  4062f4:	add	x0, x0, x1
  4062f8:	ldrsb	w2, [x0, #2]
  4062fc:	ldr	x0, [sp, #104]
  406300:	negs	x3, x0
  406304:	and	x0, x0, #0x7
  406308:	and	x3, x3, #0x7
  40630c:	csneg	x0, x0, x3, mi  // mi = first
  406310:	mov	w3, w0
  406314:	mov	w0, #0x1                   	// #1
  406318:	lsl	w0, w0, w3
  40631c:	sxtb	w0, w0
  406320:	orr	w0, w2, w0
  406324:	sxtb	w2, w0
  406328:	adrp	x0, 423000 <ferror@plt+0x205c0>
  40632c:	add	x0, x0, #0x3b0
  406330:	add	x0, x0, x1
  406334:	mov	w1, w2
  406338:	strb	w1, [x0, #2]
  40633c:	ldr	x0, [sp, #104]
  406340:	add	x0, x0, #0x1
  406344:	str	x0, [sp, #104]
  406348:	ldr	x0, [sp, #104]
  40634c:	cmp	x0, #0xb
  406350:	b.ls	4062d4 <ferror@plt+0x3894>  // b.plast
  406354:	b	406444 <ferror@plt+0x3a04>
  406358:	adrp	x0, 423000 <ferror@plt+0x205c0>
  40635c:	add	x0, x0, #0x3b0
  406360:	add	x0, x0, #0x2, lsl #12
  406364:	ldrb	w1, [x0, #156]
  406368:	orr	w1, w1, #0x1
  40636c:	strb	w1, [x0, #156]
  406370:	b	406444 <ferror@plt+0x3a04>
  406374:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406378:	add	x0, x0, #0x3b0
  40637c:	add	x0, x0, #0x2, lsl #12
  406380:	ldrb	w1, [x0, #156]
  406384:	orr	w1, w1, #0x20
  406388:	strb	w1, [x0, #156]
  40638c:	b	406444 <ferror@plt+0x3a04>
  406390:	adrp	x0, 425000 <ferror@plt+0x225c0>
  406394:	add	x0, x0, #0x4b8
  406398:	ldr	x0, [x0]
  40639c:	bl	405e3c <ferror@plt+0x33fc>
  4063a0:	mov	w1, w0
  4063a4:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4063a8:	add	x0, x0, #0x3b0
  4063ac:	str	w1, [x0, #8344]
  4063b0:	b	406444 <ferror@plt+0x3a04>
  4063b4:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4063b8:	add	x0, x0, #0x3b0
  4063bc:	add	x0, x0, #0x2, lsl #12
  4063c0:	ldrb	w1, [x0, #156]
  4063c4:	orr	w1, w1, #0x4
  4063c8:	strb	w1, [x0, #156]
  4063cc:	b	406444 <ferror@plt+0x3a04>
  4063d0:	bl	4032ec <ferror@plt+0x8ac>
  4063d4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4063d8:	add	x0, x0, #0x198
  4063dc:	bl	4029f0 <gettext@plt>
  4063e0:	mov	x3, x0
  4063e4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4063e8:	add	x0, x0, #0x4d0
  4063ec:	ldr	x1, [x0]
  4063f0:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4063f4:	add	x2, x0, #0x1a8
  4063f8:	mov	x0, x3
  4063fc:	bl	402970 <printf@plt>
  406400:	mov	w0, #0x0                   	// #0
  406404:	bl	402380 <exit@plt>
  406408:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40640c:	add	x0, x0, #0x4b0
  406410:	ldr	x19, [x0]
  406414:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  406418:	add	x0, x0, #0x1c0
  40641c:	bl	4029f0 <gettext@plt>
  406420:	mov	x1, x0
  406424:	adrp	x0, 425000 <ferror@plt+0x225c0>
  406428:	add	x0, x0, #0x4d0
  40642c:	ldr	x0, [x0]
  406430:	mov	x2, x0
  406434:	mov	x0, x19
  406438:	bl	402a00 <fprintf@plt>
  40643c:	mov	w0, #0x1                   	// #1
  406440:	bl	402380 <exit@plt>
  406444:	mov	x4, #0x0                   	// #0
  406448:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40644c:	add	x3, x0, #0x530
  406450:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  406454:	add	x2, x0, #0x1e8
  406458:	ldr	x1, [sp, #32]
  40645c:	ldr	w0, [sp, #44]
  406460:	bl	402780 <getopt_long@plt>
  406464:	str	w0, [sp, #96]
  406468:	ldr	w0, [sp, #96]
  40646c:	cmn	w0, #0x1
  406470:	b.ne	405f80 <ferror@plt+0x3540>  // b.any
  406474:	adrp	x0, 425000 <ferror@plt+0x225c0>
  406478:	add	x0, x0, #0x4c0
  40647c:	ldr	w0, [x0]
  406480:	ldr	w1, [sp, #44]
  406484:	cmp	w1, w0
  406488:	b.eq	4064d8 <ferror@plt+0x3a98>  // b.none
  40648c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  406490:	add	x0, x0, #0x210
  406494:	bl	4029f0 <gettext@plt>
  406498:	bl	402890 <warnx@plt>
  40649c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4064a0:	add	x0, x0, #0x4b0
  4064a4:	ldr	x19, [x0]
  4064a8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4064ac:	add	x0, x0, #0x1c0
  4064b0:	bl	4029f0 <gettext@plt>
  4064b4:	mov	x1, x0
  4064b8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4064bc:	add	x0, x0, #0x4d0
  4064c0:	ldr	x0, [x0]
  4064c4:	mov	x2, x0
  4064c8:	mov	x0, x19
  4064cc:	bl	402a00 <fprintf@plt>
  4064d0:	mov	w0, #0x1                   	// #1
  4064d4:	bl	402380 <exit@plt>
  4064d8:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4064dc:	add	x0, x0, #0x3b0
  4064e0:	ldr	w0, [x0, #8344]
  4064e4:	cmp	w0, #0x4
  4064e8:	b.eq	406514 <ferror@plt+0x3ad4>  // b.none
  4064ec:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4064f0:	add	x0, x0, #0x3b0
  4064f4:	ldr	w0, [x0, #8344]
  4064f8:	cmp	w0, #0x1
  4064fc:	b.eq	406514 <ferror@plt+0x3ad4>  // b.none
  406500:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406504:	add	x0, x0, #0x3b0
  406508:	ldr	w0, [x0, #8344]
  40650c:	cmp	w0, #0x7
  406510:	b.ne	406534 <ferror@plt+0x3af4>  // b.any
  406514:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406518:	add	x0, x0, #0x400
  40651c:	bl	406934 <ferror@plt+0x3ef4>
  406520:	cmp	w0, #0x0
  406524:	b.eq	406534 <ferror@plt+0x3af4>  // b.none
  406528:	adrp	x0, 423000 <ferror@plt+0x205c0>
  40652c:	add	x0, x0, #0x3b0
  406530:	str	wzr, [x0, #8344]
  406534:	ldr	w0, [sp, #112]
  406538:	cmp	w0, #0x0
  40653c:	b.eq	4065c0 <ferror@plt+0x3b80>  // b.none
  406540:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406544:	add	x0, x0, #0x3b0
  406548:	ldr	w0, [x0, #8344]
  40654c:	cmp	w0, #0x7
  406550:	b.eq	406598 <ferror@plt+0x3b58>  // b.none
  406554:	cmp	w0, #0x7
  406558:	b.hi	4065ac <ferror@plt+0x3b6c>  // b.pmore
  40655c:	cmp	w0, #0x1
  406560:	b.eq	406570 <ferror@plt+0x3b30>  // b.none
  406564:	cmp	w0, #0x5
  406568:	b.eq	406584 <ferror@plt+0x3b44>  // b.none
  40656c:	b	4065ac <ferror@plt+0x3b6c>
  406570:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406574:	add	x0, x0, #0x3b0
  406578:	mov	w1, #0x2                   	// #2
  40657c:	str	w1, [x0, #8344]
  406580:	b	4065c4 <ferror@plt+0x3b84>
  406584:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406588:	add	x0, x0, #0x3b0
  40658c:	mov	w1, #0x6                   	// #6
  406590:	str	w1, [x0, #8344]
  406594:	b	4065c4 <ferror@plt+0x3b84>
  406598:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40659c:	add	x0, x0, #0x220
  4065a0:	bl	4029f0 <gettext@plt>
  4065a4:	bl	402890 <warnx@plt>
  4065a8:	b	4065c4 <ferror@plt+0x3b84>
  4065ac:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4065b0:	add	x0, x0, #0x3b0
  4065b4:	mov	w1, #0x3                   	// #3
  4065b8:	str	w1, [x0, #8344]
  4065bc:	b	4065c4 <ferror@plt+0x3b84>
  4065c0:	nop
  4065c4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4065c8:	add	x1, x0, #0x268
  4065cc:	ldr	w0, [sp, #100]
  4065d0:	bl	40d9c8 <ferror@plt+0xaf88>
  4065d4:	cmp	w0, #0x0
  4065d8:	cset	w0, ne  // ne = any
  4065dc:	and	w2, w0, #0xff
  4065e0:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4065e4:	add	x0, x0, #0x3b0
  4065e8:	add	x1, x0, #0x2, lsl #12
  4065ec:	ldrb	w0, [x1, #156]
  4065f0:	bfi	w0, w2, #7, #1
  4065f4:	strb	w0, [x1, #156]
  4065f8:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4065fc:	add	x0, x0, #0x3b0
  406600:	add	x0, x0, #0x2, lsl #12
  406604:	ldrb	w0, [x0, #156]
  406608:	and	w0, w0, #0x1
  40660c:	and	w0, w0, #0xff
  406610:	cmp	w0, #0x0
  406614:	b.eq	406620 <ferror@plt+0x3be0>  // b.none
  406618:	mov	w0, #0x1                   	// #1
  40661c:	str	w0, [sp, #124]
  406620:	ldr	w0, [sp, #124]
  406624:	cmp	w0, #0x0
  406628:	b.ne	406648 <ferror@plt+0x3c08>  // b.any
  40662c:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406630:	add	x0, x0, #0x3b0
  406634:	add	x0, x0, #0x2, lsl #12
  406638:	ldrb	w0, [x0, #156]
  40663c:	ubfx	x0, x0, #6, #1
  406640:	and	w2, w0, #0xff
  406644:	b	40664c <ferror@plt+0x3c0c>
  406648:	mov	w2, #0x0                   	// #0
  40664c:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406650:	add	x0, x0, #0x3b0
  406654:	add	x1, x0, #0x2, lsl #12
  406658:	ldrb	w0, [x1, #156]
  40665c:	bfi	w0, w2, #6, #1
  406660:	strb	w0, [x1, #156]
  406664:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406668:	add	x0, x0, #0x3b0
  40666c:	add	x0, x0, #0x2, lsl #12
  406670:	ldrb	w0, [x0, #156]
  406674:	and	w0, w0, #0x40
  406678:	and	w0, w0, #0xff
  40667c:	cmp	w0, #0x0
  406680:	b.eq	406688 <ferror@plt+0x3c48>  // b.none
  406684:	bl	4079cc <ferror@plt+0x4f8c>
  406688:	adrp	x0, 423000 <ferror@plt+0x205c0>
  40668c:	add	x0, x0, #0x3b0
  406690:	ldr	w0, [x0, #96]
  406694:	cmp	w0, #0x8
  406698:	b.eq	4068c4 <ferror@plt+0x3e84>  // b.none
  40669c:	cmp	w0, #0x8
  4066a0:	b.gt	4068e4 <ferror@plt+0x3ea4>
  4066a4:	cmp	w0, #0x4
  4066a8:	b.gt	4066b8 <ferror@plt+0x3c78>
  4066ac:	cmp	w0, #0x3
  4066b0:	b.ge	4066c8 <ferror@plt+0x3c88>  // b.tcont
  4066b4:	b	4068e4 <ferror@plt+0x3ea4>
  4066b8:	sub	w0, w0, #0x5
  4066bc:	cmp	w0, #0x2
  4066c0:	b.hi	4068e4 <ferror@plt+0x3ea4>  // b.pmore
  4066c4:	b	4068a4 <ferror@plt+0x3e64>
  4066c8:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4066cc:	add	x0, x0, #0x3b0
  4066d0:	ldr	w0, [x0, #100]
  4066d4:	cmp	w0, #0x0
  4066d8:	b.ne	406700 <ferror@plt+0x3cc0>  // b.any
  4066dc:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4066e0:	add	x0, x0, #0x3b0
  4066e4:	bl	405910 <ferror@plt+0x2ed0>
  4066e8:	cmp	w0, #0x0
  4066ec:	b.eq	406700 <ferror@plt+0x3cc0>  // b.none
  4066f0:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4066f4:	add	x0, x0, #0x3b0
  4066f8:	mov	w1, #0x1                   	// #1
  4066fc:	str	w1, [x0, #100]
  406700:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406704:	add	x0, x0, #0x3b0
  406708:	add	x0, x0, #0x2, lsl #12
  40670c:	ldrb	w0, [x0, #156]
  406710:	and	w0, w0, #0x2
  406714:	and	w0, w0, #0xff
  406718:	cmp	w0, #0x0
  40671c:	b.eq	40678c <ferror@plt+0x3d4c>  // b.none
  406720:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406724:	add	x0, x0, #0x3b0
  406728:	ldr	w0, [x0, #100]
  40672c:	cmp	w0, #0x0
  406730:	b.eq	40678c <ferror@plt+0x3d4c>  // b.none
  406734:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406738:	add	x0, x0, #0x3b0
  40673c:	add	x0, x0, #0x2, lsl #12
  406740:	ldrb	w0, [x0, #156]
  406744:	and	w0, w0, #0x8
  406748:	and	w0, w0, #0xff
  40674c:	cmp	w0, #0x0
  406750:	b.ne	406774 <ferror@plt+0x3d34>  // b.any
  406754:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406758:	add	x0, x0, #0x3b0
  40675c:	add	x0, x0, #0x2, lsl #12
  406760:	ldrb	w0, [x0, #156]
  406764:	and	w0, w0, #0x10
  406768:	and	w0, w0, #0xff
  40676c:	cmp	w0, #0x0
  406770:	b.eq	40678c <ferror@plt+0x3d4c>  // b.none
  406774:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  406778:	add	x0, x0, #0x270
  40677c:	bl	4029f0 <gettext@plt>
  406780:	mov	x1, x0
  406784:	mov	w0, #0x1                   	// #1
  406788:	bl	402920 <errx@plt>
  40678c:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406790:	add	x0, x0, #0x3b0
  406794:	add	x0, x0, #0x2, lsl #12
  406798:	ldrb	w0, [x0, #157]
  40679c:	and	w0, w0, #0x1
  4067a0:	and	w0, w0, #0xff
  4067a4:	cmp	w0, #0x0
  4067a8:	b.eq	4067d8 <ferror@plt+0x3d98>  // b.none
  4067ac:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4067b0:	add	x0, x0, #0x3b0
  4067b4:	ldr	w0, [x0, #100]
  4067b8:	cmp	w0, #0x0
  4067bc:	b.eq	4067d8 <ferror@plt+0x3d98>  // b.none
  4067c0:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4067c4:	add	x0, x0, #0x3b0
  4067c8:	add	x0, x0, #0x2, lsl #12
  4067cc:	ldrb	w1, [x0, #157]
  4067d0:	and	w1, w1, #0xfffffffe
  4067d4:	strb	w1, [x0, #157]
  4067d8:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4067dc:	add	x0, x0, #0x3b0
  4067e0:	add	x0, x0, #0x2, lsl #12
  4067e4:	ldrb	w0, [x0, #156]
  4067e8:	and	w0, w0, #0x40
  4067ec:	and	w0, w0, #0xff
  4067f0:	cmp	w0, #0x0
  4067f4:	b.eq	4067fc <ferror@plt+0x3dbc>  // b.none
  4067f8:	bl	4079cc <ferror@plt+0x4f8c>
  4067fc:	add	x0, sp, #0x58
  406800:	mov	x1, x0
  406804:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406808:	add	x0, x0, #0x3b0
  40680c:	bl	404104 <ferror@plt+0x16c4>
  406810:	str	x0, [sp, #104]
  406814:	ldr	x0, [sp, #104]
  406818:	cmp	x0, #0x0
  40681c:	b.le	40683c <ferror@plt+0x3dfc>
  406820:	ldr	x0, [sp, #88]
  406824:	ldr	x1, [sp, #104]
  406828:	mov	x2, x1
  40682c:	mov	x1, x0
  406830:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406834:	add	x0, x0, #0x3b0
  406838:	bl	405824 <ferror@plt+0x2de4>
  40683c:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406840:	add	x0, x0, #0x3b0
  406844:	ldr	x0, [x0, #8328]
  406848:	cmp	x0, #0x0
  40684c:	b.ne	406858 <ferror@plt+0x3e18>  // b.any
  406850:	ldr	x0, [sp, #88]
  406854:	bl	4027f0 <free@plt>
  406858:	ldr	x0, [sp, #104]
  40685c:	cmp	x0, #0x0
  406860:	b.ge	40687c <ferror@plt+0x3e3c>  // b.tcont
  406864:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  406868:	add	x0, x0, #0x2d0
  40686c:	bl	4029f0 <gettext@plt>
  406870:	mov	x1, x0
  406874:	mov	w0, #0x1                   	// #1
  406878:	bl	402a20 <err@plt>
  40687c:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406880:	add	x0, x0, #0x3b0
  406884:	ldr	w0, [x0, #112]
  406888:	cmp	w0, #0x0
  40688c:	b.lt	4068fc <ferror@plt+0x3ebc>  // b.tstop
  406890:	adrp	x0, 423000 <ferror@plt+0x205c0>
  406894:	add	x0, x0, #0x3b0
  406898:	ldr	w0, [x0, #112]
  40689c:	bl	4026b0 <close@plt>
  4068a0:	b	4068fc <ferror@plt+0x3ebc>
  4068a4:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4068a8:	add	x0, x0, #0x3b0
  4068ac:	ldr	w0, [x0, #96]
  4068b0:	mov	w2, #0x0                   	// #0
  4068b4:	mov	x1, #0x0                   	// #0
  4068b8:	bl	402530 <klogctl@plt>
  4068bc:	str	w0, [sp, #116]
  4068c0:	b	406900 <ferror@plt+0x3ec0>
  4068c4:	adrp	x0, 423000 <ferror@plt+0x205c0>
  4068c8:	add	x0, x0, #0x3b0
  4068cc:	ldr	w0, [x0, #96]
  4068d0:	ldr	w2, [sp, #120]
  4068d4:	mov	x1, #0x0                   	// #0
  4068d8:	bl	402530 <klogctl@plt>
  4068dc:	str	w0, [sp, #116]
  4068e0:	b	406900 <ferror@plt+0x3ec0>
  4068e4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4068e8:	add	x0, x0, #0x2f0
  4068ec:	bl	4029f0 <gettext@plt>
  4068f0:	mov	x1, x0
  4068f4:	mov	w0, #0x1                   	// #1
  4068f8:	bl	402920 <errx@plt>
  4068fc:	nop
  406900:	ldr	w0, [sp, #116]
  406904:	cmp	w0, #0x0
  406908:	b.eq	406924 <ferror@plt+0x3ee4>  // b.none
  40690c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  406910:	add	x0, x0, #0x308
  406914:	bl	4029f0 <gettext@plt>
  406918:	mov	x1, x0
  40691c:	mov	w0, #0x1                   	// #1
  406920:	bl	402a20 <err@plt>
  406924:	mov	w0, #0x0                   	// #0
  406928:	ldr	x19, [sp, #16]
  40692c:	ldp	x29, x30, [sp], #128
  406930:	ret
  406934:	stp	x29, x30, [sp, #-192]!
  406938:	mov	x29, sp
  40693c:	str	x0, [sp, #24]
  406940:	add	x0, sp, #0x90
  406944:	mov	x1, #0x0                   	// #0
  406948:	bl	402610 <gettimeofday@plt>
  40694c:	cmp	w0, #0x0
  406950:	b.eq	406964 <ferror@plt+0x3f24>  // b.none
  406954:	bl	402990 <__errno_location@plt>
  406958:	ldr	w0, [x0]
  40695c:	neg	w0, w0
  406960:	b	406a5c <ferror@plt+0x401c>
  406964:	add	x0, sp, #0xb0
  406968:	mov	x1, x0
  40696c:	mov	w0, #0x7                   	// #7
  406970:	bl	4024a0 <clock_gettime@plt>
  406974:	cmp	w0, #0x0
  406978:	b.ne	406a1c <ferror@plt+0x3fdc>  // b.any
  40697c:	ldr	x0, [sp, #176]
  406980:	str	x0, [sp, #160]
  406984:	ldr	x0, [sp, #184]
  406988:	mov	x1, #0xf7cf                	// #63439
  40698c:	movk	x1, #0xe353, lsl #16
  406990:	movk	x1, #0x9ba5, lsl #32
  406994:	movk	x1, #0x20c4, lsl #48
  406998:	smulh	x1, x0, x1
  40699c:	asr	x1, x1, #7
  4069a0:	asr	x0, x0, #63
  4069a4:	sub	x0, x1, x0
  4069a8:	str	x0, [sp, #168]
  4069ac:	ldr	x1, [sp, #144]
  4069b0:	ldr	x0, [sp, #160]
  4069b4:	sub	x1, x1, x0
  4069b8:	ldr	x0, [sp, #24]
  4069bc:	str	x1, [x0]
  4069c0:	ldr	x1, [sp, #152]
  4069c4:	ldr	x0, [sp, #168]
  4069c8:	sub	x1, x1, x0
  4069cc:	ldr	x0, [sp, #24]
  4069d0:	str	x1, [x0, #8]
  4069d4:	ldr	x0, [sp, #24]
  4069d8:	ldr	x0, [x0, #8]
  4069dc:	cmp	x0, #0x0
  4069e0:	b.ge	406a14 <ferror@plt+0x3fd4>  // b.tcont
  4069e4:	ldr	x0, [sp, #24]
  4069e8:	ldr	x0, [x0]
  4069ec:	sub	x1, x0, #0x1
  4069f0:	ldr	x0, [sp, #24]
  4069f4:	str	x1, [x0]
  4069f8:	ldr	x0, [sp, #24]
  4069fc:	ldr	x1, [x0, #8]
  406a00:	mov	x0, #0x4240                	// #16960
  406a04:	movk	x0, #0xf, lsl #16
  406a08:	add	x1, x1, x0
  406a0c:	ldr	x0, [sp, #24]
  406a10:	str	x1, [x0, #8]
  406a14:	mov	w0, #0x0                   	// #0
  406a18:	b	406a5c <ferror@plt+0x401c>
  406a1c:	add	x0, sp, #0x20
  406a20:	bl	402410 <sysinfo@plt>
  406a24:	cmp	w0, #0x0
  406a28:	b.eq	406a3c <ferror@plt+0x3ffc>  // b.none
  406a2c:	bl	402990 <__errno_location@plt>
  406a30:	ldr	w0, [x0]
  406a34:	neg	w0, w0
  406a38:	b	406a5c <ferror@plt+0x401c>
  406a3c:	ldr	x1, [sp, #144]
  406a40:	ldr	x0, [sp, #32]
  406a44:	sub	x1, x1, x0
  406a48:	ldr	x0, [sp, #24]
  406a4c:	str	x1, [x0]
  406a50:	ldr	x0, [sp, #24]
  406a54:	str	xzr, [x0, #8]
  406a58:	mov	w0, #0x0                   	// #0
  406a5c:	ldp	x29, x30, [sp], #192
  406a60:	ret
  406a64:	stp	x29, x30, [sp, #-64]!
  406a68:	mov	x29, sp
  406a6c:	str	x0, [sp, #24]
  406a70:	add	x0, sp, #0x28
  406a74:	mov	x1, x0
  406a78:	mov	w0, #0x4                   	// #4
  406a7c:	bl	4024a0 <clock_gettime@plt>
  406a80:	str	w0, [sp, #60]
  406a84:	ldr	w0, [sp, #60]
  406a88:	cmp	w0, #0x0
  406a8c:	b.ne	406ac8 <ferror@plt+0x4088>  // b.any
  406a90:	ldr	x1, [sp, #40]
  406a94:	ldr	x0, [sp, #24]
  406a98:	str	x1, [x0]
  406a9c:	ldr	x0, [sp, #48]
  406aa0:	mov	x1, #0xf7cf                	// #63439
  406aa4:	movk	x1, #0xe353, lsl #16
  406aa8:	movk	x1, #0x9ba5, lsl #32
  406aac:	movk	x1, #0x20c4, lsl #48
  406ab0:	smulh	x1, x0, x1
  406ab4:	asr	x1, x1, #7
  406ab8:	asr	x0, x0, #63
  406abc:	sub	x1, x1, x0
  406ac0:	ldr	x0, [sp, #24]
  406ac4:	str	x1, [x0, #8]
  406ac8:	ldr	w0, [sp, #60]
  406acc:	ldp	x29, x30, [sp], #64
  406ad0:	ret
  406ad4:	stp	x29, x30, [sp, #-48]!
  406ad8:	mov	x29, sp
  406adc:	str	x0, [sp, #24]
  406ae0:	ldr	x0, [sp, #24]
  406ae4:	cmp	x0, #0x0
  406ae8:	b.ne	406af4 <ferror@plt+0x40b4>  // b.any
  406aec:	mov	x0, #0x0                   	// #0
  406af0:	b	406c48 <ferror@plt+0x4208>
  406af4:	ldr	x0, [sp, #24]
  406af8:	bl	402360 <strlen@plt>
  406afc:	lsl	x0, x0, #2
  406b00:	add	x0, x0, #0x1
  406b04:	bl	4025a0 <malloc@plt>
  406b08:	str	x0, [sp, #40]
  406b0c:	ldr	x0, [sp, #40]
  406b10:	str	x0, [sp, #32]
  406b14:	ldr	x0, [sp, #40]
  406b18:	cmp	x0, #0x0
  406b1c:	b.ne	406b28 <ferror@plt+0x40e8>  // b.any
  406b20:	mov	x0, #0x0                   	// #0
  406b24:	b	406c48 <ferror@plt+0x4208>
  406b28:	ldr	x0, [sp, #24]
  406b2c:	ldrsb	w0, [x0]
  406b30:	cmp	w0, #0x0
  406b34:	b.ne	406b4c <ferror@plt+0x410c>  // b.any
  406b38:	ldr	x0, [sp, #40]
  406b3c:	strb	wzr, [x0]
  406b40:	nop
  406b44:	ldr	x0, [sp, #32]
  406b48:	b	406c48 <ferror@plt+0x4208>
  406b4c:	ldr	x0, [sp, #24]
  406b50:	ldrsb	w0, [x0]
  406b54:	mov	w1, w0
  406b58:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  406b5c:	add	x0, x0, #0xb48
  406b60:	bl	402850 <strchr@plt>
  406b64:	cmp	x0, #0x0
  406b68:	b.eq	406c20 <ferror@plt+0x41e0>  // b.none
  406b6c:	ldr	x0, [sp, #40]
  406b70:	add	x1, x0, #0x1
  406b74:	str	x1, [sp, #40]
  406b78:	mov	w1, #0x5c                  	// #92
  406b7c:	strb	w1, [x0]
  406b80:	ldr	x0, [sp, #24]
  406b84:	ldrsb	w0, [x0]
  406b88:	asr	w0, w0, #6
  406b8c:	and	w0, w0, #0xff
  406b90:	and	w0, w0, #0x3
  406b94:	and	w0, w0, #0xff
  406b98:	add	w0, w0, #0x30
  406b9c:	and	w2, w0, #0xff
  406ba0:	ldr	x0, [sp, #40]
  406ba4:	add	x1, x0, #0x1
  406ba8:	str	x1, [sp, #40]
  406bac:	sxtb	w1, w2
  406bb0:	strb	w1, [x0]
  406bb4:	ldr	x0, [sp, #24]
  406bb8:	ldrsb	w0, [x0]
  406bbc:	and	w0, w0, #0xff
  406bc0:	asr	w0, w0, #3
  406bc4:	and	w0, w0, #0xff
  406bc8:	and	w0, w0, #0x7
  406bcc:	and	w0, w0, #0xff
  406bd0:	add	w0, w0, #0x30
  406bd4:	and	w2, w0, #0xff
  406bd8:	ldr	x0, [sp, #40]
  406bdc:	add	x1, x0, #0x1
  406be0:	str	x1, [sp, #40]
  406be4:	sxtb	w1, w2
  406be8:	strb	w1, [x0]
  406bec:	ldr	x0, [sp, #24]
  406bf0:	ldrsb	w0, [x0]
  406bf4:	and	w0, w0, #0xff
  406bf8:	and	w0, w0, #0x7
  406bfc:	and	w0, w0, #0xff
  406c00:	add	w0, w0, #0x30
  406c04:	and	w2, w0, #0xff
  406c08:	ldr	x0, [sp, #40]
  406c0c:	add	x1, x0, #0x1
  406c10:	str	x1, [sp, #40]
  406c14:	sxtb	w1, w2
  406c18:	strb	w1, [x0]
  406c1c:	b	406c38 <ferror@plt+0x41f8>
  406c20:	ldr	x0, [sp, #40]
  406c24:	add	x1, x0, #0x1
  406c28:	str	x1, [sp, #40]
  406c2c:	ldr	x1, [sp, #24]
  406c30:	ldrsb	w1, [x1]
  406c34:	strb	w1, [x0]
  406c38:	ldr	x0, [sp, #24]
  406c3c:	add	x0, x0, #0x1
  406c40:	str	x0, [sp, #24]
  406c44:	b	406b28 <ferror@plt+0x40e8>
  406c48:	ldp	x29, x30, [sp], #48
  406c4c:	ret
  406c50:	sub	sp, sp, #0x30
  406c54:	str	x0, [sp, #24]
  406c58:	str	x1, [sp, #16]
  406c5c:	str	x2, [sp, #8]
  406c60:	str	xzr, [sp, #40]
  406c64:	ldr	x0, [sp, #24]
  406c68:	cmp	x0, #0x0
  406c6c:	b.eq	406dd8 <ferror@plt+0x4398>  // b.none
  406c70:	b	406da8 <ferror@plt+0x4368>
  406c74:	ldr	x0, [sp, #24]
  406c78:	ldrsb	w0, [x0]
  406c7c:	cmp	w0, #0x5c
  406c80:	b.ne	406d7c <ferror@plt+0x433c>  // b.any
  406c84:	ldr	x0, [sp, #40]
  406c88:	add	x1, x0, #0x3
  406c8c:	ldr	x0, [sp, #8]
  406c90:	sub	x0, x0, #0x1
  406c94:	cmp	x1, x0
  406c98:	b.cs	406d7c <ferror@plt+0x433c>  // b.hs, b.nlast
  406c9c:	ldr	x0, [sp, #24]
  406ca0:	add	x0, x0, #0x1
  406ca4:	ldrsb	w0, [x0]
  406ca8:	and	w0, w0, #0xfffffff8
  406cac:	sxtb	w0, w0
  406cb0:	cmp	w0, #0x30
  406cb4:	b.ne	406d7c <ferror@plt+0x433c>  // b.any
  406cb8:	ldr	x0, [sp, #24]
  406cbc:	add	x0, x0, #0x2
  406cc0:	ldrsb	w0, [x0]
  406cc4:	and	w0, w0, #0xfffffff8
  406cc8:	sxtb	w0, w0
  406ccc:	cmp	w0, #0x30
  406cd0:	b.ne	406d7c <ferror@plt+0x433c>  // b.any
  406cd4:	ldr	x0, [sp, #24]
  406cd8:	add	x0, x0, #0x3
  406cdc:	ldrsb	w0, [x0]
  406ce0:	and	w0, w0, #0xfffffff8
  406ce4:	sxtb	w0, w0
  406ce8:	cmp	w0, #0x30
  406cec:	b.ne	406d7c <ferror@plt+0x433c>  // b.any
  406cf0:	ldr	x0, [sp, #24]
  406cf4:	add	x0, x0, #0x1
  406cf8:	ldrsb	w0, [x0]
  406cfc:	and	w0, w0, #0xff
  406d00:	and	w0, w0, #0x7
  406d04:	lsl	w1, w0, #3
  406d08:	ldr	x0, [sp, #24]
  406d0c:	add	x0, x0, #0x2
  406d10:	ldrsb	w0, [x0]
  406d14:	and	w0, w0, #0xff
  406d18:	and	w0, w0, #0x7
  406d1c:	add	w0, w1, w0
  406d20:	and	w0, w0, #0xff
  406d24:	ubfiz	w0, w0, #3, #5
  406d28:	and	w1, w0, #0xff
  406d2c:	ldr	x0, [sp, #24]
  406d30:	add	x0, x0, #0x3
  406d34:	ldrsb	w0, [x0]
  406d38:	and	w0, w0, #0xff
  406d3c:	and	w0, w0, #0x7
  406d40:	and	w0, w0, #0xff
  406d44:	add	w0, w1, w0
  406d48:	and	w2, w0, #0xff
  406d4c:	ldr	x0, [sp, #16]
  406d50:	add	x1, x0, #0x1
  406d54:	str	x1, [sp, #16]
  406d58:	sxtb	w1, w2
  406d5c:	strb	w1, [x0]
  406d60:	ldr	x0, [sp, #24]
  406d64:	add	x0, x0, #0x4
  406d68:	str	x0, [sp, #24]
  406d6c:	ldr	x0, [sp, #40]
  406d70:	add	x0, x0, #0x4
  406d74:	str	x0, [sp, #40]
  406d78:	b	406da8 <ferror@plt+0x4368>
  406d7c:	ldr	x1, [sp, #24]
  406d80:	add	x0, x1, #0x1
  406d84:	str	x0, [sp, #24]
  406d88:	ldr	x0, [sp, #16]
  406d8c:	add	x2, x0, #0x1
  406d90:	str	x2, [sp, #16]
  406d94:	ldrsb	w1, [x1]
  406d98:	strb	w1, [x0]
  406d9c:	ldr	x0, [sp, #40]
  406da0:	add	x0, x0, #0x1
  406da4:	str	x0, [sp, #40]
  406da8:	ldr	x0, [sp, #24]
  406dac:	ldrsb	w0, [x0]
  406db0:	cmp	w0, #0x0
  406db4:	b.eq	406dcc <ferror@plt+0x438c>  // b.none
  406db8:	ldr	x0, [sp, #8]
  406dbc:	sub	x0, x0, #0x1
  406dc0:	ldr	x1, [sp, #40]
  406dc4:	cmp	x1, x0
  406dc8:	b.cc	406c74 <ferror@plt+0x4234>  // b.lo, b.ul, b.last
  406dcc:	ldr	x0, [sp, #16]
  406dd0:	strb	wzr, [x0]
  406dd4:	b	406ddc <ferror@plt+0x439c>
  406dd8:	nop
  406ddc:	add	sp, sp, #0x30
  406de0:	ret
  406de4:	stp	x29, x30, [sp, #-80]!
  406de8:	mov	x29, sp
  406dec:	str	x19, [sp, #16]
  406df0:	str	x0, [sp, #56]
  406df4:	str	x1, [sp, #48]
  406df8:	str	x2, [sp, #40]
  406dfc:	str	xzr, [sp, #72]
  406e00:	ldr	x0, [sp, #48]
  406e04:	str	x0, [sp, #64]
  406e08:	ldr	x0, [sp, #56]
  406e0c:	cmp	x0, #0x0
  406e10:	b.ne	406ff0 <ferror@plt+0x45b0>  // b.any
  406e14:	mov	x0, #0x0                   	// #0
  406e18:	b	40702c <ferror@plt+0x45ec>
  406e1c:	ldr	x0, [sp, #56]
  406e20:	ldrsb	w0, [x0]
  406e24:	cmp	w0, #0x5c
  406e28:	b.ne	406fc4 <ferror@plt+0x4584>  // b.any
  406e2c:	ldr	x0, [sp, #72]
  406e30:	add	x1, x0, #0x3
  406e34:	ldr	x0, [sp, #40]
  406e38:	sub	x0, x0, #0x1
  406e3c:	cmp	x1, x0
  406e40:	b.cs	406fc4 <ferror@plt+0x4584>  // b.hs, b.nlast
  406e44:	ldr	x0, [sp, #56]
  406e48:	add	x0, x0, #0x1
  406e4c:	ldrsb	w0, [x0]
  406e50:	cmp	w0, #0x78
  406e54:	b.ne	406fc4 <ferror@plt+0x4584>  // b.any
  406e58:	bl	4027c0 <__ctype_b_loc@plt>
  406e5c:	ldr	x1, [x0]
  406e60:	ldr	x0, [sp, #56]
  406e64:	add	x0, x0, #0x2
  406e68:	ldrsb	w0, [x0]
  406e6c:	sxtb	x0, w0
  406e70:	lsl	x0, x0, #1
  406e74:	add	x0, x1, x0
  406e78:	ldrh	w0, [x0]
  406e7c:	and	w0, w0, #0x1000
  406e80:	cmp	w0, #0x0
  406e84:	b.eq	406fc4 <ferror@plt+0x4584>  // b.none
  406e88:	bl	4027c0 <__ctype_b_loc@plt>
  406e8c:	ldr	x1, [x0]
  406e90:	ldr	x0, [sp, #56]
  406e94:	add	x0, x0, #0x3
  406e98:	ldrsb	w0, [x0]
  406e9c:	sxtb	x0, w0
  406ea0:	lsl	x0, x0, #1
  406ea4:	add	x0, x1, x0
  406ea8:	ldrh	w0, [x0]
  406eac:	and	w0, w0, #0x1000
  406eb0:	cmp	w0, #0x0
  406eb4:	b.eq	406fc4 <ferror@plt+0x4584>  // b.none
  406eb8:	bl	4027c0 <__ctype_b_loc@plt>
  406ebc:	ldr	x1, [x0]
  406ec0:	ldr	x0, [sp, #56]
  406ec4:	add	x0, x0, #0x2
  406ec8:	ldrsb	w0, [x0]
  406ecc:	sxtb	x0, w0
  406ed0:	lsl	x0, x0, #1
  406ed4:	add	x0, x1, x0
  406ed8:	ldrh	w0, [x0]
  406edc:	and	w0, w0, #0x800
  406ee0:	cmp	w0, #0x0
  406ee4:	b.eq	406f04 <ferror@plt+0x44c4>  // b.none
  406ee8:	ldr	x0, [sp, #56]
  406eec:	add	x0, x0, #0x2
  406ef0:	ldrsb	w0, [x0]
  406ef4:	sub	w0, w0, #0x30
  406ef8:	lsl	w0, w0, #4
  406efc:	sxtb	w19, w0
  406f00:	b	406f20 <ferror@plt+0x44e0>
  406f04:	ldr	x0, [sp, #56]
  406f08:	add	x0, x0, #0x2
  406f0c:	ldrsb	w0, [x0]
  406f10:	bl	4029a0 <tolower@plt>
  406f14:	sub	w0, w0, #0x57
  406f18:	lsl	w0, w0, #4
  406f1c:	sxtb	w19, w0
  406f20:	bl	4027c0 <__ctype_b_loc@plt>
  406f24:	ldr	x1, [x0]
  406f28:	ldr	x0, [sp, #56]
  406f2c:	add	x0, x0, #0x3
  406f30:	ldrsb	w0, [x0]
  406f34:	sxtb	x0, w0
  406f38:	lsl	x0, x0, #1
  406f3c:	add	x0, x1, x0
  406f40:	ldrh	w0, [x0]
  406f44:	and	w0, w0, #0x800
  406f48:	cmp	w0, #0x0
  406f4c:	b.eq	406f70 <ferror@plt+0x4530>  // b.none
  406f50:	ldr	x0, [sp, #56]
  406f54:	add	x0, x0, #0x3
  406f58:	ldrsb	w0, [x0]
  406f5c:	and	w0, w0, #0xff
  406f60:	sub	w0, w0, #0x30
  406f64:	and	w0, w0, #0xff
  406f68:	sxtb	w1, w0
  406f6c:	b	406f90 <ferror@plt+0x4550>
  406f70:	ldr	x0, [sp, #56]
  406f74:	add	x0, x0, #0x3
  406f78:	ldrsb	w0, [x0]
  406f7c:	bl	4029a0 <tolower@plt>
  406f80:	and	w0, w0, #0xff
  406f84:	sub	w0, w0, #0x57
  406f88:	and	w0, w0, #0xff
  406f8c:	sxtb	w1, w0
  406f90:	ldr	x0, [sp, #48]
  406f94:	add	x2, x0, #0x1
  406f98:	str	x2, [sp, #48]
  406f9c:	orr	w1, w19, w1
  406fa0:	sxtb	w1, w1
  406fa4:	strb	w1, [x0]
  406fa8:	ldr	x0, [sp, #56]
  406fac:	add	x0, x0, #0x4
  406fb0:	str	x0, [sp, #56]
  406fb4:	ldr	x0, [sp, #72]
  406fb8:	add	x0, x0, #0x4
  406fbc:	str	x0, [sp, #72]
  406fc0:	b	406ff0 <ferror@plt+0x45b0>
  406fc4:	ldr	x1, [sp, #56]
  406fc8:	add	x0, x1, #0x1
  406fcc:	str	x0, [sp, #56]
  406fd0:	ldr	x0, [sp, #48]
  406fd4:	add	x2, x0, #0x1
  406fd8:	str	x2, [sp, #48]
  406fdc:	ldrsb	w1, [x1]
  406fe0:	strb	w1, [x0]
  406fe4:	ldr	x0, [sp, #72]
  406fe8:	add	x0, x0, #0x1
  406fec:	str	x0, [sp, #72]
  406ff0:	ldr	x0, [sp, #56]
  406ff4:	ldrsb	w0, [x0]
  406ff8:	cmp	w0, #0x0
  406ffc:	b.eq	407014 <ferror@plt+0x45d4>  // b.none
  407000:	ldr	x0, [sp, #40]
  407004:	sub	x0, x0, #0x1
  407008:	ldr	x1, [sp, #72]
  40700c:	cmp	x1, x0
  407010:	b.cc	406e1c <ferror@plt+0x43dc>  // b.lo, b.ul, b.last
  407014:	ldr	x0, [sp, #48]
  407018:	strb	wzr, [x0]
  40701c:	ldr	x1, [sp, #48]
  407020:	ldr	x0, [sp, #64]
  407024:	sub	x0, x1, x0
  407028:	add	x0, x0, #0x1
  40702c:	ldr	x19, [sp, #16]
  407030:	ldp	x29, x30, [sp], #80
  407034:	ret
  407038:	sub	sp, sp, #0x10
  40703c:	str	x0, [sp, #8]
  407040:	b	407050 <ferror@plt+0x4610>
  407044:	ldr	x0, [sp, #8]
  407048:	add	x0, x0, #0x1
  40704c:	str	x0, [sp, #8]
  407050:	ldr	x0, [sp, #8]
  407054:	cmp	x0, #0x0
  407058:	b.eq	40708c <ferror@plt+0x464c>  // b.none
  40705c:	ldr	x0, [sp, #8]
  407060:	ldrsb	w0, [x0]
  407064:	cmp	w0, #0x0
  407068:	b.eq	40708c <ferror@plt+0x464c>  // b.none
  40706c:	ldr	x0, [sp, #8]
  407070:	ldrsb	w0, [x0]
  407074:	cmp	w0, #0x20
  407078:	b.eq	40708c <ferror@plt+0x464c>  // b.none
  40707c:	ldr	x0, [sp, #8]
  407080:	ldrsb	w0, [x0]
  407084:	cmp	w0, #0x9
  407088:	b.ne	407044 <ferror@plt+0x4604>  // b.any
  40708c:	ldr	x0, [sp, #8]
  407090:	add	sp, sp, #0x10
  407094:	ret
  407098:	stp	x29, x30, [sp, #-64]!
  40709c:	mov	x29, sp
  4070a0:	str	x0, [sp, #24]
  4070a4:	str	x1, [sp, #16]
  4070a8:	ldr	x0, [sp, #24]
  4070ac:	cmp	x0, #0x0
  4070b0:	b.ne	4070bc <ferror@plt+0x467c>  // b.any
  4070b4:	mov	x0, #0x0                   	// #0
  4070b8:	b	407140 <ferror@plt+0x4700>
  4070bc:	ldr	x0, [sp, #24]
  4070c0:	bl	407038 <ferror@plt+0x45f8>
  4070c4:	str	x0, [sp, #56]
  4070c8:	ldr	x1, [sp, #56]
  4070cc:	ldr	x0, [sp, #24]
  4070d0:	sub	x0, x1, x0
  4070d4:	add	x0, x0, #0x1
  4070d8:	str	x0, [sp, #48]
  4070dc:	ldr	x0, [sp, #16]
  4070e0:	cmp	x0, #0x0
  4070e4:	b.eq	4070f4 <ferror@plt+0x46b4>  // b.none
  4070e8:	ldr	x0, [sp, #16]
  4070ec:	ldr	x1, [sp, #56]
  4070f0:	str	x1, [x0]
  4070f4:	ldr	x1, [sp, #56]
  4070f8:	ldr	x0, [sp, #24]
  4070fc:	cmp	x1, x0
  407100:	b.ne	40710c <ferror@plt+0x46cc>  // b.any
  407104:	mov	x0, #0x0                   	// #0
  407108:	b	407140 <ferror@plt+0x4700>
  40710c:	ldr	x0, [sp, #48]
  407110:	bl	4025a0 <malloc@plt>
  407114:	str	x0, [sp, #40]
  407118:	ldr	x0, [sp, #40]
  40711c:	cmp	x0, #0x0
  407120:	b.ne	40712c <ferror@plt+0x46ec>  // b.any
  407124:	mov	x0, #0x0                   	// #0
  407128:	b	407140 <ferror@plt+0x4700>
  40712c:	ldr	x2, [sp, #48]
  407130:	ldr	x1, [sp, #40]
  407134:	ldr	x0, [sp, #24]
  407138:	bl	406c50 <ferror@plt+0x4210>
  40713c:	ldr	x0, [sp, #40]
  407140:	ldp	x29, x30, [sp], #64
  407144:	ret
  407148:	stp	x29, x30, [sp, #-48]!
  40714c:	mov	x29, sp
  407150:	str	x0, [sp, #24]
  407154:	ldr	x0, [sp, #24]
  407158:	cmp	x0, #0x0
  40715c:	b.ne	407180 <ferror@plt+0x4740>  // b.any
  407160:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  407164:	add	x3, x0, #0xc30
  407168:	mov	w2, #0x4a                  	// #74
  40716c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  407170:	add	x1, x0, #0xb50
  407174:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  407178:	add	x0, x0, #0xb68
  40717c:	bl	402980 <__assert_fail@plt>
  407180:	ldr	x0, [sp, #24]
  407184:	bl	402680 <strdup@plt>
  407188:	str	x0, [sp, #40]
  40718c:	ldr	x0, [sp, #40]
  407190:	cmp	x0, #0x0
  407194:	b.ne	4071a8 <ferror@plt+0x4768>  // b.any
  407198:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40719c:	add	x1, x0, #0xb70
  4071a0:	mov	w0, #0x1                   	// #1
  4071a4:	bl	402a20 <err@plt>
  4071a8:	ldr	x0, [sp, #40]
  4071ac:	ldp	x29, x30, [sp], #48
  4071b0:	ret
  4071b4:	stp	x29, x30, [sp, #-32]!
  4071b8:	mov	x29, sp
  4071bc:	str	x0, [sp, #24]
  4071c0:	ldr	x0, [sp, #24]
  4071c4:	ldr	w0, [x0]
  4071c8:	bl	4026b0 <close@plt>
  4071cc:	ldr	x0, [sp, #24]
  4071d0:	add	x0, x0, #0x4
  4071d4:	ldr	w0, [x0]
  4071d8:	bl	4026b0 <close@plt>
  4071dc:	nop
  4071e0:	ldp	x29, x30, [sp], #32
  4071e4:	ret
  4071e8:	stp	x29, x30, [sp, #-64]!
  4071ec:	mov	x29, sp
  4071f0:	str	x19, [sp, #16]
  4071f4:	str	x0, [sp, #40]
  4071f8:	ldr	x0, [sp, #40]
  4071fc:	ldrb	w0, [x0, #792]
  407200:	and	w0, w0, #0x1
  407204:	and	w0, w0, #0xff
  407208:	cmp	w0, #0x0
  40720c:	b.ne	407228 <ferror@plt+0x47e8>  // b.any
  407210:	ldr	x0, [sp, #40]
  407214:	ldr	w0, [x0, #12]
  407218:	cmp	w0, #0x0
  40721c:	b.ge	407228 <ferror@plt+0x47e8>  // b.tcont
  407220:	mov	w0, #0x1                   	// #1
  407224:	b	40722c <ferror@plt+0x47ec>
  407228:	mov	w0, #0x0                   	// #0
  40722c:	str	w0, [sp, #60]
  407230:	ldr	w0, [sp, #60]
  407234:	cmp	w0, #0x0
  407238:	b.eq	40727c <ferror@plt+0x483c>  // b.none
  40723c:	add	x0, sp, #0x30
  407240:	bl	402450 <pipe@plt>
  407244:	cmp	w0, #0x0
  407248:	b.ge	407270 <ferror@plt+0x4830>  // b.tcont
  40724c:	ldr	x0, [sp, #40]
  407250:	ldr	w0, [x0, #16]
  407254:	cmp	w0, #0x0
  407258:	b.le	407268 <ferror@plt+0x4828>
  40725c:	ldr	x0, [sp, #40]
  407260:	ldr	w0, [x0, #16]
  407264:	bl	4026b0 <close@plt>
  407268:	mov	w0, #0xffffffff            	// #-1
  40726c:	b	4073e8 <ferror@plt+0x49a8>
  407270:	ldr	w1, [sp, #52]
  407274:	ldr	x0, [sp, #40]
  407278:	str	w1, [x0, #12]
  40727c:	mov	x0, #0x0                   	// #0
  407280:	bl	402880 <fflush@plt>
  407284:	bl	4024d0 <fork@plt>
  407288:	mov	w1, w0
  40728c:	ldr	x0, [sp, #40]
  407290:	str	w1, [x0, #8]
  407294:	ldr	x0, [sp, #40]
  407298:	ldr	w0, [x0, #8]
  40729c:	cmp	w0, #0x0
  4072a0:	b.ne	407364 <ferror@plt+0x4924>  // b.any
  4072a4:	ldr	w0, [sp, #60]
  4072a8:	cmp	w0, #0x0
  4072ac:	b.eq	4072c8 <ferror@plt+0x4888>  // b.none
  4072b0:	ldr	w0, [sp, #48]
  4072b4:	mov	w1, #0x0                   	// #0
  4072b8:	bl	402900 <dup2@plt>
  4072bc:	add	x0, sp, #0x30
  4072c0:	bl	4071b4 <ferror@plt+0x4774>
  4072c4:	b	4072f4 <ferror@plt+0x48b4>
  4072c8:	ldr	x0, [sp, #40]
  4072cc:	ldr	w0, [x0, #12]
  4072d0:	cmp	w0, #0x0
  4072d4:	b.le	4072f4 <ferror@plt+0x48b4>
  4072d8:	ldr	x0, [sp, #40]
  4072dc:	ldr	w0, [x0, #12]
  4072e0:	mov	w1, #0x0                   	// #0
  4072e4:	bl	402900 <dup2@plt>
  4072e8:	ldr	x0, [sp, #40]
  4072ec:	ldr	w0, [x0, #12]
  4072f0:	bl	4026b0 <close@plt>
  4072f4:	ldr	x0, [sp, #40]
  4072f8:	ldr	x0, [x0, #800]
  4072fc:	blr	x0
  407300:	ldr	x0, [sp, #40]
  407304:	ldr	x0, [x0]
  407308:	ldr	x2, [x0]
  40730c:	ldr	x0, [sp, #40]
  407310:	ldr	x0, [x0]
  407314:	mov	x1, x0
  407318:	mov	x0, x2
  40731c:	bl	402790 <execvp@plt>
  407320:	bl	402990 <__errno_location@plt>
  407324:	ldr	w0, [x0]
  407328:	cmp	w0, #0x2
  40732c:	b.ne	407338 <ferror@plt+0x48f8>  // b.any
  407330:	mov	w19, #0x7f                  	// #127
  407334:	b	40733c <ferror@plt+0x48fc>
  407338:	mov	w19, #0x7e                  	// #126
  40733c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  407340:	add	x0, x0, #0xb98
  407344:	bl	4029f0 <gettext@plt>
  407348:	mov	x1, x0
  40734c:	ldr	x0, [sp, #40]
  407350:	ldr	x0, [x0]
  407354:	ldr	x0, [x0]
  407358:	mov	x2, x0
  40735c:	mov	w0, w19
  407360:	bl	402a20 <err@plt>
  407364:	ldr	x0, [sp, #40]
  407368:	ldr	w0, [x0, #8]
  40736c:	cmp	w0, #0x0
  407370:	b.ge	4073b0 <ferror@plt+0x4970>  // b.tcont
  407374:	ldr	w0, [sp, #60]
  407378:	cmp	w0, #0x0
  40737c:	b.eq	40738c <ferror@plt+0x494c>  // b.none
  407380:	add	x0, sp, #0x30
  407384:	bl	4071b4 <ferror@plt+0x4774>
  407388:	b	4073a8 <ferror@plt+0x4968>
  40738c:	ldr	x0, [sp, #40]
  407390:	ldr	w0, [x0, #12]
  407394:	cmp	w0, #0x0
  407398:	b.eq	4073a8 <ferror@plt+0x4968>  // b.none
  40739c:	ldr	x0, [sp, #40]
  4073a0:	ldr	w0, [x0, #12]
  4073a4:	bl	4026b0 <close@plt>
  4073a8:	mov	w0, #0xffffffff            	// #-1
  4073ac:	b	4073e8 <ferror@plt+0x49a8>
  4073b0:	ldr	w0, [sp, #60]
  4073b4:	cmp	w0, #0x0
  4073b8:	b.eq	4073c8 <ferror@plt+0x4988>  // b.none
  4073bc:	ldr	w0, [sp, #48]
  4073c0:	bl	4026b0 <close@plt>
  4073c4:	b	4073e4 <ferror@plt+0x49a4>
  4073c8:	ldr	x0, [sp, #40]
  4073cc:	ldr	w0, [x0, #12]
  4073d0:	cmp	w0, #0x0
  4073d4:	b.eq	4073e4 <ferror@plt+0x49a4>  // b.none
  4073d8:	ldr	x0, [sp, #40]
  4073dc:	ldr	w0, [x0, #12]
  4073e0:	bl	4026b0 <close@plt>
  4073e4:	mov	w0, #0x0                   	// #0
  4073e8:	ldr	x19, [sp, #16]
  4073ec:	ldp	x29, x30, [sp], #64
  4073f0:	ret
  4073f4:	stp	x29, x30, [sp, #-64]!
  4073f8:	mov	x29, sp
  4073fc:	str	x19, [sp, #16]
  407400:	str	w0, [sp, #44]
  407404:	add	x0, sp, #0x34
  407408:	mov	w2, #0x0                   	// #0
  40740c:	mov	x1, x0
  407410:	ldr	w0, [sp, #44]
  407414:	bl	4029e0 <waitpid@plt>
  407418:	str	w0, [sp, #60]
  40741c:	ldr	w0, [sp, #60]
  407420:	cmp	w0, #0x0
  407424:	b.ge	407468 <ferror@plt+0x4a28>  // b.tcont
  407428:	bl	402990 <__errno_location@plt>
  40742c:	ldr	w0, [x0]
  407430:	cmp	w0, #0x4
  407434:	b.ne	40743c <ferror@plt+0x49fc>  // b.any
  407438:	b	407404 <ferror@plt+0x49c4>
  40743c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  407440:	add	x0, x0, #0xbb0
  407444:	bl	4029f0 <gettext@plt>
  407448:	mov	x19, x0
  40744c:	bl	402990 <__errno_location@plt>
  407450:	ldr	w0, [x0]
  407454:	bl	4026a0 <strerror@plt>
  407458:	mov	x2, x0
  40745c:	mov	x1, x19
  407460:	mov	w0, #0x1                   	// #1
  407464:	bl	402a20 <err@plt>
  407468:	ldr	w1, [sp, #60]
  40746c:	ldr	w0, [sp, #44]
  407470:	cmp	w1, w0
  407474:	b.eq	407480 <ferror@plt+0x4a40>  // b.none
  407478:	mov	w0, #0xffffffff            	// #-1
  40747c:	b	407508 <ferror@plt+0x4ac8>
  407480:	ldr	w0, [sp, #52]
  407484:	and	w0, w0, #0xff
  407488:	and	w0, w0, #0x7f
  40748c:	and	w0, w0, #0xff
  407490:	add	w0, w0, #0x1
  407494:	and	w0, w0, #0xff
  407498:	sxtb	w0, w0
  40749c:	asr	w0, w0, #1
  4074a0:	sxtb	w0, w0
  4074a4:	cmp	w0, #0x0
  4074a8:	b.le	4074b4 <ferror@plt+0x4a74>
  4074ac:	mov	w0, #0xffffffff            	// #-1
  4074b0:	b	407508 <ferror@plt+0x4ac8>
  4074b4:	ldr	w0, [sp, #52]
  4074b8:	and	w0, w0, #0x7f
  4074bc:	cmp	w0, #0x0
  4074c0:	b.eq	4074cc <ferror@plt+0x4a8c>  // b.none
  4074c4:	mov	w0, #0xffffffff            	// #-1
  4074c8:	b	407508 <ferror@plt+0x4ac8>
  4074cc:	ldr	w0, [sp, #52]
  4074d0:	asr	w0, w0, #8
  4074d4:	and	w0, w0, #0xff
  4074d8:	str	w0, [sp, #56]
  4074dc:	ldr	w0, [sp, #56]
  4074e0:	cmp	w0, #0x0
  4074e4:	b.eq	4074fc <ferror@plt+0x4abc>  // b.none
  4074e8:	ldr	w0, [sp, #56]
  4074ec:	cmp	w0, #0x7f
  4074f0:	b.ne	407504 <ferror@plt+0x4ac4>  // b.any
  4074f4:	mov	w0, #0xffffffff            	// #-1
  4074f8:	b	407508 <ferror@plt+0x4ac8>
  4074fc:	mov	w0, #0x0                   	// #0
  407500:	b	407508 <ferror@plt+0x4ac8>
  407504:	mov	w0, #0xffffffff            	// #-1
  407508:	ldr	x19, [sp, #16]
  40750c:	ldp	x29, x30, [sp], #64
  407510:	ret
  407514:	stp	x29, x30, [sp, #-32]!
  407518:	mov	x29, sp
  40751c:	str	x0, [sp, #24]
  407520:	ldr	x0, [sp, #24]
  407524:	ldr	w0, [x0, #8]
  407528:	bl	4073f4 <ferror@plt+0x49b4>
  40752c:	ldp	x29, x30, [sp], #32
  407530:	ret
  407534:	stp	x29, x30, [sp, #-288]!
  407538:	mov	x29, sp
  40753c:	add	x0, sp, #0x90
  407540:	str	x0, [sp, #272]
  407544:	str	wzr, [sp, #284]
  407548:	b	407564 <ferror@plt+0x4b24>
  40754c:	ldr	x0, [sp, #272]
  407550:	ldr	w1, [sp, #284]
  407554:	str	xzr, [x0, x1, lsl #3]
  407558:	ldr	w0, [sp, #284]
  40755c:	add	w0, w0, #0x1
  407560:	str	w0, [sp, #284]
  407564:	ldr	w0, [sp, #284]
  407568:	cmp	w0, #0xf
  40756c:	b.ls	40754c <ferror@plt+0x4b0c>  // b.plast
  407570:	ldr	x0, [sp, #144]
  407574:	orr	x0, x0, #0x1
  407578:	str	x0, [sp, #144]
  40757c:	add	x0, sp, #0x10
  407580:	add	x1, sp, #0x90
  407584:	ldp	x2, x3, [x1]
  407588:	stp	x2, x3, [x0]
  40758c:	ldp	x2, x3, [x1, #16]
  407590:	stp	x2, x3, [x0, #16]
  407594:	ldp	x2, x3, [x1, #32]
  407598:	stp	x2, x3, [x0, #32]
  40759c:	ldp	x2, x3, [x1, #48]
  4075a0:	stp	x2, x3, [x0, #48]
  4075a4:	ldp	x2, x3, [x1, #64]
  4075a8:	stp	x2, x3, [x0, #64]
  4075ac:	ldp	x2, x3, [x1, #80]
  4075b0:	stp	x2, x3, [x0, #80]
  4075b4:	ldp	x2, x3, [x1, #96]
  4075b8:	stp	x2, x3, [x0, #96]
  4075bc:	ldp	x2, x3, [x1, #112]
  4075c0:	stp	x2, x3, [x0, #112]
  4075c4:	add	x1, sp, #0x10
  4075c8:	add	x0, sp, #0x90
  4075cc:	mov	x4, #0x0                   	// #0
  4075d0:	mov	x3, x1
  4075d4:	mov	x2, #0x0                   	// #0
  4075d8:	mov	x1, x0
  4075dc:	mov	w0, #0x1                   	// #1
  4075e0:	bl	4028c0 <select@plt>
  4075e4:	mov	w2, #0x0                   	// #0
  4075e8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4075ec:	add	x1, x0, #0xbc8
  4075f0:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4075f4:	add	x0, x0, #0xbd0
  4075f8:	bl	402430 <setenv@plt>
  4075fc:	cmp	w0, #0x0
  407600:	b.eq	407624 <ferror@plt+0x4be4>  // b.none
  407604:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  407608:	add	x0, x0, #0xbd8
  40760c:	bl	4029f0 <gettext@plt>
  407610:	mov	x2, x0
  407614:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  407618:	add	x1, x0, #0xbd0
  40761c:	mov	x0, x2
  407620:	bl	4027b0 <warn@plt>
  407624:	nop
  407628:	ldp	x29, x30, [sp], #288
  40762c:	ret
  407630:	stp	x29, x30, [sp, #-16]!
  407634:	mov	x29, sp
  407638:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40763c:	add	x0, x0, #0x4e0
  407640:	ldr	w0, [x0, #8]
  407644:	cmp	w0, #0x0
  407648:	b.eq	40768c <ferror@plt+0x4c4c>  // b.none
  40764c:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  407650:	ldr	x0, [x0, #4056]
  407654:	ldr	x0, [x0]
  407658:	bl	402880 <fflush@plt>
  40765c:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  407660:	ldr	x0, [x0, #4048]
  407664:	ldr	x0, [x0]
  407668:	bl	402880 <fflush@plt>
  40766c:	mov	w0, #0x1                   	// #1
  407670:	bl	4026b0 <close@plt>
  407674:	mov	w0, #0x2                   	// #2
  407678:	bl	4026b0 <close@plt>
  40767c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407680:	add	x0, x0, #0x4e0
  407684:	bl	407514 <ferror@plt+0x4ad4>
  407688:	b	407690 <ferror@plt+0x4c50>
  40768c:	nop
  407690:	ldp	x29, x30, [sp], #16
  407694:	ret
  407698:	stp	x29, x30, [sp, #-32]!
  40769c:	mov	x29, sp
  4076a0:	str	w0, [sp, #28]
  4076a4:	bl	407630 <ferror@plt+0x4bf0>
  4076a8:	ldr	w0, [sp, #28]
  4076ac:	bl	402390 <raise@plt>
  4076b0:	nop
  4076b4:	ldp	x29, x30, [sp], #32
  4076b8:	ret
  4076bc:	stp	x29, x30, [sp, #-80]!
  4076c0:	mov	x29, sp
  4076c4:	str	x0, [sp, #24]
  4076c8:	str	wzr, [sp, #68]
  4076cc:	ldr	x0, [sp, #24]
  4076d0:	cmp	x0, #0x0
  4076d4:	b.eq	4077e4 <ferror@plt+0x4da4>  // b.none
  4076d8:	ldr	x0, [sp, #24]
  4076dc:	ldrsb	w0, [x0]
  4076e0:	cmp	w0, #0x2f
  4076e4:	b.ne	407708 <ferror@plt+0x4cc8>  // b.any
  4076e8:	mov	w1, #0x1                   	// #1
  4076ec:	ldr	x0, [sp, #24]
  4076f0:	bl	402730 <access@plt>
  4076f4:	cmp	w0, #0x0
  4076f8:	cset	w0, eq  // eq = none
  4076fc:	and	w0, w0, #0xff
  407700:	str	w0, [sp, #68]
  407704:	b	4077f8 <ferror@plt+0x4db8>
  407708:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40770c:	add	x0, x0, #0xc08
  407710:	bl	4029b0 <getenv@plt>
  407714:	str	x0, [sp, #56]
  407718:	ldr	x0, [sp, #56]
  40771c:	cmp	x0, #0x0
  407720:	b.eq	4077ec <ferror@plt+0x4dac>  // b.none
  407724:	ldr	x0, [sp, #56]
  407728:	bl	407148 <ferror@plt+0x4708>
  40772c:	str	x0, [sp, #48]
  407730:	ldr	x0, [sp, #48]
  407734:	cmp	x0, #0x0
  407738:	b.eq	4077f4 <ferror@plt+0x4db4>  // b.none
  40773c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  407740:	add	x1, x0, #0xc10
  407744:	ldr	x0, [sp, #48]
  407748:	bl	402340 <strtok@plt>
  40774c:	str	x0, [sp, #72]
  407750:	b	4077c4 <ferror@plt+0x4d84>
  407754:	mov	w1, #0x80000               	// #524288
  407758:	ldr	x0, [sp, #72]
  40775c:	bl	4025b0 <open@plt>
  407760:	str	w0, [sp, #44]
  407764:	ldr	w0, [sp, #44]
  407768:	cmp	w0, #0x0
  40776c:	b.lt	4077ac <ferror@plt+0x4d6c>  // b.tstop
  407770:	mov	w3, #0x0                   	// #0
  407774:	mov	w2, #0x1                   	// #1
  407778:	ldr	x1, [sp, #24]
  40777c:	ldr	w0, [sp, #44]
  407780:	bl	402950 <faccessat@plt>
  407784:	cmp	w0, #0x0
  407788:	cset	w0, eq  // eq = none
  40778c:	and	w0, w0, #0xff
  407790:	str	w0, [sp, #68]
  407794:	ldr	w0, [sp, #44]
  407798:	bl	4026b0 <close@plt>
  40779c:	ldr	w0, [sp, #68]
  4077a0:	cmp	w0, #0x0
  4077a4:	b.ne	4077d4 <ferror@plt+0x4d94>  // b.any
  4077a8:	b	4077b0 <ferror@plt+0x4d70>
  4077ac:	nop
  4077b0:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4077b4:	add	x1, x0, #0xc10
  4077b8:	mov	x0, #0x0                   	// #0
  4077bc:	bl	402340 <strtok@plt>
  4077c0:	str	x0, [sp, #72]
  4077c4:	ldr	x0, [sp, #72]
  4077c8:	cmp	x0, #0x0
  4077cc:	b.ne	407754 <ferror@plt+0x4d14>  // b.any
  4077d0:	b	4077d8 <ferror@plt+0x4d98>
  4077d4:	nop
  4077d8:	ldr	x0, [sp, #48]
  4077dc:	bl	4027f0 <free@plt>
  4077e0:	b	4077f8 <ferror@plt+0x4db8>
  4077e4:	nop
  4077e8:	b	4077f8 <ferror@plt+0x4db8>
  4077ec:	nop
  4077f0:	b	4077f8 <ferror@plt+0x4db8>
  4077f4:	nop
  4077f8:	ldr	w0, [sp, #68]
  4077fc:	ldp	x29, x30, [sp], #80
  407800:	ret
  407804:	stp	x29, x30, [sp, #-176]!
  407808:	mov	x29, sp
  40780c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  407810:	add	x0, x0, #0xc18
  407814:	bl	4029b0 <getenv@plt>
  407818:	str	x0, [sp, #168]
  40781c:	mov	w0, #0x1                   	// #1
  407820:	bl	4028b0 <isatty@plt>
  407824:	cmp	w0, #0x0
  407828:	b.eq	4079a8 <ferror@plt+0x4f68>  // b.none
  40782c:	ldr	x0, [sp, #168]
  407830:	cmp	x0, #0x0
  407834:	b.ne	407848 <ferror@plt+0x4e08>  // b.any
  407838:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40783c:	add	x0, x0, #0xc20
  407840:	str	x0, [sp, #168]
  407844:	b	407870 <ferror@plt+0x4e30>
  407848:	ldr	x0, [sp, #168]
  40784c:	ldrsb	w0, [x0]
  407850:	cmp	w0, #0x0
  407854:	b.eq	4079b0 <ferror@plt+0x4f70>  // b.none
  407858:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40785c:	add	x1, x0, #0xc28
  407860:	ldr	x0, [sp, #168]
  407864:	bl	4027a0 <strcmp@plt>
  407868:	cmp	w0, #0x0
  40786c:	b.eq	4079b0 <ferror@plt+0x4f70>  // b.none
  407870:	ldr	x0, [sp, #168]
  407874:	bl	4076bc <ferror@plt+0x4c7c>
  407878:	cmp	w0, #0x0
  40787c:	b.eq	4079b8 <ferror@plt+0x4f78>  // b.none
  407880:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407884:	add	x0, x0, #0x458
  407888:	ldr	x1, [sp, #168]
  40788c:	str	x1, [x0, #16]
  407890:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407894:	add	x0, x0, #0x4e0
  407898:	adrp	x1, 425000 <ferror@plt+0x225c0>
  40789c:	add	x1, x1, #0x458
  4078a0:	str	x1, [x0]
  4078a4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4078a8:	add	x0, x0, #0x4e0
  4078ac:	mov	w1, #0xffffffff            	// #-1
  4078b0:	str	w1, [x0, #12]
  4078b4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4078b8:	add	x0, x0, #0x4e0
  4078bc:	adrp	x1, 407000 <ferror@plt+0x45c0>
  4078c0:	add	x1, x1, #0x534
  4078c4:	str	x1, [x0, #800]
  4078c8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4078cc:	add	x0, x0, #0x4e0
  4078d0:	bl	4071e8 <ferror@plt+0x47a8>
  4078d4:	cmp	w0, #0x0
  4078d8:	b.ne	4079c0 <ferror@plt+0x4f80>  // b.any
  4078dc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4078e0:	add	x0, x0, #0x4e0
  4078e4:	ldr	w0, [x0, #12]
  4078e8:	mov	w1, #0x1                   	// #1
  4078ec:	bl	402900 <dup2@plt>
  4078f0:	mov	w0, #0x2                   	// #2
  4078f4:	bl	4028b0 <isatty@plt>
  4078f8:	cmp	w0, #0x0
  4078fc:	b.eq	407914 <ferror@plt+0x4ed4>  // b.none
  407900:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407904:	add	x0, x0, #0x4e0
  407908:	ldr	w0, [x0, #12]
  40790c:	mov	w1, #0x2                   	// #2
  407910:	bl	402900 <dup2@plt>
  407914:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407918:	add	x0, x0, #0x4e0
  40791c:	ldr	w0, [x0, #12]
  407920:	bl	4026b0 <close@plt>
  407924:	add	x0, sp, #0x10
  407928:	mov	x2, #0x98                  	// #152
  40792c:	mov	w1, #0x0                   	// #0
  407930:	bl	402600 <memset@plt>
  407934:	adrp	x0, 407000 <ferror@plt+0x45c0>
  407938:	add	x0, x0, #0x698
  40793c:	str	x0, [sp, #16]
  407940:	add	x1, sp, #0x10
  407944:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407948:	add	x2, x0, #0x500
  40794c:	mov	w0, #0x2                   	// #2
  407950:	bl	4026c0 <sigaction@plt>
  407954:	add	x1, sp, #0x10
  407958:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40795c:	add	x2, x0, #0x598
  407960:	mov	w0, #0x1                   	// #1
  407964:	bl	4026c0 <sigaction@plt>
  407968:	add	x1, sp, #0x10
  40796c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407970:	add	x2, x0, #0x630
  407974:	mov	w0, #0xf                   	// #15
  407978:	bl	4026c0 <sigaction@plt>
  40797c:	add	x1, sp, #0x10
  407980:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407984:	add	x2, x0, #0x6c8
  407988:	mov	w0, #0x3                   	// #3
  40798c:	bl	4026c0 <sigaction@plt>
  407990:	add	x1, sp, #0x10
  407994:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407998:	add	x2, x0, #0x760
  40799c:	mov	w0, #0xd                   	// #13
  4079a0:	bl	4026c0 <sigaction@plt>
  4079a4:	b	4079c4 <ferror@plt+0x4f84>
  4079a8:	nop
  4079ac:	b	4079c4 <ferror@plt+0x4f84>
  4079b0:	nop
  4079b4:	b	4079c4 <ferror@plt+0x4f84>
  4079b8:	nop
  4079bc:	b	4079c4 <ferror@plt+0x4f84>
  4079c0:	nop
  4079c4:	ldp	x29, x30, [sp], #176
  4079c8:	ret
  4079cc:	stp	x29, x30, [sp, #-16]!
  4079d0:	mov	x29, sp
  4079d4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4079d8:	add	x0, x0, #0x4e0
  4079dc:	ldr	w0, [x0, #8]
  4079e0:	cmp	w0, #0x0
  4079e4:	b.ne	4079fc <ferror@plt+0x4fbc>  // b.any
  4079e8:	bl	407804 <ferror@plt+0x4dc4>
  4079ec:	adrp	x0, 407000 <ferror@plt+0x45c0>
  4079f0:	add	x0, x0, #0x630
  4079f4:	bl	40dfd0 <ferror@plt+0xb590>
  4079f8:	b	407a00 <ferror@plt+0x4fc0>
  4079fc:	nop
  407a00:	ldp	x29, x30, [sp], #16
  407a04:	ret
  407a08:	stp	x29, x30, [sp, #-16]!
  407a0c:	mov	x29, sp
  407a10:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407a14:	add	x0, x0, #0x4e0
  407a18:	ldr	w0, [x0, #8]
  407a1c:	cmp	w0, #0x0
  407a20:	b.ne	407a5c <ferror@plt+0x501c>  // b.any
  407a24:	mov	w0, #0x1                   	// #1
  407a28:	bl	4023a0 <dup@plt>
  407a2c:	mov	w1, w0
  407a30:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407a34:	add	x0, x0, #0x4e0
  407a38:	str	w1, [x0, #28]
  407a3c:	mov	w0, #0x2                   	// #2
  407a40:	bl	4023a0 <dup@plt>
  407a44:	mov	w1, w0
  407a48:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407a4c:	add	x0, x0, #0x4e0
  407a50:	str	w1, [x0, #24]
  407a54:	bl	407804 <ferror@plt+0x4dc4>
  407a58:	b	407a60 <ferror@plt+0x5020>
  407a5c:	nop
  407a60:	ldp	x29, x30, [sp], #16
  407a64:	ret
  407a68:	stp	x29, x30, [sp, #-16]!
  407a6c:	mov	x29, sp
  407a70:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407a74:	add	x0, x0, #0x4e0
  407a78:	ldr	w0, [x0, #8]
  407a7c:	cmp	w0, #0x0
  407a80:	b.eq	407b4c <ferror@plt+0x510c>  // b.none
  407a84:	bl	407630 <ferror@plt+0x4bf0>
  407a88:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407a8c:	add	x0, x0, #0x4e0
  407a90:	ldr	w0, [x0, #28]
  407a94:	mov	w1, #0x1                   	// #1
  407a98:	bl	402900 <dup2@plt>
  407a9c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407aa0:	add	x0, x0, #0x4e0
  407aa4:	ldr	w0, [x0, #24]
  407aa8:	mov	w1, #0x2                   	// #2
  407aac:	bl	402900 <dup2@plt>
  407ab0:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407ab4:	add	x0, x0, #0x4e0
  407ab8:	ldr	w0, [x0, #28]
  407abc:	bl	4026b0 <close@plt>
  407ac0:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407ac4:	add	x0, x0, #0x4e0
  407ac8:	ldr	w0, [x0, #24]
  407acc:	bl	4026b0 <close@plt>
  407ad0:	mov	x2, #0x0                   	// #0
  407ad4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407ad8:	add	x1, x0, #0x500
  407adc:	mov	w0, #0x2                   	// #2
  407ae0:	bl	4026c0 <sigaction@plt>
  407ae4:	mov	x2, #0x0                   	// #0
  407ae8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407aec:	add	x1, x0, #0x598
  407af0:	mov	w0, #0x1                   	// #1
  407af4:	bl	4026c0 <sigaction@plt>
  407af8:	mov	x2, #0x0                   	// #0
  407afc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407b00:	add	x1, x0, #0x630
  407b04:	mov	w0, #0xf                   	// #15
  407b08:	bl	4026c0 <sigaction@plt>
  407b0c:	mov	x2, #0x0                   	// #0
  407b10:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407b14:	add	x1, x0, #0x6c8
  407b18:	mov	w0, #0x3                   	// #3
  407b1c:	bl	4026c0 <sigaction@plt>
  407b20:	mov	x2, #0x0                   	// #0
  407b24:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407b28:	add	x1, x0, #0x760
  407b2c:	mov	w0, #0xd                   	// #13
  407b30:	bl	4026c0 <sigaction@plt>
  407b34:	mov	x2, #0x328                 	// #808
  407b38:	mov	w1, #0x0                   	// #0
  407b3c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407b40:	add	x0, x0, #0x4e0
  407b44:	bl	402600 <memset@plt>
  407b48:	b	407b50 <ferror@plt+0x5110>
  407b4c:	nop
  407b50:	ldp	x29, x30, [sp], #16
  407b54:	ret
  407b58:	sub	sp, sp, #0x10
  407b5c:	str	w0, [sp, #12]
  407b60:	adrp	x0, 425000 <ferror@plt+0x225c0>
  407b64:	add	x0, x0, #0x478
  407b68:	ldr	w1, [sp, #12]
  407b6c:	str	w1, [x0]
  407b70:	nop
  407b74:	add	sp, sp, #0x10
  407b78:	ret
  407b7c:	sub	sp, sp, #0x10
  407b80:	str	x0, [sp, #8]
  407b84:	str	w1, [sp, #4]
  407b88:	str	w2, [sp]
  407b8c:	b	407bdc <ferror@plt+0x519c>
  407b90:	ldr	x0, [sp, #8]
  407b94:	ldr	x1, [x0]
  407b98:	ldrsw	x0, [sp, #4]
  407b9c:	mov	x2, #0x0                   	// #0
  407ba0:	umulh	x0, x1, x0
  407ba4:	cmp	x0, #0x0
  407ba8:	b.eq	407bb0 <ferror@plt+0x5170>  // b.none
  407bac:	mov	x2, #0x1                   	// #1
  407bb0:	mov	x0, x2
  407bb4:	cmp	x0, #0x0
  407bb8:	b.eq	407bc4 <ferror@plt+0x5184>  // b.none
  407bbc:	mov	w0, #0xffffffde            	// #-34
  407bc0:	b	407bf4 <ferror@plt+0x51b4>
  407bc4:	ldr	x0, [sp, #8]
  407bc8:	ldr	x1, [x0]
  407bcc:	ldrsw	x0, [sp, #4]
  407bd0:	mul	x1, x1, x0
  407bd4:	ldr	x0, [sp, #8]
  407bd8:	str	x1, [x0]
  407bdc:	ldr	w0, [sp]
  407be0:	sub	w1, w0, #0x1
  407be4:	str	w1, [sp]
  407be8:	cmp	w0, #0x0
  407bec:	b.ne	407b90 <ferror@plt+0x5150>  // b.any
  407bf0:	mov	w0, #0x0                   	// #0
  407bf4:	add	sp, sp, #0x10
  407bf8:	ret
  407bfc:	stp	x29, x30, [sp, #-192]!
  407c00:	mov	x29, sp
  407c04:	str	x0, [sp, #40]
  407c08:	str	x1, [sp, #32]
  407c0c:	str	x2, [sp, #24]
  407c10:	str	xzr, [sp, #176]
  407c14:	mov	w0, #0x400                 	// #1024
  407c18:	str	w0, [sp, #172]
  407c1c:	str	wzr, [sp, #168]
  407c20:	str	wzr, [sp, #164]
  407c24:	str	wzr, [sp, #160]
  407c28:	ldr	x0, [sp, #32]
  407c2c:	str	xzr, [x0]
  407c30:	ldr	x0, [sp, #40]
  407c34:	cmp	x0, #0x0
  407c38:	b.eq	407c4c <ferror@plt+0x520c>  // b.none
  407c3c:	ldr	x0, [sp, #40]
  407c40:	ldrsb	w0, [x0]
  407c44:	cmp	w0, #0x0
  407c48:	b.ne	407c58 <ferror@plt+0x5218>  // b.any
  407c4c:	mov	w0, #0xffffffea            	// #-22
  407c50:	str	w0, [sp, #168]
  407c54:	b	408240 <ferror@plt+0x5800>
  407c58:	ldr	x0, [sp, #40]
  407c5c:	str	x0, [sp, #184]
  407c60:	b	407c70 <ferror@plt+0x5230>
  407c64:	ldr	x0, [sp, #184]
  407c68:	add	x0, x0, #0x1
  407c6c:	str	x0, [sp, #184]
  407c70:	bl	4027c0 <__ctype_b_loc@plt>
  407c74:	ldr	x1, [x0]
  407c78:	ldr	x0, [sp, #184]
  407c7c:	ldrsb	w0, [x0]
  407c80:	and	w0, w0, #0xff
  407c84:	and	x0, x0, #0xff
  407c88:	lsl	x0, x0, #1
  407c8c:	add	x0, x1, x0
  407c90:	ldrh	w0, [x0]
  407c94:	and	w0, w0, #0x2000
  407c98:	cmp	w0, #0x0
  407c9c:	b.ne	407c64 <ferror@plt+0x5224>  // b.any
  407ca0:	ldr	x0, [sp, #184]
  407ca4:	ldrsb	w0, [x0]
  407ca8:	cmp	w0, #0x2d
  407cac:	b.ne	407cbc <ferror@plt+0x527c>  // b.any
  407cb0:	mov	w0, #0xffffffea            	// #-22
  407cb4:	str	w0, [sp, #168]
  407cb8:	b	408240 <ferror@plt+0x5800>
  407cbc:	bl	402990 <__errno_location@plt>
  407cc0:	str	wzr, [x0]
  407cc4:	str	xzr, [sp, #72]
  407cc8:	add	x0, sp, #0x48
  407ccc:	mov	w2, #0x0                   	// #0
  407cd0:	mov	x1, x0
  407cd4:	ldr	x0, [sp, #40]
  407cd8:	bl	402710 <strtoumax@plt>
  407cdc:	str	x0, [sp, #64]
  407ce0:	ldr	x0, [sp, #72]
  407ce4:	ldr	x1, [sp, #40]
  407ce8:	cmp	x1, x0
  407cec:	b.eq	407d18 <ferror@plt+0x52d8>  // b.none
  407cf0:	bl	402990 <__errno_location@plt>
  407cf4:	ldr	w0, [x0]
  407cf8:	cmp	w0, #0x0
  407cfc:	b.eq	407d44 <ferror@plt+0x5304>  // b.none
  407d00:	ldr	x0, [sp, #64]
  407d04:	cmn	x0, #0x1
  407d08:	b.eq	407d18 <ferror@plt+0x52d8>  // b.none
  407d0c:	ldr	x0, [sp, #64]
  407d10:	cmp	x0, #0x0
  407d14:	b.ne	407d44 <ferror@plt+0x5304>  // b.any
  407d18:	bl	402990 <__errno_location@plt>
  407d1c:	ldr	w0, [x0]
  407d20:	cmp	w0, #0x0
  407d24:	b.eq	407d38 <ferror@plt+0x52f8>  // b.none
  407d28:	bl	402990 <__errno_location@plt>
  407d2c:	ldr	w0, [x0]
  407d30:	neg	w0, w0
  407d34:	b	407d3c <ferror@plt+0x52fc>
  407d38:	mov	w0, #0xffffffea            	// #-22
  407d3c:	str	w0, [sp, #168]
  407d40:	b	408240 <ferror@plt+0x5800>
  407d44:	ldr	x0, [sp, #72]
  407d48:	cmp	x0, #0x0
  407d4c:	b.eq	408228 <ferror@plt+0x57e8>  // b.none
  407d50:	ldr	x0, [sp, #72]
  407d54:	ldrsb	w0, [x0]
  407d58:	cmp	w0, #0x0
  407d5c:	b.eq	408228 <ferror@plt+0x57e8>  // b.none
  407d60:	ldr	x0, [sp, #72]
  407d64:	str	x0, [sp, #184]
  407d68:	ldr	x0, [sp, #184]
  407d6c:	add	x0, x0, #0x1
  407d70:	ldrsb	w0, [x0]
  407d74:	cmp	w0, #0x69
  407d78:	b.ne	407dc4 <ferror@plt+0x5384>  // b.any
  407d7c:	ldr	x0, [sp, #184]
  407d80:	add	x0, x0, #0x2
  407d84:	ldrsb	w0, [x0]
  407d88:	cmp	w0, #0x42
  407d8c:	b.eq	407da4 <ferror@plt+0x5364>  // b.none
  407d90:	ldr	x0, [sp, #184]
  407d94:	add	x0, x0, #0x2
  407d98:	ldrsb	w0, [x0]
  407d9c:	cmp	w0, #0x62
  407da0:	b.ne	407dc4 <ferror@plt+0x5384>  // b.any
  407da4:	ldr	x0, [sp, #184]
  407da8:	add	x0, x0, #0x3
  407dac:	ldrsb	w0, [x0]
  407db0:	cmp	w0, #0x0
  407db4:	b.ne	407dc4 <ferror@plt+0x5384>  // b.any
  407db8:	mov	w0, #0x400                 	// #1024
  407dbc:	str	w0, [sp, #172]
  407dc0:	b	407ffc <ferror@plt+0x55bc>
  407dc4:	ldr	x0, [sp, #184]
  407dc8:	add	x0, x0, #0x1
  407dcc:	ldrsb	w0, [x0]
  407dd0:	cmp	w0, #0x42
  407dd4:	b.eq	407dec <ferror@plt+0x53ac>  // b.none
  407dd8:	ldr	x0, [sp, #184]
  407ddc:	add	x0, x0, #0x1
  407de0:	ldrsb	w0, [x0]
  407de4:	cmp	w0, #0x62
  407de8:	b.ne	407e0c <ferror@plt+0x53cc>  // b.any
  407dec:	ldr	x0, [sp, #184]
  407df0:	add	x0, x0, #0x2
  407df4:	ldrsb	w0, [x0]
  407df8:	cmp	w0, #0x0
  407dfc:	b.ne	407e0c <ferror@plt+0x53cc>  // b.any
  407e00:	mov	w0, #0x3e8                 	// #1000
  407e04:	str	w0, [sp, #172]
  407e08:	b	407ffc <ferror@plt+0x55bc>
  407e0c:	ldr	x0, [sp, #184]
  407e10:	add	x0, x0, #0x1
  407e14:	ldrsb	w0, [x0]
  407e18:	cmp	w0, #0x0
  407e1c:	b.eq	407ffc <ferror@plt+0x55bc>  // b.none
  407e20:	bl	402510 <localeconv@plt>
  407e24:	str	x0, [sp, #128]
  407e28:	ldr	x0, [sp, #128]
  407e2c:	cmp	x0, #0x0
  407e30:	b.eq	407e40 <ferror@plt+0x5400>  // b.none
  407e34:	ldr	x0, [sp, #128]
  407e38:	ldr	x0, [x0]
  407e3c:	b	407e44 <ferror@plt+0x5404>
  407e40:	mov	x0, #0x0                   	// #0
  407e44:	str	x0, [sp, #120]
  407e48:	ldr	x0, [sp, #120]
  407e4c:	cmp	x0, #0x0
  407e50:	b.eq	407e60 <ferror@plt+0x5420>  // b.none
  407e54:	ldr	x0, [sp, #120]
  407e58:	bl	402360 <strlen@plt>
  407e5c:	b	407e64 <ferror@plt+0x5424>
  407e60:	mov	x0, #0x0                   	// #0
  407e64:	str	x0, [sp, #112]
  407e68:	ldr	x0, [sp, #176]
  407e6c:	cmp	x0, #0x0
  407e70:	b.ne	407ff0 <ferror@plt+0x55b0>  // b.any
  407e74:	ldr	x0, [sp, #184]
  407e78:	ldrsb	w0, [x0]
  407e7c:	cmp	w0, #0x0
  407e80:	b.eq	407ff0 <ferror@plt+0x55b0>  // b.none
  407e84:	ldr	x0, [sp, #120]
  407e88:	cmp	x0, #0x0
  407e8c:	b.eq	407ff0 <ferror@plt+0x55b0>  // b.none
  407e90:	ldr	x2, [sp, #112]
  407e94:	ldr	x1, [sp, #184]
  407e98:	ldr	x0, [sp, #120]
  407e9c:	bl	4025c0 <strncmp@plt>
  407ea0:	cmp	w0, #0x0
  407ea4:	b.ne	407ff0 <ferror@plt+0x55b0>  // b.any
  407ea8:	ldr	x1, [sp, #184]
  407eac:	ldr	x0, [sp, #112]
  407eb0:	add	x0, x1, x0
  407eb4:	str	x0, [sp, #104]
  407eb8:	ldr	x0, [sp, #104]
  407ebc:	str	x0, [sp, #184]
  407ec0:	b	407edc <ferror@plt+0x549c>
  407ec4:	ldr	w0, [sp, #160]
  407ec8:	add	w0, w0, #0x1
  407ecc:	str	w0, [sp, #160]
  407ed0:	ldr	x0, [sp, #184]
  407ed4:	add	x0, x0, #0x1
  407ed8:	str	x0, [sp, #184]
  407edc:	ldr	x0, [sp, #184]
  407ee0:	ldrsb	w0, [x0]
  407ee4:	cmp	w0, #0x30
  407ee8:	b.eq	407ec4 <ferror@plt+0x5484>  // b.none
  407eec:	ldr	x0, [sp, #184]
  407ef0:	str	x0, [sp, #104]
  407ef4:	bl	4027c0 <__ctype_b_loc@plt>
  407ef8:	ldr	x1, [x0]
  407efc:	ldr	x0, [sp, #104]
  407f00:	ldrsb	w0, [x0]
  407f04:	sxtb	x0, w0
  407f08:	lsl	x0, x0, #1
  407f0c:	add	x0, x1, x0
  407f10:	ldrh	w0, [x0]
  407f14:	and	w0, w0, #0x800
  407f18:	cmp	w0, #0x0
  407f1c:	b.eq	407fa8 <ferror@plt+0x5568>  // b.none
  407f20:	bl	402990 <__errno_location@plt>
  407f24:	str	wzr, [x0]
  407f28:	str	xzr, [sp, #72]
  407f2c:	add	x0, sp, #0x48
  407f30:	mov	w2, #0x0                   	// #0
  407f34:	mov	x1, x0
  407f38:	ldr	x0, [sp, #104]
  407f3c:	bl	402710 <strtoumax@plt>
  407f40:	str	x0, [sp, #176]
  407f44:	ldr	x0, [sp, #72]
  407f48:	ldr	x1, [sp, #104]
  407f4c:	cmp	x1, x0
  407f50:	b.eq	407f7c <ferror@plt+0x553c>  // b.none
  407f54:	bl	402990 <__errno_location@plt>
  407f58:	ldr	w0, [x0]
  407f5c:	cmp	w0, #0x0
  407f60:	b.eq	407fb0 <ferror@plt+0x5570>  // b.none
  407f64:	ldr	x0, [sp, #176]
  407f68:	cmn	x0, #0x1
  407f6c:	b.eq	407f7c <ferror@plt+0x553c>  // b.none
  407f70:	ldr	x0, [sp, #176]
  407f74:	cmp	x0, #0x0
  407f78:	b.ne	407fb0 <ferror@plt+0x5570>  // b.any
  407f7c:	bl	402990 <__errno_location@plt>
  407f80:	ldr	w0, [x0]
  407f84:	cmp	w0, #0x0
  407f88:	b.eq	407f9c <ferror@plt+0x555c>  // b.none
  407f8c:	bl	402990 <__errno_location@plt>
  407f90:	ldr	w0, [x0]
  407f94:	neg	w0, w0
  407f98:	b	407fa0 <ferror@plt+0x5560>
  407f9c:	mov	w0, #0xffffffea            	// #-22
  407fa0:	str	w0, [sp, #168]
  407fa4:	b	408240 <ferror@plt+0x5800>
  407fa8:	ldr	x0, [sp, #184]
  407fac:	str	x0, [sp, #72]
  407fb0:	ldr	x0, [sp, #176]
  407fb4:	cmp	x0, #0x0
  407fb8:	b.eq	407fe4 <ferror@plt+0x55a4>  // b.none
  407fbc:	ldr	x0, [sp, #72]
  407fc0:	cmp	x0, #0x0
  407fc4:	b.eq	407fd8 <ferror@plt+0x5598>  // b.none
  407fc8:	ldr	x0, [sp, #72]
  407fcc:	ldrsb	w0, [x0]
  407fd0:	cmp	w0, #0x0
  407fd4:	b.ne	407fe4 <ferror@plt+0x55a4>  // b.any
  407fd8:	mov	w0, #0xffffffea            	// #-22
  407fdc:	str	w0, [sp, #168]
  407fe0:	b	408240 <ferror@plt+0x5800>
  407fe4:	ldr	x0, [sp, #72]
  407fe8:	str	x0, [sp, #184]
  407fec:	b	407d68 <ferror@plt+0x5328>
  407ff0:	mov	w0, #0xffffffea            	// #-22
  407ff4:	str	w0, [sp, #168]
  407ff8:	b	408240 <ferror@plt+0x5800>
  407ffc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408000:	add	x0, x0, #0x480
  408004:	ldr	x2, [x0]
  408008:	ldr	x0, [sp, #184]
  40800c:	ldrsb	w0, [x0]
  408010:	mov	w1, w0
  408014:	mov	x0, x2
  408018:	bl	402850 <strchr@plt>
  40801c:	str	x0, [sp, #96]
  408020:	ldr	x0, [sp, #96]
  408024:	cmp	x0, #0x0
  408028:	b.eq	40804c <ferror@plt+0x560c>  // b.none
  40802c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408030:	add	x0, x0, #0x480
  408034:	ldr	x0, [x0]
  408038:	ldr	x1, [sp, #96]
  40803c:	sub	x0, x1, x0
  408040:	add	w0, w0, #0x1
  408044:	str	w0, [sp, #164]
  408048:	b	4080a8 <ferror@plt+0x5668>
  40804c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408050:	add	x0, x0, #0x488
  408054:	ldr	x2, [x0]
  408058:	ldr	x0, [sp, #184]
  40805c:	ldrsb	w0, [x0]
  408060:	mov	w1, w0
  408064:	mov	x0, x2
  408068:	bl	402850 <strchr@plt>
  40806c:	str	x0, [sp, #96]
  408070:	ldr	x0, [sp, #96]
  408074:	cmp	x0, #0x0
  408078:	b.eq	40809c <ferror@plt+0x565c>  // b.none
  40807c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408080:	add	x0, x0, #0x488
  408084:	ldr	x0, [x0]
  408088:	ldr	x1, [sp, #96]
  40808c:	sub	x0, x1, x0
  408090:	add	w0, w0, #0x1
  408094:	str	w0, [sp, #164]
  408098:	b	4080a8 <ferror@plt+0x5668>
  40809c:	mov	w0, #0xffffffea            	// #-22
  4080a0:	str	w0, [sp, #168]
  4080a4:	b	408240 <ferror@plt+0x5800>
  4080a8:	add	x0, sp, #0x40
  4080ac:	ldr	w2, [sp, #164]
  4080b0:	ldr	w1, [sp, #172]
  4080b4:	bl	407b7c <ferror@plt+0x513c>
  4080b8:	str	w0, [sp, #168]
  4080bc:	ldr	x0, [sp, #24]
  4080c0:	cmp	x0, #0x0
  4080c4:	b.eq	4080d4 <ferror@plt+0x5694>  // b.none
  4080c8:	ldr	x0, [sp, #24]
  4080cc:	ldr	w1, [sp, #164]
  4080d0:	str	w1, [x0]
  4080d4:	ldr	x0, [sp, #176]
  4080d8:	cmp	x0, #0x0
  4080dc:	b.eq	408230 <ferror@plt+0x57f0>  // b.none
  4080e0:	ldr	w0, [sp, #164]
  4080e4:	cmp	w0, #0x0
  4080e8:	b.eq	408230 <ferror@plt+0x57f0>  // b.none
  4080ec:	mov	x0, #0xa                   	// #10
  4080f0:	str	x0, [sp, #144]
  4080f4:	mov	x0, #0x1                   	// #1
  4080f8:	str	x0, [sp, #136]
  4080fc:	mov	x0, #0x1                   	// #1
  408100:	str	x0, [sp, #56]
  408104:	add	x0, sp, #0x38
  408108:	ldr	w2, [sp, #164]
  40810c:	ldr	w1, [sp, #172]
  408110:	bl	407b7c <ferror@plt+0x513c>
  408114:	b	408130 <ferror@plt+0x56f0>
  408118:	ldr	x1, [sp, #144]
  40811c:	mov	x0, x1
  408120:	lsl	x0, x0, #2
  408124:	add	x0, x0, x1
  408128:	lsl	x0, x0, #1
  40812c:	str	x0, [sp, #144]
  408130:	ldr	x1, [sp, #144]
  408134:	ldr	x0, [sp, #176]
  408138:	cmp	x1, x0
  40813c:	b.cc	408118 <ferror@plt+0x56d8>  // b.lo, b.ul, b.last
  408140:	str	wzr, [sp, #156]
  408144:	b	40816c <ferror@plt+0x572c>
  408148:	ldr	x1, [sp, #144]
  40814c:	mov	x0, x1
  408150:	lsl	x0, x0, #2
  408154:	add	x0, x0, x1
  408158:	lsl	x0, x0, #1
  40815c:	str	x0, [sp, #144]
  408160:	ldr	w0, [sp, #156]
  408164:	add	w0, w0, #0x1
  408168:	str	w0, [sp, #156]
  40816c:	ldr	w1, [sp, #156]
  408170:	ldr	w0, [sp, #160]
  408174:	cmp	w1, w0
  408178:	b.lt	408148 <ferror@plt+0x5708>  // b.tstop
  40817c:	ldr	x2, [sp, #176]
  408180:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408184:	movk	x0, #0xcccd
  408188:	umulh	x0, x2, x0
  40818c:	lsr	x1, x0, #3
  408190:	mov	x0, x1
  408194:	lsl	x0, x0, #2
  408198:	add	x0, x0, x1
  40819c:	lsl	x0, x0, #1
  4081a0:	sub	x1, x2, x0
  4081a4:	mov	w0, w1
  4081a8:	str	w0, [sp, #92]
  4081ac:	ldr	x1, [sp, #144]
  4081b0:	ldr	x0, [sp, #136]
  4081b4:	udiv	x0, x1, x0
  4081b8:	str	x0, [sp, #80]
  4081bc:	ldr	x1, [sp, #176]
  4081c0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4081c4:	movk	x0, #0xcccd
  4081c8:	umulh	x0, x1, x0
  4081cc:	lsr	x0, x0, #3
  4081d0:	str	x0, [sp, #176]
  4081d4:	ldr	x1, [sp, #136]
  4081d8:	mov	x0, x1
  4081dc:	lsl	x0, x0, #2
  4081e0:	add	x0, x0, x1
  4081e4:	lsl	x0, x0, #1
  4081e8:	str	x0, [sp, #136]
  4081ec:	ldr	w0, [sp, #92]
  4081f0:	cmp	w0, #0x0
  4081f4:	b.eq	408218 <ferror@plt+0x57d8>  // b.none
  4081f8:	ldr	x1, [sp, #56]
  4081fc:	ldr	w0, [sp, #92]
  408200:	ldr	x2, [sp, #80]
  408204:	udiv	x0, x2, x0
  408208:	udiv	x1, x1, x0
  40820c:	ldr	x0, [sp, #64]
  408210:	add	x0, x1, x0
  408214:	str	x0, [sp, #64]
  408218:	ldr	x0, [sp, #176]
  40821c:	cmp	x0, #0x0
  408220:	b.ne	40817c <ferror@plt+0x573c>  // b.any
  408224:	b	408234 <ferror@plt+0x57f4>
  408228:	nop
  40822c:	b	408234 <ferror@plt+0x57f4>
  408230:	nop
  408234:	ldr	x1, [sp, #64]
  408238:	ldr	x0, [sp, #32]
  40823c:	str	x1, [x0]
  408240:	ldr	w0, [sp, #168]
  408244:	cmp	w0, #0x0
  408248:	b.ge	408260 <ferror@plt+0x5820>  // b.tcont
  40824c:	bl	402990 <__errno_location@plt>
  408250:	mov	x1, x0
  408254:	ldr	w0, [sp, #168]
  408258:	neg	w0, w0
  40825c:	str	w0, [x1]
  408260:	ldr	w0, [sp, #168]
  408264:	ldp	x29, x30, [sp], #192
  408268:	ret
  40826c:	stp	x29, x30, [sp, #-32]!
  408270:	mov	x29, sp
  408274:	str	x0, [sp, #24]
  408278:	str	x1, [sp, #16]
  40827c:	mov	x2, #0x0                   	// #0
  408280:	ldr	x1, [sp, #16]
  408284:	ldr	x0, [sp, #24]
  408288:	bl	407bfc <ferror@plt+0x51bc>
  40828c:	ldp	x29, x30, [sp], #32
  408290:	ret
  408294:	stp	x29, x30, [sp, #-48]!
  408298:	mov	x29, sp
  40829c:	str	x0, [sp, #24]
  4082a0:	str	x1, [sp, #16]
  4082a4:	ldr	x0, [sp, #24]
  4082a8:	str	x0, [sp, #40]
  4082ac:	b	4082bc <ferror@plt+0x587c>
  4082b0:	ldr	x0, [sp, #40]
  4082b4:	add	x0, x0, #0x1
  4082b8:	str	x0, [sp, #40]
  4082bc:	ldr	x0, [sp, #40]
  4082c0:	cmp	x0, #0x0
  4082c4:	b.eq	408308 <ferror@plt+0x58c8>  // b.none
  4082c8:	ldr	x0, [sp, #40]
  4082cc:	ldrsb	w0, [x0]
  4082d0:	cmp	w0, #0x0
  4082d4:	b.eq	408308 <ferror@plt+0x58c8>  // b.none
  4082d8:	bl	4027c0 <__ctype_b_loc@plt>
  4082dc:	ldr	x1, [x0]
  4082e0:	ldr	x0, [sp, #40]
  4082e4:	ldrsb	w0, [x0]
  4082e8:	and	w0, w0, #0xff
  4082ec:	and	x0, x0, #0xff
  4082f0:	lsl	x0, x0, #1
  4082f4:	add	x0, x1, x0
  4082f8:	ldrh	w0, [x0]
  4082fc:	and	w0, w0, #0x800
  408300:	cmp	w0, #0x0
  408304:	b.ne	4082b0 <ferror@plt+0x5870>  // b.any
  408308:	ldr	x0, [sp, #16]
  40830c:	cmp	x0, #0x0
  408310:	b.eq	408320 <ferror@plt+0x58e0>  // b.none
  408314:	ldr	x0, [sp, #16]
  408318:	ldr	x1, [sp, #40]
  40831c:	str	x1, [x0]
  408320:	ldr	x0, [sp, #40]
  408324:	cmp	x0, #0x0
  408328:	b.eq	408354 <ferror@plt+0x5914>  // b.none
  40832c:	ldr	x1, [sp, #40]
  408330:	ldr	x0, [sp, #24]
  408334:	cmp	x1, x0
  408338:	b.ls	408354 <ferror@plt+0x5914>  // b.plast
  40833c:	ldr	x0, [sp, #40]
  408340:	ldrsb	w0, [x0]
  408344:	cmp	w0, #0x0
  408348:	b.ne	408354 <ferror@plt+0x5914>  // b.any
  40834c:	mov	w0, #0x1                   	// #1
  408350:	b	408358 <ferror@plt+0x5918>
  408354:	mov	w0, #0x0                   	// #0
  408358:	ldp	x29, x30, [sp], #48
  40835c:	ret
  408360:	stp	x29, x30, [sp, #-48]!
  408364:	mov	x29, sp
  408368:	str	x0, [sp, #24]
  40836c:	str	x1, [sp, #16]
  408370:	ldr	x0, [sp, #24]
  408374:	str	x0, [sp, #40]
  408378:	b	408388 <ferror@plt+0x5948>
  40837c:	ldr	x0, [sp, #40]
  408380:	add	x0, x0, #0x1
  408384:	str	x0, [sp, #40]
  408388:	ldr	x0, [sp, #40]
  40838c:	cmp	x0, #0x0
  408390:	b.eq	4083d4 <ferror@plt+0x5994>  // b.none
  408394:	ldr	x0, [sp, #40]
  408398:	ldrsb	w0, [x0]
  40839c:	cmp	w0, #0x0
  4083a0:	b.eq	4083d4 <ferror@plt+0x5994>  // b.none
  4083a4:	bl	4027c0 <__ctype_b_loc@plt>
  4083a8:	ldr	x1, [x0]
  4083ac:	ldr	x0, [sp, #40]
  4083b0:	ldrsb	w0, [x0]
  4083b4:	and	w0, w0, #0xff
  4083b8:	and	x0, x0, #0xff
  4083bc:	lsl	x0, x0, #1
  4083c0:	add	x0, x1, x0
  4083c4:	ldrh	w0, [x0]
  4083c8:	and	w0, w0, #0x1000
  4083cc:	cmp	w0, #0x0
  4083d0:	b.ne	40837c <ferror@plt+0x593c>  // b.any
  4083d4:	ldr	x0, [sp, #16]
  4083d8:	cmp	x0, #0x0
  4083dc:	b.eq	4083ec <ferror@plt+0x59ac>  // b.none
  4083e0:	ldr	x0, [sp, #16]
  4083e4:	ldr	x1, [sp, #40]
  4083e8:	str	x1, [x0]
  4083ec:	ldr	x0, [sp, #40]
  4083f0:	cmp	x0, #0x0
  4083f4:	b.eq	408420 <ferror@plt+0x59e0>  // b.none
  4083f8:	ldr	x1, [sp, #40]
  4083fc:	ldr	x0, [sp, #24]
  408400:	cmp	x1, x0
  408404:	b.ls	408420 <ferror@plt+0x59e0>  // b.plast
  408408:	ldr	x0, [sp, #40]
  40840c:	ldrsb	w0, [x0]
  408410:	cmp	w0, #0x0
  408414:	b.ne	408420 <ferror@plt+0x59e0>  // b.any
  408418:	mov	w0, #0x1                   	// #1
  40841c:	b	408424 <ferror@plt+0x59e4>
  408420:	mov	w0, #0x0                   	// #0
  408424:	ldp	x29, x30, [sp], #48
  408428:	ret
  40842c:	stp	x29, x30, [sp, #-256]!
  408430:	mov	x29, sp
  408434:	str	x0, [sp, #24]
  408438:	str	x1, [sp, #16]
  40843c:	str	x2, [sp, #208]
  408440:	str	x3, [sp, #216]
  408444:	str	x4, [sp, #224]
  408448:	str	x5, [sp, #232]
  40844c:	str	x6, [sp, #240]
  408450:	str	x7, [sp, #248]
  408454:	str	q0, [sp, #80]
  408458:	str	q1, [sp, #96]
  40845c:	str	q2, [sp, #112]
  408460:	str	q3, [sp, #128]
  408464:	str	q4, [sp, #144]
  408468:	str	q5, [sp, #160]
  40846c:	str	q6, [sp, #176]
  408470:	str	q7, [sp, #192]
  408474:	add	x0, sp, #0x100
  408478:	str	x0, [sp, #32]
  40847c:	add	x0, sp, #0x100
  408480:	str	x0, [sp, #40]
  408484:	add	x0, sp, #0xd0
  408488:	str	x0, [sp, #48]
  40848c:	mov	w0, #0xffffffd0            	// #-48
  408490:	str	w0, [sp, #56]
  408494:	mov	w0, #0xffffff80            	// #-128
  408498:	str	w0, [sp, #60]
  40849c:	ldr	w1, [sp, #56]
  4084a0:	ldr	x0, [sp, #32]
  4084a4:	cmp	w1, #0x0
  4084a8:	b.lt	4084bc <ferror@plt+0x5a7c>  // b.tstop
  4084ac:	add	x1, x0, #0xf
  4084b0:	and	x1, x1, #0xfffffffffffffff8
  4084b4:	str	x1, [sp, #32]
  4084b8:	b	4084ec <ferror@plt+0x5aac>
  4084bc:	add	w2, w1, #0x8
  4084c0:	str	w2, [sp, #56]
  4084c4:	ldr	w2, [sp, #56]
  4084c8:	cmp	w2, #0x0
  4084cc:	b.le	4084e0 <ferror@plt+0x5aa0>
  4084d0:	add	x1, x0, #0xf
  4084d4:	and	x1, x1, #0xfffffffffffffff8
  4084d8:	str	x1, [sp, #32]
  4084dc:	b	4084ec <ferror@plt+0x5aac>
  4084e0:	ldr	x2, [sp, #40]
  4084e4:	sxtw	x0, w1
  4084e8:	add	x0, x2, x0
  4084ec:	ldr	x0, [x0]
  4084f0:	str	x0, [sp, #72]
  4084f4:	ldr	x0, [sp, #72]
  4084f8:	cmp	x0, #0x0
  4084fc:	b.eq	40859c <ferror@plt+0x5b5c>  // b.none
  408500:	ldr	w1, [sp, #56]
  408504:	ldr	x0, [sp, #32]
  408508:	cmp	w1, #0x0
  40850c:	b.lt	408520 <ferror@plt+0x5ae0>  // b.tstop
  408510:	add	x1, x0, #0xf
  408514:	and	x1, x1, #0xfffffffffffffff8
  408518:	str	x1, [sp, #32]
  40851c:	b	408550 <ferror@plt+0x5b10>
  408520:	add	w2, w1, #0x8
  408524:	str	w2, [sp, #56]
  408528:	ldr	w2, [sp, #56]
  40852c:	cmp	w2, #0x0
  408530:	b.le	408544 <ferror@plt+0x5b04>
  408534:	add	x1, x0, #0xf
  408538:	and	x1, x1, #0xfffffffffffffff8
  40853c:	str	x1, [sp, #32]
  408540:	b	408550 <ferror@plt+0x5b10>
  408544:	ldr	x2, [sp, #40]
  408548:	sxtw	x0, w1
  40854c:	add	x0, x2, x0
  408550:	ldr	x0, [x0]
  408554:	str	x0, [sp, #64]
  408558:	ldr	x0, [sp, #64]
  40855c:	cmp	x0, #0x0
  408560:	b.eq	4085a4 <ferror@plt+0x5b64>  // b.none
  408564:	ldr	x1, [sp, #72]
  408568:	ldr	x0, [sp, #24]
  40856c:	bl	4027a0 <strcmp@plt>
  408570:	cmp	w0, #0x0
  408574:	b.ne	408580 <ferror@plt+0x5b40>  // b.any
  408578:	mov	w0, #0x1                   	// #1
  40857c:	b	4085cc <ferror@plt+0x5b8c>
  408580:	ldr	x1, [sp, #64]
  408584:	ldr	x0, [sp, #24]
  408588:	bl	4027a0 <strcmp@plt>
  40858c:	cmp	w0, #0x0
  408590:	b.ne	40849c <ferror@plt+0x5a5c>  // b.any
  408594:	mov	w0, #0x0                   	// #0
  408598:	b	4085cc <ferror@plt+0x5b8c>
  40859c:	nop
  4085a0:	b	4085a8 <ferror@plt+0x5b68>
  4085a4:	nop
  4085a8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4085ac:	add	x0, x0, #0x478
  4085b0:	ldr	w4, [x0]
  4085b4:	ldr	x3, [sp, #24]
  4085b8:	ldr	x2, [sp, #16]
  4085bc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4085c0:	add	x1, x0, #0xc38
  4085c4:	mov	w0, w4
  4085c8:	bl	402920 <errx@plt>
  4085cc:	ldp	x29, x30, [sp], #256
  4085d0:	ret
  4085d4:	sub	sp, sp, #0x20
  4085d8:	str	x0, [sp, #24]
  4085dc:	str	x1, [sp, #16]
  4085e0:	str	w2, [sp, #12]
  4085e4:	b	408614 <ferror@plt+0x5bd4>
  4085e8:	ldr	x0, [sp, #24]
  4085ec:	ldrsb	w1, [x0]
  4085f0:	ldr	w0, [sp, #12]
  4085f4:	sxtb	w0, w0
  4085f8:	cmp	w1, w0
  4085fc:	b.ne	408608 <ferror@plt+0x5bc8>  // b.any
  408600:	ldr	x0, [sp, #24]
  408604:	b	40863c <ferror@plt+0x5bfc>
  408608:	ldr	x0, [sp, #24]
  40860c:	add	x0, x0, #0x1
  408610:	str	x0, [sp, #24]
  408614:	ldr	x0, [sp, #16]
  408618:	sub	x1, x0, #0x1
  40861c:	str	x1, [sp, #16]
  408620:	cmp	x0, #0x0
  408624:	b.eq	408638 <ferror@plt+0x5bf8>  // b.none
  408628:	ldr	x0, [sp, #24]
  40862c:	ldrsb	w0, [x0]
  408630:	cmp	w0, #0x0
  408634:	b.ne	4085e8 <ferror@plt+0x5ba8>  // b.any
  408638:	mov	x0, #0x0                   	// #0
  40863c:	add	sp, sp, #0x20
  408640:	ret
  408644:	stp	x29, x30, [sp, #-48]!
  408648:	mov	x29, sp
  40864c:	str	x0, [sp, #24]
  408650:	str	x1, [sp, #16]
  408654:	ldr	x1, [sp, #16]
  408658:	ldr	x0, [sp, #24]
  40865c:	bl	408798 <ferror@plt+0x5d58>
  408660:	str	w0, [sp, #44]
  408664:	ldr	w0, [sp, #44]
  408668:	cmn	w0, #0x8, lsl #12
  40866c:	b.lt	408680 <ferror@plt+0x5c40>  // b.tstop
  408670:	ldr	w1, [sp, #44]
  408674:	mov	w0, #0x7fff                	// #32767
  408678:	cmp	w1, w0
  40867c:	b.le	4086b4 <ferror@plt+0x5c74>
  408680:	bl	402990 <__errno_location@plt>
  408684:	mov	x1, x0
  408688:	mov	w0, #0x22                  	// #34
  40868c:	str	w0, [x1]
  408690:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408694:	add	x0, x0, #0x478
  408698:	ldr	w4, [x0]
  40869c:	ldr	x3, [sp, #24]
  4086a0:	ldr	x2, [sp, #16]
  4086a4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4086a8:	add	x1, x0, #0xc38
  4086ac:	mov	w0, w4
  4086b0:	bl	402a20 <err@plt>
  4086b4:	ldr	w0, [sp, #44]
  4086b8:	sxth	w0, w0
  4086bc:	ldp	x29, x30, [sp], #48
  4086c0:	ret
  4086c4:	stp	x29, x30, [sp, #-64]!
  4086c8:	mov	x29, sp
  4086cc:	str	x0, [sp, #40]
  4086d0:	str	x1, [sp, #32]
  4086d4:	str	w2, [sp, #28]
  4086d8:	ldr	w2, [sp, #28]
  4086dc:	ldr	x1, [sp, #32]
  4086e0:	ldr	x0, [sp, #40]
  4086e4:	bl	408818 <ferror@plt+0x5dd8>
  4086e8:	str	w0, [sp, #60]
  4086ec:	ldr	w1, [sp, #60]
  4086f0:	mov	w0, #0xffff                	// #65535
  4086f4:	cmp	w1, w0
  4086f8:	b.ls	408730 <ferror@plt+0x5cf0>  // b.plast
  4086fc:	bl	402990 <__errno_location@plt>
  408700:	mov	x1, x0
  408704:	mov	w0, #0x22                  	// #34
  408708:	str	w0, [x1]
  40870c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408710:	add	x0, x0, #0x478
  408714:	ldr	w4, [x0]
  408718:	ldr	x3, [sp, #40]
  40871c:	ldr	x2, [sp, #32]
  408720:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408724:	add	x1, x0, #0xc38
  408728:	mov	w0, w4
  40872c:	bl	402a20 <err@plt>
  408730:	ldr	w0, [sp, #60]
  408734:	and	w0, w0, #0xffff
  408738:	ldp	x29, x30, [sp], #64
  40873c:	ret
  408740:	stp	x29, x30, [sp, #-32]!
  408744:	mov	x29, sp
  408748:	str	x0, [sp, #24]
  40874c:	str	x1, [sp, #16]
  408750:	mov	w2, #0xa                   	// #10
  408754:	ldr	x1, [sp, #16]
  408758:	ldr	x0, [sp, #24]
  40875c:	bl	4086c4 <ferror@plt+0x5c84>
  408760:	and	w0, w0, #0xffff
  408764:	ldp	x29, x30, [sp], #32
  408768:	ret
  40876c:	stp	x29, x30, [sp, #-32]!
  408770:	mov	x29, sp
  408774:	str	x0, [sp, #24]
  408778:	str	x1, [sp, #16]
  40877c:	mov	w2, #0x10                  	// #16
  408780:	ldr	x1, [sp, #16]
  408784:	ldr	x0, [sp, #24]
  408788:	bl	4086c4 <ferror@plt+0x5c84>
  40878c:	and	w0, w0, #0xffff
  408790:	ldp	x29, x30, [sp], #32
  408794:	ret
  408798:	stp	x29, x30, [sp, #-48]!
  40879c:	mov	x29, sp
  4087a0:	str	x0, [sp, #24]
  4087a4:	str	x1, [sp, #16]
  4087a8:	ldr	x1, [sp, #16]
  4087ac:	ldr	x0, [sp, #24]
  4087b0:	bl	4088e0 <ferror@plt+0x5ea0>
  4087b4:	str	x0, [sp, #40]
  4087b8:	ldr	x1, [sp, #40]
  4087bc:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4087c0:	cmp	x1, x0
  4087c4:	b.lt	4087d8 <ferror@plt+0x5d98>  // b.tstop
  4087c8:	ldr	x1, [sp, #40]
  4087cc:	mov	x0, #0x7fffffff            	// #2147483647
  4087d0:	cmp	x1, x0
  4087d4:	b.le	40880c <ferror@plt+0x5dcc>
  4087d8:	bl	402990 <__errno_location@plt>
  4087dc:	mov	x1, x0
  4087e0:	mov	w0, #0x22                  	// #34
  4087e4:	str	w0, [x1]
  4087e8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4087ec:	add	x0, x0, #0x478
  4087f0:	ldr	w4, [x0]
  4087f4:	ldr	x3, [sp, #24]
  4087f8:	ldr	x2, [sp, #16]
  4087fc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408800:	add	x1, x0, #0xc38
  408804:	mov	w0, w4
  408808:	bl	402a20 <err@plt>
  40880c:	ldr	x0, [sp, #40]
  408810:	ldp	x29, x30, [sp], #48
  408814:	ret
  408818:	stp	x29, x30, [sp, #-64]!
  40881c:	mov	x29, sp
  408820:	str	x0, [sp, #40]
  408824:	str	x1, [sp, #32]
  408828:	str	w2, [sp, #28]
  40882c:	ldr	w2, [sp, #28]
  408830:	ldr	x1, [sp, #32]
  408834:	ldr	x0, [sp, #40]
  408838:	bl	4089e0 <ferror@plt+0x5fa0>
  40883c:	str	x0, [sp, #56]
  408840:	ldr	x1, [sp, #56]
  408844:	mov	x0, #0xffffffff            	// #4294967295
  408848:	cmp	x1, x0
  40884c:	b.ls	408884 <ferror@plt+0x5e44>  // b.plast
  408850:	bl	402990 <__errno_location@plt>
  408854:	mov	x1, x0
  408858:	mov	w0, #0x22                  	// #34
  40885c:	str	w0, [x1]
  408860:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408864:	add	x0, x0, #0x478
  408868:	ldr	w4, [x0]
  40886c:	ldr	x3, [sp, #40]
  408870:	ldr	x2, [sp, #32]
  408874:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408878:	add	x1, x0, #0xc38
  40887c:	mov	w0, w4
  408880:	bl	402a20 <err@plt>
  408884:	ldr	x0, [sp, #56]
  408888:	ldp	x29, x30, [sp], #64
  40888c:	ret
  408890:	stp	x29, x30, [sp, #-32]!
  408894:	mov	x29, sp
  408898:	str	x0, [sp, #24]
  40889c:	str	x1, [sp, #16]
  4088a0:	mov	w2, #0xa                   	// #10
  4088a4:	ldr	x1, [sp, #16]
  4088a8:	ldr	x0, [sp, #24]
  4088ac:	bl	408818 <ferror@plt+0x5dd8>
  4088b0:	ldp	x29, x30, [sp], #32
  4088b4:	ret
  4088b8:	stp	x29, x30, [sp, #-32]!
  4088bc:	mov	x29, sp
  4088c0:	str	x0, [sp, #24]
  4088c4:	str	x1, [sp, #16]
  4088c8:	mov	w2, #0x10                  	// #16
  4088cc:	ldr	x1, [sp, #16]
  4088d0:	ldr	x0, [sp, #24]
  4088d4:	bl	408818 <ferror@plt+0x5dd8>
  4088d8:	ldp	x29, x30, [sp], #32
  4088dc:	ret
  4088e0:	stp	x29, x30, [sp, #-48]!
  4088e4:	mov	x29, sp
  4088e8:	str	x0, [sp, #24]
  4088ec:	str	x1, [sp, #16]
  4088f0:	str	xzr, [sp, #32]
  4088f4:	bl	402990 <__errno_location@plt>
  4088f8:	str	wzr, [x0]
  4088fc:	ldr	x0, [sp, #24]
  408900:	cmp	x0, #0x0
  408904:	b.eq	408974 <ferror@plt+0x5f34>  // b.none
  408908:	ldr	x0, [sp, #24]
  40890c:	ldrsb	w0, [x0]
  408910:	cmp	w0, #0x0
  408914:	b.eq	408974 <ferror@plt+0x5f34>  // b.none
  408918:	add	x0, sp, #0x20
  40891c:	mov	w2, #0xa                   	// #10
  408920:	mov	x1, x0
  408924:	ldr	x0, [sp, #24]
  408928:	bl	4023c0 <strtoimax@plt>
  40892c:	str	x0, [sp, #40]
  408930:	bl	402990 <__errno_location@plt>
  408934:	ldr	w0, [x0]
  408938:	cmp	w0, #0x0
  40893c:	b.ne	40897c <ferror@plt+0x5f3c>  // b.any
  408940:	ldr	x0, [sp, #32]
  408944:	ldr	x1, [sp, #24]
  408948:	cmp	x1, x0
  40894c:	b.eq	40897c <ferror@plt+0x5f3c>  // b.none
  408950:	ldr	x0, [sp, #32]
  408954:	cmp	x0, #0x0
  408958:	b.eq	40896c <ferror@plt+0x5f2c>  // b.none
  40895c:	ldr	x0, [sp, #32]
  408960:	ldrsb	w0, [x0]
  408964:	cmp	w0, #0x0
  408968:	b.ne	40897c <ferror@plt+0x5f3c>  // b.any
  40896c:	ldr	x0, [sp, #40]
  408970:	b	4089d8 <ferror@plt+0x5f98>
  408974:	nop
  408978:	b	408980 <ferror@plt+0x5f40>
  40897c:	nop
  408980:	bl	402990 <__errno_location@plt>
  408984:	ldr	w0, [x0]
  408988:	cmp	w0, #0x22
  40898c:	b.ne	4089b4 <ferror@plt+0x5f74>  // b.any
  408990:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408994:	add	x0, x0, #0x478
  408998:	ldr	w4, [x0]
  40899c:	ldr	x3, [sp, #24]
  4089a0:	ldr	x2, [sp, #16]
  4089a4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4089a8:	add	x1, x0, #0xc38
  4089ac:	mov	w0, w4
  4089b0:	bl	402a20 <err@plt>
  4089b4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  4089b8:	add	x0, x0, #0x478
  4089bc:	ldr	w4, [x0]
  4089c0:	ldr	x3, [sp, #24]
  4089c4:	ldr	x2, [sp, #16]
  4089c8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4089cc:	add	x1, x0, #0xc38
  4089d0:	mov	w0, w4
  4089d4:	bl	402920 <errx@plt>
  4089d8:	ldp	x29, x30, [sp], #48
  4089dc:	ret
  4089e0:	stp	x29, x30, [sp, #-64]!
  4089e4:	mov	x29, sp
  4089e8:	str	x0, [sp, #40]
  4089ec:	str	x1, [sp, #32]
  4089f0:	str	w2, [sp, #28]
  4089f4:	str	xzr, [sp, #48]
  4089f8:	bl	402990 <__errno_location@plt>
  4089fc:	str	wzr, [x0]
  408a00:	ldr	x0, [sp, #40]
  408a04:	cmp	x0, #0x0
  408a08:	b.eq	408a78 <ferror@plt+0x6038>  // b.none
  408a0c:	ldr	x0, [sp, #40]
  408a10:	ldrsb	w0, [x0]
  408a14:	cmp	w0, #0x0
  408a18:	b.eq	408a78 <ferror@plt+0x6038>  // b.none
  408a1c:	add	x0, sp, #0x30
  408a20:	ldr	w2, [sp, #28]
  408a24:	mov	x1, x0
  408a28:	ldr	x0, [sp, #40]
  408a2c:	bl	402710 <strtoumax@plt>
  408a30:	str	x0, [sp, #56]
  408a34:	bl	402990 <__errno_location@plt>
  408a38:	ldr	w0, [x0]
  408a3c:	cmp	w0, #0x0
  408a40:	b.ne	408a80 <ferror@plt+0x6040>  // b.any
  408a44:	ldr	x0, [sp, #48]
  408a48:	ldr	x1, [sp, #40]
  408a4c:	cmp	x1, x0
  408a50:	b.eq	408a80 <ferror@plt+0x6040>  // b.none
  408a54:	ldr	x0, [sp, #48]
  408a58:	cmp	x0, #0x0
  408a5c:	b.eq	408a70 <ferror@plt+0x6030>  // b.none
  408a60:	ldr	x0, [sp, #48]
  408a64:	ldrsb	w0, [x0]
  408a68:	cmp	w0, #0x0
  408a6c:	b.ne	408a80 <ferror@plt+0x6040>  // b.any
  408a70:	ldr	x0, [sp, #56]
  408a74:	b	408adc <ferror@plt+0x609c>
  408a78:	nop
  408a7c:	b	408a84 <ferror@plt+0x6044>
  408a80:	nop
  408a84:	bl	402990 <__errno_location@plt>
  408a88:	ldr	w0, [x0]
  408a8c:	cmp	w0, #0x22
  408a90:	b.ne	408ab8 <ferror@plt+0x6078>  // b.any
  408a94:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408a98:	add	x0, x0, #0x478
  408a9c:	ldr	w4, [x0]
  408aa0:	ldr	x3, [sp, #40]
  408aa4:	ldr	x2, [sp, #32]
  408aa8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408aac:	add	x1, x0, #0xc38
  408ab0:	mov	w0, w4
  408ab4:	bl	402a20 <err@plt>
  408ab8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408abc:	add	x0, x0, #0x478
  408ac0:	ldr	w4, [x0]
  408ac4:	ldr	x3, [sp, #40]
  408ac8:	ldr	x2, [sp, #32]
  408acc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408ad0:	add	x1, x0, #0xc38
  408ad4:	mov	w0, w4
  408ad8:	bl	402920 <errx@plt>
  408adc:	ldp	x29, x30, [sp], #64
  408ae0:	ret
  408ae4:	stp	x29, x30, [sp, #-32]!
  408ae8:	mov	x29, sp
  408aec:	str	x0, [sp, #24]
  408af0:	str	x1, [sp, #16]
  408af4:	mov	w2, #0xa                   	// #10
  408af8:	ldr	x1, [sp, #16]
  408afc:	ldr	x0, [sp, #24]
  408b00:	bl	4089e0 <ferror@plt+0x5fa0>
  408b04:	ldp	x29, x30, [sp], #32
  408b08:	ret
  408b0c:	stp	x29, x30, [sp, #-32]!
  408b10:	mov	x29, sp
  408b14:	str	x0, [sp, #24]
  408b18:	str	x1, [sp, #16]
  408b1c:	mov	w2, #0x10                  	// #16
  408b20:	ldr	x1, [sp, #16]
  408b24:	ldr	x0, [sp, #24]
  408b28:	bl	4089e0 <ferror@plt+0x5fa0>
  408b2c:	ldp	x29, x30, [sp], #32
  408b30:	ret
  408b34:	stp	x29, x30, [sp, #-48]!
  408b38:	mov	x29, sp
  408b3c:	str	x0, [sp, #24]
  408b40:	str	x1, [sp, #16]
  408b44:	str	xzr, [sp, #32]
  408b48:	bl	402990 <__errno_location@plt>
  408b4c:	str	wzr, [x0]
  408b50:	ldr	x0, [sp, #24]
  408b54:	cmp	x0, #0x0
  408b58:	b.eq	408bc4 <ferror@plt+0x6184>  // b.none
  408b5c:	ldr	x0, [sp, #24]
  408b60:	ldrsb	w0, [x0]
  408b64:	cmp	w0, #0x0
  408b68:	b.eq	408bc4 <ferror@plt+0x6184>  // b.none
  408b6c:	add	x0, sp, #0x20
  408b70:	mov	x1, x0
  408b74:	ldr	x0, [sp, #24]
  408b78:	bl	4023f0 <strtod@plt>
  408b7c:	str	d0, [sp, #40]
  408b80:	bl	402990 <__errno_location@plt>
  408b84:	ldr	w0, [x0]
  408b88:	cmp	w0, #0x0
  408b8c:	b.ne	408bcc <ferror@plt+0x618c>  // b.any
  408b90:	ldr	x0, [sp, #32]
  408b94:	ldr	x1, [sp, #24]
  408b98:	cmp	x1, x0
  408b9c:	b.eq	408bcc <ferror@plt+0x618c>  // b.none
  408ba0:	ldr	x0, [sp, #32]
  408ba4:	cmp	x0, #0x0
  408ba8:	b.eq	408bbc <ferror@plt+0x617c>  // b.none
  408bac:	ldr	x0, [sp, #32]
  408bb0:	ldrsb	w0, [x0]
  408bb4:	cmp	w0, #0x0
  408bb8:	b.ne	408bcc <ferror@plt+0x618c>  // b.any
  408bbc:	ldr	d0, [sp, #40]
  408bc0:	b	408c28 <ferror@plt+0x61e8>
  408bc4:	nop
  408bc8:	b	408bd0 <ferror@plt+0x6190>
  408bcc:	nop
  408bd0:	bl	402990 <__errno_location@plt>
  408bd4:	ldr	w0, [x0]
  408bd8:	cmp	w0, #0x22
  408bdc:	b.ne	408c04 <ferror@plt+0x61c4>  // b.any
  408be0:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408be4:	add	x0, x0, #0x478
  408be8:	ldr	w4, [x0]
  408bec:	ldr	x3, [sp, #24]
  408bf0:	ldr	x2, [sp, #16]
  408bf4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408bf8:	add	x1, x0, #0xc38
  408bfc:	mov	w0, w4
  408c00:	bl	402a20 <err@plt>
  408c04:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408c08:	add	x0, x0, #0x478
  408c0c:	ldr	w4, [x0]
  408c10:	ldr	x3, [sp, #24]
  408c14:	ldr	x2, [sp, #16]
  408c18:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408c1c:	add	x1, x0, #0xc38
  408c20:	mov	w0, w4
  408c24:	bl	402920 <errx@plt>
  408c28:	ldp	x29, x30, [sp], #48
  408c2c:	ret
  408c30:	stp	x29, x30, [sp, #-48]!
  408c34:	mov	x29, sp
  408c38:	str	x0, [sp, #24]
  408c3c:	str	x1, [sp, #16]
  408c40:	str	xzr, [sp, #32]
  408c44:	bl	402990 <__errno_location@plt>
  408c48:	str	wzr, [x0]
  408c4c:	ldr	x0, [sp, #24]
  408c50:	cmp	x0, #0x0
  408c54:	b.eq	408cc4 <ferror@plt+0x6284>  // b.none
  408c58:	ldr	x0, [sp, #24]
  408c5c:	ldrsb	w0, [x0]
  408c60:	cmp	w0, #0x0
  408c64:	b.eq	408cc4 <ferror@plt+0x6284>  // b.none
  408c68:	add	x0, sp, #0x20
  408c6c:	mov	w2, #0xa                   	// #10
  408c70:	mov	x1, x0
  408c74:	ldr	x0, [sp, #24]
  408c78:	bl	4027e0 <strtol@plt>
  408c7c:	str	x0, [sp, #40]
  408c80:	bl	402990 <__errno_location@plt>
  408c84:	ldr	w0, [x0]
  408c88:	cmp	w0, #0x0
  408c8c:	b.ne	408ccc <ferror@plt+0x628c>  // b.any
  408c90:	ldr	x0, [sp, #32]
  408c94:	ldr	x1, [sp, #24]
  408c98:	cmp	x1, x0
  408c9c:	b.eq	408ccc <ferror@plt+0x628c>  // b.none
  408ca0:	ldr	x0, [sp, #32]
  408ca4:	cmp	x0, #0x0
  408ca8:	b.eq	408cbc <ferror@plt+0x627c>  // b.none
  408cac:	ldr	x0, [sp, #32]
  408cb0:	ldrsb	w0, [x0]
  408cb4:	cmp	w0, #0x0
  408cb8:	b.ne	408ccc <ferror@plt+0x628c>  // b.any
  408cbc:	ldr	x0, [sp, #40]
  408cc0:	b	408d28 <ferror@plt+0x62e8>
  408cc4:	nop
  408cc8:	b	408cd0 <ferror@plt+0x6290>
  408ccc:	nop
  408cd0:	bl	402990 <__errno_location@plt>
  408cd4:	ldr	w0, [x0]
  408cd8:	cmp	w0, #0x22
  408cdc:	b.ne	408d04 <ferror@plt+0x62c4>  // b.any
  408ce0:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408ce4:	add	x0, x0, #0x478
  408ce8:	ldr	w4, [x0]
  408cec:	ldr	x3, [sp, #24]
  408cf0:	ldr	x2, [sp, #16]
  408cf4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408cf8:	add	x1, x0, #0xc38
  408cfc:	mov	w0, w4
  408d00:	bl	402a20 <err@plt>
  408d04:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408d08:	add	x0, x0, #0x478
  408d0c:	ldr	w4, [x0]
  408d10:	ldr	x3, [sp, #24]
  408d14:	ldr	x2, [sp, #16]
  408d18:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408d1c:	add	x1, x0, #0xc38
  408d20:	mov	w0, w4
  408d24:	bl	402920 <errx@plt>
  408d28:	ldp	x29, x30, [sp], #48
  408d2c:	ret
  408d30:	stp	x29, x30, [sp, #-48]!
  408d34:	mov	x29, sp
  408d38:	str	x0, [sp, #24]
  408d3c:	str	x1, [sp, #16]
  408d40:	str	xzr, [sp, #32]
  408d44:	bl	402990 <__errno_location@plt>
  408d48:	str	wzr, [x0]
  408d4c:	ldr	x0, [sp, #24]
  408d50:	cmp	x0, #0x0
  408d54:	b.eq	408dc4 <ferror@plt+0x6384>  // b.none
  408d58:	ldr	x0, [sp, #24]
  408d5c:	ldrsb	w0, [x0]
  408d60:	cmp	w0, #0x0
  408d64:	b.eq	408dc4 <ferror@plt+0x6384>  // b.none
  408d68:	add	x0, sp, #0x20
  408d6c:	mov	w2, #0xa                   	// #10
  408d70:	mov	x1, x0
  408d74:	ldr	x0, [sp, #24]
  408d78:	bl	402350 <strtoul@plt>
  408d7c:	str	x0, [sp, #40]
  408d80:	bl	402990 <__errno_location@plt>
  408d84:	ldr	w0, [x0]
  408d88:	cmp	w0, #0x0
  408d8c:	b.ne	408dcc <ferror@plt+0x638c>  // b.any
  408d90:	ldr	x0, [sp, #32]
  408d94:	ldr	x1, [sp, #24]
  408d98:	cmp	x1, x0
  408d9c:	b.eq	408dcc <ferror@plt+0x638c>  // b.none
  408da0:	ldr	x0, [sp, #32]
  408da4:	cmp	x0, #0x0
  408da8:	b.eq	408dbc <ferror@plt+0x637c>  // b.none
  408dac:	ldr	x0, [sp, #32]
  408db0:	ldrsb	w0, [x0]
  408db4:	cmp	w0, #0x0
  408db8:	b.ne	408dcc <ferror@plt+0x638c>  // b.any
  408dbc:	ldr	x0, [sp, #40]
  408dc0:	b	408e28 <ferror@plt+0x63e8>
  408dc4:	nop
  408dc8:	b	408dd0 <ferror@plt+0x6390>
  408dcc:	nop
  408dd0:	bl	402990 <__errno_location@plt>
  408dd4:	ldr	w0, [x0]
  408dd8:	cmp	w0, #0x22
  408ddc:	b.ne	408e04 <ferror@plt+0x63c4>  // b.any
  408de0:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408de4:	add	x0, x0, #0x478
  408de8:	ldr	w4, [x0]
  408dec:	ldr	x3, [sp, #24]
  408df0:	ldr	x2, [sp, #16]
  408df4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408df8:	add	x1, x0, #0xc38
  408dfc:	mov	w0, w4
  408e00:	bl	402a20 <err@plt>
  408e04:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408e08:	add	x0, x0, #0x478
  408e0c:	ldr	w4, [x0]
  408e10:	ldr	x3, [sp, #24]
  408e14:	ldr	x2, [sp, #16]
  408e18:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408e1c:	add	x1, x0, #0xc38
  408e20:	mov	w0, w4
  408e24:	bl	402920 <errx@plt>
  408e28:	ldp	x29, x30, [sp], #48
  408e2c:	ret
  408e30:	stp	x29, x30, [sp, #-48]!
  408e34:	mov	x29, sp
  408e38:	str	x0, [sp, #24]
  408e3c:	str	x1, [sp, #16]
  408e40:	add	x0, sp, #0x28
  408e44:	mov	x1, x0
  408e48:	ldr	x0, [sp, #24]
  408e4c:	bl	40826c <ferror@plt+0x582c>
  408e50:	cmp	w0, #0x0
  408e54:	b.ne	408e60 <ferror@plt+0x6420>  // b.any
  408e58:	ldr	x0, [sp, #40]
  408e5c:	b	408eb8 <ferror@plt+0x6478>
  408e60:	bl	402990 <__errno_location@plt>
  408e64:	ldr	w0, [x0]
  408e68:	cmp	w0, #0x0
  408e6c:	b.eq	408e94 <ferror@plt+0x6454>  // b.none
  408e70:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408e74:	add	x0, x0, #0x478
  408e78:	ldr	w4, [x0]
  408e7c:	ldr	x3, [sp, #24]
  408e80:	ldr	x2, [sp, #16]
  408e84:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408e88:	add	x1, x0, #0xc38
  408e8c:	mov	w0, w4
  408e90:	bl	402a20 <err@plt>
  408e94:	adrp	x0, 425000 <ferror@plt+0x225c0>
  408e98:	add	x0, x0, #0x478
  408e9c:	ldr	w4, [x0]
  408ea0:	ldr	x3, [sp, #24]
  408ea4:	ldr	x2, [sp, #16]
  408ea8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  408eac:	add	x1, x0, #0xc38
  408eb0:	mov	w0, w4
  408eb4:	bl	402920 <errx@plt>
  408eb8:	ldp	x29, x30, [sp], #48
  408ebc:	ret
  408ec0:	stp	x29, x30, [sp, #-64]!
  408ec4:	mov	x29, sp
  408ec8:	str	x0, [sp, #40]
  408ecc:	str	x1, [sp, #32]
  408ed0:	str	x2, [sp, #24]
  408ed4:	ldr	x1, [sp, #24]
  408ed8:	ldr	x0, [sp, #40]
  408edc:	bl	408b34 <ferror@plt+0x60f4>
  408ee0:	str	d0, [sp, #56]
  408ee4:	ldr	d0, [sp, #56]
  408ee8:	fcvtzs	d0, d0
  408eec:	ldr	x0, [sp, #32]
  408ef0:	str	d0, [x0]
  408ef4:	ldr	x0, [sp, #32]
  408ef8:	ldr	d0, [x0]
  408efc:	scvtf	d0, d0
  408f00:	ldr	d1, [sp, #56]
  408f04:	fsub	d0, d1, d0
  408f08:	mov	x0, #0x848000000000        	// #145685290680320
  408f0c:	movk	x0, #0x412e, lsl #48
  408f10:	fmov	d1, x0
  408f14:	fmul	d0, d0, d1
  408f18:	fcvtzs	d0, d0
  408f1c:	ldr	x0, [sp, #32]
  408f20:	str	d0, [x0, #8]
  408f24:	nop
  408f28:	ldp	x29, x30, [sp], #64
  408f2c:	ret
  408f30:	sub	sp, sp, #0x20
  408f34:	str	w0, [sp, #12]
  408f38:	str	x1, [sp]
  408f3c:	strh	wzr, [sp, #30]
  408f40:	ldr	w0, [sp, #12]
  408f44:	and	w0, w0, #0xf000
  408f48:	cmp	w0, #0x4, lsl #12
  408f4c:	b.ne	408f74 <ferror@plt+0x6534>  // b.any
  408f50:	ldrh	w0, [sp, #30]
  408f54:	add	w1, w0, #0x1
  408f58:	strh	w1, [sp, #30]
  408f5c:	and	x0, x0, #0xffff
  408f60:	ldr	x1, [sp]
  408f64:	add	x0, x1, x0
  408f68:	mov	w1, #0x64                  	// #100
  408f6c:	strb	w1, [x0]
  408f70:	b	4090a8 <ferror@plt+0x6668>
  408f74:	ldr	w0, [sp, #12]
  408f78:	and	w0, w0, #0xf000
  408f7c:	cmp	w0, #0xa, lsl #12
  408f80:	b.ne	408fa8 <ferror@plt+0x6568>  // b.any
  408f84:	ldrh	w0, [sp, #30]
  408f88:	add	w1, w0, #0x1
  408f8c:	strh	w1, [sp, #30]
  408f90:	and	x0, x0, #0xffff
  408f94:	ldr	x1, [sp]
  408f98:	add	x0, x1, x0
  408f9c:	mov	w1, #0x6c                  	// #108
  408fa0:	strb	w1, [x0]
  408fa4:	b	4090a8 <ferror@plt+0x6668>
  408fa8:	ldr	w0, [sp, #12]
  408fac:	and	w0, w0, #0xf000
  408fb0:	cmp	w0, #0x2, lsl #12
  408fb4:	b.ne	408fdc <ferror@plt+0x659c>  // b.any
  408fb8:	ldrh	w0, [sp, #30]
  408fbc:	add	w1, w0, #0x1
  408fc0:	strh	w1, [sp, #30]
  408fc4:	and	x0, x0, #0xffff
  408fc8:	ldr	x1, [sp]
  408fcc:	add	x0, x1, x0
  408fd0:	mov	w1, #0x63                  	// #99
  408fd4:	strb	w1, [x0]
  408fd8:	b	4090a8 <ferror@plt+0x6668>
  408fdc:	ldr	w0, [sp, #12]
  408fe0:	and	w0, w0, #0xf000
  408fe4:	cmp	w0, #0x6, lsl #12
  408fe8:	b.ne	409010 <ferror@plt+0x65d0>  // b.any
  408fec:	ldrh	w0, [sp, #30]
  408ff0:	add	w1, w0, #0x1
  408ff4:	strh	w1, [sp, #30]
  408ff8:	and	x0, x0, #0xffff
  408ffc:	ldr	x1, [sp]
  409000:	add	x0, x1, x0
  409004:	mov	w1, #0x62                  	// #98
  409008:	strb	w1, [x0]
  40900c:	b	4090a8 <ferror@plt+0x6668>
  409010:	ldr	w0, [sp, #12]
  409014:	and	w0, w0, #0xf000
  409018:	cmp	w0, #0xc, lsl #12
  40901c:	b.ne	409044 <ferror@plt+0x6604>  // b.any
  409020:	ldrh	w0, [sp, #30]
  409024:	add	w1, w0, #0x1
  409028:	strh	w1, [sp, #30]
  40902c:	and	x0, x0, #0xffff
  409030:	ldr	x1, [sp]
  409034:	add	x0, x1, x0
  409038:	mov	w1, #0x73                  	// #115
  40903c:	strb	w1, [x0]
  409040:	b	4090a8 <ferror@plt+0x6668>
  409044:	ldr	w0, [sp, #12]
  409048:	and	w0, w0, #0xf000
  40904c:	cmp	w0, #0x1, lsl #12
  409050:	b.ne	409078 <ferror@plt+0x6638>  // b.any
  409054:	ldrh	w0, [sp, #30]
  409058:	add	w1, w0, #0x1
  40905c:	strh	w1, [sp, #30]
  409060:	and	x0, x0, #0xffff
  409064:	ldr	x1, [sp]
  409068:	add	x0, x1, x0
  40906c:	mov	w1, #0x70                  	// #112
  409070:	strb	w1, [x0]
  409074:	b	4090a8 <ferror@plt+0x6668>
  409078:	ldr	w0, [sp, #12]
  40907c:	and	w0, w0, #0xf000
  409080:	cmp	w0, #0x8, lsl #12
  409084:	b.ne	4090a8 <ferror@plt+0x6668>  // b.any
  409088:	ldrh	w0, [sp, #30]
  40908c:	add	w1, w0, #0x1
  409090:	strh	w1, [sp, #30]
  409094:	and	x0, x0, #0xffff
  409098:	ldr	x1, [sp]
  40909c:	add	x0, x1, x0
  4090a0:	mov	w1, #0x2d                  	// #45
  4090a4:	strb	w1, [x0]
  4090a8:	ldr	w0, [sp, #12]
  4090ac:	and	w0, w0, #0x100
  4090b0:	cmp	w0, #0x0
  4090b4:	b.eq	4090c0 <ferror@plt+0x6680>  // b.none
  4090b8:	mov	w0, #0x72                  	// #114
  4090bc:	b	4090c4 <ferror@plt+0x6684>
  4090c0:	mov	w0, #0x2d                  	// #45
  4090c4:	ldrh	w1, [sp, #30]
  4090c8:	add	w2, w1, #0x1
  4090cc:	strh	w2, [sp, #30]
  4090d0:	and	x1, x1, #0xffff
  4090d4:	ldr	x2, [sp]
  4090d8:	add	x1, x2, x1
  4090dc:	strb	w0, [x1]
  4090e0:	ldr	w0, [sp, #12]
  4090e4:	and	w0, w0, #0x80
  4090e8:	cmp	w0, #0x0
  4090ec:	b.eq	4090f8 <ferror@plt+0x66b8>  // b.none
  4090f0:	mov	w0, #0x77                  	// #119
  4090f4:	b	4090fc <ferror@plt+0x66bc>
  4090f8:	mov	w0, #0x2d                  	// #45
  4090fc:	ldrh	w1, [sp, #30]
  409100:	add	w2, w1, #0x1
  409104:	strh	w2, [sp, #30]
  409108:	and	x1, x1, #0xffff
  40910c:	ldr	x2, [sp]
  409110:	add	x1, x2, x1
  409114:	strb	w0, [x1]
  409118:	ldr	w0, [sp, #12]
  40911c:	and	w0, w0, #0x800
  409120:	cmp	w0, #0x0
  409124:	b.eq	409148 <ferror@plt+0x6708>  // b.none
  409128:	ldr	w0, [sp, #12]
  40912c:	and	w0, w0, #0x40
  409130:	cmp	w0, #0x0
  409134:	b.eq	409140 <ferror@plt+0x6700>  // b.none
  409138:	mov	w0, #0x73                  	// #115
  40913c:	b	409164 <ferror@plt+0x6724>
  409140:	mov	w0, #0x53                  	// #83
  409144:	b	409164 <ferror@plt+0x6724>
  409148:	ldr	w0, [sp, #12]
  40914c:	and	w0, w0, #0x40
  409150:	cmp	w0, #0x0
  409154:	b.eq	409160 <ferror@plt+0x6720>  // b.none
  409158:	mov	w0, #0x78                  	// #120
  40915c:	b	409164 <ferror@plt+0x6724>
  409160:	mov	w0, #0x2d                  	// #45
  409164:	ldrh	w1, [sp, #30]
  409168:	add	w2, w1, #0x1
  40916c:	strh	w2, [sp, #30]
  409170:	and	x1, x1, #0xffff
  409174:	ldr	x2, [sp]
  409178:	add	x1, x2, x1
  40917c:	strb	w0, [x1]
  409180:	ldr	w0, [sp, #12]
  409184:	and	w0, w0, #0x20
  409188:	cmp	w0, #0x0
  40918c:	b.eq	409198 <ferror@plt+0x6758>  // b.none
  409190:	mov	w0, #0x72                  	// #114
  409194:	b	40919c <ferror@plt+0x675c>
  409198:	mov	w0, #0x2d                  	// #45
  40919c:	ldrh	w1, [sp, #30]
  4091a0:	add	w2, w1, #0x1
  4091a4:	strh	w2, [sp, #30]
  4091a8:	and	x1, x1, #0xffff
  4091ac:	ldr	x2, [sp]
  4091b0:	add	x1, x2, x1
  4091b4:	strb	w0, [x1]
  4091b8:	ldr	w0, [sp, #12]
  4091bc:	and	w0, w0, #0x10
  4091c0:	cmp	w0, #0x0
  4091c4:	b.eq	4091d0 <ferror@plt+0x6790>  // b.none
  4091c8:	mov	w0, #0x77                  	// #119
  4091cc:	b	4091d4 <ferror@plt+0x6794>
  4091d0:	mov	w0, #0x2d                  	// #45
  4091d4:	ldrh	w1, [sp, #30]
  4091d8:	add	w2, w1, #0x1
  4091dc:	strh	w2, [sp, #30]
  4091e0:	and	x1, x1, #0xffff
  4091e4:	ldr	x2, [sp]
  4091e8:	add	x1, x2, x1
  4091ec:	strb	w0, [x1]
  4091f0:	ldr	w0, [sp, #12]
  4091f4:	and	w0, w0, #0x400
  4091f8:	cmp	w0, #0x0
  4091fc:	b.eq	409220 <ferror@plt+0x67e0>  // b.none
  409200:	ldr	w0, [sp, #12]
  409204:	and	w0, w0, #0x8
  409208:	cmp	w0, #0x0
  40920c:	b.eq	409218 <ferror@plt+0x67d8>  // b.none
  409210:	mov	w0, #0x73                  	// #115
  409214:	b	40923c <ferror@plt+0x67fc>
  409218:	mov	w0, #0x53                  	// #83
  40921c:	b	40923c <ferror@plt+0x67fc>
  409220:	ldr	w0, [sp, #12]
  409224:	and	w0, w0, #0x8
  409228:	cmp	w0, #0x0
  40922c:	b.eq	409238 <ferror@plt+0x67f8>  // b.none
  409230:	mov	w0, #0x78                  	// #120
  409234:	b	40923c <ferror@plt+0x67fc>
  409238:	mov	w0, #0x2d                  	// #45
  40923c:	ldrh	w1, [sp, #30]
  409240:	add	w2, w1, #0x1
  409244:	strh	w2, [sp, #30]
  409248:	and	x1, x1, #0xffff
  40924c:	ldr	x2, [sp]
  409250:	add	x1, x2, x1
  409254:	strb	w0, [x1]
  409258:	ldr	w0, [sp, #12]
  40925c:	and	w0, w0, #0x4
  409260:	cmp	w0, #0x0
  409264:	b.eq	409270 <ferror@plt+0x6830>  // b.none
  409268:	mov	w0, #0x72                  	// #114
  40926c:	b	409274 <ferror@plt+0x6834>
  409270:	mov	w0, #0x2d                  	// #45
  409274:	ldrh	w1, [sp, #30]
  409278:	add	w2, w1, #0x1
  40927c:	strh	w2, [sp, #30]
  409280:	and	x1, x1, #0xffff
  409284:	ldr	x2, [sp]
  409288:	add	x1, x2, x1
  40928c:	strb	w0, [x1]
  409290:	ldr	w0, [sp, #12]
  409294:	and	w0, w0, #0x2
  409298:	cmp	w0, #0x0
  40929c:	b.eq	4092a8 <ferror@plt+0x6868>  // b.none
  4092a0:	mov	w0, #0x77                  	// #119
  4092a4:	b	4092ac <ferror@plt+0x686c>
  4092a8:	mov	w0, #0x2d                  	// #45
  4092ac:	ldrh	w1, [sp, #30]
  4092b0:	add	w2, w1, #0x1
  4092b4:	strh	w2, [sp, #30]
  4092b8:	and	x1, x1, #0xffff
  4092bc:	ldr	x2, [sp]
  4092c0:	add	x1, x2, x1
  4092c4:	strb	w0, [x1]
  4092c8:	ldr	w0, [sp, #12]
  4092cc:	and	w0, w0, #0x200
  4092d0:	cmp	w0, #0x0
  4092d4:	b.eq	4092f8 <ferror@plt+0x68b8>  // b.none
  4092d8:	ldr	w0, [sp, #12]
  4092dc:	and	w0, w0, #0x1
  4092e0:	cmp	w0, #0x0
  4092e4:	b.eq	4092f0 <ferror@plt+0x68b0>  // b.none
  4092e8:	mov	w0, #0x74                  	// #116
  4092ec:	b	409314 <ferror@plt+0x68d4>
  4092f0:	mov	w0, #0x54                  	// #84
  4092f4:	b	409314 <ferror@plt+0x68d4>
  4092f8:	ldr	w0, [sp, #12]
  4092fc:	and	w0, w0, #0x1
  409300:	cmp	w0, #0x0
  409304:	b.eq	409310 <ferror@plt+0x68d0>  // b.none
  409308:	mov	w0, #0x78                  	// #120
  40930c:	b	409314 <ferror@plt+0x68d4>
  409310:	mov	w0, #0x2d                  	// #45
  409314:	ldrh	w1, [sp, #30]
  409318:	add	w2, w1, #0x1
  40931c:	strh	w2, [sp, #30]
  409320:	and	x1, x1, #0xffff
  409324:	ldr	x2, [sp]
  409328:	add	x1, x2, x1
  40932c:	strb	w0, [x1]
  409330:	ldrh	w0, [sp, #30]
  409334:	ldr	x1, [sp]
  409338:	add	x0, x1, x0
  40933c:	strb	wzr, [x0]
  409340:	ldr	x0, [sp]
  409344:	add	sp, sp, #0x20
  409348:	ret
  40934c:	sub	sp, sp, #0x20
  409350:	str	x0, [sp, #8]
  409354:	mov	w0, #0xa                   	// #10
  409358:	str	w0, [sp, #28]
  40935c:	b	409384 <ferror@plt+0x6944>
  409360:	ldr	w0, [sp, #28]
  409364:	mov	x1, #0x1                   	// #1
  409368:	lsl	x0, x1, x0
  40936c:	ldr	x1, [sp, #8]
  409370:	cmp	x1, x0
  409374:	b.cc	409394 <ferror@plt+0x6954>  // b.lo, b.ul, b.last
  409378:	ldr	w0, [sp, #28]
  40937c:	add	w0, w0, #0xa
  409380:	str	w0, [sp, #28]
  409384:	ldr	w0, [sp, #28]
  409388:	cmp	w0, #0x3c
  40938c:	b.le	409360 <ferror@plt+0x6920>
  409390:	b	409398 <ferror@plt+0x6958>
  409394:	nop
  409398:	ldr	w0, [sp, #28]
  40939c:	sub	w0, w0, #0xa
  4093a0:	add	sp, sp, #0x20
  4093a4:	ret
  4093a8:	stp	x29, x30, [sp, #-128]!
  4093ac:	mov	x29, sp
  4093b0:	str	w0, [sp, #28]
  4093b4:	str	x1, [sp, #16]
  4093b8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  4093bc:	add	x0, x0, #0xc48
  4093c0:	str	x0, [sp, #88]
  4093c4:	add	x0, sp, #0x20
  4093c8:	str	x0, [sp, #104]
  4093cc:	ldr	w0, [sp, #28]
  4093d0:	and	w0, w0, #0x2
  4093d4:	cmp	w0, #0x0
  4093d8:	b.eq	4093f0 <ferror@plt+0x69b0>  // b.none
  4093dc:	ldr	x0, [sp, #104]
  4093e0:	add	x1, x0, #0x1
  4093e4:	str	x1, [sp, #104]
  4093e8:	mov	w1, #0x20                  	// #32
  4093ec:	strb	w1, [x0]
  4093f0:	ldr	x0, [sp, #16]
  4093f4:	bl	40934c <ferror@plt+0x690c>
  4093f8:	str	w0, [sp, #84]
  4093fc:	ldr	w0, [sp, #84]
  409400:	cmp	w0, #0x0
  409404:	b.eq	409430 <ferror@plt+0x69f0>  // b.none
  409408:	ldr	w0, [sp, #84]
  40940c:	mov	w1, #0x6667                	// #26215
  409410:	movk	w1, #0x6666, lsl #16
  409414:	smull	x1, w0, w1
  409418:	lsr	x1, x1, #32
  40941c:	asr	w1, w1, #2
  409420:	asr	w0, w0, #31
  409424:	sub	w0, w1, w0
  409428:	sxtw	x0, w0
  40942c:	b	409434 <ferror@plt+0x69f4>
  409430:	mov	x0, #0x0                   	// #0
  409434:	ldr	x1, [sp, #88]
  409438:	add	x0, x1, x0
  40943c:	ldrb	w0, [x0]
  409440:	strb	w0, [sp, #83]
  409444:	ldr	w0, [sp, #84]
  409448:	cmp	w0, #0x0
  40944c:	b.eq	409460 <ferror@plt+0x6a20>  // b.none
  409450:	ldr	w0, [sp, #84]
  409454:	ldr	x1, [sp, #16]
  409458:	lsr	x0, x1, x0
  40945c:	b	409464 <ferror@plt+0x6a24>
  409460:	ldr	x0, [sp, #16]
  409464:	str	w0, [sp, #124]
  409468:	ldr	w0, [sp, #84]
  40946c:	cmp	w0, #0x0
  409470:	b.eq	409490 <ferror@plt+0x6a50>  // b.none
  409474:	ldr	w0, [sp, #84]
  409478:	mov	x1, #0xffffffffffffffff    	// #-1
  40947c:	lsl	x0, x1, x0
  409480:	mvn	x1, x0
  409484:	ldr	x0, [sp, #16]
  409488:	and	x0, x1, x0
  40948c:	b	409494 <ferror@plt+0x6a54>
  409490:	mov	x0, #0x0                   	// #0
  409494:	str	x0, [sp, #112]
  409498:	ldr	x0, [sp, #104]
  40949c:	add	x1, x0, #0x1
  4094a0:	str	x1, [sp, #104]
  4094a4:	ldrb	w1, [sp, #83]
  4094a8:	strb	w1, [x0]
  4094ac:	ldr	w0, [sp, #28]
  4094b0:	and	w0, w0, #0x1
  4094b4:	cmp	w0, #0x0
  4094b8:	b.eq	4094f0 <ferror@plt+0x6ab0>  // b.none
  4094bc:	ldrsb	w0, [sp, #83]
  4094c0:	cmp	w0, #0x42
  4094c4:	b.eq	4094f0 <ferror@plt+0x6ab0>  // b.none
  4094c8:	ldr	x0, [sp, #104]
  4094cc:	add	x1, x0, #0x1
  4094d0:	str	x1, [sp, #104]
  4094d4:	mov	w1, #0x69                  	// #105
  4094d8:	strb	w1, [x0]
  4094dc:	ldr	x0, [sp, #104]
  4094e0:	add	x1, x0, #0x1
  4094e4:	str	x1, [sp, #104]
  4094e8:	mov	w1, #0x42                  	// #66
  4094ec:	strb	w1, [x0]
  4094f0:	ldr	x0, [sp, #104]
  4094f4:	strb	wzr, [x0]
  4094f8:	ldr	x0, [sp, #112]
  4094fc:	cmp	x0, #0x0
  409500:	b.eq	4095d8 <ferror@plt+0x6b98>  // b.none
  409504:	ldr	w0, [sp, #28]
  409508:	and	w0, w0, #0x4
  40950c:	cmp	w0, #0x0
  409510:	b.eq	409588 <ferror@plt+0x6b48>  // b.none
  409514:	ldr	w0, [sp, #84]
  409518:	sub	w0, w0, #0xa
  40951c:	ldr	x1, [sp, #112]
  409520:	lsr	x0, x1, x0
  409524:	add	x1, x0, #0x5
  409528:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40952c:	movk	x0, #0xcccd
  409530:	umulh	x0, x1, x0
  409534:	lsr	x0, x0, #3
  409538:	str	x0, [sp, #112]
  40953c:	ldr	x2, [sp, #112]
  409540:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409544:	movk	x0, #0xcccd
  409548:	umulh	x0, x2, x0
  40954c:	lsr	x1, x0, #3
  409550:	mov	x0, x1
  409554:	lsl	x0, x0, #2
  409558:	add	x0, x0, x1
  40955c:	lsl	x0, x0, #1
  409560:	sub	x1, x2, x0
  409564:	cmp	x1, #0x0
  409568:	b.ne	4095d8 <ferror@plt+0x6b98>  // b.any
  40956c:	ldr	x1, [sp, #112]
  409570:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409574:	movk	x0, #0xcccd
  409578:	umulh	x0, x1, x0
  40957c:	lsr	x0, x0, #3
  409580:	str	x0, [sp, #112]
  409584:	b	4095d8 <ferror@plt+0x6b98>
  409588:	ldr	w0, [sp, #84]
  40958c:	sub	w0, w0, #0xa
  409590:	ldr	x1, [sp, #112]
  409594:	lsr	x0, x1, x0
  409598:	add	x0, x0, #0x32
  40959c:	lsr	x1, x0, #2
  4095a0:	mov	x0, #0xf5c3                	// #62915
  4095a4:	movk	x0, #0x5c28, lsl #16
  4095a8:	movk	x0, #0xc28f, lsl #32
  4095ac:	movk	x0, #0x28f5, lsl #48
  4095b0:	umulh	x0, x1, x0
  4095b4:	lsr	x0, x0, #2
  4095b8:	str	x0, [sp, #112]
  4095bc:	ldr	x0, [sp, #112]
  4095c0:	cmp	x0, #0xa
  4095c4:	b.ne	4095d8 <ferror@plt+0x6b98>  // b.any
  4095c8:	ldr	w0, [sp, #124]
  4095cc:	add	w0, w0, #0x1
  4095d0:	str	w0, [sp, #124]
  4095d4:	str	xzr, [sp, #112]
  4095d8:	ldr	x0, [sp, #112]
  4095dc:	cmp	x0, #0x0
  4095e0:	b.eq	409664 <ferror@plt+0x6c24>  // b.none
  4095e4:	bl	402510 <localeconv@plt>
  4095e8:	str	x0, [sp, #72]
  4095ec:	ldr	x0, [sp, #72]
  4095f0:	cmp	x0, #0x0
  4095f4:	b.eq	409604 <ferror@plt+0x6bc4>  // b.none
  4095f8:	ldr	x0, [sp, #72]
  4095fc:	ldr	x0, [x0]
  409600:	b	409608 <ferror@plt+0x6bc8>
  409604:	mov	x0, #0x0                   	// #0
  409608:	str	x0, [sp, #96]
  40960c:	ldr	x0, [sp, #96]
  409610:	cmp	x0, #0x0
  409614:	b.eq	409628 <ferror@plt+0x6be8>  // b.none
  409618:	ldr	x0, [sp, #96]
  40961c:	ldrsb	w0, [x0]
  409620:	cmp	w0, #0x0
  409624:	b.ne	409634 <ferror@plt+0x6bf4>  // b.any
  409628:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40962c:	add	x0, x0, #0xc50
  409630:	str	x0, [sp, #96]
  409634:	add	x0, sp, #0x20
  409638:	add	x7, sp, #0x28
  40963c:	mov	x6, x0
  409640:	ldr	x5, [sp, #112]
  409644:	ldr	x4, [sp, #96]
  409648:	ldr	w3, [sp, #124]
  40964c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  409650:	add	x2, x0, #0xc58
  409654:	mov	x1, #0x20                  	// #32
  409658:	mov	x0, x7
  40965c:	bl	402500 <snprintf@plt>
  409660:	b	409688 <ferror@plt+0x6c48>
  409664:	add	x0, sp, #0x20
  409668:	add	x5, sp, #0x28
  40966c:	mov	x4, x0
  409670:	ldr	w3, [sp, #124]
  409674:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  409678:	add	x2, x0, #0xc68
  40967c:	mov	x1, #0x20                  	// #32
  409680:	mov	x0, x5
  409684:	bl	402500 <snprintf@plt>
  409688:	add	x0, sp, #0x28
  40968c:	bl	402680 <strdup@plt>
  409690:	ldp	x29, x30, [sp], #128
  409694:	ret
  409698:	stp	x29, x30, [sp, #-96]!
  40969c:	mov	x29, sp
  4096a0:	str	x0, [sp, #40]
  4096a4:	str	x1, [sp, #32]
  4096a8:	str	x2, [sp, #24]
  4096ac:	str	x3, [sp, #16]
  4096b0:	str	xzr, [sp, #88]
  4096b4:	str	xzr, [sp, #72]
  4096b8:	ldr	x0, [sp, #40]
  4096bc:	cmp	x0, #0x0
  4096c0:	b.eq	4096f8 <ferror@plt+0x6cb8>  // b.none
  4096c4:	ldr	x0, [sp, #40]
  4096c8:	ldrsb	w0, [x0]
  4096cc:	cmp	w0, #0x0
  4096d0:	b.eq	4096f8 <ferror@plt+0x6cb8>  // b.none
  4096d4:	ldr	x0, [sp, #32]
  4096d8:	cmp	x0, #0x0
  4096dc:	b.eq	4096f8 <ferror@plt+0x6cb8>  // b.none
  4096e0:	ldr	x0, [sp, #24]
  4096e4:	cmp	x0, #0x0
  4096e8:	b.eq	4096f8 <ferror@plt+0x6cb8>  // b.none
  4096ec:	ldr	x0, [sp, #16]
  4096f0:	cmp	x0, #0x0
  4096f4:	b.ne	409700 <ferror@plt+0x6cc0>  // b.any
  4096f8:	mov	w0, #0xffffffff            	// #-1
  4096fc:	b	409854 <ferror@plt+0x6e14>
  409700:	ldr	x0, [sp, #40]
  409704:	str	x0, [sp, #80]
  409708:	b	40982c <ferror@plt+0x6dec>
  40970c:	str	xzr, [sp, #64]
  409710:	ldr	x1, [sp, #72]
  409714:	ldr	x0, [sp, #24]
  409718:	cmp	x1, x0
  40971c:	b.cc	409728 <ferror@plt+0x6ce8>  // b.lo, b.ul, b.last
  409720:	mov	w0, #0xfffffffe            	// #-2
  409724:	b	409854 <ferror@plt+0x6e14>
  409728:	ldr	x0, [sp, #88]
  40972c:	cmp	x0, #0x0
  409730:	b.ne	40973c <ferror@plt+0x6cfc>  // b.any
  409734:	ldr	x0, [sp, #80]
  409738:	str	x0, [sp, #88]
  40973c:	ldr	x0, [sp, #80]
  409740:	ldrsb	w0, [x0]
  409744:	cmp	w0, #0x2c
  409748:	b.ne	409754 <ferror@plt+0x6d14>  // b.any
  40974c:	ldr	x0, [sp, #80]
  409750:	str	x0, [sp, #64]
  409754:	ldr	x0, [sp, #80]
  409758:	add	x0, x0, #0x1
  40975c:	ldrsb	w0, [x0]
  409760:	cmp	w0, #0x0
  409764:	b.ne	409774 <ferror@plt+0x6d34>  // b.any
  409768:	ldr	x0, [sp, #80]
  40976c:	add	x0, x0, #0x1
  409770:	str	x0, [sp, #64]
  409774:	ldr	x0, [sp, #88]
  409778:	cmp	x0, #0x0
  40977c:	b.eq	40981c <ferror@plt+0x6ddc>  // b.none
  409780:	ldr	x0, [sp, #64]
  409784:	cmp	x0, #0x0
  409788:	b.eq	40981c <ferror@plt+0x6ddc>  // b.none
  40978c:	ldr	x1, [sp, #64]
  409790:	ldr	x0, [sp, #88]
  409794:	cmp	x1, x0
  409798:	b.hi	4097a4 <ferror@plt+0x6d64>  // b.pmore
  40979c:	mov	w0, #0xffffffff            	// #-1
  4097a0:	b	409854 <ferror@plt+0x6e14>
  4097a4:	ldr	x1, [sp, #64]
  4097a8:	ldr	x0, [sp, #88]
  4097ac:	sub	x0, x1, x0
  4097b0:	ldr	x2, [sp, #16]
  4097b4:	mov	x1, x0
  4097b8:	ldr	x0, [sp, #88]
  4097bc:	blr	x2
  4097c0:	str	w0, [sp, #60]
  4097c4:	ldr	w0, [sp, #60]
  4097c8:	cmn	w0, #0x1
  4097cc:	b.ne	4097d8 <ferror@plt+0x6d98>  // b.any
  4097d0:	mov	w0, #0xffffffff            	// #-1
  4097d4:	b	409854 <ferror@plt+0x6e14>
  4097d8:	ldr	x0, [sp, #72]
  4097dc:	add	x1, x0, #0x1
  4097e0:	str	x1, [sp, #72]
  4097e4:	lsl	x0, x0, #2
  4097e8:	ldr	x1, [sp, #32]
  4097ec:	add	x0, x1, x0
  4097f0:	ldr	w1, [sp, #60]
  4097f4:	str	w1, [x0]
  4097f8:	str	xzr, [sp, #88]
  4097fc:	ldr	x0, [sp, #64]
  409800:	cmp	x0, #0x0
  409804:	b.eq	409820 <ferror@plt+0x6de0>  // b.none
  409808:	ldr	x0, [sp, #64]
  40980c:	ldrsb	w0, [x0]
  409810:	cmp	w0, #0x0
  409814:	b.eq	40984c <ferror@plt+0x6e0c>  // b.none
  409818:	b	409820 <ferror@plt+0x6de0>
  40981c:	nop
  409820:	ldr	x0, [sp, #80]
  409824:	add	x0, x0, #0x1
  409828:	str	x0, [sp, #80]
  40982c:	ldr	x0, [sp, #80]
  409830:	cmp	x0, #0x0
  409834:	b.eq	409850 <ferror@plt+0x6e10>  // b.none
  409838:	ldr	x0, [sp, #80]
  40983c:	ldrsb	w0, [x0]
  409840:	cmp	w0, #0x0
  409844:	b.ne	40970c <ferror@plt+0x6ccc>  // b.any
  409848:	b	409850 <ferror@plt+0x6e10>
  40984c:	nop
  409850:	ldr	x0, [sp, #72]
  409854:	ldp	x29, x30, [sp], #96
  409858:	ret
  40985c:	stp	x29, x30, [sp, #-80]!
  409860:	mov	x29, sp
  409864:	str	x0, [sp, #56]
  409868:	str	x1, [sp, #48]
  40986c:	str	x2, [sp, #40]
  409870:	str	x3, [sp, #32]
  409874:	str	x4, [sp, #24]
  409878:	ldr	x0, [sp, #56]
  40987c:	cmp	x0, #0x0
  409880:	b.eq	4098b4 <ferror@plt+0x6e74>  // b.none
  409884:	ldr	x0, [sp, #56]
  409888:	ldrsb	w0, [x0]
  40988c:	cmp	w0, #0x0
  409890:	b.eq	4098b4 <ferror@plt+0x6e74>  // b.none
  409894:	ldr	x0, [sp, #32]
  409898:	cmp	x0, #0x0
  40989c:	b.eq	4098b4 <ferror@plt+0x6e74>  // b.none
  4098a0:	ldr	x0, [sp, #32]
  4098a4:	ldr	x0, [x0]
  4098a8:	ldr	x1, [sp, #40]
  4098ac:	cmp	x1, x0
  4098b0:	b.cs	4098bc <ferror@plt+0x6e7c>  // b.hs, b.nlast
  4098b4:	mov	w0, #0xffffffff            	// #-1
  4098b8:	b	409950 <ferror@plt+0x6f10>
  4098bc:	ldr	x0, [sp, #56]
  4098c0:	ldrsb	w0, [x0]
  4098c4:	cmp	w0, #0x2b
  4098c8:	b.ne	4098dc <ferror@plt+0x6e9c>  // b.any
  4098cc:	ldr	x0, [sp, #56]
  4098d0:	add	x0, x0, #0x1
  4098d4:	str	x0, [sp, #72]
  4098d8:	b	4098ec <ferror@plt+0x6eac>
  4098dc:	ldr	x0, [sp, #56]
  4098e0:	str	x0, [sp, #72]
  4098e4:	ldr	x0, [sp, #32]
  4098e8:	str	xzr, [x0]
  4098ec:	ldr	x0, [sp, #32]
  4098f0:	ldr	x0, [x0]
  4098f4:	lsl	x0, x0, #2
  4098f8:	ldr	x1, [sp, #48]
  4098fc:	add	x4, x1, x0
  409900:	ldr	x0, [sp, #32]
  409904:	ldr	x0, [x0]
  409908:	ldr	x1, [sp, #40]
  40990c:	sub	x0, x1, x0
  409910:	ldr	x3, [sp, #24]
  409914:	mov	x2, x0
  409918:	mov	x1, x4
  40991c:	ldr	x0, [sp, #72]
  409920:	bl	409698 <ferror@plt+0x6c58>
  409924:	str	w0, [sp, #68]
  409928:	ldr	w0, [sp, #68]
  40992c:	cmp	w0, #0x0
  409930:	b.le	40994c <ferror@plt+0x6f0c>
  409934:	ldr	x0, [sp, #32]
  409938:	ldr	x1, [x0]
  40993c:	ldrsw	x0, [sp, #68]
  409940:	add	x1, x1, x0
  409944:	ldr	x0, [sp, #32]
  409948:	str	x1, [x0]
  40994c:	ldr	w0, [sp, #68]
  409950:	ldp	x29, x30, [sp], #80
  409954:	ret
  409958:	stp	x29, x30, [sp, #-80]!
  40995c:	mov	x29, sp
  409960:	str	x0, [sp, #40]
  409964:	str	x1, [sp, #32]
  409968:	str	x2, [sp, #24]
  40996c:	str	xzr, [sp, #72]
  409970:	ldr	x0, [sp, #40]
  409974:	cmp	x0, #0x0
  409978:	b.eq	409994 <ferror@plt+0x6f54>  // b.none
  40997c:	ldr	x0, [sp, #24]
  409980:	cmp	x0, #0x0
  409984:	b.eq	409994 <ferror@plt+0x6f54>  // b.none
  409988:	ldr	x0, [sp, #32]
  40998c:	cmp	x0, #0x0
  409990:	b.ne	40999c <ferror@plt+0x6f5c>  // b.any
  409994:	mov	w0, #0xffffffea            	// #-22
  409998:	b	409b18 <ferror@plt+0x70d8>
  40999c:	ldr	x0, [sp, #40]
  4099a0:	str	x0, [sp, #64]
  4099a4:	b	409af0 <ferror@plt+0x70b0>
  4099a8:	str	xzr, [sp, #56]
  4099ac:	ldr	x0, [sp, #72]
  4099b0:	cmp	x0, #0x0
  4099b4:	b.ne	4099c0 <ferror@plt+0x6f80>  // b.any
  4099b8:	ldr	x0, [sp, #64]
  4099bc:	str	x0, [sp, #72]
  4099c0:	ldr	x0, [sp, #64]
  4099c4:	ldrsb	w0, [x0]
  4099c8:	cmp	w0, #0x2c
  4099cc:	b.ne	4099d8 <ferror@plt+0x6f98>  // b.any
  4099d0:	ldr	x0, [sp, #64]
  4099d4:	str	x0, [sp, #56]
  4099d8:	ldr	x0, [sp, #64]
  4099dc:	add	x0, x0, #0x1
  4099e0:	ldrsb	w0, [x0]
  4099e4:	cmp	w0, #0x0
  4099e8:	b.ne	4099f8 <ferror@plt+0x6fb8>  // b.any
  4099ec:	ldr	x0, [sp, #64]
  4099f0:	add	x0, x0, #0x1
  4099f4:	str	x0, [sp, #56]
  4099f8:	ldr	x0, [sp, #72]
  4099fc:	cmp	x0, #0x0
  409a00:	b.eq	409ae0 <ferror@plt+0x70a0>  // b.none
  409a04:	ldr	x0, [sp, #56]
  409a08:	cmp	x0, #0x0
  409a0c:	b.eq	409ae0 <ferror@plt+0x70a0>  // b.none
  409a10:	ldr	x1, [sp, #56]
  409a14:	ldr	x0, [sp, #72]
  409a18:	cmp	x1, x0
  409a1c:	b.hi	409a28 <ferror@plt+0x6fe8>  // b.pmore
  409a20:	mov	w0, #0xffffffff            	// #-1
  409a24:	b	409b18 <ferror@plt+0x70d8>
  409a28:	ldr	x1, [sp, #56]
  409a2c:	ldr	x0, [sp, #72]
  409a30:	sub	x0, x1, x0
  409a34:	ldr	x2, [sp, #24]
  409a38:	mov	x1, x0
  409a3c:	ldr	x0, [sp, #72]
  409a40:	blr	x2
  409a44:	str	w0, [sp, #52]
  409a48:	ldr	w0, [sp, #52]
  409a4c:	cmp	w0, #0x0
  409a50:	b.ge	409a5c <ferror@plt+0x701c>  // b.tcont
  409a54:	ldr	w0, [sp, #52]
  409a58:	b	409b18 <ferror@plt+0x70d8>
  409a5c:	ldr	w0, [sp, #52]
  409a60:	add	w1, w0, #0x7
  409a64:	cmp	w0, #0x0
  409a68:	csel	w0, w1, w0, lt  // lt = tstop
  409a6c:	asr	w0, w0, #3
  409a70:	mov	w3, w0
  409a74:	sxtw	x0, w3
  409a78:	ldr	x1, [sp, #32]
  409a7c:	add	x0, x1, x0
  409a80:	ldrsb	w2, [x0]
  409a84:	ldr	w0, [sp, #52]
  409a88:	negs	w1, w0
  409a8c:	and	w0, w0, #0x7
  409a90:	and	w1, w1, #0x7
  409a94:	csneg	w0, w0, w1, mi  // mi = first
  409a98:	mov	w1, #0x1                   	// #1
  409a9c:	lsl	w0, w1, w0
  409aa0:	sxtb	w1, w0
  409aa4:	sxtw	x0, w3
  409aa8:	ldr	x3, [sp, #32]
  409aac:	add	x0, x3, x0
  409ab0:	orr	w1, w2, w1
  409ab4:	sxtb	w1, w1
  409ab8:	strb	w1, [x0]
  409abc:	str	xzr, [sp, #72]
  409ac0:	ldr	x0, [sp, #56]
  409ac4:	cmp	x0, #0x0
  409ac8:	b.eq	409ae4 <ferror@plt+0x70a4>  // b.none
  409acc:	ldr	x0, [sp, #56]
  409ad0:	ldrsb	w0, [x0]
  409ad4:	cmp	w0, #0x0
  409ad8:	b.eq	409b10 <ferror@plt+0x70d0>  // b.none
  409adc:	b	409ae4 <ferror@plt+0x70a4>
  409ae0:	nop
  409ae4:	ldr	x0, [sp, #64]
  409ae8:	add	x0, x0, #0x1
  409aec:	str	x0, [sp, #64]
  409af0:	ldr	x0, [sp, #64]
  409af4:	cmp	x0, #0x0
  409af8:	b.eq	409b14 <ferror@plt+0x70d4>  // b.none
  409afc:	ldr	x0, [sp, #64]
  409b00:	ldrsb	w0, [x0]
  409b04:	cmp	w0, #0x0
  409b08:	b.ne	4099a8 <ferror@plt+0x6f68>  // b.any
  409b0c:	b	409b14 <ferror@plt+0x70d4>
  409b10:	nop
  409b14:	mov	w0, #0x0                   	// #0
  409b18:	ldp	x29, x30, [sp], #80
  409b1c:	ret
  409b20:	stp	x29, x30, [sp, #-80]!
  409b24:	mov	x29, sp
  409b28:	str	x0, [sp, #40]
  409b2c:	str	x1, [sp, #32]
  409b30:	str	x2, [sp, #24]
  409b34:	str	xzr, [sp, #72]
  409b38:	ldr	x0, [sp, #40]
  409b3c:	cmp	x0, #0x0
  409b40:	b.eq	409b5c <ferror@plt+0x711c>  // b.none
  409b44:	ldr	x0, [sp, #24]
  409b48:	cmp	x0, #0x0
  409b4c:	b.eq	409b5c <ferror@plt+0x711c>  // b.none
  409b50:	ldr	x0, [sp, #32]
  409b54:	cmp	x0, #0x0
  409b58:	b.ne	409b64 <ferror@plt+0x7124>  // b.any
  409b5c:	mov	w0, #0xffffffea            	// #-22
  409b60:	b	409c98 <ferror@plt+0x7258>
  409b64:	ldr	x0, [sp, #40]
  409b68:	str	x0, [sp, #64]
  409b6c:	b	409c70 <ferror@plt+0x7230>
  409b70:	str	xzr, [sp, #56]
  409b74:	ldr	x0, [sp, #72]
  409b78:	cmp	x0, #0x0
  409b7c:	b.ne	409b88 <ferror@plt+0x7148>  // b.any
  409b80:	ldr	x0, [sp, #64]
  409b84:	str	x0, [sp, #72]
  409b88:	ldr	x0, [sp, #64]
  409b8c:	ldrsb	w0, [x0]
  409b90:	cmp	w0, #0x2c
  409b94:	b.ne	409ba0 <ferror@plt+0x7160>  // b.any
  409b98:	ldr	x0, [sp, #64]
  409b9c:	str	x0, [sp, #56]
  409ba0:	ldr	x0, [sp, #64]
  409ba4:	add	x0, x0, #0x1
  409ba8:	ldrsb	w0, [x0]
  409bac:	cmp	w0, #0x0
  409bb0:	b.ne	409bc0 <ferror@plt+0x7180>  // b.any
  409bb4:	ldr	x0, [sp, #64]
  409bb8:	add	x0, x0, #0x1
  409bbc:	str	x0, [sp, #56]
  409bc0:	ldr	x0, [sp, #72]
  409bc4:	cmp	x0, #0x0
  409bc8:	b.eq	409c60 <ferror@plt+0x7220>  // b.none
  409bcc:	ldr	x0, [sp, #56]
  409bd0:	cmp	x0, #0x0
  409bd4:	b.eq	409c60 <ferror@plt+0x7220>  // b.none
  409bd8:	ldr	x1, [sp, #56]
  409bdc:	ldr	x0, [sp, #72]
  409be0:	cmp	x1, x0
  409be4:	b.hi	409bf0 <ferror@plt+0x71b0>  // b.pmore
  409be8:	mov	w0, #0xffffffff            	// #-1
  409bec:	b	409c98 <ferror@plt+0x7258>
  409bf0:	ldr	x1, [sp, #56]
  409bf4:	ldr	x0, [sp, #72]
  409bf8:	sub	x0, x1, x0
  409bfc:	ldr	x2, [sp, #24]
  409c00:	mov	x1, x0
  409c04:	ldr	x0, [sp, #72]
  409c08:	blr	x2
  409c0c:	str	x0, [sp, #48]
  409c10:	ldr	x0, [sp, #48]
  409c14:	cmp	x0, #0x0
  409c18:	b.ge	409c24 <ferror@plt+0x71e4>  // b.tcont
  409c1c:	ldr	x0, [sp, #48]
  409c20:	b	409c98 <ferror@plt+0x7258>
  409c24:	ldr	x0, [sp, #32]
  409c28:	ldr	x1, [x0]
  409c2c:	ldr	x0, [sp, #48]
  409c30:	orr	x1, x1, x0
  409c34:	ldr	x0, [sp, #32]
  409c38:	str	x1, [x0]
  409c3c:	str	xzr, [sp, #72]
  409c40:	ldr	x0, [sp, #56]
  409c44:	cmp	x0, #0x0
  409c48:	b.eq	409c64 <ferror@plt+0x7224>  // b.none
  409c4c:	ldr	x0, [sp, #56]
  409c50:	ldrsb	w0, [x0]
  409c54:	cmp	w0, #0x0
  409c58:	b.eq	409c90 <ferror@plt+0x7250>  // b.none
  409c5c:	b	409c64 <ferror@plt+0x7224>
  409c60:	nop
  409c64:	ldr	x0, [sp, #64]
  409c68:	add	x0, x0, #0x1
  409c6c:	str	x0, [sp, #64]
  409c70:	ldr	x0, [sp, #64]
  409c74:	cmp	x0, #0x0
  409c78:	b.eq	409c94 <ferror@plt+0x7254>  // b.none
  409c7c:	ldr	x0, [sp, #64]
  409c80:	ldrsb	w0, [x0]
  409c84:	cmp	w0, #0x0
  409c88:	b.ne	409b70 <ferror@plt+0x7130>  // b.any
  409c8c:	b	409c94 <ferror@plt+0x7254>
  409c90:	nop
  409c94:	mov	w0, #0x0                   	// #0
  409c98:	ldp	x29, x30, [sp], #80
  409c9c:	ret
  409ca0:	stp	x29, x30, [sp, #-64]!
  409ca4:	mov	x29, sp
  409ca8:	str	x0, [sp, #40]
  409cac:	str	x1, [sp, #32]
  409cb0:	str	x2, [sp, #24]
  409cb4:	str	w3, [sp, #20]
  409cb8:	str	xzr, [sp, #56]
  409cbc:	ldr	x0, [sp, #40]
  409cc0:	cmp	x0, #0x0
  409cc4:	b.ne	409cd0 <ferror@plt+0x7290>  // b.any
  409cc8:	mov	w0, #0x0                   	// #0
  409ccc:	b	409eac <ferror@plt+0x746c>
  409cd0:	ldr	x0, [sp, #32]
  409cd4:	ldr	w1, [sp, #20]
  409cd8:	str	w1, [x0]
  409cdc:	ldr	x0, [sp, #32]
  409ce0:	ldr	w1, [x0]
  409ce4:	ldr	x0, [sp, #24]
  409ce8:	str	w1, [x0]
  409cec:	bl	402990 <__errno_location@plt>
  409cf0:	str	wzr, [x0]
  409cf4:	ldr	x0, [sp, #40]
  409cf8:	ldrsb	w0, [x0]
  409cfc:	cmp	w0, #0x3a
  409d00:	b.ne	409d74 <ferror@plt+0x7334>  // b.any
  409d04:	ldr	x0, [sp, #40]
  409d08:	add	x0, x0, #0x1
  409d0c:	str	x0, [sp, #40]
  409d10:	add	x0, sp, #0x38
  409d14:	mov	w2, #0xa                   	// #10
  409d18:	mov	x1, x0
  409d1c:	ldr	x0, [sp, #40]
  409d20:	bl	4027e0 <strtol@plt>
  409d24:	mov	w1, w0
  409d28:	ldr	x0, [sp, #24]
  409d2c:	str	w1, [x0]
  409d30:	bl	402990 <__errno_location@plt>
  409d34:	ldr	w0, [x0]
  409d38:	cmp	w0, #0x0
  409d3c:	b.ne	409d6c <ferror@plt+0x732c>  // b.any
  409d40:	ldr	x0, [sp, #56]
  409d44:	cmp	x0, #0x0
  409d48:	b.eq	409d6c <ferror@plt+0x732c>  // b.none
  409d4c:	ldr	x0, [sp, #56]
  409d50:	ldrsb	w0, [x0]
  409d54:	cmp	w0, #0x0
  409d58:	b.ne	409d6c <ferror@plt+0x732c>  // b.any
  409d5c:	ldr	x0, [sp, #56]
  409d60:	ldr	x1, [sp, #40]
  409d64:	cmp	x1, x0
  409d68:	b.ne	409ea8 <ferror@plt+0x7468>  // b.any
  409d6c:	mov	w0, #0xffffffff            	// #-1
  409d70:	b	409eac <ferror@plt+0x746c>
  409d74:	add	x0, sp, #0x38
  409d78:	mov	w2, #0xa                   	// #10
  409d7c:	mov	x1, x0
  409d80:	ldr	x0, [sp, #40]
  409d84:	bl	4027e0 <strtol@plt>
  409d88:	mov	w1, w0
  409d8c:	ldr	x0, [sp, #32]
  409d90:	str	w1, [x0]
  409d94:	ldr	x0, [sp, #32]
  409d98:	ldr	w1, [x0]
  409d9c:	ldr	x0, [sp, #24]
  409da0:	str	w1, [x0]
  409da4:	bl	402990 <__errno_location@plt>
  409da8:	ldr	w0, [x0]
  409dac:	cmp	w0, #0x0
  409db0:	b.ne	409dd0 <ferror@plt+0x7390>  // b.any
  409db4:	ldr	x0, [sp, #56]
  409db8:	cmp	x0, #0x0
  409dbc:	b.eq	409dd0 <ferror@plt+0x7390>  // b.none
  409dc0:	ldr	x0, [sp, #56]
  409dc4:	ldr	x1, [sp, #40]
  409dc8:	cmp	x1, x0
  409dcc:	b.ne	409dd8 <ferror@plt+0x7398>  // b.any
  409dd0:	mov	w0, #0xffffffff            	// #-1
  409dd4:	b	409eac <ferror@plt+0x746c>
  409dd8:	ldr	x0, [sp, #56]
  409ddc:	ldrsb	w0, [x0]
  409de0:	cmp	w0, #0x3a
  409de4:	b.ne	409e0c <ferror@plt+0x73cc>  // b.any
  409de8:	ldr	x0, [sp, #56]
  409dec:	add	x0, x0, #0x1
  409df0:	ldrsb	w0, [x0]
  409df4:	cmp	w0, #0x0
  409df8:	b.ne	409e0c <ferror@plt+0x73cc>  // b.any
  409dfc:	ldr	x0, [sp, #24]
  409e00:	ldr	w1, [sp, #20]
  409e04:	str	w1, [x0]
  409e08:	b	409ea8 <ferror@plt+0x7468>
  409e0c:	ldr	x0, [sp, #56]
  409e10:	ldrsb	w0, [x0]
  409e14:	cmp	w0, #0x2d
  409e18:	b.eq	409e2c <ferror@plt+0x73ec>  // b.none
  409e1c:	ldr	x0, [sp, #56]
  409e20:	ldrsb	w0, [x0]
  409e24:	cmp	w0, #0x3a
  409e28:	b.ne	409ea8 <ferror@plt+0x7468>  // b.any
  409e2c:	ldr	x0, [sp, #56]
  409e30:	add	x0, x0, #0x1
  409e34:	str	x0, [sp, #40]
  409e38:	str	xzr, [sp, #56]
  409e3c:	bl	402990 <__errno_location@plt>
  409e40:	str	wzr, [x0]
  409e44:	add	x0, sp, #0x38
  409e48:	mov	w2, #0xa                   	// #10
  409e4c:	mov	x1, x0
  409e50:	ldr	x0, [sp, #40]
  409e54:	bl	4027e0 <strtol@plt>
  409e58:	mov	w1, w0
  409e5c:	ldr	x0, [sp, #24]
  409e60:	str	w1, [x0]
  409e64:	bl	402990 <__errno_location@plt>
  409e68:	ldr	w0, [x0]
  409e6c:	cmp	w0, #0x0
  409e70:	b.ne	409ea0 <ferror@plt+0x7460>  // b.any
  409e74:	ldr	x0, [sp, #56]
  409e78:	cmp	x0, #0x0
  409e7c:	b.eq	409ea0 <ferror@plt+0x7460>  // b.none
  409e80:	ldr	x0, [sp, #56]
  409e84:	ldrsb	w0, [x0]
  409e88:	cmp	w0, #0x0
  409e8c:	b.ne	409ea0 <ferror@plt+0x7460>  // b.any
  409e90:	ldr	x0, [sp, #56]
  409e94:	ldr	x1, [sp, #40]
  409e98:	cmp	x1, x0
  409e9c:	b.ne	409ea8 <ferror@plt+0x7468>  // b.any
  409ea0:	mov	w0, #0xffffffff            	// #-1
  409ea4:	b	409eac <ferror@plt+0x746c>
  409ea8:	mov	w0, #0x0                   	// #0
  409eac:	ldp	x29, x30, [sp], #64
  409eb0:	ret
  409eb4:	sub	sp, sp, #0x20
  409eb8:	str	x0, [sp, #8]
  409ebc:	str	x1, [sp]
  409ec0:	ldr	x0, [sp, #8]
  409ec4:	str	x0, [sp, #24]
  409ec8:	ldr	x0, [sp]
  409ecc:	str	xzr, [x0]
  409ed0:	b	409ee0 <ferror@plt+0x74a0>
  409ed4:	ldr	x0, [sp, #24]
  409ed8:	add	x0, x0, #0x1
  409edc:	str	x0, [sp, #24]
  409ee0:	ldr	x0, [sp, #24]
  409ee4:	cmp	x0, #0x0
  409ee8:	b.eq	409f10 <ferror@plt+0x74d0>  // b.none
  409eec:	ldr	x0, [sp, #24]
  409ef0:	ldrsb	w0, [x0]
  409ef4:	cmp	w0, #0x2f
  409ef8:	b.ne	409f10 <ferror@plt+0x74d0>  // b.any
  409efc:	ldr	x0, [sp, #24]
  409f00:	add	x0, x0, #0x1
  409f04:	ldrsb	w0, [x0]
  409f08:	cmp	w0, #0x2f
  409f0c:	b.eq	409ed4 <ferror@plt+0x7494>  // b.none
  409f10:	ldr	x0, [sp, #24]
  409f14:	cmp	x0, #0x0
  409f18:	b.eq	409f2c <ferror@plt+0x74ec>  // b.none
  409f1c:	ldr	x0, [sp, #24]
  409f20:	ldrsb	w0, [x0]
  409f24:	cmp	w0, #0x0
  409f28:	b.ne	409f34 <ferror@plt+0x74f4>  // b.any
  409f2c:	mov	x0, #0x0                   	// #0
  409f30:	b	409f94 <ferror@plt+0x7554>
  409f34:	ldr	x0, [sp]
  409f38:	mov	x1, #0x1                   	// #1
  409f3c:	str	x1, [x0]
  409f40:	ldr	x0, [sp, #24]
  409f44:	add	x0, x0, #0x1
  409f48:	str	x0, [sp, #16]
  409f4c:	b	409f70 <ferror@plt+0x7530>
  409f50:	ldr	x0, [sp]
  409f54:	ldr	x0, [x0]
  409f58:	add	x1, x0, #0x1
  409f5c:	ldr	x0, [sp]
  409f60:	str	x1, [x0]
  409f64:	ldr	x0, [sp, #16]
  409f68:	add	x0, x0, #0x1
  409f6c:	str	x0, [sp, #16]
  409f70:	ldr	x0, [sp, #16]
  409f74:	ldrsb	w0, [x0]
  409f78:	cmp	w0, #0x0
  409f7c:	b.eq	409f90 <ferror@plt+0x7550>  // b.none
  409f80:	ldr	x0, [sp, #16]
  409f84:	ldrsb	w0, [x0]
  409f88:	cmp	w0, #0x2f
  409f8c:	b.ne	409f50 <ferror@plt+0x7510>  // b.any
  409f90:	ldr	x0, [sp, #24]
  409f94:	add	sp, sp, #0x20
  409f98:	ret
  409f9c:	stp	x29, x30, [sp, #-64]!
  409fa0:	mov	x29, sp
  409fa4:	str	x0, [sp, #24]
  409fa8:	str	x1, [sp, #16]
  409fac:	b	40a0ac <ferror@plt+0x766c>
  409fb0:	add	x0, sp, #0x28
  409fb4:	mov	x1, x0
  409fb8:	ldr	x0, [sp, #24]
  409fbc:	bl	409eb4 <ferror@plt+0x7474>
  409fc0:	str	x0, [sp, #56]
  409fc4:	add	x0, sp, #0x20
  409fc8:	mov	x1, x0
  409fcc:	ldr	x0, [sp, #16]
  409fd0:	bl	409eb4 <ferror@plt+0x7474>
  409fd4:	str	x0, [sp, #48]
  409fd8:	ldr	x1, [sp, #40]
  409fdc:	ldr	x0, [sp, #32]
  409fe0:	add	x0, x1, x0
  409fe4:	cmp	x0, #0x0
  409fe8:	b.ne	409ff4 <ferror@plt+0x75b4>  // b.any
  409fec:	mov	w0, #0x1                   	// #1
  409ff0:	b	40a0c8 <ferror@plt+0x7688>
  409ff4:	ldr	x1, [sp, #40]
  409ff8:	ldr	x0, [sp, #32]
  409ffc:	add	x0, x1, x0
  40a000:	cmp	x0, #0x1
  40a004:	b.ne	40a048 <ferror@plt+0x7608>  // b.any
  40a008:	ldr	x0, [sp, #56]
  40a00c:	cmp	x0, #0x0
  40a010:	b.eq	40a024 <ferror@plt+0x75e4>  // b.none
  40a014:	ldr	x0, [sp, #56]
  40a018:	ldrsb	w0, [x0]
  40a01c:	cmp	w0, #0x2f
  40a020:	b.eq	40a040 <ferror@plt+0x7600>  // b.none
  40a024:	ldr	x0, [sp, #48]
  40a028:	cmp	x0, #0x0
  40a02c:	b.eq	40a048 <ferror@plt+0x7608>  // b.none
  40a030:	ldr	x0, [sp, #48]
  40a034:	ldrsb	w0, [x0]
  40a038:	cmp	w0, #0x2f
  40a03c:	b.ne	40a048 <ferror@plt+0x7608>  // b.any
  40a040:	mov	w0, #0x1                   	// #1
  40a044:	b	40a0c8 <ferror@plt+0x7688>
  40a048:	ldr	x0, [sp, #56]
  40a04c:	cmp	x0, #0x0
  40a050:	b.eq	40a0c4 <ferror@plt+0x7684>  // b.none
  40a054:	ldr	x0, [sp, #48]
  40a058:	cmp	x0, #0x0
  40a05c:	b.eq	40a0c4 <ferror@plt+0x7684>  // b.none
  40a060:	ldr	x1, [sp, #40]
  40a064:	ldr	x0, [sp, #32]
  40a068:	cmp	x1, x0
  40a06c:	b.ne	40a0c4 <ferror@plt+0x7684>  // b.any
  40a070:	ldr	x0, [sp, #40]
  40a074:	mov	x2, x0
  40a078:	ldr	x1, [sp, #48]
  40a07c:	ldr	x0, [sp, #56]
  40a080:	bl	4025c0 <strncmp@plt>
  40a084:	cmp	w0, #0x0
  40a088:	b.ne	40a0c4 <ferror@plt+0x7684>  // b.any
  40a08c:	ldr	x0, [sp, #40]
  40a090:	ldr	x1, [sp, #56]
  40a094:	add	x0, x1, x0
  40a098:	str	x0, [sp, #24]
  40a09c:	ldr	x0, [sp, #32]
  40a0a0:	ldr	x1, [sp, #48]
  40a0a4:	add	x0, x1, x0
  40a0a8:	str	x0, [sp, #16]
  40a0ac:	ldr	x0, [sp, #24]
  40a0b0:	cmp	x0, #0x0
  40a0b4:	b.eq	40a0c4 <ferror@plt+0x7684>  // b.none
  40a0b8:	ldr	x0, [sp, #16]
  40a0bc:	cmp	x0, #0x0
  40a0c0:	b.ne	409fb0 <ferror@plt+0x7570>  // b.any
  40a0c4:	mov	w0, #0x0                   	// #0
  40a0c8:	ldp	x29, x30, [sp], #64
  40a0cc:	ret
  40a0d0:	stp	x29, x30, [sp, #-64]!
  40a0d4:	mov	x29, sp
  40a0d8:	str	x0, [sp, #40]
  40a0dc:	str	x1, [sp, #32]
  40a0e0:	str	x2, [sp, #24]
  40a0e4:	ldr	x0, [sp, #40]
  40a0e8:	cmp	x0, #0x0
  40a0ec:	b.ne	40a10c <ferror@plt+0x76cc>  // b.any
  40a0f0:	ldr	x0, [sp, #32]
  40a0f4:	cmp	x0, #0x0
  40a0f8:	b.ne	40a10c <ferror@plt+0x76cc>  // b.any
  40a0fc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a100:	add	x0, x0, #0xc70
  40a104:	bl	402680 <strdup@plt>
  40a108:	b	40a230 <ferror@plt+0x77f0>
  40a10c:	ldr	x0, [sp, #40]
  40a110:	cmp	x0, #0x0
  40a114:	b.ne	40a128 <ferror@plt+0x76e8>  // b.any
  40a118:	ldr	x1, [sp, #24]
  40a11c:	ldr	x0, [sp, #32]
  40a120:	bl	402830 <strndup@plt>
  40a124:	b	40a230 <ferror@plt+0x77f0>
  40a128:	ldr	x0, [sp, #32]
  40a12c:	cmp	x0, #0x0
  40a130:	b.ne	40a140 <ferror@plt+0x7700>  // b.any
  40a134:	ldr	x0, [sp, #40]
  40a138:	bl	402680 <strdup@plt>
  40a13c:	b	40a230 <ferror@plt+0x77f0>
  40a140:	ldr	x0, [sp, #40]
  40a144:	cmp	x0, #0x0
  40a148:	b.ne	40a16c <ferror@plt+0x772c>  // b.any
  40a14c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a150:	add	x3, x0, #0xcd0
  40a154:	mov	w2, #0x383                 	// #899
  40a158:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a15c:	add	x1, x0, #0xc78
  40a160:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a164:	add	x0, x0, #0xc88
  40a168:	bl	402980 <__assert_fail@plt>
  40a16c:	ldr	x0, [sp, #32]
  40a170:	cmp	x0, #0x0
  40a174:	b.ne	40a198 <ferror@plt+0x7758>  // b.any
  40a178:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a17c:	add	x3, x0, #0xcd0
  40a180:	mov	w2, #0x384                 	// #900
  40a184:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a188:	add	x1, x0, #0xc78
  40a18c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a190:	add	x0, x0, #0xc90
  40a194:	bl	402980 <__assert_fail@plt>
  40a198:	ldr	x0, [sp, #40]
  40a19c:	bl	402360 <strlen@plt>
  40a1a0:	str	x0, [sp, #56]
  40a1a4:	ldr	x0, [sp, #56]
  40a1a8:	mvn	x0, x0
  40a1ac:	ldr	x1, [sp, #24]
  40a1b0:	cmp	x1, x0
  40a1b4:	b.ls	40a1c0 <ferror@plt+0x7780>  // b.plast
  40a1b8:	mov	x0, #0x0                   	// #0
  40a1bc:	b	40a230 <ferror@plt+0x77f0>
  40a1c0:	ldr	x1, [sp, #56]
  40a1c4:	ldr	x0, [sp, #24]
  40a1c8:	add	x0, x1, x0
  40a1cc:	add	x0, x0, #0x1
  40a1d0:	bl	4025a0 <malloc@plt>
  40a1d4:	str	x0, [sp, #48]
  40a1d8:	ldr	x0, [sp, #48]
  40a1dc:	cmp	x0, #0x0
  40a1e0:	b.ne	40a1ec <ferror@plt+0x77ac>  // b.any
  40a1e4:	mov	x0, #0x0                   	// #0
  40a1e8:	b	40a230 <ferror@plt+0x77f0>
  40a1ec:	ldr	x2, [sp, #56]
  40a1f0:	ldr	x1, [sp, #40]
  40a1f4:	ldr	x0, [sp, #48]
  40a1f8:	bl	402320 <memcpy@plt>
  40a1fc:	ldr	x1, [sp, #48]
  40a200:	ldr	x0, [sp, #56]
  40a204:	add	x0, x1, x0
  40a208:	ldr	x2, [sp, #24]
  40a20c:	ldr	x1, [sp, #32]
  40a210:	bl	402320 <memcpy@plt>
  40a214:	ldr	x1, [sp, #56]
  40a218:	ldr	x0, [sp, #24]
  40a21c:	add	x0, x1, x0
  40a220:	ldr	x1, [sp, #48]
  40a224:	add	x0, x1, x0
  40a228:	strb	wzr, [x0]
  40a22c:	ldr	x0, [sp, #48]
  40a230:	ldp	x29, x30, [sp], #64
  40a234:	ret
  40a238:	stp	x29, x30, [sp, #-32]!
  40a23c:	mov	x29, sp
  40a240:	str	x0, [sp, #24]
  40a244:	str	x1, [sp, #16]
  40a248:	ldr	x0, [sp, #16]
  40a24c:	cmp	x0, #0x0
  40a250:	b.eq	40a260 <ferror@plt+0x7820>  // b.none
  40a254:	ldr	x0, [sp, #16]
  40a258:	bl	402360 <strlen@plt>
  40a25c:	b	40a264 <ferror@plt+0x7824>
  40a260:	mov	x0, #0x0                   	// #0
  40a264:	mov	x2, x0
  40a268:	ldr	x1, [sp, #16]
  40a26c:	ldr	x0, [sp, #24]
  40a270:	bl	40a0d0 <ferror@plt+0x7690>
  40a274:	ldp	x29, x30, [sp], #32
  40a278:	ret
  40a27c:	stp	x29, x30, [sp, #-304]!
  40a280:	mov	x29, sp
  40a284:	str	x0, [sp, #56]
  40a288:	str	x1, [sp, #48]
  40a28c:	str	x2, [sp, #256]
  40a290:	str	x3, [sp, #264]
  40a294:	str	x4, [sp, #272]
  40a298:	str	x5, [sp, #280]
  40a29c:	str	x6, [sp, #288]
  40a2a0:	str	x7, [sp, #296]
  40a2a4:	str	q0, [sp, #128]
  40a2a8:	str	q1, [sp, #144]
  40a2ac:	str	q2, [sp, #160]
  40a2b0:	str	q3, [sp, #176]
  40a2b4:	str	q4, [sp, #192]
  40a2b8:	str	q5, [sp, #208]
  40a2bc:	str	q6, [sp, #224]
  40a2c0:	str	q7, [sp, #240]
  40a2c4:	add	x0, sp, #0x130
  40a2c8:	str	x0, [sp, #80]
  40a2cc:	add	x0, sp, #0x130
  40a2d0:	str	x0, [sp, #88]
  40a2d4:	add	x0, sp, #0x100
  40a2d8:	str	x0, [sp, #96]
  40a2dc:	mov	w0, #0xffffffd0            	// #-48
  40a2e0:	str	w0, [sp, #104]
  40a2e4:	mov	w0, #0xffffff80            	// #-128
  40a2e8:	str	w0, [sp, #108]
  40a2ec:	add	x2, sp, #0x10
  40a2f0:	add	x3, sp, #0x50
  40a2f4:	ldp	x0, x1, [x3]
  40a2f8:	stp	x0, x1, [x2]
  40a2fc:	ldp	x0, x1, [x3, #16]
  40a300:	stp	x0, x1, [x2, #16]
  40a304:	add	x1, sp, #0x10
  40a308:	add	x0, sp, #0x48
  40a30c:	mov	x2, x1
  40a310:	ldr	x1, [sp, #48]
  40a314:	bl	402820 <vasprintf@plt>
  40a318:	str	w0, [sp, #124]
  40a31c:	ldr	w0, [sp, #124]
  40a320:	cmp	w0, #0x0
  40a324:	b.ge	40a330 <ferror@plt+0x78f0>  // b.tcont
  40a328:	mov	x0, #0x0                   	// #0
  40a32c:	b	40a358 <ferror@plt+0x7918>
  40a330:	ldr	x0, [sp, #72]
  40a334:	ldrsw	x1, [sp, #124]
  40a338:	mov	x2, x1
  40a33c:	mov	x1, x0
  40a340:	ldr	x0, [sp, #56]
  40a344:	bl	40a0d0 <ferror@plt+0x7690>
  40a348:	str	x0, [sp, #112]
  40a34c:	ldr	x0, [sp, #72]
  40a350:	bl	4027f0 <free@plt>
  40a354:	ldr	x0, [sp, #112]
  40a358:	ldp	x29, x30, [sp], #304
  40a35c:	ret
  40a360:	stp	x29, x30, [sp, #-48]!
  40a364:	mov	x29, sp
  40a368:	str	x0, [sp, #24]
  40a36c:	str	x1, [sp, #16]
  40a370:	str	wzr, [sp, #44]
  40a374:	str	wzr, [sp, #40]
  40a378:	b	40a3e4 <ferror@plt+0x79a4>
  40a37c:	ldr	w0, [sp, #44]
  40a380:	cmp	w0, #0x0
  40a384:	b.eq	40a390 <ferror@plt+0x7950>  // b.none
  40a388:	str	wzr, [sp, #44]
  40a38c:	b	40a3d8 <ferror@plt+0x7998>
  40a390:	ldrsw	x0, [sp, #40]
  40a394:	ldr	x1, [sp, #24]
  40a398:	add	x0, x1, x0
  40a39c:	ldrsb	w0, [x0]
  40a3a0:	cmp	w0, #0x5c
  40a3a4:	b.ne	40a3b4 <ferror@plt+0x7974>  // b.any
  40a3a8:	mov	w0, #0x1                   	// #1
  40a3ac:	str	w0, [sp, #44]
  40a3b0:	b	40a3d8 <ferror@plt+0x7998>
  40a3b4:	ldrsw	x0, [sp, #40]
  40a3b8:	ldr	x1, [sp, #24]
  40a3bc:	add	x0, x1, x0
  40a3c0:	ldrsb	w0, [x0]
  40a3c4:	mov	w1, w0
  40a3c8:	ldr	x0, [sp, #16]
  40a3cc:	bl	402850 <strchr@plt>
  40a3d0:	cmp	x0, #0x0
  40a3d4:	b.ne	40a400 <ferror@plt+0x79c0>  // b.any
  40a3d8:	ldr	w0, [sp, #40]
  40a3dc:	add	w0, w0, #0x1
  40a3e0:	str	w0, [sp, #40]
  40a3e4:	ldrsw	x0, [sp, #40]
  40a3e8:	ldr	x1, [sp, #24]
  40a3ec:	add	x0, x1, x0
  40a3f0:	ldrsb	w0, [x0]
  40a3f4:	cmp	w0, #0x0
  40a3f8:	b.ne	40a37c <ferror@plt+0x793c>  // b.any
  40a3fc:	b	40a404 <ferror@plt+0x79c4>
  40a400:	nop
  40a404:	ldr	w1, [sp, #40]
  40a408:	ldr	w0, [sp, #44]
  40a40c:	sub	w0, w1, w0
  40a410:	sxtw	x0, w0
  40a414:	ldp	x29, x30, [sp], #48
  40a418:	ret
  40a41c:	stp	x29, x30, [sp, #-64]!
  40a420:	mov	x29, sp
  40a424:	str	x0, [sp, #40]
  40a428:	str	x1, [sp, #32]
  40a42c:	str	x2, [sp, #24]
  40a430:	str	w3, [sp, #20]
  40a434:	ldr	x0, [sp, #40]
  40a438:	ldr	x0, [x0]
  40a43c:	str	x0, [sp, #56]
  40a440:	ldr	x0, [sp, #56]
  40a444:	ldrsb	w0, [x0]
  40a448:	cmp	w0, #0x0
  40a44c:	b.ne	40a48c <ferror@plt+0x7a4c>  // b.any
  40a450:	ldr	x0, [sp, #40]
  40a454:	ldr	x0, [x0]
  40a458:	ldrsb	w0, [x0]
  40a45c:	cmp	w0, #0x0
  40a460:	b.eq	40a484 <ferror@plt+0x7a44>  // b.none
  40a464:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a468:	add	x3, x0, #0xce0
  40a46c:	mov	w2, #0x3c6                 	// #966
  40a470:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a474:	add	x1, x0, #0xc78
  40a478:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a47c:	add	x0, x0, #0xc98
  40a480:	bl	402980 <__assert_fail@plt>
  40a484:	mov	x0, #0x0                   	// #0
  40a488:	b	40a6bc <ferror@plt+0x7c7c>
  40a48c:	ldr	x1, [sp, #24]
  40a490:	ldr	x0, [sp, #56]
  40a494:	bl	402840 <strspn@plt>
  40a498:	mov	x1, x0
  40a49c:	ldr	x0, [sp, #56]
  40a4a0:	add	x0, x0, x1
  40a4a4:	str	x0, [sp, #56]
  40a4a8:	ldr	x0, [sp, #56]
  40a4ac:	ldrsb	w0, [x0]
  40a4b0:	cmp	w0, #0x0
  40a4b4:	b.ne	40a4cc <ferror@plt+0x7a8c>  // b.any
  40a4b8:	ldr	x0, [sp, #40]
  40a4bc:	ldr	x1, [sp, #56]
  40a4c0:	str	x1, [x0]
  40a4c4:	mov	x0, #0x0                   	// #0
  40a4c8:	b	40a6bc <ferror@plt+0x7c7c>
  40a4cc:	ldr	w0, [sp, #20]
  40a4d0:	cmp	w0, #0x0
  40a4d4:	b.eq	40a5f0 <ferror@plt+0x7bb0>  // b.none
  40a4d8:	ldr	x0, [sp, #56]
  40a4dc:	ldrsb	w0, [x0]
  40a4e0:	mov	w1, w0
  40a4e4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a4e8:	add	x0, x0, #0xca8
  40a4ec:	bl	402850 <strchr@plt>
  40a4f0:	cmp	x0, #0x0
  40a4f4:	b.eq	40a5f0 <ferror@plt+0x7bb0>  // b.none
  40a4f8:	ldr	x0, [sp, #56]
  40a4fc:	ldrsb	w0, [x0]
  40a500:	strb	w0, [sp, #48]
  40a504:	strb	wzr, [sp, #49]
  40a508:	ldr	x0, [sp, #56]
  40a50c:	add	x0, x0, #0x1
  40a510:	add	x1, sp, #0x30
  40a514:	bl	40a360 <ferror@plt+0x7920>
  40a518:	mov	x1, x0
  40a51c:	ldr	x0, [sp, #32]
  40a520:	str	x1, [x0]
  40a524:	ldr	x0, [sp, #32]
  40a528:	ldr	x0, [x0]
  40a52c:	add	x0, x0, #0x1
  40a530:	ldr	x1, [sp, #56]
  40a534:	add	x0, x1, x0
  40a538:	ldrsb	w0, [x0]
  40a53c:	cmp	w0, #0x0
  40a540:	b.eq	40a5b4 <ferror@plt+0x7b74>  // b.none
  40a544:	ldr	x0, [sp, #32]
  40a548:	ldr	x0, [x0]
  40a54c:	add	x0, x0, #0x1
  40a550:	ldr	x1, [sp, #56]
  40a554:	add	x0, x1, x0
  40a558:	ldrsb	w1, [x0]
  40a55c:	ldrsb	w0, [sp, #48]
  40a560:	cmp	w1, w0
  40a564:	b.ne	40a5b4 <ferror@plt+0x7b74>  // b.any
  40a568:	ldr	x0, [sp, #32]
  40a56c:	ldr	x0, [x0]
  40a570:	add	x0, x0, #0x2
  40a574:	ldr	x1, [sp, #56]
  40a578:	add	x0, x1, x0
  40a57c:	ldrsb	w0, [x0]
  40a580:	cmp	w0, #0x0
  40a584:	b.eq	40a5c8 <ferror@plt+0x7b88>  // b.none
  40a588:	ldr	x0, [sp, #32]
  40a58c:	ldr	x0, [x0]
  40a590:	add	x0, x0, #0x2
  40a594:	ldr	x1, [sp, #56]
  40a598:	add	x0, x1, x0
  40a59c:	ldrsb	w0, [x0]
  40a5a0:	mov	w1, w0
  40a5a4:	ldr	x0, [sp, #24]
  40a5a8:	bl	402850 <strchr@plt>
  40a5ac:	cmp	x0, #0x0
  40a5b0:	b.ne	40a5c8 <ferror@plt+0x7b88>  // b.any
  40a5b4:	ldr	x0, [sp, #40]
  40a5b8:	ldr	x1, [sp, #56]
  40a5bc:	str	x1, [x0]
  40a5c0:	mov	x0, #0x0                   	// #0
  40a5c4:	b	40a6bc <ferror@plt+0x7c7c>
  40a5c8:	ldr	x0, [sp, #56]
  40a5cc:	add	x1, x0, #0x1
  40a5d0:	str	x1, [sp, #56]
  40a5d4:	ldr	x1, [sp, #32]
  40a5d8:	ldr	x1, [x1]
  40a5dc:	add	x1, x1, #0x2
  40a5e0:	add	x1, x0, x1
  40a5e4:	ldr	x0, [sp, #40]
  40a5e8:	str	x1, [x0]
  40a5ec:	b	40a6b8 <ferror@plt+0x7c78>
  40a5f0:	ldr	w0, [sp, #20]
  40a5f4:	cmp	w0, #0x0
  40a5f8:	b.eq	40a688 <ferror@plt+0x7c48>  // b.none
  40a5fc:	ldr	x1, [sp, #24]
  40a600:	ldr	x0, [sp, #56]
  40a604:	bl	40a360 <ferror@plt+0x7920>
  40a608:	mov	x1, x0
  40a60c:	ldr	x0, [sp, #32]
  40a610:	str	x1, [x0]
  40a614:	ldr	x0, [sp, #32]
  40a618:	ldr	x0, [x0]
  40a61c:	ldr	x1, [sp, #56]
  40a620:	add	x0, x1, x0
  40a624:	ldrsb	w0, [x0]
  40a628:	cmp	w0, #0x0
  40a62c:	b.eq	40a66c <ferror@plt+0x7c2c>  // b.none
  40a630:	ldr	x0, [sp, #32]
  40a634:	ldr	x0, [x0]
  40a638:	ldr	x1, [sp, #56]
  40a63c:	add	x0, x1, x0
  40a640:	ldrsb	w0, [x0]
  40a644:	mov	w1, w0
  40a648:	ldr	x0, [sp, #24]
  40a64c:	bl	402850 <strchr@plt>
  40a650:	cmp	x0, #0x0
  40a654:	b.ne	40a66c <ferror@plt+0x7c2c>  // b.any
  40a658:	ldr	x0, [sp, #40]
  40a65c:	ldr	x1, [sp, #56]
  40a660:	str	x1, [x0]
  40a664:	mov	x0, #0x0                   	// #0
  40a668:	b	40a6bc <ferror@plt+0x7c7c>
  40a66c:	ldr	x0, [sp, #32]
  40a670:	ldr	x0, [x0]
  40a674:	ldr	x1, [sp, #56]
  40a678:	add	x1, x1, x0
  40a67c:	ldr	x0, [sp, #40]
  40a680:	str	x1, [x0]
  40a684:	b	40a6b8 <ferror@plt+0x7c78>
  40a688:	ldr	x1, [sp, #24]
  40a68c:	ldr	x0, [sp, #56]
  40a690:	bl	402940 <strcspn@plt>
  40a694:	mov	x1, x0
  40a698:	ldr	x0, [sp, #32]
  40a69c:	str	x1, [x0]
  40a6a0:	ldr	x0, [sp, #32]
  40a6a4:	ldr	x0, [x0]
  40a6a8:	ldr	x1, [sp, #56]
  40a6ac:	add	x1, x1, x0
  40a6b0:	ldr	x0, [sp, #40]
  40a6b4:	str	x1, [x0]
  40a6b8:	ldr	x0, [sp, #56]
  40a6bc:	ldp	x29, x30, [sp], #64
  40a6c0:	ret
  40a6c4:	stp	x29, x30, [sp, #-48]!
  40a6c8:	mov	x29, sp
  40a6cc:	str	x0, [sp, #24]
  40a6d0:	ldr	x0, [sp, #24]
  40a6d4:	bl	4025f0 <fgetc@plt>
  40a6d8:	str	w0, [sp, #44]
  40a6dc:	ldr	w0, [sp, #44]
  40a6e0:	cmn	w0, #0x1
  40a6e4:	b.ne	40a6f0 <ferror@plt+0x7cb0>  // b.any
  40a6e8:	mov	w0, #0x1                   	// #1
  40a6ec:	b	40a700 <ferror@plt+0x7cc0>
  40a6f0:	ldr	w0, [sp, #44]
  40a6f4:	cmp	w0, #0xa
  40a6f8:	b.ne	40a6d0 <ferror@plt+0x7c90>  // b.any
  40a6fc:	mov	w0, #0x0                   	// #0
  40a700:	ldp	x29, x30, [sp], #48
  40a704:	ret
  40a708:	stp	x29, x30, [sp, #-48]!
  40a70c:	mov	x29, sp
  40a710:	str	x0, [sp, #24]
  40a714:	str	x1, [sp, #16]
  40a718:	ldr	x0, [sp, #16]
  40a71c:	cmp	x0, #0x0
  40a720:	b.eq	40a730 <ferror@plt+0x7cf0>  // b.none
  40a724:	ldr	x0, [sp, #16]
  40a728:	bl	402360 <strlen@plt>
  40a72c:	b	40a734 <ferror@plt+0x7cf4>
  40a730:	mov	x0, #0x0                   	// #0
  40a734:	str	x0, [sp, #40]
  40a738:	ldr	x0, [sp, #24]
  40a73c:	cmp	x0, #0x0
  40a740:	b.eq	40a778 <ferror@plt+0x7d38>  // b.none
  40a744:	ldr	x0, [sp, #40]
  40a748:	cmp	x0, #0x0
  40a74c:	b.eq	40a778 <ferror@plt+0x7d38>  // b.none
  40a750:	ldr	x2, [sp, #40]
  40a754:	ldr	x1, [sp, #16]
  40a758:	ldr	x0, [sp, #24]
  40a75c:	bl	4025c0 <strncmp@plt>
  40a760:	cmp	w0, #0x0
  40a764:	b.ne	40a778 <ferror@plt+0x7d38>  // b.any
  40a768:	ldr	x1, [sp, #24]
  40a76c:	ldr	x0, [sp, #40]
  40a770:	add	x0, x1, x0
  40a774:	b	40a77c <ferror@plt+0x7d3c>
  40a778:	mov	x0, #0x0                   	// #0
  40a77c:	ldp	x29, x30, [sp], #48
  40a780:	ret
  40a784:	stp	x29, x30, [sp, #-48]!
  40a788:	mov	x29, sp
  40a78c:	str	x0, [sp, #24]
  40a790:	str	x1, [sp, #16]
  40a794:	ldr	x0, [sp, #16]
  40a798:	cmp	x0, #0x0
  40a79c:	b.eq	40a7ac <ferror@plt+0x7d6c>  // b.none
  40a7a0:	ldr	x0, [sp, #16]
  40a7a4:	bl	402360 <strlen@plt>
  40a7a8:	b	40a7b0 <ferror@plt+0x7d70>
  40a7ac:	mov	x0, #0x0                   	// #0
  40a7b0:	str	x0, [sp, #40]
  40a7b4:	ldr	x0, [sp, #24]
  40a7b8:	cmp	x0, #0x0
  40a7bc:	b.eq	40a7f4 <ferror@plt+0x7db4>  // b.none
  40a7c0:	ldr	x0, [sp, #40]
  40a7c4:	cmp	x0, #0x0
  40a7c8:	b.eq	40a7f4 <ferror@plt+0x7db4>  // b.none
  40a7cc:	ldr	x2, [sp, #40]
  40a7d0:	ldr	x1, [sp, #16]
  40a7d4:	ldr	x0, [sp, #24]
  40a7d8:	bl	402810 <strncasecmp@plt>
  40a7dc:	cmp	w0, #0x0
  40a7e0:	b.ne	40a7f4 <ferror@plt+0x7db4>  // b.any
  40a7e4:	ldr	x1, [sp, #24]
  40a7e8:	ldr	x0, [sp, #40]
  40a7ec:	add	x0, x1, x0
  40a7f0:	b	40a7f8 <ferror@plt+0x7db8>
  40a7f4:	mov	x0, #0x0                   	// #0
  40a7f8:	ldp	x29, x30, [sp], #48
  40a7fc:	ret
  40a800:	stp	x29, x30, [sp, #-48]!
  40a804:	mov	x29, sp
  40a808:	str	x0, [sp, #24]
  40a80c:	str	x1, [sp, #16]
  40a810:	ldr	x0, [sp, #24]
  40a814:	cmp	x0, #0x0
  40a818:	b.eq	40a828 <ferror@plt+0x7de8>  // b.none
  40a81c:	ldr	x0, [sp, #24]
  40a820:	bl	402360 <strlen@plt>
  40a824:	b	40a82c <ferror@plt+0x7dec>
  40a828:	mov	x0, #0x0                   	// #0
  40a82c:	str	x0, [sp, #40]
  40a830:	ldr	x0, [sp, #16]
  40a834:	cmp	x0, #0x0
  40a838:	b.eq	40a848 <ferror@plt+0x7e08>  // b.none
  40a83c:	ldr	x0, [sp, #16]
  40a840:	bl	402360 <strlen@plt>
  40a844:	b	40a84c <ferror@plt+0x7e0c>
  40a848:	mov	x0, #0x0                   	// #0
  40a84c:	str	x0, [sp, #32]
  40a850:	ldr	x0, [sp, #32]
  40a854:	cmp	x0, #0x0
  40a858:	b.ne	40a86c <ferror@plt+0x7e2c>  // b.any
  40a85c:	ldr	x1, [sp, #24]
  40a860:	ldr	x0, [sp, #40]
  40a864:	add	x0, x1, x0
  40a868:	b	40a8c8 <ferror@plt+0x7e88>
  40a86c:	ldr	x1, [sp, #40]
  40a870:	ldr	x0, [sp, #32]
  40a874:	cmp	x1, x0
  40a878:	b.cs	40a884 <ferror@plt+0x7e44>  // b.hs, b.nlast
  40a87c:	mov	x0, #0x0                   	// #0
  40a880:	b	40a8c8 <ferror@plt+0x7e88>
  40a884:	ldr	x1, [sp, #40]
  40a888:	ldr	x0, [sp, #32]
  40a88c:	sub	x0, x1, x0
  40a890:	ldr	x1, [sp, #24]
  40a894:	add	x0, x1, x0
  40a898:	ldr	x2, [sp, #32]
  40a89c:	ldr	x1, [sp, #16]
  40a8a0:	bl	402760 <memcmp@plt>
  40a8a4:	cmp	w0, #0x0
  40a8a8:	b.eq	40a8b4 <ferror@plt+0x7e74>  // b.none
  40a8ac:	mov	x0, #0x0                   	// #0
  40a8b0:	b	40a8c8 <ferror@plt+0x7e88>
  40a8b4:	ldr	x1, [sp, #40]
  40a8b8:	ldr	x0, [sp, #32]
  40a8bc:	sub	x0, x1, x0
  40a8c0:	ldr	x1, [sp, #24]
  40a8c4:	add	x0, x1, x0
  40a8c8:	ldp	x29, x30, [sp], #48
  40a8cc:	ret
  40a8d0:	stp	x29, x30, [sp, #-128]!
  40a8d4:	mov	x29, sp
  40a8d8:	str	x19, [sp, #16]
  40a8dc:	str	x0, [sp, #40]
  40a8e0:	str	x1, [sp, #32]
  40a8e4:	str	xzr, [sp, #112]
  40a8e8:	str	wzr, [sp, #108]
  40a8ec:	ldr	x0, [sp, #40]
  40a8f0:	cmp	x0, #0x0
  40a8f4:	b.ne	40a918 <ferror@plt+0x7ed8>  // b.any
  40a8f8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a8fc:	add	x3, x0, #0xeb0
  40a900:	mov	w2, #0x4d                  	// #77
  40a904:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a908:	add	x1, x0, #0xce8
  40a90c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a910:	add	x0, x0, #0xcf8
  40a914:	bl	402980 <__assert_fail@plt>
  40a918:	ldr	x0, [sp, #32]
  40a91c:	cmp	x0, #0x0
  40a920:	b.ne	40a944 <ferror@plt+0x7f04>  // b.any
  40a924:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a928:	add	x3, x0, #0xeb0
  40a92c:	mov	w2, #0x4e                  	// #78
  40a930:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a934:	add	x1, x0, #0xce8
  40a938:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a93c:	add	x0, x0, #0xd00
  40a940:	bl	402980 <__assert_fail@plt>
  40a944:	ldr	x0, [sp, #40]
  40a948:	str	x0, [sp, #120]
  40a94c:	str	xzr, [sp, #96]
  40a950:	str	wzr, [sp, #88]
  40a954:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40a958:	add	x1, x0, #0xd08
  40a95c:	ldr	x0, [sp, #120]
  40a960:	bl	402840 <strspn@plt>
  40a964:	mov	x1, x0
  40a968:	ldr	x0, [sp, #120]
  40a96c:	add	x0, x0, x1
  40a970:	str	x0, [sp, #120]
  40a974:	ldr	x0, [sp, #120]
  40a978:	ldrsb	w0, [x0]
  40a97c:	cmp	w0, #0x0
  40a980:	b.ne	40a9ac <ferror@plt+0x7f6c>  // b.any
  40a984:	ldr	w0, [sp, #108]
  40a988:	cmp	w0, #0x0
  40a98c:	b.ne	40a998 <ferror@plt+0x7f58>  // b.any
  40a990:	mov	w0, #0xffffffea            	// #-22
  40a994:	b	40abf4 <ferror@plt+0x81b4>
  40a998:	ldr	x0, [sp, #32]
  40a99c:	ldr	x1, [sp, #112]
  40a9a0:	str	x1, [x0]
  40a9a4:	mov	w0, #0x0                   	// #0
  40a9a8:	b	40abf4 <ferror@plt+0x81b4>
  40a9ac:	bl	402990 <__errno_location@plt>
  40a9b0:	str	wzr, [x0]
  40a9b4:	add	x0, sp, #0x38
  40a9b8:	mov	w2, #0xa                   	// #10
  40a9bc:	mov	x1, x0
  40a9c0:	ldr	x0, [sp, #120]
  40a9c4:	bl	4023e0 <strtoll@plt>
  40a9c8:	str	x0, [sp, #72]
  40a9cc:	bl	402990 <__errno_location@plt>
  40a9d0:	ldr	w0, [x0]
  40a9d4:	cmp	w0, #0x0
  40a9d8:	b.le	40a9ec <ferror@plt+0x7fac>
  40a9dc:	bl	402990 <__errno_location@plt>
  40a9e0:	ldr	w0, [x0]
  40a9e4:	neg	w0, w0
  40a9e8:	b	40abf4 <ferror@plt+0x81b4>
  40a9ec:	ldr	x0, [sp, #72]
  40a9f0:	cmp	x0, #0x0
  40a9f4:	b.ge	40aa00 <ferror@plt+0x7fc0>  // b.tcont
  40a9f8:	mov	w0, #0xffffffde            	// #-34
  40a9fc:	b	40abf4 <ferror@plt+0x81b4>
  40aa00:	ldr	x0, [sp, #56]
  40aa04:	ldrsb	w0, [x0]
  40aa08:	cmp	w0, #0x2e
  40aa0c:	b.ne	40aa9c <ferror@plt+0x805c>  // b.any
  40aa10:	ldr	x0, [sp, #56]
  40aa14:	add	x0, x0, #0x1
  40aa18:	str	x0, [sp, #64]
  40aa1c:	bl	402990 <__errno_location@plt>
  40aa20:	str	wzr, [x0]
  40aa24:	add	x0, sp, #0x38
  40aa28:	mov	w2, #0xa                   	// #10
  40aa2c:	mov	x1, x0
  40aa30:	ldr	x0, [sp, #64]
  40aa34:	bl	4023e0 <strtoll@plt>
  40aa38:	str	x0, [sp, #96]
  40aa3c:	bl	402990 <__errno_location@plt>
  40aa40:	ldr	w0, [x0]
  40aa44:	cmp	w0, #0x0
  40aa48:	b.le	40aa5c <ferror@plt+0x801c>
  40aa4c:	bl	402990 <__errno_location@plt>
  40aa50:	ldr	w0, [x0]
  40aa54:	neg	w0, w0
  40aa58:	b	40abf4 <ferror@plt+0x81b4>
  40aa5c:	ldr	x0, [sp, #96]
  40aa60:	cmp	x0, #0x0
  40aa64:	b.ge	40aa70 <ferror@plt+0x8030>  // b.tcont
  40aa68:	mov	w0, #0xffffffde            	// #-34
  40aa6c:	b	40abf4 <ferror@plt+0x81b4>
  40aa70:	ldr	x0, [sp, #56]
  40aa74:	ldr	x1, [sp, #64]
  40aa78:	cmp	x1, x0
  40aa7c:	b.ne	40aa88 <ferror@plt+0x8048>  // b.any
  40aa80:	mov	w0, #0xffffffea            	// #-22
  40aa84:	b	40abf4 <ferror@plt+0x81b4>
  40aa88:	ldr	x1, [sp, #56]
  40aa8c:	ldr	x0, [sp, #64]
  40aa90:	sub	x0, x1, x0
  40aa94:	str	w0, [sp, #88]
  40aa98:	b	40aab4 <ferror@plt+0x8074>
  40aa9c:	ldr	x0, [sp, #56]
  40aaa0:	ldr	x1, [sp, #120]
  40aaa4:	cmp	x1, x0
  40aaa8:	b.ne	40aab4 <ferror@plt+0x8074>  // b.any
  40aaac:	mov	w0, #0xffffffea            	// #-22
  40aab0:	b	40abf4 <ferror@plt+0x81b4>
  40aab4:	ldr	x19, [sp, #56]
  40aab8:	ldr	x2, [sp, #56]
  40aabc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40aac0:	add	x1, x0, #0xd08
  40aac4:	mov	x0, x2
  40aac8:	bl	402840 <strspn@plt>
  40aacc:	add	x0, x19, x0
  40aad0:	str	x0, [sp, #56]
  40aad4:	str	wzr, [sp, #92]
  40aad8:	b	40abd8 <ferror@plt+0x8198>
  40aadc:	ldr	x2, [sp, #56]
  40aae0:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40aae4:	add	x1, x0, #0x9d8
  40aae8:	ldr	w0, [sp, #92]
  40aaec:	lsl	x0, x0, #4
  40aaf0:	add	x0, x1, x0
  40aaf4:	ldr	x0, [x0]
  40aaf8:	mov	x1, x0
  40aafc:	mov	x0, x2
  40ab00:	bl	40a708 <ferror@plt+0x7cc8>
  40ab04:	cmp	x0, #0x0
  40ab08:	b.eq	40abcc <ferror@plt+0x818c>  // b.none
  40ab0c:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40ab10:	add	x1, x0, #0x9d8
  40ab14:	ldr	w0, [sp, #92]
  40ab18:	lsl	x0, x0, #4
  40ab1c:	add	x0, x1, x0
  40ab20:	ldr	x1, [x0, #8]
  40ab24:	ldr	x0, [sp, #96]
  40ab28:	mul	x0, x1, x0
  40ab2c:	str	x0, [sp, #80]
  40ab30:	b	40ab58 <ferror@plt+0x8118>
  40ab34:	ldr	x1, [sp, #80]
  40ab38:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40ab3c:	movk	x0, #0xcccd
  40ab40:	umulh	x0, x1, x0
  40ab44:	lsr	x0, x0, #3
  40ab48:	str	x0, [sp, #80]
  40ab4c:	ldr	w0, [sp, #88]
  40ab50:	sub	w0, w0, #0x1
  40ab54:	str	w0, [sp, #88]
  40ab58:	ldr	w0, [sp, #88]
  40ab5c:	cmp	w0, #0x0
  40ab60:	b.ne	40ab34 <ferror@plt+0x80f4>  // b.any
  40ab64:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40ab68:	add	x1, x0, #0x9d8
  40ab6c:	ldr	w0, [sp, #92]
  40ab70:	lsl	x0, x0, #4
  40ab74:	add	x0, x1, x0
  40ab78:	ldr	x1, [x0, #8]
  40ab7c:	ldr	x0, [sp, #72]
  40ab80:	mul	x1, x1, x0
  40ab84:	ldr	x0, [sp, #80]
  40ab88:	add	x0, x1, x0
  40ab8c:	ldr	x1, [sp, #112]
  40ab90:	add	x0, x1, x0
  40ab94:	str	x0, [sp, #112]
  40ab98:	ldr	x19, [sp, #56]
  40ab9c:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40aba0:	add	x1, x0, #0x9d8
  40aba4:	ldr	w0, [sp, #92]
  40aba8:	lsl	x0, x0, #4
  40abac:	add	x0, x1, x0
  40abb0:	ldr	x0, [x0]
  40abb4:	bl	402360 <strlen@plt>
  40abb8:	add	x0, x19, x0
  40abbc:	str	x0, [sp, #120]
  40abc0:	mov	w0, #0x1                   	// #1
  40abc4:	str	w0, [sp, #108]
  40abc8:	b	40abe4 <ferror@plt+0x81a4>
  40abcc:	ldr	w0, [sp, #92]
  40abd0:	add	w0, w0, #0x1
  40abd4:	str	w0, [sp, #92]
  40abd8:	ldr	w0, [sp, #92]
  40abdc:	cmp	w0, #0x1b
  40abe0:	b.ls	40aadc <ferror@plt+0x809c>  // b.plast
  40abe4:	ldr	w0, [sp, #92]
  40abe8:	cmp	w0, #0x1b
  40abec:	b.ls	40a94c <ferror@plt+0x7f0c>  // b.plast
  40abf0:	mov	w0, #0xffffffea            	// #-22
  40abf4:	ldr	x19, [sp, #16]
  40abf8:	ldp	x29, x30, [sp], #128
  40abfc:	ret
  40ac00:	stp	x29, x30, [sp, #-224]!
  40ac04:	mov	x29, sp
  40ac08:	str	x0, [sp, #24]
  40ac0c:	str	x1, [sp, #16]
  40ac10:	str	xzr, [sp, #48]
  40ac14:	str	xzr, [sp, #40]
  40ac18:	mov	w0, #0xffffffff            	// #-1
  40ac1c:	str	w0, [sp, #212]
  40ac20:	ldr	x0, [sp, #24]
  40ac24:	cmp	x0, #0x0
  40ac28:	b.ne	40ac4c <ferror@plt+0x820c>  // b.any
  40ac2c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ac30:	add	x3, x0, #0xf98
  40ac34:	mov	w2, #0xc4                  	// #196
  40ac38:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ac3c:	add	x1, x0, #0xce8
  40ac40:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ac44:	add	x0, x0, #0xcf8
  40ac48:	bl	402980 <__assert_fail@plt>
  40ac4c:	ldr	x0, [sp, #16]
  40ac50:	cmp	x0, #0x0
  40ac54:	b.ne	40ac78 <ferror@plt+0x8238>  // b.any
  40ac58:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ac5c:	add	x3, x0, #0xf98
  40ac60:	mov	w2, #0xc5                  	// #197
  40ac64:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ac68:	add	x1, x0, #0xce8
  40ac6c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ac70:	add	x0, x0, #0xd00
  40ac74:	bl	402980 <__assert_fail@plt>
  40ac78:	mov	x0, #0x0                   	// #0
  40ac7c:	bl	402590 <time@plt>
  40ac80:	str	x0, [sp, #56]
  40ac84:	add	x1, sp, #0x78
  40ac88:	add	x0, sp, #0x38
  40ac8c:	bl	402420 <localtime_r@plt>
  40ac90:	mov	w0, #0xffffffff            	// #-1
  40ac94:	str	w0, [sp, #152]
  40ac98:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ac9c:	add	x1, x0, #0xd10
  40aca0:	ldr	x0, [sp, #24]
  40aca4:	bl	4027a0 <strcmp@plt>
  40aca8:	cmp	w0, #0x0
  40acac:	b.eq	40b31c <ferror@plt+0x88dc>  // b.none
  40acb0:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40acb4:	add	x1, x0, #0xd18
  40acb8:	ldr	x0, [sp, #24]
  40acbc:	bl	4027a0 <strcmp@plt>
  40acc0:	cmp	w0, #0x0
  40acc4:	b.ne	40ace0 <ferror@plt+0x82a0>  // b.any
  40acc8:	str	wzr, [sp, #128]
  40accc:	ldr	w0, [sp, #128]
  40acd0:	str	w0, [sp, #124]
  40acd4:	ldr	w0, [sp, #124]
  40acd8:	str	w0, [sp, #120]
  40acdc:	b	40b358 <ferror@plt+0x8918>
  40ace0:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ace4:	add	x1, x0, #0xd20
  40ace8:	ldr	x0, [sp, #24]
  40acec:	bl	4027a0 <strcmp@plt>
  40acf0:	cmp	w0, #0x0
  40acf4:	b.ne	40ad1c <ferror@plt+0x82dc>  // b.any
  40acf8:	ldr	w0, [sp, #132]
  40acfc:	sub	w0, w0, #0x1
  40ad00:	str	w0, [sp, #132]
  40ad04:	str	wzr, [sp, #128]
  40ad08:	ldr	w0, [sp, #128]
  40ad0c:	str	w0, [sp, #124]
  40ad10:	ldr	w0, [sp, #124]
  40ad14:	str	w0, [sp, #120]
  40ad18:	b	40b358 <ferror@plt+0x8918>
  40ad1c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ad20:	add	x1, x0, #0xd30
  40ad24:	ldr	x0, [sp, #24]
  40ad28:	bl	4027a0 <strcmp@plt>
  40ad2c:	cmp	w0, #0x0
  40ad30:	b.ne	40ad58 <ferror@plt+0x8318>  // b.any
  40ad34:	ldr	w0, [sp, #132]
  40ad38:	add	w0, w0, #0x1
  40ad3c:	str	w0, [sp, #132]
  40ad40:	str	wzr, [sp, #128]
  40ad44:	ldr	w0, [sp, #128]
  40ad48:	str	w0, [sp, #124]
  40ad4c:	ldr	w0, [sp, #124]
  40ad50:	str	w0, [sp, #120]
  40ad54:	b	40b358 <ferror@plt+0x8918>
  40ad58:	ldr	x0, [sp, #24]
  40ad5c:	ldrsb	w0, [x0]
  40ad60:	cmp	w0, #0x2b
  40ad64:	b.ne	40ad90 <ferror@plt+0x8350>  // b.any
  40ad68:	ldr	x0, [sp, #24]
  40ad6c:	add	x0, x0, #0x1
  40ad70:	add	x1, sp, #0x30
  40ad74:	bl	40a8d0 <ferror@plt+0x7e90>
  40ad78:	str	w0, [sp, #180]
  40ad7c:	ldr	w0, [sp, #180]
  40ad80:	cmp	w0, #0x0
  40ad84:	b.ge	40b324 <ferror@plt+0x88e4>  // b.tcont
  40ad88:	ldr	w0, [sp, #180]
  40ad8c:	b	40b3fc <ferror@plt+0x89bc>
  40ad90:	ldr	x0, [sp, #24]
  40ad94:	ldrsb	w0, [x0]
  40ad98:	cmp	w0, #0x2d
  40ad9c:	b.ne	40adc8 <ferror@plt+0x8388>  // b.any
  40ada0:	ldr	x0, [sp, #24]
  40ada4:	add	x0, x0, #0x1
  40ada8:	add	x1, sp, #0x28
  40adac:	bl	40a8d0 <ferror@plt+0x7e90>
  40adb0:	str	w0, [sp, #180]
  40adb4:	ldr	w0, [sp, #180]
  40adb8:	cmp	w0, #0x0
  40adbc:	b.ge	40b32c <ferror@plt+0x88ec>  // b.tcont
  40adc0:	ldr	w0, [sp, #180]
  40adc4:	b	40b3fc <ferror@plt+0x89bc>
  40adc8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40adcc:	add	x1, x0, #0xd40
  40add0:	ldr	x0, [sp, #24]
  40add4:	bl	40a800 <ferror@plt+0x7dc0>
  40add8:	cmp	x0, #0x0
  40addc:	b.eq	40ae40 <ferror@plt+0x8400>  // b.none
  40ade0:	ldr	x0, [sp, #24]
  40ade4:	bl	402360 <strlen@plt>
  40ade8:	sub	x0, x0, #0x4
  40adec:	mov	x1, x0
  40adf0:	ldr	x0, [sp, #24]
  40adf4:	bl	402830 <strndup@plt>
  40adf8:	str	x0, [sp, #184]
  40adfc:	ldr	x0, [sp, #184]
  40ae00:	cmp	x0, #0x0
  40ae04:	b.ne	40ae10 <ferror@plt+0x83d0>  // b.any
  40ae08:	mov	w0, #0xfffffff4            	// #-12
  40ae0c:	b	40b3fc <ferror@plt+0x89bc>
  40ae10:	add	x0, sp, #0x28
  40ae14:	mov	x1, x0
  40ae18:	ldr	x0, [sp, #184]
  40ae1c:	bl	40a8d0 <ferror@plt+0x7e90>
  40ae20:	str	w0, [sp, #180]
  40ae24:	ldr	x0, [sp, #184]
  40ae28:	bl	4027f0 <free@plt>
  40ae2c:	ldr	w0, [sp, #180]
  40ae30:	cmp	w0, #0x0
  40ae34:	b.ge	40b334 <ferror@plt+0x88f4>  // b.tcont
  40ae38:	ldr	w0, [sp, #180]
  40ae3c:	b	40b3fc <ferror@plt+0x89bc>
  40ae40:	str	wzr, [sp, #208]
  40ae44:	b	40aef8 <ferror@plt+0x84b8>
  40ae48:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40ae4c:	add	x1, x0, #0xb98
  40ae50:	ldr	w0, [sp, #208]
  40ae54:	lsl	x0, x0, #4
  40ae58:	add	x0, x1, x0
  40ae5c:	ldr	x0, [x0]
  40ae60:	mov	x1, x0
  40ae64:	ldr	x0, [sp, #24]
  40ae68:	bl	40a784 <ferror@plt+0x7d44>
  40ae6c:	cmp	x0, #0x0
  40ae70:	b.eq	40aee0 <ferror@plt+0x84a0>  // b.none
  40ae74:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40ae78:	add	x1, x0, #0xb98
  40ae7c:	ldr	w0, [sp, #208]
  40ae80:	lsl	x0, x0, #4
  40ae84:	add	x0, x1, x0
  40ae88:	ldr	x0, [x0]
  40ae8c:	bl	402360 <strlen@plt>
  40ae90:	str	x0, [sp, #200]
  40ae94:	ldr	x1, [sp, #24]
  40ae98:	ldr	x0, [sp, #200]
  40ae9c:	add	x0, x1, x0
  40aea0:	ldrsb	w0, [x0]
  40aea4:	cmp	w0, #0x20
  40aea8:	b.ne	40aee8 <ferror@plt+0x84a8>  // b.any
  40aeac:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40aeb0:	add	x1, x0, #0xb98
  40aeb4:	ldr	w0, [sp, #208]
  40aeb8:	lsl	x0, x0, #4
  40aebc:	add	x0, x1, x0
  40aec0:	ldr	w0, [x0, #8]
  40aec4:	str	w0, [sp, #212]
  40aec8:	ldr	x0, [sp, #200]
  40aecc:	add	x0, x0, #0x1
  40aed0:	ldr	x1, [sp, #24]
  40aed4:	add	x0, x1, x0
  40aed8:	str	x0, [sp, #24]
  40aedc:	b	40af04 <ferror@plt+0x84c4>
  40aee0:	nop
  40aee4:	b	40aeec <ferror@plt+0x84ac>
  40aee8:	nop
  40aeec:	ldr	w0, [sp, #208]
  40aef0:	add	w0, w0, #0x1
  40aef4:	str	w0, [sp, #208]
  40aef8:	ldr	w0, [sp, #208]
  40aefc:	cmp	w0, #0xd
  40af00:	b.ls	40ae48 <ferror@plt+0x8408>  // b.plast
  40af04:	add	x0, sp, #0x40
  40af08:	add	x1, sp, #0x78
  40af0c:	ldp	x2, x3, [x1]
  40af10:	stp	x2, x3, [x0]
  40af14:	ldp	x2, x3, [x1, #16]
  40af18:	stp	x2, x3, [x0, #16]
  40af1c:	ldp	x2, x3, [x1, #32]
  40af20:	stp	x2, x3, [x0, #32]
  40af24:	ldr	x1, [x1, #48]
  40af28:	str	x1, [x0, #48]
  40af2c:	add	x0, sp, #0x78
  40af30:	mov	x2, x0
  40af34:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40af38:	add	x1, x0, #0xd48
  40af3c:	ldr	x0, [sp, #24]
  40af40:	bl	4024e0 <strptime@plt>
  40af44:	str	x0, [sp, #192]
  40af48:	ldr	x0, [sp, #192]
  40af4c:	cmp	x0, #0x0
  40af50:	b.eq	40af64 <ferror@plt+0x8524>  // b.none
  40af54:	ldr	x0, [sp, #192]
  40af58:	ldrsb	w0, [x0]
  40af5c:	cmp	w0, #0x0
  40af60:	b.eq	40b33c <ferror@plt+0x88fc>  // b.none
  40af64:	add	x0, sp, #0x78
  40af68:	add	x1, sp, #0x40
  40af6c:	ldp	x2, x3, [x1]
  40af70:	stp	x2, x3, [x0]
  40af74:	ldp	x2, x3, [x1, #16]
  40af78:	stp	x2, x3, [x0, #16]
  40af7c:	ldp	x2, x3, [x1, #32]
  40af80:	stp	x2, x3, [x0, #32]
  40af84:	ldr	x1, [x1, #48]
  40af88:	str	x1, [x0, #48]
  40af8c:	add	x0, sp, #0x78
  40af90:	mov	x2, x0
  40af94:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40af98:	add	x1, x0, #0xd60
  40af9c:	ldr	x0, [sp, #24]
  40afa0:	bl	4024e0 <strptime@plt>
  40afa4:	str	x0, [sp, #192]
  40afa8:	ldr	x0, [sp, #192]
  40afac:	cmp	x0, #0x0
  40afb0:	b.eq	40afc4 <ferror@plt+0x8584>  // b.none
  40afb4:	ldr	x0, [sp, #192]
  40afb8:	ldrsb	w0, [x0]
  40afbc:	cmp	w0, #0x0
  40afc0:	b.eq	40b344 <ferror@plt+0x8904>  // b.none
  40afc4:	add	x0, sp, #0x78
  40afc8:	add	x1, sp, #0x40
  40afcc:	ldp	x2, x3, [x1]
  40afd0:	stp	x2, x3, [x0]
  40afd4:	ldp	x2, x3, [x1, #16]
  40afd8:	stp	x2, x3, [x0, #16]
  40afdc:	ldp	x2, x3, [x1, #32]
  40afe0:	stp	x2, x3, [x0, #32]
  40afe4:	ldr	x1, [x1, #48]
  40afe8:	str	x1, [x0, #48]
  40afec:	add	x0, sp, #0x78
  40aff0:	mov	x2, x0
  40aff4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40aff8:	add	x1, x0, #0xd78
  40affc:	ldr	x0, [sp, #24]
  40b000:	bl	4024e0 <strptime@plt>
  40b004:	str	x0, [sp, #192]
  40b008:	ldr	x0, [sp, #192]
  40b00c:	cmp	x0, #0x0
  40b010:	b.eq	40b024 <ferror@plt+0x85e4>  // b.none
  40b014:	ldr	x0, [sp, #192]
  40b018:	ldrsb	w0, [x0]
  40b01c:	cmp	w0, #0x0
  40b020:	b.eq	40b34c <ferror@plt+0x890c>  // b.none
  40b024:	add	x0, sp, #0x78
  40b028:	add	x1, sp, #0x40
  40b02c:	ldp	x2, x3, [x1]
  40b030:	stp	x2, x3, [x0]
  40b034:	ldp	x2, x3, [x1, #16]
  40b038:	stp	x2, x3, [x0, #16]
  40b03c:	ldp	x2, x3, [x1, #32]
  40b040:	stp	x2, x3, [x0, #32]
  40b044:	ldr	x1, [x1, #48]
  40b048:	str	x1, [x0, #48]
  40b04c:	add	x0, sp, #0x78
  40b050:	mov	x2, x0
  40b054:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b058:	add	x1, x0, #0xd90
  40b05c:	ldr	x0, [sp, #24]
  40b060:	bl	4024e0 <strptime@plt>
  40b064:	str	x0, [sp, #192]
  40b068:	ldr	x0, [sp, #192]
  40b06c:	cmp	x0, #0x0
  40b070:	b.eq	40b08c <ferror@plt+0x864c>  // b.none
  40b074:	ldr	x0, [sp, #192]
  40b078:	ldrsb	w0, [x0]
  40b07c:	cmp	w0, #0x0
  40b080:	b.ne	40b08c <ferror@plt+0x864c>  // b.any
  40b084:	str	wzr, [sp, #120]
  40b088:	b	40b358 <ferror@plt+0x8918>
  40b08c:	add	x0, sp, #0x78
  40b090:	add	x1, sp, #0x40
  40b094:	ldp	x2, x3, [x1]
  40b098:	stp	x2, x3, [x0]
  40b09c:	ldp	x2, x3, [x1, #16]
  40b0a0:	stp	x2, x3, [x0, #16]
  40b0a4:	ldp	x2, x3, [x1, #32]
  40b0a8:	stp	x2, x3, [x0, #32]
  40b0ac:	ldr	x1, [x1, #48]
  40b0b0:	str	x1, [x0, #48]
  40b0b4:	add	x0, sp, #0x78
  40b0b8:	mov	x2, x0
  40b0bc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b0c0:	add	x1, x0, #0xda0
  40b0c4:	ldr	x0, [sp, #24]
  40b0c8:	bl	4024e0 <strptime@plt>
  40b0cc:	str	x0, [sp, #192]
  40b0d0:	ldr	x0, [sp, #192]
  40b0d4:	cmp	x0, #0x0
  40b0d8:	b.eq	40b0f4 <ferror@plt+0x86b4>  // b.none
  40b0dc:	ldr	x0, [sp, #192]
  40b0e0:	ldrsb	w0, [x0]
  40b0e4:	cmp	w0, #0x0
  40b0e8:	b.ne	40b0f4 <ferror@plt+0x86b4>  // b.any
  40b0ec:	str	wzr, [sp, #120]
  40b0f0:	b	40b358 <ferror@plt+0x8918>
  40b0f4:	add	x0, sp, #0x78
  40b0f8:	add	x1, sp, #0x40
  40b0fc:	ldp	x2, x3, [x1]
  40b100:	stp	x2, x3, [x0]
  40b104:	ldp	x2, x3, [x1, #16]
  40b108:	stp	x2, x3, [x0, #16]
  40b10c:	ldp	x2, x3, [x1, #32]
  40b110:	stp	x2, x3, [x0, #32]
  40b114:	ldr	x1, [x1, #48]
  40b118:	str	x1, [x0, #48]
  40b11c:	add	x0, sp, #0x78
  40b120:	mov	x2, x0
  40b124:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b128:	add	x1, x0, #0xdb0
  40b12c:	ldr	x0, [sp, #24]
  40b130:	bl	4024e0 <strptime@plt>
  40b134:	str	x0, [sp, #192]
  40b138:	ldr	x0, [sp, #192]
  40b13c:	cmp	x0, #0x0
  40b140:	b.eq	40b16c <ferror@plt+0x872c>  // b.none
  40b144:	ldr	x0, [sp, #192]
  40b148:	ldrsb	w0, [x0]
  40b14c:	cmp	w0, #0x0
  40b150:	b.ne	40b16c <ferror@plt+0x872c>  // b.any
  40b154:	str	wzr, [sp, #128]
  40b158:	ldr	w0, [sp, #128]
  40b15c:	str	w0, [sp, #124]
  40b160:	ldr	w0, [sp, #124]
  40b164:	str	w0, [sp, #120]
  40b168:	b	40b358 <ferror@plt+0x8918>
  40b16c:	add	x0, sp, #0x78
  40b170:	add	x1, sp, #0x40
  40b174:	ldp	x2, x3, [x1]
  40b178:	stp	x2, x3, [x0]
  40b17c:	ldp	x2, x3, [x1, #16]
  40b180:	stp	x2, x3, [x0, #16]
  40b184:	ldp	x2, x3, [x1, #32]
  40b188:	stp	x2, x3, [x0, #32]
  40b18c:	ldr	x1, [x1, #48]
  40b190:	str	x1, [x0, #48]
  40b194:	add	x0, sp, #0x78
  40b198:	mov	x2, x0
  40b19c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b1a0:	add	x1, x0, #0xdc0
  40b1a4:	ldr	x0, [sp, #24]
  40b1a8:	bl	4024e0 <strptime@plt>
  40b1ac:	str	x0, [sp, #192]
  40b1b0:	ldr	x0, [sp, #192]
  40b1b4:	cmp	x0, #0x0
  40b1b8:	b.eq	40b1e4 <ferror@plt+0x87a4>  // b.none
  40b1bc:	ldr	x0, [sp, #192]
  40b1c0:	ldrsb	w0, [x0]
  40b1c4:	cmp	w0, #0x0
  40b1c8:	b.ne	40b1e4 <ferror@plt+0x87a4>  // b.any
  40b1cc:	str	wzr, [sp, #128]
  40b1d0:	ldr	w0, [sp, #128]
  40b1d4:	str	w0, [sp, #124]
  40b1d8:	ldr	w0, [sp, #124]
  40b1dc:	str	w0, [sp, #120]
  40b1e0:	b	40b358 <ferror@plt+0x8918>
  40b1e4:	add	x0, sp, #0x78
  40b1e8:	add	x1, sp, #0x40
  40b1ec:	ldp	x2, x3, [x1]
  40b1f0:	stp	x2, x3, [x0]
  40b1f4:	ldp	x2, x3, [x1, #16]
  40b1f8:	stp	x2, x3, [x0, #16]
  40b1fc:	ldp	x2, x3, [x1, #32]
  40b200:	stp	x2, x3, [x0, #32]
  40b204:	ldr	x1, [x1, #48]
  40b208:	str	x1, [x0, #48]
  40b20c:	add	x0, sp, #0x78
  40b210:	mov	x2, x0
  40b214:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b218:	add	x1, x0, #0xdd0
  40b21c:	ldr	x0, [sp, #24]
  40b220:	bl	4024e0 <strptime@plt>
  40b224:	str	x0, [sp, #192]
  40b228:	ldr	x0, [sp, #192]
  40b22c:	cmp	x0, #0x0
  40b230:	b.eq	40b244 <ferror@plt+0x8804>  // b.none
  40b234:	ldr	x0, [sp, #192]
  40b238:	ldrsb	w0, [x0]
  40b23c:	cmp	w0, #0x0
  40b240:	b.eq	40b354 <ferror@plt+0x8914>  // b.none
  40b244:	add	x0, sp, #0x78
  40b248:	add	x1, sp, #0x40
  40b24c:	ldp	x2, x3, [x1]
  40b250:	stp	x2, x3, [x0]
  40b254:	ldp	x2, x3, [x1, #16]
  40b258:	stp	x2, x3, [x0, #16]
  40b25c:	ldp	x2, x3, [x1, #32]
  40b260:	stp	x2, x3, [x0, #32]
  40b264:	ldr	x1, [x1, #48]
  40b268:	str	x1, [x0, #48]
  40b26c:	add	x0, sp, #0x78
  40b270:	mov	x2, x0
  40b274:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b278:	add	x1, x0, #0xde0
  40b27c:	ldr	x0, [sp, #24]
  40b280:	bl	4024e0 <strptime@plt>
  40b284:	str	x0, [sp, #192]
  40b288:	ldr	x0, [sp, #192]
  40b28c:	cmp	x0, #0x0
  40b290:	b.eq	40b2ac <ferror@plt+0x886c>  // b.none
  40b294:	ldr	x0, [sp, #192]
  40b298:	ldrsb	w0, [x0]
  40b29c:	cmp	w0, #0x0
  40b2a0:	b.ne	40b2ac <ferror@plt+0x886c>  // b.any
  40b2a4:	str	wzr, [sp, #120]
  40b2a8:	b	40b358 <ferror@plt+0x8918>
  40b2ac:	add	x0, sp, #0x78
  40b2b0:	add	x1, sp, #0x40
  40b2b4:	ldp	x2, x3, [x1]
  40b2b8:	stp	x2, x3, [x0]
  40b2bc:	ldp	x2, x3, [x1, #16]
  40b2c0:	stp	x2, x3, [x0, #16]
  40b2c4:	ldp	x2, x3, [x1, #32]
  40b2c8:	stp	x2, x3, [x0, #32]
  40b2cc:	ldr	x1, [x1, #48]
  40b2d0:	str	x1, [x0, #48]
  40b2d4:	add	x0, sp, #0x78
  40b2d8:	mov	x2, x0
  40b2dc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b2e0:	add	x1, x0, #0xde8
  40b2e4:	ldr	x0, [sp, #24]
  40b2e8:	bl	4024e0 <strptime@plt>
  40b2ec:	str	x0, [sp, #192]
  40b2f0:	ldr	x0, [sp, #192]
  40b2f4:	cmp	x0, #0x0
  40b2f8:	b.eq	40b314 <ferror@plt+0x88d4>  // b.none
  40b2fc:	ldr	x0, [sp, #192]
  40b300:	ldrsb	w0, [x0]
  40b304:	cmp	w0, #0x0
  40b308:	b.ne	40b314 <ferror@plt+0x88d4>  // b.any
  40b30c:	str	wzr, [sp, #120]
  40b310:	b	40b358 <ferror@plt+0x8918>
  40b314:	mov	w0, #0xffffffea            	// #-22
  40b318:	b	40b3fc <ferror@plt+0x89bc>
  40b31c:	nop
  40b320:	b	40b358 <ferror@plt+0x8918>
  40b324:	nop
  40b328:	b	40b358 <ferror@plt+0x8918>
  40b32c:	nop
  40b330:	b	40b358 <ferror@plt+0x8918>
  40b334:	nop
  40b338:	b	40b358 <ferror@plt+0x8918>
  40b33c:	nop
  40b340:	b	40b358 <ferror@plt+0x8918>
  40b344:	nop
  40b348:	b	40b358 <ferror@plt+0x8918>
  40b34c:	nop
  40b350:	b	40b358 <ferror@plt+0x8918>
  40b354:	nop
  40b358:	add	x0, sp, #0x78
  40b35c:	bl	402700 <mktime@plt>
  40b360:	str	x0, [sp, #56]
  40b364:	ldr	x0, [sp, #56]
  40b368:	cmn	x0, #0x1
  40b36c:	b.ne	40b378 <ferror@plt+0x8938>  // b.any
  40b370:	mov	w0, #0xffffffea            	// #-22
  40b374:	b	40b3fc <ferror@plt+0x89bc>
  40b378:	ldr	w0, [sp, #212]
  40b37c:	cmp	w0, #0x0
  40b380:	b.lt	40b39c <ferror@plt+0x895c>  // b.tstop
  40b384:	ldr	w0, [sp, #144]
  40b388:	ldr	w1, [sp, #212]
  40b38c:	cmp	w1, w0
  40b390:	b.eq	40b39c <ferror@plt+0x895c>  // b.none
  40b394:	mov	w0, #0xffffffea            	// #-22
  40b398:	b	40b3fc <ferror@plt+0x89bc>
  40b39c:	ldr	x0, [sp, #56]
  40b3a0:	mov	x1, x0
  40b3a4:	mov	x0, #0x4240                	// #16960
  40b3a8:	movk	x0, #0xf, lsl #16
  40b3ac:	mul	x0, x1, x0
  40b3b0:	str	x0, [sp, #216]
  40b3b4:	ldr	x0, [sp, #48]
  40b3b8:	ldr	x1, [sp, #216]
  40b3bc:	add	x0, x1, x0
  40b3c0:	str	x0, [sp, #216]
  40b3c4:	ldr	x0, [sp, #40]
  40b3c8:	ldr	x1, [sp, #216]
  40b3cc:	cmp	x1, x0
  40b3d0:	b.ls	40b3e8 <ferror@plt+0x89a8>  // b.plast
  40b3d4:	ldr	x0, [sp, #40]
  40b3d8:	ldr	x1, [sp, #216]
  40b3dc:	sub	x0, x1, x0
  40b3e0:	str	x0, [sp, #216]
  40b3e4:	b	40b3ec <ferror@plt+0x89ac>
  40b3e8:	str	xzr, [sp, #216]
  40b3ec:	ldr	x0, [sp, #16]
  40b3f0:	ldr	x1, [sp, #216]
  40b3f4:	str	x1, [x0]
  40b3f8:	mov	w0, #0x0                   	// #0
  40b3fc:	ldp	x29, x30, [sp], #224
  40b400:	ret
  40b404:	sub	sp, sp, #0x10
  40b408:	str	x0, [sp, #8]
  40b40c:	ldr	x0, [sp, #8]
  40b410:	ldr	w0, [x0, #32]
  40b414:	cmp	w0, #0x0
  40b418:	b.ge	40b424 <ferror@plt+0x89e4>  // b.tcont
  40b41c:	mov	w0, #0x0                   	// #0
  40b420:	b	40b42c <ferror@plt+0x89ec>
  40b424:	ldr	x0, [sp, #8]
  40b428:	ldr	x0, [x0, #40]
  40b42c:	add	sp, sp, #0x10
  40b430:	ret
  40b434:	stp	x29, x30, [sp, #-96]!
  40b438:	mov	x29, sp
  40b43c:	str	x0, [sp, #56]
  40b440:	str	x1, [sp, #48]
  40b444:	str	w2, [sp, #44]
  40b448:	str	x3, [sp, #32]
  40b44c:	str	x4, [sp, #24]
  40b450:	ldr	x0, [sp, #32]
  40b454:	str	x0, [sp, #88]
  40b458:	ldr	w0, [sp, #44]
  40b45c:	and	w0, w0, #0x1
  40b460:	cmp	w0, #0x0
  40b464:	b.eq	40b4ec <ferror@plt+0x8aac>  // b.none
  40b468:	ldr	x0, [sp, #56]
  40b46c:	ldr	w0, [x0, #20]
  40b470:	sxtw	x0, w0
  40b474:	add	x1, x0, #0x76c
  40b478:	ldr	x0, [sp, #56]
  40b47c:	ldr	w0, [x0, #16]
  40b480:	add	w2, w0, #0x1
  40b484:	ldr	x0, [sp, #56]
  40b488:	ldr	w0, [x0, #12]
  40b48c:	mov	w5, w0
  40b490:	mov	w4, w2
  40b494:	mov	x3, x1
  40b498:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b49c:	add	x2, x0, #0xdf8
  40b4a0:	ldr	x1, [sp, #24]
  40b4a4:	ldr	x0, [sp, #88]
  40b4a8:	bl	402500 <snprintf@plt>
  40b4ac:	str	w0, [sp, #84]
  40b4b0:	ldr	w0, [sp, #84]
  40b4b4:	cmp	w0, #0x0
  40b4b8:	b.lt	40b798 <ferror@plt+0x8d58>  // b.tstop
  40b4bc:	ldrsw	x0, [sp, #84]
  40b4c0:	ldr	x1, [sp, #24]
  40b4c4:	cmp	x1, x0
  40b4c8:	b.cc	40b798 <ferror@plt+0x8d58>  // b.lo, b.ul, b.last
  40b4cc:	ldrsw	x0, [sp, #84]
  40b4d0:	ldr	x1, [sp, #24]
  40b4d4:	sub	x0, x1, x0
  40b4d8:	str	x0, [sp, #24]
  40b4dc:	ldrsw	x0, [sp, #84]
  40b4e0:	ldr	x1, [sp, #88]
  40b4e4:	add	x0, x1, x0
  40b4e8:	str	x0, [sp, #88]
  40b4ec:	ldr	w0, [sp, #44]
  40b4f0:	and	w0, w0, #0x1
  40b4f4:	cmp	w0, #0x0
  40b4f8:	b.eq	40b550 <ferror@plt+0x8b10>  // b.none
  40b4fc:	ldr	w0, [sp, #44]
  40b500:	and	w0, w0, #0x2
  40b504:	cmp	w0, #0x0
  40b508:	b.eq	40b550 <ferror@plt+0x8b10>  // b.none
  40b50c:	ldr	x0, [sp, #24]
  40b510:	cmp	x0, #0x0
  40b514:	b.eq	40b7a0 <ferror@plt+0x8d60>  // b.none
  40b518:	ldr	w0, [sp, #44]
  40b51c:	and	w0, w0, #0x20
  40b520:	cmp	w0, #0x0
  40b524:	b.eq	40b530 <ferror@plt+0x8af0>  // b.none
  40b528:	mov	w1, #0x54                  	// #84
  40b52c:	b	40b534 <ferror@plt+0x8af4>
  40b530:	mov	w1, #0x20                  	// #32
  40b534:	ldr	x0, [sp, #88]
  40b538:	add	x2, x0, #0x1
  40b53c:	str	x2, [sp, #88]
  40b540:	strb	w1, [x0]
  40b544:	ldr	x0, [sp, #24]
  40b548:	sub	x0, x0, #0x1
  40b54c:	str	x0, [sp, #24]
  40b550:	ldr	w0, [sp, #44]
  40b554:	and	w0, w0, #0x2
  40b558:	cmp	w0, #0x0
  40b55c:	b.eq	40b5d8 <ferror@plt+0x8b98>  // b.none
  40b560:	ldr	x0, [sp, #56]
  40b564:	ldr	w1, [x0, #8]
  40b568:	ldr	x0, [sp, #56]
  40b56c:	ldr	w2, [x0, #4]
  40b570:	ldr	x0, [sp, #56]
  40b574:	ldr	w0, [x0]
  40b578:	mov	w5, w0
  40b57c:	mov	w4, w2
  40b580:	mov	w3, w1
  40b584:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b588:	add	x2, x0, #0xe08
  40b58c:	ldr	x1, [sp, #24]
  40b590:	ldr	x0, [sp, #88]
  40b594:	bl	402500 <snprintf@plt>
  40b598:	str	w0, [sp, #84]
  40b59c:	ldr	w0, [sp, #84]
  40b5a0:	cmp	w0, #0x0
  40b5a4:	b.lt	40b7a8 <ferror@plt+0x8d68>  // b.tstop
  40b5a8:	ldrsw	x0, [sp, #84]
  40b5ac:	ldr	x1, [sp, #24]
  40b5b0:	cmp	x1, x0
  40b5b4:	b.cc	40b7a8 <ferror@plt+0x8d68>  // b.lo, b.ul, b.last
  40b5b8:	ldrsw	x0, [sp, #84]
  40b5bc:	ldr	x1, [sp, #24]
  40b5c0:	sub	x0, x1, x0
  40b5c4:	str	x0, [sp, #24]
  40b5c8:	ldrsw	x0, [sp, #84]
  40b5cc:	ldr	x1, [sp, #88]
  40b5d0:	add	x0, x1, x0
  40b5d4:	str	x0, [sp, #88]
  40b5d8:	ldr	w0, [sp, #44]
  40b5dc:	and	w0, w0, #0x8
  40b5e0:	cmp	w0, #0x0
  40b5e4:	b.eq	40b644 <ferror@plt+0x8c04>  // b.none
  40b5e8:	ldr	x3, [sp, #48]
  40b5ec:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b5f0:	add	x2, x0, #0xe18
  40b5f4:	ldr	x1, [sp, #24]
  40b5f8:	ldr	x0, [sp, #88]
  40b5fc:	bl	402500 <snprintf@plt>
  40b600:	str	w0, [sp, #84]
  40b604:	ldr	w0, [sp, #84]
  40b608:	cmp	w0, #0x0
  40b60c:	b.lt	40b7b0 <ferror@plt+0x8d70>  // b.tstop
  40b610:	ldrsw	x0, [sp, #84]
  40b614:	ldr	x1, [sp, #24]
  40b618:	cmp	x1, x0
  40b61c:	b.cc	40b7b0 <ferror@plt+0x8d70>  // b.lo, b.ul, b.last
  40b620:	ldrsw	x0, [sp, #84]
  40b624:	ldr	x1, [sp, #24]
  40b628:	sub	x0, x1, x0
  40b62c:	str	x0, [sp, #24]
  40b630:	ldrsw	x0, [sp, #84]
  40b634:	ldr	x1, [sp, #88]
  40b638:	add	x0, x1, x0
  40b63c:	str	x0, [sp, #88]
  40b640:	b	40b6ac <ferror@plt+0x8c6c>
  40b644:	ldr	w0, [sp, #44]
  40b648:	and	w0, w0, #0x10
  40b64c:	cmp	w0, #0x0
  40b650:	b.eq	40b6ac <ferror@plt+0x8c6c>  // b.none
  40b654:	ldr	x3, [sp, #48]
  40b658:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b65c:	add	x2, x0, #0xe20
  40b660:	ldr	x1, [sp, #24]
  40b664:	ldr	x0, [sp, #88]
  40b668:	bl	402500 <snprintf@plt>
  40b66c:	str	w0, [sp, #84]
  40b670:	ldr	w0, [sp, #84]
  40b674:	cmp	w0, #0x0
  40b678:	b.lt	40b7b8 <ferror@plt+0x8d78>  // b.tstop
  40b67c:	ldrsw	x0, [sp, #84]
  40b680:	ldr	x1, [sp, #24]
  40b684:	cmp	x1, x0
  40b688:	b.cc	40b7b8 <ferror@plt+0x8d78>  // b.lo, b.ul, b.last
  40b68c:	ldrsw	x0, [sp, #84]
  40b690:	ldr	x1, [sp, #24]
  40b694:	sub	x0, x1, x0
  40b698:	str	x0, [sp, #24]
  40b69c:	ldrsw	x0, [sp, #84]
  40b6a0:	ldr	x1, [sp, #88]
  40b6a4:	add	x0, x1, x0
  40b6a8:	str	x0, [sp, #88]
  40b6ac:	ldr	w0, [sp, #44]
  40b6b0:	and	w0, w0, #0x4
  40b6b4:	cmp	w0, #0x0
  40b6b8:	b.eq	40b790 <ferror@plt+0x8d50>  // b.none
  40b6bc:	ldr	x0, [sp, #56]
  40b6c0:	bl	40b404 <ferror@plt+0x89c4>
  40b6c4:	mov	w1, #0x8889                	// #34953
  40b6c8:	movk	w1, #0x8888, lsl #16
  40b6cc:	smull	x1, w0, w1
  40b6d0:	lsr	x1, x1, #32
  40b6d4:	add	w1, w0, w1
  40b6d8:	asr	w1, w1, #5
  40b6dc:	asr	w0, w0, #31
  40b6e0:	sub	w0, w1, w0
  40b6e4:	str	w0, [sp, #80]
  40b6e8:	ldr	w0, [sp, #80]
  40b6ec:	mov	w1, #0x8889                	// #34953
  40b6f0:	movk	w1, #0x8888, lsl #16
  40b6f4:	smull	x1, w0, w1
  40b6f8:	lsr	x1, x1, #32
  40b6fc:	add	w1, w0, w1
  40b700:	asr	w1, w1, #5
  40b704:	asr	w0, w0, #31
  40b708:	sub	w0, w1, w0
  40b70c:	str	w0, [sp, #76]
  40b710:	ldr	w2, [sp, #80]
  40b714:	mov	w0, #0x8889                	// #34953
  40b718:	movk	w0, #0x8888, lsl #16
  40b71c:	smull	x0, w2, w0
  40b720:	lsr	x0, x0, #32
  40b724:	add	w0, w2, w0
  40b728:	asr	w1, w0, #5
  40b72c:	asr	w0, w2, #31
  40b730:	sub	w1, w1, w0
  40b734:	mov	w0, w1
  40b738:	lsl	w0, w0, #4
  40b73c:	sub	w0, w0, w1
  40b740:	lsl	w0, w0, #2
  40b744:	sub	w1, w2, w0
  40b748:	cmp	w1, #0x0
  40b74c:	cneg	w0, w1, lt  // lt = tstop
  40b750:	str	w0, [sp, #72]
  40b754:	ldr	w4, [sp, #72]
  40b758:	ldr	w3, [sp, #76]
  40b75c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b760:	add	x2, x0, #0xe28
  40b764:	ldr	x1, [sp, #24]
  40b768:	ldr	x0, [sp, #88]
  40b76c:	bl	402500 <snprintf@plt>
  40b770:	str	w0, [sp, #84]
  40b774:	ldr	w0, [sp, #84]
  40b778:	cmp	w0, #0x0
  40b77c:	b.lt	40b7c0 <ferror@plt+0x8d80>  // b.tstop
  40b780:	ldrsw	x0, [sp, #84]
  40b784:	ldr	x1, [sp, #24]
  40b788:	cmp	x1, x0
  40b78c:	b.cc	40b7c0 <ferror@plt+0x8d80>  // b.lo, b.ul, b.last
  40b790:	mov	w0, #0x0                   	// #0
  40b794:	b	40b7d8 <ferror@plt+0x8d98>
  40b798:	nop
  40b79c:	b	40b7c4 <ferror@plt+0x8d84>
  40b7a0:	nop
  40b7a4:	b	40b7c4 <ferror@plt+0x8d84>
  40b7a8:	nop
  40b7ac:	b	40b7c4 <ferror@plt+0x8d84>
  40b7b0:	nop
  40b7b4:	b	40b7c4 <ferror@plt+0x8d84>
  40b7b8:	nop
  40b7bc:	b	40b7c4 <ferror@plt+0x8d84>
  40b7c0:	nop
  40b7c4:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b7c8:	add	x0, x0, #0xe38
  40b7cc:	bl	4029f0 <gettext@plt>
  40b7d0:	bl	402890 <warnx@plt>
  40b7d4:	mov	w0, #0xffffffff            	// #-1
  40b7d8:	ldp	x29, x30, [sp], #96
  40b7dc:	ret
  40b7e0:	stp	x29, x30, [sp, #-112]!
  40b7e4:	mov	x29, sp
  40b7e8:	str	x0, [sp, #40]
  40b7ec:	str	w1, [sp, #36]
  40b7f0:	str	x2, [sp, #24]
  40b7f4:	str	x3, [sp, #16]
  40b7f8:	ldr	w0, [sp, #36]
  40b7fc:	and	w0, w0, #0x40
  40b800:	cmp	w0, #0x0
  40b804:	b.eq	40b81c <ferror@plt+0x8ddc>  // b.none
  40b808:	ldr	x0, [sp, #40]
  40b80c:	add	x1, sp, #0x30
  40b810:	bl	402620 <gmtime_r@plt>
  40b814:	str	x0, [sp, #104]
  40b818:	b	40b82c <ferror@plt+0x8dec>
  40b81c:	ldr	x0, [sp, #40]
  40b820:	add	x1, sp, #0x30
  40b824:	bl	402420 <localtime_r@plt>
  40b828:	str	x0, [sp, #104]
  40b82c:	ldr	x0, [sp, #104]
  40b830:	cmp	x0, #0x0
  40b834:	b.eq	40b858 <ferror@plt+0x8e18>  // b.none
  40b838:	ldr	x0, [sp, #40]
  40b83c:	ldr	x1, [x0, #8]
  40b840:	add	x0, sp, #0x30
  40b844:	ldr	x4, [sp, #16]
  40b848:	ldr	x3, [sp, #24]
  40b84c:	ldr	w2, [sp, #36]
  40b850:	bl	40b434 <ferror@plt+0x89f4>
  40b854:	b	40b880 <ferror@plt+0x8e40>
  40b858:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b85c:	add	x0, x0, #0xe60
  40b860:	bl	4029f0 <gettext@plt>
  40b864:	mov	x2, x0
  40b868:	ldr	x0, [sp, #40]
  40b86c:	ldr	x0, [x0]
  40b870:	mov	x1, x0
  40b874:	mov	x0, x2
  40b878:	bl	402890 <warnx@plt>
  40b87c:	mov	w0, #0xffffffff            	// #-1
  40b880:	ldp	x29, x30, [sp], #112
  40b884:	ret
  40b888:	stp	x29, x30, [sp, #-48]!
  40b88c:	mov	x29, sp
  40b890:	str	x0, [sp, #40]
  40b894:	str	w1, [sp, #36]
  40b898:	str	x2, [sp, #24]
  40b89c:	str	x3, [sp, #16]
  40b8a0:	ldr	x4, [sp, #16]
  40b8a4:	ldr	x3, [sp, #24]
  40b8a8:	ldr	w2, [sp, #36]
  40b8ac:	mov	x1, #0x0                   	// #0
  40b8b0:	ldr	x0, [sp, #40]
  40b8b4:	bl	40b434 <ferror@plt+0x89f4>
  40b8b8:	ldp	x29, x30, [sp], #48
  40b8bc:	ret
  40b8c0:	stp	x29, x30, [sp, #-112]!
  40b8c4:	mov	x29, sp
  40b8c8:	str	x0, [sp, #40]
  40b8cc:	str	w1, [sp, #36]
  40b8d0:	str	x2, [sp, #24]
  40b8d4:	str	x3, [sp, #16]
  40b8d8:	ldr	w0, [sp, #36]
  40b8dc:	and	w0, w0, #0x40
  40b8e0:	cmp	w0, #0x0
  40b8e4:	b.eq	40b900 <ferror@plt+0x8ec0>  // b.none
  40b8e8:	add	x0, sp, #0x30
  40b8ec:	mov	x1, x0
  40b8f0:	ldr	x0, [sp, #40]
  40b8f4:	bl	402620 <gmtime_r@plt>
  40b8f8:	str	x0, [sp, #104]
  40b8fc:	b	40b914 <ferror@plt+0x8ed4>
  40b900:	add	x0, sp, #0x30
  40b904:	mov	x1, x0
  40b908:	ldr	x0, [sp, #40]
  40b90c:	bl	402420 <localtime_r@plt>
  40b910:	str	x0, [sp, #104]
  40b914:	ldr	x0, [sp, #104]
  40b918:	cmp	x0, #0x0
  40b91c:	b.eq	40b93c <ferror@plt+0x8efc>  // b.none
  40b920:	add	x0, sp, #0x30
  40b924:	ldr	x4, [sp, #16]
  40b928:	ldr	x3, [sp, #24]
  40b92c:	ldr	w2, [sp, #36]
  40b930:	mov	x1, #0x0                   	// #0
  40b934:	bl	40b434 <ferror@plt+0x89f4>
  40b938:	b	40b960 <ferror@plt+0x8f20>
  40b93c:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40b940:	add	x0, x0, #0xe60
  40b944:	bl	4029f0 <gettext@plt>
  40b948:	mov	x2, x0
  40b94c:	ldr	x0, [sp, #40]
  40b950:	mov	x1, x0
  40b954:	mov	x0, x2
  40b958:	bl	402890 <warnx@plt>
  40b95c:	mov	w0, #0xffffffff            	// #-1
  40b960:	ldp	x29, x30, [sp], #112
  40b964:	ret
  40b968:	sub	sp, sp, #0x10
  40b96c:	str	x0, [sp, #8]
  40b970:	str	x1, [sp]
  40b974:	ldr	x0, [sp, #8]
  40b978:	ldr	w1, [x0, #20]
  40b97c:	ldr	x0, [sp]
  40b980:	ldr	w0, [x0, #20]
  40b984:	cmp	w1, w0
  40b988:	cset	w0, eq  // eq = none
  40b98c:	and	w0, w0, #0xff
  40b990:	add	sp, sp, #0x10
  40b994:	ret
  40b998:	stp	x29, x30, [sp, #-32]!
  40b99c:	mov	x29, sp
  40b9a0:	str	x0, [sp, #24]
  40b9a4:	str	x1, [sp, #16]
  40b9a8:	ldr	x0, [sp, #24]
  40b9ac:	ldr	w1, [x0, #28]
  40b9b0:	ldr	x0, [sp, #16]
  40b9b4:	ldr	w0, [x0, #28]
  40b9b8:	cmp	w1, w0
  40b9bc:	b.ne	40b9dc <ferror@plt+0x8f9c>  // b.any
  40b9c0:	ldr	x1, [sp, #16]
  40b9c4:	ldr	x0, [sp, #24]
  40b9c8:	bl	40b968 <ferror@plt+0x8f28>
  40b9cc:	cmp	w0, #0x0
  40b9d0:	b.eq	40b9dc <ferror@plt+0x8f9c>  // b.none
  40b9d4:	mov	w0, #0x1                   	// #1
  40b9d8:	b	40b9e0 <ferror@plt+0x8fa0>
  40b9dc:	mov	w0, #0x0                   	// #0
  40b9e0:	ldp	x29, x30, [sp], #32
  40b9e4:	ret
  40b9e8:	stp	x29, x30, [sp, #-192]!
  40b9ec:	mov	x29, sp
  40b9f0:	str	x0, [sp, #56]
  40b9f4:	str	x1, [sp, #48]
  40b9f8:	str	w2, [sp, #44]
  40b9fc:	str	x3, [sp, #32]
  40ba00:	str	x4, [sp, #24]
  40ba04:	str	wzr, [sp, #188]
  40ba08:	ldr	x0, [sp, #48]
  40ba0c:	ldr	x0, [x0]
  40ba10:	cmp	x0, #0x0
  40ba14:	b.ne	40ba24 <ferror@plt+0x8fe4>  // b.any
  40ba18:	mov	x1, #0x0                   	// #0
  40ba1c:	ldr	x0, [sp, #48]
  40ba20:	bl	402610 <gettimeofday@plt>
  40ba24:	add	x0, sp, #0x80
  40ba28:	mov	x1, x0
  40ba2c:	ldr	x0, [sp, #56]
  40ba30:	bl	402420 <localtime_r@plt>
  40ba34:	ldr	x0, [sp, #48]
  40ba38:	add	x1, sp, #0x48
  40ba3c:	bl	402420 <localtime_r@plt>
  40ba40:	add	x1, sp, #0x48
  40ba44:	add	x0, sp, #0x80
  40ba48:	bl	40b998 <ferror@plt+0x8f58>
  40ba4c:	cmp	w0, #0x0
  40ba50:	b.eq	40baac <ferror@plt+0x906c>  // b.none
  40ba54:	ldr	w0, [sp, #136]
  40ba58:	ldr	w1, [sp, #132]
  40ba5c:	mov	w4, w1
  40ba60:	mov	w3, w0
  40ba64:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40ba68:	add	x2, x0, #0xe80
  40ba6c:	ldr	x1, [sp, #24]
  40ba70:	ldr	x0, [sp, #32]
  40ba74:	bl	402500 <snprintf@plt>
  40ba78:	str	w0, [sp, #188]
  40ba7c:	ldr	w0, [sp, #188]
  40ba80:	cmp	w0, #0x0
  40ba84:	b.lt	40ba98 <ferror@plt+0x9058>  // b.tstop
  40ba88:	ldrsw	x0, [sp, #188]
  40ba8c:	ldr	x1, [sp, #24]
  40ba90:	cmp	x1, x0
  40ba94:	b.cs	40baa0 <ferror@plt+0x9060>  // b.hs, b.nlast
  40ba98:	mov	w0, #0xffffffff            	// #-1
  40ba9c:	b	40bb50 <ferror@plt+0x9110>
  40baa0:	mov	w0, #0x1                   	// #1
  40baa4:	str	w0, [sp, #188]
  40baa8:	b	40bb38 <ferror@plt+0x90f8>
  40baac:	add	x1, sp, #0x48
  40bab0:	add	x0, sp, #0x80
  40bab4:	bl	40b968 <ferror@plt+0x8f28>
  40bab8:	cmp	w0, #0x0
  40babc:	b.eq	40bb18 <ferror@plt+0x90d8>  // b.none
  40bac0:	ldr	w0, [sp, #44]
  40bac4:	and	w0, w0, #0x2
  40bac8:	cmp	w0, #0x0
  40bacc:	b.eq	40baf4 <ferror@plt+0x90b4>  // b.none
  40bad0:	add	x0, sp, #0x80
  40bad4:	mov	x3, x0
  40bad8:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40badc:	add	x2, x0, #0xe90
  40bae0:	ldr	x1, [sp, #24]
  40bae4:	ldr	x0, [sp, #32]
  40bae8:	bl	402470 <strftime@plt>
  40baec:	str	w0, [sp, #188]
  40baf0:	b	40bb38 <ferror@plt+0x90f8>
  40baf4:	add	x0, sp, #0x80
  40baf8:	mov	x3, x0
  40bafc:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40bb00:	add	x2, x0, #0xea0
  40bb04:	ldr	x1, [sp, #24]
  40bb08:	ldr	x0, [sp, #32]
  40bb0c:	bl	402470 <strftime@plt>
  40bb10:	str	w0, [sp, #188]
  40bb14:	b	40bb38 <ferror@plt+0x90f8>
  40bb18:	add	x0, sp, #0x80
  40bb1c:	mov	x3, x0
  40bb20:	adrp	x0, 40f000 <ferror@plt+0xc5c0>
  40bb24:	add	x2, x0, #0xea8
  40bb28:	ldr	x1, [sp, #24]
  40bb2c:	ldr	x0, [sp, #32]
  40bb30:	bl	402470 <strftime@plt>
  40bb34:	str	w0, [sp, #188]
  40bb38:	ldr	w0, [sp, #188]
  40bb3c:	cmp	w0, #0x0
  40bb40:	b.gt	40bb4c <ferror@plt+0x910c>
  40bb44:	mov	w0, #0xffffffff            	// #-1
  40bb48:	b	40bb50 <ferror@plt+0x9110>
  40bb4c:	mov	w0, #0x0                   	// #0
  40bb50:	ldp	x29, x30, [sp], #192
  40bb54:	ret
  40bb58:	stp	x29, x30, [sp, #-32]!
  40bb5c:	mov	x29, sp
  40bb60:	str	x0, [sp, #24]
  40bb64:	str	x1, [sp, #16]
  40bb68:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40bb6c:	ldr	x0, [x0, #4056]
  40bb70:	ldr	x0, [x0]
  40bb74:	mov	x2, x0
  40bb78:	ldr	x1, [sp, #16]
  40bb7c:	ldr	x0, [sp, #24]
  40bb80:	bl	40dcd0 <ferror@plt+0xb290>
  40bb84:	nop
  40bb88:	ldp	x29, x30, [sp], #32
  40bb8c:	ret
  40bb90:	stp	x29, x30, [sp, #-16]!
  40bb94:	mov	x29, sp
  40bb98:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40bb9c:	ldr	x0, [x0, #4056]
  40bba0:	ldr	x0, [x0]
  40bba4:	bl	40dd1c <ferror@plt+0xb2dc>
  40bba8:	nop
  40bbac:	ldp	x29, x30, [sp], #16
  40bbb0:	ret
  40bbb4:	stp	x29, x30, [sp, #-32]!
  40bbb8:	mov	x29, sp
  40bbbc:	str	x0, [sp, #24]
  40bbc0:	b	40bbd0 <ferror@plt+0x9190>
  40bbc4:	ldr	x0, [sp, #24]
  40bbc8:	add	x0, x0, #0x1
  40bbcc:	str	x0, [sp, #24]
  40bbd0:	bl	4027c0 <__ctype_b_loc@plt>
  40bbd4:	ldr	x1, [x0]
  40bbd8:	ldr	x0, [sp, #24]
  40bbdc:	ldrsb	w0, [x0]
  40bbe0:	sxtb	x0, w0
  40bbe4:	lsl	x0, x0, #1
  40bbe8:	add	x0, x1, x0
  40bbec:	ldrh	w0, [x0]
  40bbf0:	and	w0, w0, #0x1
  40bbf4:	cmp	w0, #0x0
  40bbf8:	b.ne	40bbc4 <ferror@plt+0x9184>  // b.any
  40bbfc:	ldr	x0, [sp, #24]
  40bc00:	ldp	x29, x30, [sp], #32
  40bc04:	ret
  40bc08:	stp	x29, x30, [sp, #-288]!
  40bc0c:	mov	x29, sp
  40bc10:	str	x0, [sp, #56]
  40bc14:	str	x1, [sp, #232]
  40bc18:	str	x2, [sp, #240]
  40bc1c:	str	x3, [sp, #248]
  40bc20:	str	x4, [sp, #256]
  40bc24:	str	x5, [sp, #264]
  40bc28:	str	x6, [sp, #272]
  40bc2c:	str	x7, [sp, #280]
  40bc30:	str	q0, [sp, #96]
  40bc34:	str	q1, [sp, #112]
  40bc38:	str	q2, [sp, #128]
  40bc3c:	str	q3, [sp, #144]
  40bc40:	str	q4, [sp, #160]
  40bc44:	str	q5, [sp, #176]
  40bc48:	str	q6, [sp, #192]
  40bc4c:	str	q7, [sp, #208]
  40bc50:	add	x0, sp, #0x120
  40bc54:	str	x0, [sp, #64]
  40bc58:	add	x0, sp, #0x120
  40bc5c:	str	x0, [sp, #72]
  40bc60:	add	x0, sp, #0xe0
  40bc64:	str	x0, [sp, #80]
  40bc68:	mov	w0, #0xffffffc8            	// #-56
  40bc6c:	str	w0, [sp, #88]
  40bc70:	mov	w0, #0xffffff80            	// #-128
  40bc74:	str	w0, [sp, #92]
  40bc78:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40bc7c:	ldr	x0, [x0, #4048]
  40bc80:	ldr	x4, [x0]
  40bc84:	add	x2, sp, #0x10
  40bc88:	add	x3, sp, #0x40
  40bc8c:	ldp	x0, x1, [x3]
  40bc90:	stp	x0, x1, [x2]
  40bc94:	ldp	x0, x1, [x3, #16]
  40bc98:	stp	x0, x1, [x2, #16]
  40bc9c:	add	x0, sp, #0x10
  40bca0:	mov	x2, x0
  40bca4:	ldr	x1, [sp, #56]
  40bca8:	mov	x0, x4
  40bcac:	bl	402960 <vfprintf@plt>
  40bcb0:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40bcb4:	ldr	x0, [x0, #4048]
  40bcb8:	ldr	x0, [x0]
  40bcbc:	mov	x1, x0
  40bcc0:	mov	w0, #0xa                   	// #10
  40bcc4:	bl	402490 <fputc@plt>
  40bcc8:	nop
  40bccc:	ldp	x29, x30, [sp], #288
  40bcd0:	ret
  40bcd4:	stp	x29, x30, [sp, #-80]!
  40bcd8:	mov	x29, sp
  40bcdc:	str	x0, [sp, #24]
  40bce0:	str	x1, [sp, #16]
  40bce4:	add	x0, sp, #0x20
  40bce8:	mov	w2, #0x0                   	// #0
  40bcec:	mov	x1, x0
  40bcf0:	ldr	x0, [sp, #16]
  40bcf4:	bl	402350 <strtoul@plt>
  40bcf8:	str	w0, [sp, #76]
  40bcfc:	ldr	x0, [sp, #32]
  40bd00:	cmp	x0, #0x0
  40bd04:	b.eq	40be1c <ferror@plt+0x93dc>  // b.none
  40bd08:	ldr	x0, [sp, #32]
  40bd0c:	ldrsb	w0, [x0]
  40bd10:	cmp	w0, #0x0
  40bd14:	b.eq	40be1c <ferror@plt+0x93dc>  // b.none
  40bd18:	ldr	x0, [sp, #24]
  40bd1c:	cmp	x0, #0x0
  40bd20:	b.eq	40be1c <ferror@plt+0x93dc>  // b.none
  40bd24:	ldr	x0, [sp, #24]
  40bd28:	ldr	x0, [x0]
  40bd2c:	cmp	x0, #0x0
  40bd30:	b.eq	40be1c <ferror@plt+0x93dc>  // b.none
  40bd34:	str	wzr, [sp, #76]
  40bd38:	ldr	x0, [sp, #16]
  40bd3c:	bl	402680 <strdup@plt>
  40bd40:	str	x0, [sp, #48]
  40bd44:	ldr	x0, [sp, #48]
  40bd48:	str	x0, [sp, #64]
  40bd4c:	ldr	x0, [sp, #64]
  40bd50:	cmp	x0, #0x0
  40bd54:	b.ne	40bde0 <ferror@plt+0x93a0>  // b.any
  40bd58:	ldr	w0, [sp, #76]
  40bd5c:	b	40be50 <ferror@plt+0x9410>
  40bd60:	ldr	x0, [sp, #32]
  40bd64:	str	x0, [sp, #64]
  40bd68:	ldr	x0, [sp, #24]
  40bd6c:	str	x0, [sp, #56]
  40bd70:	b	40bdb4 <ferror@plt+0x9374>
  40bd74:	ldr	x0, [sp, #56]
  40bd78:	ldr	x0, [x0]
  40bd7c:	mov	x1, x0
  40bd80:	ldr	x0, [sp, #40]
  40bd84:	bl	4027a0 <strcmp@plt>
  40bd88:	cmp	w0, #0x0
  40bd8c:	b.ne	40bda8 <ferror@plt+0x9368>  // b.any
  40bd90:	ldr	x0, [sp, #56]
  40bd94:	ldr	w0, [x0, #8]
  40bd98:	ldr	w1, [sp, #76]
  40bd9c:	orr	w0, w1, w0
  40bda0:	str	w0, [sp, #76]
  40bda4:	b	40bdd0 <ferror@plt+0x9390>
  40bda8:	ldr	x0, [sp, #56]
  40bdac:	add	x0, x0, #0x18
  40bdb0:	str	x0, [sp, #56]
  40bdb4:	ldr	x0, [sp, #56]
  40bdb8:	cmp	x0, #0x0
  40bdbc:	b.eq	40bdd0 <ferror@plt+0x9390>  // b.none
  40bdc0:	ldr	x0, [sp, #56]
  40bdc4:	ldr	x0, [x0]
  40bdc8:	cmp	x0, #0x0
  40bdcc:	b.ne	40bd74 <ferror@plt+0x9334>  // b.any
  40bdd0:	ldr	w1, [sp, #76]
  40bdd4:	mov	w0, #0xffff                	// #65535
  40bdd8:	cmp	w1, w0
  40bddc:	b.eq	40be0c <ferror@plt+0x93cc>  // b.none
  40bde0:	add	x0, sp, #0x20
  40bde4:	mov	x2, x0
  40bde8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bdec:	add	x1, x0, #0x30
  40bdf0:	ldr	x0, [sp, #64]
  40bdf4:	bl	402570 <strtok_r@plt>
  40bdf8:	str	x0, [sp, #40]
  40bdfc:	ldr	x0, [sp, #40]
  40be00:	cmp	x0, #0x0
  40be04:	b.ne	40bd60 <ferror@plt+0x9320>  // b.any
  40be08:	b	40be10 <ferror@plt+0x93d0>
  40be0c:	nop
  40be10:	ldr	x0, [sp, #48]
  40be14:	bl	4027f0 <free@plt>
  40be18:	b	40be4c <ferror@plt+0x940c>
  40be1c:	ldr	x0, [sp, #32]
  40be20:	cmp	x0, #0x0
  40be24:	b.eq	40be4c <ferror@plt+0x940c>  // b.none
  40be28:	ldr	x2, [sp, #32]
  40be2c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40be30:	add	x1, x0, #0x38
  40be34:	mov	x0, x2
  40be38:	bl	4027a0 <strcmp@plt>
  40be3c:	cmp	w0, #0x0
  40be40:	b.ne	40be4c <ferror@plt+0x940c>  // b.any
  40be44:	mov	w0, #0xffff                	// #65535
  40be48:	str	w0, [sp, #76]
  40be4c:	ldr	w0, [sp, #76]
  40be50:	ldp	x29, x30, [sp], #80
  40be54:	ret
  40be58:	stp	x29, x30, [sp, #-48]!
  40be5c:	mov	x29, sp
  40be60:	str	x0, [sp, #24]
  40be64:	str	x1, [sp, #16]
  40be68:	ldr	x0, [sp, #24]
  40be6c:	str	x0, [sp, #40]
  40be70:	ldr	x0, [sp, #16]
  40be74:	str	x0, [sp, #32]
  40be78:	ldr	x0, [sp, #40]
  40be7c:	ldr	x2, [x0]
  40be80:	ldr	x0, [sp, #32]
  40be84:	ldr	x0, [x0]
  40be88:	mov	x1, x0
  40be8c:	mov	x0, x2
  40be90:	bl	4027a0 <strcmp@plt>
  40be94:	ldp	x29, x30, [sp], #48
  40be98:	ret
  40be9c:	stp	x29, x30, [sp, #-32]!
  40bea0:	mov	x29, sp
  40bea4:	str	x0, [sp, #24]
  40bea8:	ldr	x0, [sp, #24]
  40beac:	cmp	x0, #0x0
  40beb0:	b.eq	40bf04 <ferror@plt+0x94c4>  // b.none
  40beb4:	ldr	x0, [sp, #24]
  40beb8:	bl	40d130 <ferror@plt+0xa6f0>
  40bebc:	ldr	x0, [sp, #24]
  40bec0:	ldr	x0, [x0, #16]
  40bec4:	bl	4027f0 <free@plt>
  40bec8:	ldr	x0, [sp, #24]
  40becc:	str	xzr, [x0, #16]
  40bed0:	ldr	x0, [sp, #24]
  40bed4:	str	xzr, [x0]
  40bed8:	ldr	x0, [sp, #24]
  40bedc:	str	xzr, [x0, #8]
  40bee0:	ldr	x0, [sp, #24]
  40bee4:	mov	w1, #0x3                   	// #3
  40bee8:	str	w1, [x0, #48]
  40beec:	ldr	x0, [sp, #24]
  40bef0:	add	x0, x0, #0x38
  40bef4:	mov	x2, #0xc                   	// #12
  40bef8:	mov	w1, #0x0                   	// #0
  40befc:	bl	402600 <memset@plt>
  40bf00:	b	40bf08 <ferror@plt+0x94c8>
  40bf04:	nop
  40bf08:	ldp	x29, x30, [sp], #32
  40bf0c:	ret
  40bf10:	stp	x29, x30, [sp, #-48]!
  40bf14:	mov	x29, sp
  40bf18:	str	x0, [sp, #24]
  40bf1c:	ldr	x0, [sp, #24]
  40bf20:	cmp	x0, #0x0
  40bf24:	b.eq	40c210 <ferror@plt+0x97d0>  // b.none
  40bf28:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bf2c:	add	x0, x0, #0x58
  40bf30:	bl	402750 <puts@plt>
  40bf34:	ldr	x0, [sp, #24]
  40bf38:	ldr	x0, [x0]
  40bf3c:	mov	x1, x0
  40bf40:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bf44:	add	x0, x0, #0x60
  40bf48:	bl	402970 <printf@plt>
  40bf4c:	ldr	x0, [sp, #24]
  40bf50:	ldr	x0, [x0, #8]
  40bf54:	mov	x1, x0
  40bf58:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bf5c:	add	x0, x0, #0x78
  40bf60:	bl	402970 <printf@plt>
  40bf64:	ldr	x0, [sp, #24]
  40bf68:	ldr	x0, [x0, #16]
  40bf6c:	mov	x1, x0
  40bf70:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bf74:	add	x0, x0, #0x90
  40bf78:	bl	402970 <printf@plt>
  40bf7c:	ldr	x0, [sp, #24]
  40bf80:	ldr	w0, [x0, #48]
  40bf84:	cmp	w0, #0x3
  40bf88:	b.eq	40bfec <ferror@plt+0x95ac>  // b.none
  40bf8c:	ldr	x0, [sp, #24]
  40bf90:	ldr	w0, [x0, #48]
  40bf94:	cmp	w0, #0x0
  40bf98:	b.eq	40bfe0 <ferror@plt+0x95a0>  // b.none
  40bf9c:	ldr	x0, [sp, #24]
  40bfa0:	ldr	w0, [x0, #48]
  40bfa4:	cmp	w0, #0x1
  40bfa8:	b.eq	40bfd4 <ferror@plt+0x9594>  // b.none
  40bfac:	ldr	x0, [sp, #24]
  40bfb0:	ldr	w0, [x0, #48]
  40bfb4:	cmp	w0, #0x2
  40bfb8:	b.ne	40bfc8 <ferror@plt+0x9588>  // b.any
  40bfbc:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bfc0:	add	x0, x0, #0xa8
  40bfc4:	b	40bff4 <ferror@plt+0x95b4>
  40bfc8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bfcc:	add	x0, x0, #0xb0
  40bfd0:	b	40bff4 <ferror@plt+0x95b4>
  40bfd4:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bfd8:	add	x0, x0, #0xb8
  40bfdc:	b	40bff4 <ferror@plt+0x95b4>
  40bfe0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bfe4:	add	x0, x0, #0xc0
  40bfe8:	b	40bff4 <ferror@plt+0x95b4>
  40bfec:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bff0:	add	x0, x0, #0xc8
  40bff4:	mov	x1, x0
  40bff8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40bffc:	add	x0, x0, #0xd8
  40c000:	bl	402970 <printf@plt>
  40c004:	ldr	x0, [sp, #24]
  40c008:	ldrb	w0, [x0, #52]
  40c00c:	ubfx	x0, x0, #0, #1
  40c010:	and	w0, w0, #0xff
  40c014:	mov	w1, w0
  40c018:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c01c:	add	x0, x0, #0xe8
  40c020:	bl	402970 <printf@plt>
  40c024:	ldr	x0, [sp, #24]
  40c028:	ldrb	w0, [x0, #52]
  40c02c:	ubfx	x0, x0, #1, #1
  40c030:	and	w0, w0, #0xff
  40c034:	mov	w1, w0
  40c038:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c03c:	add	x0, x0, #0x100
  40c040:	bl	402970 <printf@plt>
  40c044:	ldr	x0, [sp, #24]
  40c048:	ldrb	w0, [x0, #52]
  40c04c:	ubfx	x0, x0, #3, #1
  40c050:	and	w0, w0, #0xff
  40c054:	mov	w1, w0
  40c058:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c05c:	add	x0, x0, #0x110
  40c060:	bl	402970 <printf@plt>
  40c064:	ldr	x0, [sp, #24]
  40c068:	ldrb	w0, [x0, #52]
  40c06c:	ubfx	x0, x0, #2, #1
  40c070:	and	w0, w0, #0xff
  40c074:	mov	w1, w0
  40c078:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c07c:	add	x0, x0, #0x128
  40c080:	bl	402970 <printf@plt>
  40c084:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40c088:	ldr	x0, [x0, #4056]
  40c08c:	ldr	x0, [x0]
  40c090:	mov	x1, x0
  40c094:	mov	w0, #0xa                   	// #10
  40c098:	bl	402490 <fputc@plt>
  40c09c:	str	xzr, [sp, #40]
  40c0a0:	b	40c12c <ferror@plt+0x96ec>
  40c0a4:	ldr	x0, [sp, #40]
  40c0a8:	cmp	x0, #0x0
  40c0ac:	b.eq	40c0ec <ferror@plt+0x96ac>  // b.none
  40c0b0:	ldr	x0, [sp, #40]
  40c0b4:	cmp	x0, #0x1
  40c0b8:	b.eq	40c0e0 <ferror@plt+0x96a0>  // b.none
  40c0bc:	ldr	x0, [sp, #40]
  40c0c0:	cmp	x0, #0x2
  40c0c4:	b.ne	40c0d4 <ferror@plt+0x9694>  // b.any
  40c0c8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c0cc:	add	x0, x0, #0x140
  40c0d0:	b	40c0f4 <ferror@plt+0x96b4>
  40c0d4:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c0d8:	add	x0, x0, #0xb0
  40c0dc:	b	40c0f4 <ferror@plt+0x96b4>
  40c0e0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c0e4:	add	x0, x0, #0x148
  40c0e8:	b	40c0f4 <ferror@plt+0x96b4>
  40c0ec:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c0f0:	add	x0, x0, #0x150
  40c0f4:	ldr	x2, [sp, #24]
  40c0f8:	ldr	x1, [sp, #40]
  40c0fc:	add	x1, x1, #0xc
  40c100:	lsl	x1, x1, #2
  40c104:	add	x1, x2, x1
  40c108:	ldr	w1, [x1, #8]
  40c10c:	mov	w2, w1
  40c110:	mov	x1, x0
  40c114:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c118:	add	x0, x0, #0x158
  40c11c:	bl	402970 <printf@plt>
  40c120:	ldr	x0, [sp, #40]
  40c124:	add	x0, x0, #0x1
  40c128:	str	x0, [sp, #40]
  40c12c:	ldr	x0, [sp, #40]
  40c130:	cmp	x0, #0x2
  40c134:	b.ls	40c0a4 <ferror@plt+0x9664>  // b.plast
  40c138:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40c13c:	ldr	x0, [x0, #4056]
  40c140:	ldr	x0, [x0]
  40c144:	mov	x1, x0
  40c148:	mov	w0, #0xa                   	// #10
  40c14c:	bl	402490 <fputc@plt>
  40c150:	str	xzr, [sp, #40]
  40c154:	b	40c1e0 <ferror@plt+0x97a0>
  40c158:	ldr	x1, [sp, #40]
  40c15c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c160:	add	x0, x0, #0x168
  40c164:	bl	402970 <printf@plt>
  40c168:	ldr	x0, [sp, #24]
  40c16c:	ldr	x1, [x0, #24]
  40c170:	ldr	x0, [sp, #40]
  40c174:	lsl	x0, x0, #4
  40c178:	add	x0, x1, x0
  40c17c:	ldr	x0, [x0]
  40c180:	mov	x1, #0x0                   	// #0
  40c184:	bl	40bb58 <ferror@plt+0x9118>
  40c188:	ldr	x0, [sp, #24]
  40c18c:	ldr	x1, [x0, #24]
  40c190:	ldr	x0, [sp, #40]
  40c194:	lsl	x0, x0, #4
  40c198:	add	x0, x1, x0
  40c19c:	ldr	x2, [x0]
  40c1a0:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40c1a4:	ldr	x0, [x0, #4056]
  40c1a8:	ldr	x0, [x0]
  40c1ac:	mov	x1, x0
  40c1b0:	mov	x0, x2
  40c1b4:	bl	402370 <fputs@plt>
  40c1b8:	bl	40bb90 <ferror@plt+0x9150>
  40c1bc:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40c1c0:	ldr	x0, [x0, #4056]
  40c1c4:	ldr	x0, [x0]
  40c1c8:	mov	x1, x0
  40c1cc:	mov	w0, #0xa                   	// #10
  40c1d0:	bl	402490 <fputc@plt>
  40c1d4:	ldr	x0, [sp, #40]
  40c1d8:	add	x0, x0, #0x1
  40c1dc:	str	x0, [sp, #40]
  40c1e0:	ldr	x0, [sp, #24]
  40c1e4:	ldr	x0, [x0, #32]
  40c1e8:	ldr	x1, [sp, #40]
  40c1ec:	cmp	x1, x0
  40c1f0:	b.cc	40c158 <ferror@plt+0x9718>  // b.lo, b.ul, b.last
  40c1f4:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40c1f8:	ldr	x0, [x0, #4056]
  40c1fc:	ldr	x0, [x0]
  40c200:	mov	x1, x0
  40c204:	mov	w0, #0xa                   	// #10
  40c208:	bl	402490 <fputc@plt>
  40c20c:	b	40c214 <ferror@plt+0x97d4>
  40c210:	nop
  40c214:	ldp	x29, x30, [sp], #48
  40c218:	ret
  40c21c:	stp	x29, x30, [sp, #-112]!
  40c220:	mov	x29, sp
  40c224:	str	x19, [sp, #16]
  40c228:	str	x0, [sp, #72]
  40c22c:	str	x1, [sp, #64]
  40c230:	str	x2, [sp, #56]
  40c234:	str	x3, [sp, #48]
  40c238:	str	x4, [sp, #40]
  40c23c:	str	x5, [sp, #32]
  40c240:	ldr	x0, [sp, #72]
  40c244:	cmp	x0, #0x0
  40c248:	b.eq	40c27c <ferror@plt+0x983c>  // b.none
  40c24c:	ldr	x0, [sp, #72]
  40c250:	ldrsb	w0, [x0]
  40c254:	cmp	w0, #0x0
  40c258:	b.eq	40c27c <ferror@plt+0x983c>  // b.none
  40c25c:	ldr	x0, [sp, #72]
  40c260:	ldrsb	w0, [x0]
  40c264:	cmp	w0, #0x2e
  40c268:	b.eq	40c27c <ferror@plt+0x983c>  // b.none
  40c26c:	ldr	x0, [sp, #72]
  40c270:	bl	402360 <strlen@plt>
  40c274:	cmp	x0, #0x1, lsl #12
  40c278:	b.ls	40c284 <ferror@plt+0x9844>  // b.plast
  40c27c:	mov	w0, #0xffffffea            	// #-22
  40c280:	b	40c470 <ferror@plt+0x9a30>
  40c284:	mov	w1, #0x2e                  	// #46
  40c288:	ldr	x0, [sp, #72]
  40c28c:	bl	4026d0 <strrchr@plt>
  40c290:	str	x0, [sp, #104]
  40c294:	ldr	x0, [sp, #104]
  40c298:	cmp	x0, #0x0
  40c29c:	b.eq	40c2ac <ferror@plt+0x986c>  // b.none
  40c2a0:	ldr	x0, [sp, #104]
  40c2a4:	add	x0, x0, #0x1
  40c2a8:	b	40c2b0 <ferror@plt+0x9870>
  40c2ac:	ldr	x0, [sp, #72]
  40c2b0:	str	x0, [sp, #96]
  40c2b4:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c2b8:	add	x1, x0, #0x150
  40c2bc:	ldr	x0, [sp, #96]
  40c2c0:	bl	4027a0 <strcmp@plt>
  40c2c4:	cmp	w0, #0x0
  40c2c8:	b.ne	40c2d8 <ferror@plt+0x9898>  // b.any
  40c2cc:	ldr	x0, [sp, #32]
  40c2d0:	str	wzr, [x0]
  40c2d4:	b	40c390 <ferror@plt+0x9950>
  40c2d8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c2dc:	add	x1, x0, #0x148
  40c2e0:	ldr	x0, [sp, #96]
  40c2e4:	bl	4027a0 <strcmp@plt>
  40c2e8:	cmp	w0, #0x0
  40c2ec:	b.ne	40c300 <ferror@plt+0x98c0>  // b.any
  40c2f0:	ldr	x0, [sp, #32]
  40c2f4:	mov	w1, #0x1                   	// #1
  40c2f8:	str	w1, [x0]
  40c2fc:	b	40c390 <ferror@plt+0x9950>
  40c300:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c304:	add	x1, x0, #0x140
  40c308:	ldr	x0, [sp, #96]
  40c30c:	bl	4027a0 <strcmp@plt>
  40c310:	cmp	w0, #0x0
  40c314:	b.ne	40c328 <ferror@plt+0x98e8>  // b.any
  40c318:	ldr	x0, [sp, #32]
  40c31c:	mov	w1, #0x2                   	// #2
  40c320:	str	w1, [x0]
  40c324:	b	40c390 <ferror@plt+0x9950>
  40c328:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40c32c:	add	x0, x0, #0x808
  40c330:	ldr	w0, [x0]
  40c334:	and	w0, w0, #0x4
  40c338:	cmp	w0, #0x0
  40c33c:	b.eq	40c388 <ferror@plt+0x9948>  // b.none
  40c340:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40c344:	ldr	x0, [x0, #4048]
  40c348:	ldr	x19, [x0]
  40c34c:	bl	402560 <getpid@plt>
  40c350:	mov	w1, w0
  40c354:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c358:	add	x4, x0, #0x178
  40c35c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c360:	add	x3, x0, #0x180
  40c364:	mov	w2, w1
  40c368:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c36c:	add	x1, x0, #0x190
  40c370:	mov	x0, x19
  40c374:	bl	402a00 <fprintf@plt>
  40c378:	ldr	x1, [sp, #96]
  40c37c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c380:	add	x0, x0, #0x1a0
  40c384:	bl	40bc08 <ferror@plt+0x91c8>
  40c388:	mov	w0, #0x1                   	// #1
  40c38c:	b	40c470 <ferror@plt+0x9a30>
  40c390:	ldr	x1, [sp, #96]
  40c394:	ldr	x0, [sp, #72]
  40c398:	cmp	x1, x0
  40c39c:	b.ne	40c3a8 <ferror@plt+0x9968>  // b.any
  40c3a0:	mov	w0, #0x0                   	// #0
  40c3a4:	b	40c470 <ferror@plt+0x9a30>
  40c3a8:	mov	w1, #0x40                  	// #64
  40c3ac:	ldr	x0, [sp, #72]
  40c3b0:	bl	402850 <strchr@plt>
  40c3b4:	str	x0, [sp, #104]
  40c3b8:	ldr	x0, [sp, #104]
  40c3bc:	cmp	x0, #0x0
  40c3c0:	b.eq	40c3d0 <ferror@plt+0x9990>  // b.none
  40c3c4:	ldr	x0, [sp, #104]
  40c3c8:	add	x0, x0, #0x1
  40c3cc:	b	40c3d4 <ferror@plt+0x9994>
  40c3d0:	mov	x0, #0x0                   	// #0
  40c3d4:	str	x0, [sp, #88]
  40c3d8:	ldr	x0, [sp, #88]
  40c3dc:	cmp	x0, #0x0
  40c3e0:	b.eq	40c428 <ferror@plt+0x99e8>  // b.none
  40c3e4:	ldr	x0, [sp, #48]
  40c3e8:	ldr	x1, [sp, #88]
  40c3ec:	str	x1, [x0]
  40c3f0:	ldr	x1, [sp, #96]
  40c3f4:	ldr	x0, [sp, #88]
  40c3f8:	sub	x0, x1, x0
  40c3fc:	sub	x0, x0, #0x1
  40c400:	mov	x1, x0
  40c404:	ldr	x0, [sp, #40]
  40c408:	str	x1, [x0]
  40c40c:	ldr	x0, [sp, #88]
  40c410:	sub	x0, x0, #0x1
  40c414:	ldr	x1, [sp, #72]
  40c418:	cmp	x1, x0
  40c41c:	b.ne	40c428 <ferror@plt+0x99e8>  // b.any
  40c420:	mov	w0, #0x0                   	// #0
  40c424:	b	40c470 <ferror@plt+0x9a30>
  40c428:	ldr	x0, [sp, #88]
  40c42c:	cmp	x0, #0x0
  40c430:	b.eq	40c43c <ferror@plt+0x99fc>  // b.none
  40c434:	ldr	x0, [sp, #88]
  40c438:	b	40c440 <ferror@plt+0x9a00>
  40c43c:	ldr	x0, [sp, #96]
  40c440:	str	x0, [sp, #104]
  40c444:	ldr	x0, [sp, #64]
  40c448:	ldr	x1, [sp, #72]
  40c44c:	str	x1, [x0]
  40c450:	ldr	x1, [sp, #104]
  40c454:	ldr	x0, [sp, #72]
  40c458:	sub	x0, x1, x0
  40c45c:	sub	x0, x0, #0x1
  40c460:	mov	x1, x0
  40c464:	ldr	x0, [sp, #56]
  40c468:	str	x1, [x0]
  40c46c:	mov	w0, #0x0                   	// #0
  40c470:	ldr	x19, [sp, #16]
  40c474:	ldp	x29, x30, [sp], #112
  40c478:	ret
  40c47c:	mov	x12, #0x1080                	// #4224
  40c480:	sub	sp, sp, x12
  40c484:	stp	x29, x30, [sp]
  40c488:	mov	x29, sp
  40c48c:	str	x19, [sp, #16]
  40c490:	str	x0, [sp, #40]
  40c494:	str	x1, [sp, #32]
  40c498:	str	wzr, [sp, #4220]
  40c49c:	stp	xzr, xzr, [sp, #88]
  40c4a0:	add	x0, sp, #0x68
  40c4a4:	mov	x1, #0xff0                 	// #4080
  40c4a8:	mov	x2, x1
  40c4ac:	mov	w1, #0x0                   	// #0
  40c4b0:	bl	402600 <memset@plt>
  40c4b4:	ldr	x0, [sp, #32]
  40c4b8:	cmp	x0, #0x0
  40c4bc:	b.eq	40c4f0 <ferror@plt+0x9ab0>  // b.none
  40c4c0:	ldr	x0, [sp, #40]
  40c4c4:	cmp	x0, #0x0
  40c4c8:	b.eq	40c4f0 <ferror@plt+0x9ab0>  // b.none
  40c4cc:	ldr	x0, [sp, #40]
  40c4d0:	ldr	x0, [x0]
  40c4d4:	cmp	x0, #0x0
  40c4d8:	b.eq	40c4f0 <ferror@plt+0x9ab0>  // b.none
  40c4dc:	ldr	x0, [sp, #40]
  40c4e0:	ldr	x0, [x0]
  40c4e4:	ldrsb	w0, [x0]
  40c4e8:	cmp	w0, #0x0
  40c4ec:	b.ne	40c4f8 <ferror@plt+0x9ab8>  // b.any
  40c4f0:	mov	w0, #0xffffffea            	// #-22
  40c4f4:	b	40c97c <ferror@plt+0x9f3c>
  40c4f8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40c4fc:	add	x0, x0, #0x808
  40c500:	ldr	w0, [x0]
  40c504:	and	w0, w0, #0x4
  40c508:	cmp	w0, #0x0
  40c50c:	b.eq	40c558 <ferror@plt+0x9b18>  // b.none
  40c510:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40c514:	ldr	x0, [x0, #4048]
  40c518:	ldr	x19, [x0]
  40c51c:	bl	402560 <getpid@plt>
  40c520:	mov	w1, w0
  40c524:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c528:	add	x4, x0, #0x178
  40c52c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c530:	add	x3, x0, #0x180
  40c534:	mov	w2, w1
  40c538:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c53c:	add	x1, x0, #0x190
  40c540:	mov	x0, x19
  40c544:	bl	402a00 <fprintf@plt>
  40c548:	ldr	x1, [sp, #32]
  40c54c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c550:	add	x0, x0, #0x1b8
  40c554:	bl	40bc08 <ferror@plt+0x91c8>
  40c558:	ldr	x0, [sp, #32]
  40c55c:	bl	402460 <opendir@plt>
  40c560:	str	x0, [sp, #4208]
  40c564:	ldr	x0, [sp, #4208]
  40c568:	cmp	x0, #0x0
  40c56c:	b.ne	40c580 <ferror@plt+0x9b40>  // b.any
  40c570:	bl	402990 <__errno_location@plt>
  40c574:	ldr	w0, [x0]
  40c578:	neg	w0, w0
  40c57c:	b	40c97c <ferror@plt+0x9f3c>
  40c580:	ldr	x0, [sp, #40]
  40c584:	ldr	x0, [x0]
  40c588:	bl	402360 <strlen@plt>
  40c58c:	str	x0, [sp, #4200]
  40c590:	ldr	x0, [sp, #40]
  40c594:	ldr	x0, [x0, #8]
  40c598:	cmp	x0, #0x0
  40c59c:	b.eq	40c5b0 <ferror@plt+0x9b70>  // b.none
  40c5a0:	ldr	x0, [sp, #40]
  40c5a4:	ldr	x0, [x0, #8]
  40c5a8:	bl	402360 <strlen@plt>
  40c5ac:	b	40c5b4 <ferror@plt+0x9b74>
  40c5b0:	mov	x0, #0x0                   	// #0
  40c5b4:	str	x0, [sp, #4192]
  40c5b8:	b	40c910 <ferror@plt+0x9ed0>
  40c5bc:	mov	w0, #0x1                   	// #1
  40c5c0:	str	w0, [sp, #4216]
  40c5c4:	str	xzr, [sp, #72]
  40c5c8:	str	xzr, [sp, #64]
  40c5cc:	str	xzr, [sp, #56]
  40c5d0:	str	xzr, [sp, #48]
  40c5d4:	ldr	x0, [sp, #4184]
  40c5d8:	ldrsb	w0, [x0, #19]
  40c5dc:	cmp	w0, #0x2e
  40c5e0:	b.eq	40c8e4 <ferror@plt+0x9ea4>  // b.none
  40c5e4:	ldr	x0, [sp, #4184]
  40c5e8:	ldrb	w0, [x0, #18]
  40c5ec:	cmp	w0, #0x0
  40c5f0:	b.eq	40c614 <ferror@plt+0x9bd4>  // b.none
  40c5f4:	ldr	x0, [sp, #4184]
  40c5f8:	ldrb	w0, [x0, #18]
  40c5fc:	cmp	w0, #0xa
  40c600:	b.eq	40c614 <ferror@plt+0x9bd4>  // b.none
  40c604:	ldr	x0, [sp, #4184]
  40c608:	ldrb	w0, [x0, #18]
  40c60c:	cmp	w0, #0x8
  40c610:	b.ne	40c8ec <ferror@plt+0x9eac>  // b.any
  40c614:	ldr	x0, [sp, #4184]
  40c618:	add	x0, x0, #0x13
  40c61c:	add	x5, sp, #0x54
  40c620:	add	x4, sp, #0x30
  40c624:	add	x3, sp, #0x40
  40c628:	add	x2, sp, #0x38
  40c62c:	add	x1, sp, #0x48
  40c630:	bl	40c21c <ferror@plt+0x97dc>
  40c634:	cmp	w0, #0x0
  40c638:	b.ne	40c8f4 <ferror@plt+0x9eb4>  // b.any
  40c63c:	ldr	x0, [sp, #72]
  40c640:	cmp	x0, #0x0
  40c644:	b.eq	40c654 <ferror@plt+0x9c14>  // b.none
  40c648:	ldr	w0, [sp, #4216]
  40c64c:	add	w0, w0, #0x14
  40c650:	str	w0, [sp, #4216]
  40c654:	ldr	x0, [sp, #64]
  40c658:	cmp	x0, #0x0
  40c65c:	b.eq	40c66c <ferror@plt+0x9c2c>  // b.none
  40c660:	ldr	w0, [sp, #4216]
  40c664:	add	w0, w0, #0xa
  40c668:	str	w0, [sp, #4216]
  40c66c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40c670:	add	x0, x0, #0x808
  40c674:	ldr	w0, [x0]
  40c678:	and	w0, w0, #0x4
  40c67c:	cmp	w0, #0x0
  40c680:	b.eq	40c718 <ferror@plt+0x9cd8>  // b.none
  40c684:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40c688:	ldr	x0, [x0, #4048]
  40c68c:	ldr	x19, [x0]
  40c690:	bl	402560 <getpid@plt>
  40c694:	mov	w1, w0
  40c698:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c69c:	add	x4, x0, #0x178
  40c6a0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c6a4:	add	x3, x0, #0x180
  40c6a8:	mov	w2, w1
  40c6ac:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c6b0:	add	x1, x0, #0x190
  40c6b4:	mov	x0, x19
  40c6b8:	bl	402a00 <fprintf@plt>
  40c6bc:	ldr	x0, [sp, #4184]
  40c6c0:	add	x8, x0, #0x13
  40c6c4:	ldr	w0, [sp, #84]
  40c6c8:	ldr	x1, [sp, #40]
  40c6cc:	sxtw	x0, w0
  40c6d0:	add	x0, x0, #0xc
  40c6d4:	lsl	x0, x0, #2
  40c6d8:	add	x0, x1, x0
  40c6dc:	ldr	w0, [x0, #8]
  40c6e0:	ldr	x1, [sp, #56]
  40c6e4:	ldr	x2, [sp, #72]
  40c6e8:	ldr	x3, [sp, #48]
  40c6ec:	ldr	x4, [sp, #64]
  40c6f0:	mov	x7, x4
  40c6f4:	mov	x6, x3
  40c6f8:	mov	x5, x2
  40c6fc:	mov	x4, x1
  40c700:	mov	w3, w0
  40c704:	ldr	w2, [sp, #4216]
  40c708:	mov	x1, x8
  40c70c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c710:	add	x0, x0, #0x1d0
  40c714:	bl	40bc08 <ferror@plt+0x91c8>
  40c718:	ldr	w0, [sp, #84]
  40c71c:	ldr	x1, [sp, #40]
  40c720:	sxtw	x0, w0
  40c724:	add	x0, x0, #0xc
  40c728:	lsl	x0, x0, #2
  40c72c:	add	x0, x1, x0
  40c730:	ldr	w0, [x0, #8]
  40c734:	ldr	w1, [sp, #4216]
  40c738:	cmp	w1, w0
  40c73c:	b.lt	40c8fc <ferror@plt+0x9ebc>  // b.tstop
  40c740:	ldr	x0, [sp, #56]
  40c744:	cmp	x0, #0x0
  40c748:	b.eq	40c780 <ferror@plt+0x9d40>  // b.none
  40c74c:	ldr	x0, [sp, #56]
  40c750:	ldr	x1, [sp, #4200]
  40c754:	cmp	x1, x0
  40c758:	b.ne	40c904 <ferror@plt+0x9ec4>  // b.any
  40c75c:	ldr	x3, [sp, #72]
  40c760:	ldr	x0, [sp, #40]
  40c764:	ldr	x0, [x0]
  40c768:	ldr	x2, [sp, #4200]
  40c76c:	mov	x1, x0
  40c770:	mov	x0, x3
  40c774:	bl	4025c0 <strncmp@plt>
  40c778:	cmp	w0, #0x0
  40c77c:	b.ne	40c904 <ferror@plt+0x9ec4>  // b.any
  40c780:	ldr	x0, [sp, #48]
  40c784:	cmp	x0, #0x0
  40c788:	b.eq	40c7cc <ferror@plt+0x9d8c>  // b.none
  40c78c:	ldr	x0, [sp, #4192]
  40c790:	cmp	x0, #0x0
  40c794:	b.eq	40c90c <ferror@plt+0x9ecc>  // b.none
  40c798:	ldr	x0, [sp, #48]
  40c79c:	ldr	x1, [sp, #4192]
  40c7a0:	cmp	x1, x0
  40c7a4:	b.ne	40c90c <ferror@plt+0x9ecc>  // b.any
  40c7a8:	ldr	x3, [sp, #64]
  40c7ac:	ldr	x0, [sp, #40]
  40c7b0:	ldr	x0, [x0, #8]
  40c7b4:	ldr	x2, [sp, #4192]
  40c7b8:	mov	x1, x0
  40c7bc:	mov	x0, x3
  40c7c0:	bl	4025c0 <strncmp@plt>
  40c7c4:	cmp	w0, #0x0
  40c7c8:	b.ne	40c90c <ferror@plt+0x9ecc>  // b.any
  40c7cc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40c7d0:	add	x0, x0, #0x808
  40c7d4:	ldr	w0, [x0]
  40c7d8:	and	w0, w0, #0x4
  40c7dc:	cmp	w0, #0x0
  40c7e0:	b.eq	40c8a0 <ferror@plt+0x9e60>  // b.none
  40c7e4:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40c7e8:	ldr	x0, [x0, #4048]
  40c7ec:	ldr	x19, [x0]
  40c7f0:	bl	402560 <getpid@plt>
  40c7f4:	mov	w1, w0
  40c7f8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c7fc:	add	x4, x0, #0x178
  40c800:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c804:	add	x3, x0, #0x180
  40c808:	mov	w2, w1
  40c80c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c810:	add	x1, x0, #0x190
  40c814:	mov	x0, x19
  40c818:	bl	402a00 <fprintf@plt>
  40c81c:	ldr	w0, [sp, #84]
  40c820:	cmp	w0, #0x2
  40c824:	b.eq	40c864 <ferror@plt+0x9e24>  // b.none
  40c828:	ldr	w0, [sp, #84]
  40c82c:	cmp	w0, #0x0
  40c830:	b.eq	40c858 <ferror@plt+0x9e18>  // b.none
  40c834:	ldr	w0, [sp, #84]
  40c838:	cmp	w0, #0x1
  40c83c:	b.ne	40c84c <ferror@plt+0x9e0c>  // b.any
  40c840:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c844:	add	x0, x0, #0x148
  40c848:	b	40c86c <ferror@plt+0x9e2c>
  40c84c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c850:	add	x0, x0, #0xb0
  40c854:	b	40c86c <ferror@plt+0x9e2c>
  40c858:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c85c:	add	x0, x0, #0x150
  40c860:	b	40c86c <ferror@plt+0x9e2c>
  40c864:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c868:	add	x0, x0, #0x140
  40c86c:	ldr	w1, [sp, #84]
  40c870:	ldr	x2, [sp, #40]
  40c874:	sxtw	x1, w1
  40c878:	add	x1, x1, #0xc
  40c87c:	lsl	x1, x1, #2
  40c880:	add	x1, x2, x1
  40c884:	ldr	w1, [x1, #8]
  40c888:	ldr	w3, [sp, #4216]
  40c88c:	mov	w2, w1
  40c890:	mov	x1, x0
  40c894:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c898:	add	x0, x0, #0x210
  40c89c:	bl	40bc08 <ferror@plt+0x91c8>
  40c8a0:	ldr	w0, [sp, #84]
  40c8a4:	ldr	x1, [sp, #40]
  40c8a8:	sxtw	x0, w0
  40c8ac:	add	x0, x0, #0xc
  40c8b0:	lsl	x0, x0, #2
  40c8b4:	add	x0, x1, x0
  40c8b8:	ldr	w1, [sp, #4216]
  40c8bc:	str	w1, [x0, #8]
  40c8c0:	ldr	w0, [sp, #84]
  40c8c4:	cmp	w0, #0x2
  40c8c8:	b.ne	40c910 <ferror@plt+0x9ed0>  // b.any
  40c8cc:	ldr	x0, [sp, #4184]
  40c8d0:	add	x1, x0, #0x13
  40c8d4:	add	x0, sp, #0x58
  40c8d8:	mov	x2, #0x1000                	// #4096
  40c8dc:	bl	402910 <strncpy@plt>
  40c8e0:	b	40c910 <ferror@plt+0x9ed0>
  40c8e4:	nop
  40c8e8:	b	40c910 <ferror@plt+0x9ed0>
  40c8ec:	nop
  40c8f0:	b	40c910 <ferror@plt+0x9ed0>
  40c8f4:	nop
  40c8f8:	b	40c910 <ferror@plt+0x9ed0>
  40c8fc:	nop
  40c900:	b	40c910 <ferror@plt+0x9ed0>
  40c904:	nop
  40c908:	b	40c910 <ferror@plt+0x9ed0>
  40c90c:	nop
  40c910:	ldr	x0, [sp, #4208]
  40c914:	bl	402650 <readdir@plt>
  40c918:	str	x0, [sp, #4184]
  40c91c:	ldr	x0, [sp, #4184]
  40c920:	cmp	x0, #0x0
  40c924:	b.ne	40c5bc <ferror@plt+0x9b7c>  // b.any
  40c928:	ldrsb	w0, [sp, #88]
  40c92c:	cmp	w0, #0x0
  40c930:	b.eq	40c970 <ferror@plt+0x9f30>  // b.none
  40c934:	add	x0, sp, #0x1, lsl #12
  40c938:	strb	wzr, [x0, #87]
  40c93c:	ldr	x0, [sp, #40]
  40c940:	add	x4, x0, #0x10
  40c944:	add	x0, sp, #0x58
  40c948:	mov	x3, x0
  40c94c:	ldr	x2, [sp, #32]
  40c950:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c954:	add	x1, x0, #0x230
  40c958:	mov	x0, x4
  40c95c:	bl	4024c0 <asprintf@plt>
  40c960:	cmp	w0, #0x0
  40c964:	b.gt	40c970 <ferror@plt+0x9f30>
  40c968:	mov	w0, #0xfffffff4            	// #-12
  40c96c:	str	w0, [sp, #4220]
  40c970:	ldr	x0, [sp, #4208]
  40c974:	bl	402690 <closedir@plt>
  40c978:	ldr	w0, [sp, #4220]
  40c97c:	ldr	x19, [sp, #16]
  40c980:	ldp	x29, x30, [sp]
  40c984:	mov	x12, #0x1080                	// #4224
  40c988:	add	sp, sp, x12
  40c98c:	ret
  40c990:	stp	x29, x30, [sp, #-16]!
  40c994:	mov	x29, sp
  40c998:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40c99c:	add	x0, x0, #0x810
  40c9a0:	bl	40be9c <ferror@plt+0x945c>
  40c9a4:	nop
  40c9a8:	ldp	x29, x30, [sp], #16
  40c9ac:	ret
  40c9b0:	stp	x29, x30, [sp, #-48]!
  40c9b4:	mov	x29, sp
  40c9b8:	str	x0, [sp, #24]
  40c9bc:	str	x1, [sp, #16]
  40c9c0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c9c4:	add	x0, x0, #0x238
  40c9c8:	bl	4029b0 <getenv@plt>
  40c9cc:	str	x0, [sp, #40]
  40c9d0:	ldr	x0, [sp, #40]
  40c9d4:	cmp	x0, #0x0
  40c9d8:	b.eq	40c9fc <ferror@plt+0x9fbc>  // b.none
  40c9dc:	ldr	x3, [sp, #40]
  40c9e0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40c9e4:	add	x2, x0, #0x248
  40c9e8:	ldr	x1, [sp, #16]
  40c9ec:	ldr	x0, [sp, #24]
  40c9f0:	bl	402500 <snprintf@plt>
  40c9f4:	ldr	x0, [sp, #24]
  40c9f8:	b	40ca3c <ferror@plt+0x9ffc>
  40c9fc:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40ca00:	add	x0, x0, #0x260
  40ca04:	bl	4029b0 <getenv@plt>
  40ca08:	str	x0, [sp, #40]
  40ca0c:	ldr	x0, [sp, #40]
  40ca10:	cmp	x0, #0x0
  40ca14:	b.eq	40ca38 <ferror@plt+0x9ff8>  // b.none
  40ca18:	ldr	x3, [sp, #40]
  40ca1c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40ca20:	add	x2, x0, #0x268
  40ca24:	ldr	x1, [sp, #16]
  40ca28:	ldr	x0, [sp, #24]
  40ca2c:	bl	402500 <snprintf@plt>
  40ca30:	ldr	x0, [sp, #24]
  40ca34:	b	40ca3c <ferror@plt+0x9ffc>
  40ca38:	mov	x0, #0x0                   	// #0
  40ca3c:	ldp	x29, x30, [sp], #48
  40ca40:	ret
  40ca44:	stp	x29, x30, [sp, #-64]!
  40ca48:	mov	x29, sp
  40ca4c:	str	x0, [sp, #24]
  40ca50:	str	x1, [sp, #16]
  40ca54:	ldr	x0, [sp, #24]
  40ca58:	cmp	x0, #0x0
  40ca5c:	b.ne	40ca68 <ferror@plt+0xa028>  // b.any
  40ca60:	mov	w0, #0xffffffea            	// #-22
  40ca64:	b	40ce10 <ferror@plt+0xa3d0>
  40ca68:	ldr	x0, [sp, #16]
  40ca6c:	str	xzr, [x0]
  40ca70:	ldr	x0, [sp, #24]
  40ca74:	ldrsb	w0, [x0]
  40ca78:	cmp	w0, #0x5c
  40ca7c:	b.eq	40cb00 <ferror@plt+0xa0c0>  // b.none
  40ca80:	bl	4027c0 <__ctype_b_loc@plt>
  40ca84:	ldr	x1, [x0]
  40ca88:	ldr	x0, [sp, #24]
  40ca8c:	ldrsb	w0, [x0]
  40ca90:	sxtb	x0, w0
  40ca94:	lsl	x0, x0, #1
  40ca98:	add	x0, x1, x0
  40ca9c:	ldrh	w0, [x0]
  40caa0:	and	w0, w0, #0x400
  40caa4:	cmp	w0, #0x0
  40caa8:	b.eq	40cb00 <ferror@plt+0xa0c0>  // b.none
  40caac:	ldr	x0, [sp, #24]
  40cab0:	bl	40decc <ferror@plt+0xb48c>
  40cab4:	str	x0, [sp, #40]
  40cab8:	ldr	x0, [sp, #40]
  40cabc:	cmp	x0, #0x0
  40cac0:	b.eq	40cacc <ferror@plt+0xa08c>  // b.none
  40cac4:	ldr	x0, [sp, #40]
  40cac8:	b	40cad0 <ferror@plt+0xa090>
  40cacc:	ldr	x0, [sp, #24]
  40cad0:	bl	402680 <strdup@plt>
  40cad4:	mov	x1, x0
  40cad8:	ldr	x0, [sp, #16]
  40cadc:	str	x1, [x0]
  40cae0:	ldr	x0, [sp, #16]
  40cae4:	ldr	x0, [x0]
  40cae8:	cmp	x0, #0x0
  40caec:	b.eq	40caf8 <ferror@plt+0xa0b8>  // b.none
  40caf0:	mov	w0, #0x0                   	// #0
  40caf4:	b	40ce10 <ferror@plt+0xa3d0>
  40caf8:	mov	w0, #0xfffffff4            	// #-12
  40cafc:	b	40ce10 <ferror@plt+0xa3d0>
  40cb00:	ldr	x2, [sp, #24]
  40cb04:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cb08:	add	x1, x0, #0x288
  40cb0c:	ldr	x0, [sp, #16]
  40cb10:	bl	4024c0 <asprintf@plt>
  40cb14:	str	w0, [sp, #36]
  40cb18:	ldr	w0, [sp, #36]
  40cb1c:	cmp	w0, #0x0
  40cb20:	b.gt	40cb2c <ferror@plt+0xa0ec>
  40cb24:	mov	w0, #0xfffffff4            	// #-12
  40cb28:	b	40ce10 <ferror@plt+0xa3d0>
  40cb2c:	ldr	x0, [sp, #16]
  40cb30:	ldr	x0, [x0]
  40cb34:	str	x0, [sp, #56]
  40cb38:	ldr	x0, [sp, #16]
  40cb3c:	ldr	x0, [x0]
  40cb40:	str	x0, [sp, #48]
  40cb44:	b	40cda0 <ferror@plt+0xa360>
  40cb48:	ldr	x0, [sp, #56]
  40cb4c:	ldrsb	w0, [x0]
  40cb50:	cmp	w0, #0x5c
  40cb54:	b.eq	40cb74 <ferror@plt+0xa134>  // b.none
  40cb58:	ldr	x0, [sp, #48]
  40cb5c:	add	x1, x0, #0x1
  40cb60:	str	x1, [sp, #48]
  40cb64:	ldr	x1, [sp, #56]
  40cb68:	ldrsb	w1, [x1]
  40cb6c:	strb	w1, [x0]
  40cb70:	b	40cd94 <ferror@plt+0xa354>
  40cb74:	ldr	x0, [sp, #56]
  40cb78:	add	x0, x0, #0x1
  40cb7c:	ldrsb	w0, [x0]
  40cb80:	cmp	w0, #0x76
  40cb84:	b.eq	40ccdc <ferror@plt+0xa29c>  // b.none
  40cb88:	cmp	w0, #0x76
  40cb8c:	b.gt	40cd54 <ferror@plt+0xa314>
  40cb90:	cmp	w0, #0x74
  40cb94:	b.eq	40ccc4 <ferror@plt+0xa284>  // b.none
  40cb98:	cmp	w0, #0x74
  40cb9c:	b.gt	40cd54 <ferror@plt+0xa314>
  40cba0:	cmp	w0, #0x72
  40cba4:	b.eq	40ccac <ferror@plt+0xa26c>  // b.none
  40cba8:	cmp	w0, #0x72
  40cbac:	b.gt	40cd54 <ferror@plt+0xa314>
  40cbb0:	cmp	w0, #0x6e
  40cbb4:	b.eq	40cc94 <ferror@plt+0xa254>  // b.none
  40cbb8:	cmp	w0, #0x6e
  40cbbc:	b.gt	40cd54 <ferror@plt+0xa314>
  40cbc0:	cmp	w0, #0x66
  40cbc4:	b.eq	40cc7c <ferror@plt+0xa23c>  // b.none
  40cbc8:	cmp	w0, #0x66
  40cbcc:	b.gt	40cd54 <ferror@plt+0xa314>
  40cbd0:	cmp	w0, #0x65
  40cbd4:	b.eq	40cc64 <ferror@plt+0xa224>  // b.none
  40cbd8:	cmp	w0, #0x65
  40cbdc:	b.gt	40cd54 <ferror@plt+0xa314>
  40cbe0:	cmp	w0, #0x62
  40cbe4:	b.eq	40cc4c <ferror@plt+0xa20c>  // b.none
  40cbe8:	cmp	w0, #0x62
  40cbec:	b.gt	40cd54 <ferror@plt+0xa314>
  40cbf0:	cmp	w0, #0x61
  40cbf4:	b.eq	40cc34 <ferror@plt+0xa1f4>  // b.none
  40cbf8:	cmp	w0, #0x61
  40cbfc:	b.gt	40cd54 <ferror@plt+0xa314>
  40cc00:	cmp	w0, #0x5f
  40cc04:	b.eq	40cd0c <ferror@plt+0xa2cc>  // b.none
  40cc08:	cmp	w0, #0x5f
  40cc0c:	b.gt	40cd54 <ferror@plt+0xa314>
  40cc10:	cmp	w0, #0x5c
  40cc14:	b.eq	40ccf4 <ferror@plt+0xa2b4>  // b.none
  40cc18:	cmp	w0, #0x5c
  40cc1c:	b.gt	40cd54 <ferror@plt+0xa314>
  40cc20:	cmp	w0, #0x23
  40cc24:	b.eq	40cd24 <ferror@plt+0xa2e4>  // b.none
  40cc28:	cmp	w0, #0x3f
  40cc2c:	b.eq	40cd3c <ferror@plt+0xa2fc>  // b.none
  40cc30:	b	40cd54 <ferror@plt+0xa314>
  40cc34:	ldr	x0, [sp, #48]
  40cc38:	add	x1, x0, #0x1
  40cc3c:	str	x1, [sp, #48]
  40cc40:	mov	w1, #0x7                   	// #7
  40cc44:	strb	w1, [x0]
  40cc48:	b	40cd88 <ferror@plt+0xa348>
  40cc4c:	ldr	x0, [sp, #48]
  40cc50:	add	x1, x0, #0x1
  40cc54:	str	x1, [sp, #48]
  40cc58:	mov	w1, #0x8                   	// #8
  40cc5c:	strb	w1, [x0]
  40cc60:	b	40cd88 <ferror@plt+0xa348>
  40cc64:	ldr	x0, [sp, #48]
  40cc68:	add	x1, x0, #0x1
  40cc6c:	str	x1, [sp, #48]
  40cc70:	mov	w1, #0x1b                  	// #27
  40cc74:	strb	w1, [x0]
  40cc78:	b	40cd88 <ferror@plt+0xa348>
  40cc7c:	ldr	x0, [sp, #48]
  40cc80:	add	x1, x0, #0x1
  40cc84:	str	x1, [sp, #48]
  40cc88:	mov	w1, #0xc                   	// #12
  40cc8c:	strb	w1, [x0]
  40cc90:	b	40cd88 <ferror@plt+0xa348>
  40cc94:	ldr	x0, [sp, #48]
  40cc98:	add	x1, x0, #0x1
  40cc9c:	str	x1, [sp, #48]
  40cca0:	mov	w1, #0xa                   	// #10
  40cca4:	strb	w1, [x0]
  40cca8:	b	40cd88 <ferror@plt+0xa348>
  40ccac:	ldr	x0, [sp, #48]
  40ccb0:	add	x1, x0, #0x1
  40ccb4:	str	x1, [sp, #48]
  40ccb8:	mov	w1, #0xd                   	// #13
  40ccbc:	strb	w1, [x0]
  40ccc0:	b	40cd88 <ferror@plt+0xa348>
  40ccc4:	ldr	x0, [sp, #48]
  40ccc8:	add	x1, x0, #0x1
  40cccc:	str	x1, [sp, #48]
  40ccd0:	mov	w1, #0x9                   	// #9
  40ccd4:	strb	w1, [x0]
  40ccd8:	b	40cd88 <ferror@plt+0xa348>
  40ccdc:	ldr	x0, [sp, #48]
  40cce0:	add	x1, x0, #0x1
  40cce4:	str	x1, [sp, #48]
  40cce8:	mov	w1, #0xb                   	// #11
  40ccec:	strb	w1, [x0]
  40ccf0:	b	40cd88 <ferror@plt+0xa348>
  40ccf4:	ldr	x0, [sp, #48]
  40ccf8:	add	x1, x0, #0x1
  40ccfc:	str	x1, [sp, #48]
  40cd00:	mov	w1, #0x5c                  	// #92
  40cd04:	strb	w1, [x0]
  40cd08:	b	40cd88 <ferror@plt+0xa348>
  40cd0c:	ldr	x0, [sp, #48]
  40cd10:	add	x1, x0, #0x1
  40cd14:	str	x1, [sp, #48]
  40cd18:	mov	w1, #0x20                  	// #32
  40cd1c:	strb	w1, [x0]
  40cd20:	b	40cd88 <ferror@plt+0xa348>
  40cd24:	ldr	x0, [sp, #48]
  40cd28:	add	x1, x0, #0x1
  40cd2c:	str	x1, [sp, #48]
  40cd30:	mov	w1, #0x23                  	// #35
  40cd34:	strb	w1, [x0]
  40cd38:	b	40cd88 <ferror@plt+0xa348>
  40cd3c:	ldr	x0, [sp, #48]
  40cd40:	add	x1, x0, #0x1
  40cd44:	str	x1, [sp, #48]
  40cd48:	mov	w1, #0x3f                  	// #63
  40cd4c:	strb	w1, [x0]
  40cd50:	b	40cd88 <ferror@plt+0xa348>
  40cd54:	ldr	x0, [sp, #48]
  40cd58:	add	x1, x0, #0x1
  40cd5c:	str	x1, [sp, #48]
  40cd60:	ldr	x1, [sp, #56]
  40cd64:	ldrsb	w1, [x1]
  40cd68:	strb	w1, [x0]
  40cd6c:	ldr	x0, [sp, #48]
  40cd70:	add	x1, x0, #0x1
  40cd74:	str	x1, [sp, #48]
  40cd78:	ldr	x1, [sp, #56]
  40cd7c:	ldrsb	w1, [x1, #1]
  40cd80:	strb	w1, [x0]
  40cd84:	nop
  40cd88:	ldr	x0, [sp, #56]
  40cd8c:	add	x0, x0, #0x1
  40cd90:	str	x0, [sp, #56]
  40cd94:	ldr	x0, [sp, #56]
  40cd98:	add	x0, x0, #0x1
  40cd9c:	str	x0, [sp, #56]
  40cda0:	ldr	x0, [sp, #56]
  40cda4:	cmp	x0, #0x0
  40cda8:	b.eq	40cdbc <ferror@plt+0xa37c>  // b.none
  40cdac:	ldr	x0, [sp, #56]
  40cdb0:	ldrsb	w0, [x0]
  40cdb4:	cmp	w0, #0x0
  40cdb8:	b.ne	40cb48 <ferror@plt+0xa108>  // b.any
  40cdbc:	ldr	x0, [sp, #48]
  40cdc0:	cmp	x0, #0x0
  40cdc4:	b.eq	40ce0c <ferror@plt+0xa3cc>  // b.none
  40cdc8:	ldr	x0, [sp, #16]
  40cdcc:	ldr	x0, [x0]
  40cdd0:	ldr	x1, [sp, #48]
  40cdd4:	sub	x1, x1, x0
  40cdd8:	ldrsw	x0, [sp, #36]
  40cddc:	cmp	x1, x0
  40cde0:	b.le	40ce04 <ferror@plt+0xa3c4>
  40cde4:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cde8:	add	x3, x0, #0x440
  40cdec:	mov	w2, #0x1ac                 	// #428
  40cdf0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cdf4:	add	x1, x0, #0x290
  40cdf8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cdfc:	add	x0, x0, #0x2a0
  40ce00:	bl	402980 <__assert_fail@plt>
  40ce04:	ldr	x0, [sp, #48]
  40ce08:	strb	wzr, [x0]
  40ce0c:	mov	w0, #0x0                   	// #0
  40ce10:	ldp	x29, x30, [sp], #64
  40ce14:	ret
  40ce18:	stp	x29, x30, [sp, #-112]!
  40ce1c:	mov	x29, sp
  40ce20:	str	x19, [sp, #16]
  40ce24:	str	x0, [sp, #56]
  40ce28:	str	x1, [sp, #48]
  40ce2c:	str	x2, [sp, #40]
  40ce30:	str	xzr, [sp, #104]
  40ce34:	str	xzr, [sp, #64]
  40ce38:	ldr	x0, [sp, #56]
  40ce3c:	cmp	x0, #0x0
  40ce40:	b.eq	40ce7c <ferror@plt+0xa43c>  // b.none
  40ce44:	ldr	x0, [sp, #48]
  40ce48:	cmp	x0, #0x0
  40ce4c:	b.eq	40ce7c <ferror@plt+0xa43c>  // b.none
  40ce50:	ldr	x0, [sp, #48]
  40ce54:	ldrsb	w0, [x0]
  40ce58:	cmp	w0, #0x0
  40ce5c:	b.eq	40ce7c <ferror@plt+0xa43c>  // b.none
  40ce60:	ldr	x0, [sp, #40]
  40ce64:	cmp	x0, #0x0
  40ce68:	b.eq	40ce7c <ferror@plt+0xa43c>  // b.none
  40ce6c:	ldr	x0, [sp, #40]
  40ce70:	ldrsb	w0, [x0]
  40ce74:	cmp	w0, #0x0
  40ce78:	b.ne	40ce84 <ferror@plt+0xa444>  // b.any
  40ce7c:	mov	w0, #0xffffffea            	// #-22
  40ce80:	b	40d124 <ferror@plt+0xa6e4>
  40ce84:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40ce88:	add	x0, x0, #0x808
  40ce8c:	ldr	w0, [x0]
  40ce90:	and	w0, w0, #0x8
  40ce94:	cmp	w0, #0x0
  40ce98:	b.eq	40cee4 <ferror@plt+0xa4a4>  // b.none
  40ce9c:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40cea0:	ldr	x0, [x0, #4048]
  40cea4:	ldr	x19, [x0]
  40cea8:	bl	402560 <getpid@plt>
  40ceac:	mov	w1, w0
  40ceb0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40ceb4:	add	x4, x0, #0x2b8
  40ceb8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cebc:	add	x3, x0, #0x180
  40cec0:	mov	w2, w1
  40cec4:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cec8:	add	x1, x0, #0x190
  40cecc:	mov	x0, x19
  40ced0:	bl	402a00 <fprintf@plt>
  40ced4:	ldr	x1, [sp, #48]
  40ced8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cedc:	add	x0, x0, #0x2c0
  40cee0:	bl	40bc08 <ferror@plt+0x91c8>
  40cee4:	add	x0, sp, #0x40
  40cee8:	mov	x1, x0
  40ceec:	ldr	x0, [sp, #40]
  40cef0:	bl	40ca44 <ferror@plt+0xa004>
  40cef4:	str	w0, [sp, #100]
  40cef8:	ldr	w0, [sp, #100]
  40cefc:	cmp	w0, #0x0
  40cf00:	b.eq	40cf0c <ferror@plt+0xa4cc>  // b.none
  40cf04:	ldr	w0, [sp, #100]
  40cf08:	b	40d124 <ferror@plt+0xa6e4>
  40cf0c:	mov	w0, #0xfffffff4            	// #-12
  40cf10:	str	w0, [sp, #100]
  40cf14:	bl	4027c0 <__ctype_b_loc@plt>
  40cf18:	ldr	x1, [x0]
  40cf1c:	ldr	x0, [sp, #64]
  40cf20:	ldrsb	w0, [x0]
  40cf24:	sxtb	x0, w0
  40cf28:	lsl	x0, x0, #1
  40cf2c:	add	x0, x1, x0
  40cf30:	ldrh	w0, [x0]
  40cf34:	and	w0, w0, #0x400
  40cf38:	cmp	w0, #0x0
  40cf3c:	b.eq	40cff0 <ferror@plt+0xa5b0>  // b.none
  40cf40:	ldr	x0, [sp, #64]
  40cf44:	bl	40decc <ferror@plt+0xb48c>
  40cf48:	str	x0, [sp, #88]
  40cf4c:	ldr	x0, [sp, #88]
  40cf50:	cmp	x0, #0x0
  40cf54:	b.ne	40cfc8 <ferror@plt+0xa588>  // b.any
  40cf58:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40cf5c:	add	x0, x0, #0x808
  40cf60:	ldr	w0, [x0]
  40cf64:	and	w0, w0, #0x8
  40cf68:	cmp	w0, #0x0
  40cf6c:	b.eq	40cfbc <ferror@plt+0xa57c>  // b.none
  40cf70:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40cf74:	ldr	x0, [x0, #4048]
  40cf78:	ldr	x19, [x0]
  40cf7c:	bl	402560 <getpid@plt>
  40cf80:	mov	w1, w0
  40cf84:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cf88:	add	x4, x0, #0x2b8
  40cf8c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cf90:	add	x3, x0, #0x180
  40cf94:	mov	w2, w1
  40cf98:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cf9c:	add	x1, x0, #0x190
  40cfa0:	mov	x0, x19
  40cfa4:	bl	402a00 <fprintf@plt>
  40cfa8:	ldr	x0, [sp, #64]
  40cfac:	mov	x1, x0
  40cfb0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40cfb4:	add	x0, x0, #0x2d0
  40cfb8:	bl	40bc08 <ferror@plt+0x91c8>
  40cfbc:	mov	w0, #0xffffffea            	// #-22
  40cfc0:	str	w0, [sp, #100]
  40cfc4:	b	40d0d8 <ferror@plt+0xa698>
  40cfc8:	ldr	x0, [sp, #88]
  40cfcc:	bl	402680 <strdup@plt>
  40cfd0:	str	x0, [sp, #80]
  40cfd4:	ldr	x0, [sp, #80]
  40cfd8:	cmp	x0, #0x0
  40cfdc:	b.eq	40d0c4 <ferror@plt+0xa684>  // b.none
  40cfe0:	ldr	x0, [sp, #64]
  40cfe4:	bl	4027f0 <free@plt>
  40cfe8:	ldr	x0, [sp, #80]
  40cfec:	str	x0, [sp, #64]
  40cff0:	ldr	x0, [sp, #56]
  40cff4:	ldr	x1, [x0, #32]
  40cff8:	ldr	x0, [sp, #56]
  40cffc:	ldr	x0, [x0, #40]
  40d000:	cmp	x1, x0
  40d004:	b.ne	40d05c <ferror@plt+0xa61c>  // b.any
  40d008:	ldr	x0, [sp, #56]
  40d00c:	ldr	x2, [x0, #24]
  40d010:	ldr	x0, [sp, #56]
  40d014:	ldr	x0, [x0, #32]
  40d018:	add	x0, x0, #0xa
  40d01c:	lsl	x0, x0, #4
  40d020:	mov	x1, x0
  40d024:	mov	x0, x2
  40d028:	bl	402660 <realloc@plt>
  40d02c:	str	x0, [sp, #72]
  40d030:	ldr	x0, [sp, #72]
  40d034:	cmp	x0, #0x0
  40d038:	b.eq	40d0cc <ferror@plt+0xa68c>  // b.none
  40d03c:	ldr	x0, [sp, #56]
  40d040:	ldr	x1, [sp, #72]
  40d044:	str	x1, [x0, #24]
  40d048:	ldr	x0, [sp, #56]
  40d04c:	ldr	x0, [x0, #32]
  40d050:	add	x1, x0, #0xa
  40d054:	ldr	x0, [sp, #56]
  40d058:	str	x1, [x0, #40]
  40d05c:	ldr	x0, [sp, #56]
  40d060:	ldr	x1, [x0, #24]
  40d064:	ldr	x0, [sp, #56]
  40d068:	ldr	x0, [x0, #32]
  40d06c:	lsl	x0, x0, #4
  40d070:	add	x0, x1, x0
  40d074:	str	x0, [sp, #104]
  40d078:	ldr	x1, [sp, #64]
  40d07c:	ldr	x0, [sp, #104]
  40d080:	str	x1, [x0, #8]
  40d084:	ldr	x0, [sp, #48]
  40d088:	bl	402680 <strdup@plt>
  40d08c:	mov	x1, x0
  40d090:	ldr	x0, [sp, #104]
  40d094:	str	x1, [x0]
  40d098:	ldr	x0, [sp, #104]
  40d09c:	ldr	x0, [x0]
  40d0a0:	cmp	x0, #0x0
  40d0a4:	b.eq	40d0d4 <ferror@plt+0xa694>  // b.none
  40d0a8:	ldr	x0, [sp, #56]
  40d0ac:	ldr	x0, [x0, #32]
  40d0b0:	add	x1, x0, #0x1
  40d0b4:	ldr	x0, [sp, #56]
  40d0b8:	str	x1, [x0, #32]
  40d0bc:	mov	w0, #0x0                   	// #0
  40d0c0:	b	40d124 <ferror@plt+0xa6e4>
  40d0c4:	nop
  40d0c8:	b	40d0d8 <ferror@plt+0xa698>
  40d0cc:	nop
  40d0d0:	b	40d0d8 <ferror@plt+0xa698>
  40d0d4:	nop
  40d0d8:	ldr	x0, [sp, #104]
  40d0dc:	cmp	x0, #0x0
  40d0e0:	b.eq	40d118 <ferror@plt+0xa6d8>  // b.none
  40d0e4:	ldr	x0, [sp, #104]
  40d0e8:	ldr	x0, [x0, #8]
  40d0ec:	bl	4027f0 <free@plt>
  40d0f0:	ldr	x0, [sp, #104]
  40d0f4:	ldr	x0, [x0]
  40d0f8:	bl	4027f0 <free@plt>
  40d0fc:	ldr	x0, [sp, #104]
  40d100:	str	xzr, [x0]
  40d104:	ldr	x0, [sp, #104]
  40d108:	ldr	x1, [x0]
  40d10c:	ldr	x0, [sp, #104]
  40d110:	str	x1, [x0, #8]
  40d114:	b	40d120 <ferror@plt+0xa6e0>
  40d118:	ldr	x0, [sp, #64]
  40d11c:	bl	4027f0 <free@plt>
  40d120:	ldr	w0, [sp, #100]
  40d124:	ldr	x19, [sp, #16]
  40d128:	ldp	x29, x30, [sp], #112
  40d12c:	ret
  40d130:	stp	x29, x30, [sp, #-64]!
  40d134:	mov	x29, sp
  40d138:	str	x19, [sp, #16]
  40d13c:	str	x0, [sp, #40]
  40d140:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d144:	add	x0, x0, #0x808
  40d148:	ldr	w0, [x0]
  40d14c:	and	w0, w0, #0x8
  40d150:	cmp	w0, #0x0
  40d154:	b.eq	40d19c <ferror@plt+0xa75c>  // b.none
  40d158:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40d15c:	ldr	x0, [x0, #4048]
  40d160:	ldr	x19, [x0]
  40d164:	bl	402560 <getpid@plt>
  40d168:	mov	w1, w0
  40d16c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d170:	add	x4, x0, #0x2b8
  40d174:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d178:	add	x3, x0, #0x180
  40d17c:	mov	w2, w1
  40d180:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d184:	add	x1, x0, #0x190
  40d188:	mov	x0, x19
  40d18c:	bl	402a00 <fprintf@plt>
  40d190:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d194:	add	x0, x0, #0x2f0
  40d198:	bl	40bc08 <ferror@plt+0x91c8>
  40d19c:	str	xzr, [sp, #56]
  40d1a0:	b	40d1e8 <ferror@plt+0xa7a8>
  40d1a4:	ldr	x0, [sp, #40]
  40d1a8:	ldr	x1, [x0, #24]
  40d1ac:	ldr	x0, [sp, #56]
  40d1b0:	lsl	x0, x0, #4
  40d1b4:	add	x0, x1, x0
  40d1b8:	ldr	x0, [x0]
  40d1bc:	bl	4027f0 <free@plt>
  40d1c0:	ldr	x0, [sp, #40]
  40d1c4:	ldr	x1, [x0, #24]
  40d1c8:	ldr	x0, [sp, #56]
  40d1cc:	lsl	x0, x0, #4
  40d1d0:	add	x0, x1, x0
  40d1d4:	ldr	x0, [x0, #8]
  40d1d8:	bl	4027f0 <free@plt>
  40d1dc:	ldr	x0, [sp, #56]
  40d1e0:	add	x0, x0, #0x1
  40d1e4:	str	x0, [sp, #56]
  40d1e8:	ldr	x0, [sp, #40]
  40d1ec:	ldr	x0, [x0, #32]
  40d1f0:	ldr	x1, [sp, #56]
  40d1f4:	cmp	x1, x0
  40d1f8:	b.cc	40d1a4 <ferror@plt+0xa764>  // b.lo, b.ul, b.last
  40d1fc:	ldr	x0, [sp, #40]
  40d200:	ldr	x0, [x0, #24]
  40d204:	bl	4027f0 <free@plt>
  40d208:	ldr	x0, [sp, #40]
  40d20c:	str	xzr, [x0, #24]
  40d210:	ldr	x0, [sp, #40]
  40d214:	str	xzr, [x0, #32]
  40d218:	ldr	x0, [sp, #40]
  40d21c:	str	xzr, [x0, #40]
  40d220:	nop
  40d224:	ldr	x19, [sp, #16]
  40d228:	ldp	x29, x30, [sp], #64
  40d22c:	ret
  40d230:	stp	x29, x30, [sp, #-48]!
  40d234:	mov	x29, sp
  40d238:	str	x19, [sp, #16]
  40d23c:	str	x0, [sp, #40]
  40d240:	ldr	x0, [sp, #40]
  40d244:	ldr	x0, [x0, #32]
  40d248:	cmp	x0, #0x0
  40d24c:	b.eq	40d2d4 <ferror@plt+0xa894>  // b.none
  40d250:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d254:	add	x0, x0, #0x808
  40d258:	ldr	w0, [x0]
  40d25c:	and	w0, w0, #0x8
  40d260:	cmp	w0, #0x0
  40d264:	b.eq	40d2ac <ferror@plt+0xa86c>  // b.none
  40d268:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40d26c:	ldr	x0, [x0, #4048]
  40d270:	ldr	x19, [x0]
  40d274:	bl	402560 <getpid@plt>
  40d278:	mov	w1, w0
  40d27c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d280:	add	x4, x0, #0x2b8
  40d284:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d288:	add	x3, x0, #0x180
  40d28c:	mov	w2, w1
  40d290:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d294:	add	x1, x0, #0x190
  40d298:	mov	x0, x19
  40d29c:	bl	402a00 <fprintf@plt>
  40d2a0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d2a4:	add	x0, x0, #0x300
  40d2a8:	bl	40bc08 <ferror@plt+0x91c8>
  40d2ac:	ldr	x0, [sp, #40]
  40d2b0:	ldr	x4, [x0, #24]
  40d2b4:	ldr	x0, [sp, #40]
  40d2b8:	ldr	x1, [x0, #32]
  40d2bc:	adrp	x0, 40b000 <ferror@plt+0x85c0>
  40d2c0:	add	x3, x0, #0xe58
  40d2c4:	mov	x2, #0x10                  	// #16
  40d2c8:	mov	x0, x4
  40d2cc:	bl	4024b0 <qsort@plt>
  40d2d0:	b	40d2d8 <ferror@plt+0xa898>
  40d2d4:	nop
  40d2d8:	ldr	x19, [sp, #16]
  40d2dc:	ldp	x29, x30, [sp], #48
  40d2e0:	ret
  40d2e4:	stp	x29, x30, [sp, #-80]!
  40d2e8:	mov	x29, sp
  40d2ec:	str	x19, [sp, #16]
  40d2f0:	str	x0, [sp, #40]
  40d2f4:	str	x1, [sp, #32]
  40d2f8:	stp	xzr, xzr, [sp, #48]
  40d2fc:	ldr	x0, [sp, #32]
  40d300:	str	x0, [sp, #48]
  40d304:	ldr	x0, [sp, #40]
  40d308:	cmp	x0, #0x0
  40d30c:	b.eq	40d32c <ferror@plt+0xa8ec>  // b.none
  40d310:	ldr	x0, [sp, #32]
  40d314:	cmp	x0, #0x0
  40d318:	b.eq	40d32c <ferror@plt+0xa8ec>  // b.none
  40d31c:	ldr	x0, [sp, #32]
  40d320:	ldrsb	w0, [x0]
  40d324:	cmp	w0, #0x0
  40d328:	b.ne	40d334 <ferror@plt+0xa8f4>  // b.any
  40d32c:	mov	x0, #0x0                   	// #0
  40d330:	b	40d438 <ferror@plt+0xa9f8>
  40d334:	ldr	x0, [sp, #40]
  40d338:	ldrb	w0, [x0, #52]
  40d33c:	and	w0, w0, #0x4
  40d340:	and	w0, w0, #0xff
  40d344:	cmp	w0, #0x0
  40d348:	b.ne	40d36c <ferror@plt+0xa92c>  // b.any
  40d34c:	ldr	x0, [sp, #40]
  40d350:	bl	40d500 <ferror@plt+0xaac0>
  40d354:	str	w0, [sp, #76]
  40d358:	ldr	w0, [sp, #76]
  40d35c:	cmp	w0, #0x0
  40d360:	b.eq	40d36c <ferror@plt+0xa92c>  // b.none
  40d364:	mov	x0, #0x0                   	// #0
  40d368:	b	40d438 <ferror@plt+0xa9f8>
  40d36c:	ldr	x0, [sp, #40]
  40d370:	ldr	x0, [x0, #32]
  40d374:	cmp	x0, #0x0
  40d378:	b.ne	40d384 <ferror@plt+0xa944>  // b.any
  40d37c:	mov	x0, #0x0                   	// #0
  40d380:	b	40d438 <ferror@plt+0xa9f8>
  40d384:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d388:	add	x0, x0, #0x808
  40d38c:	ldr	w0, [x0]
  40d390:	and	w0, w0, #0x8
  40d394:	cmp	w0, #0x0
  40d398:	b.eq	40d3e4 <ferror@plt+0xa9a4>  // b.none
  40d39c:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40d3a0:	ldr	x0, [x0, #4048]
  40d3a4:	ldr	x19, [x0]
  40d3a8:	bl	402560 <getpid@plt>
  40d3ac:	mov	w1, w0
  40d3b0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d3b4:	add	x4, x0, #0x2b8
  40d3b8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d3bc:	add	x3, x0, #0x180
  40d3c0:	mov	w2, w1
  40d3c4:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d3c8:	add	x1, x0, #0x190
  40d3cc:	mov	x0, x19
  40d3d0:	bl	402a00 <fprintf@plt>
  40d3d4:	ldr	x1, [sp, #32]
  40d3d8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d3dc:	add	x0, x0, #0x310
  40d3e0:	bl	40bc08 <ferror@plt+0x91c8>
  40d3e4:	ldr	x0, [sp, #40]
  40d3e8:	ldr	x1, [x0, #24]
  40d3ec:	ldr	x0, [sp, #40]
  40d3f0:	ldr	x2, [x0, #32]
  40d3f4:	add	x5, sp, #0x30
  40d3f8:	adrp	x0, 40b000 <ferror@plt+0x85c0>
  40d3fc:	add	x4, x0, #0xe58
  40d400:	mov	x3, #0x10                  	// #16
  40d404:	mov	x0, x5
  40d408:	bl	402630 <bsearch@plt>
  40d40c:	str	x0, [sp, #64]
  40d410:	ldr	x0, [sp, #64]
  40d414:	cmp	x0, #0x0
  40d418:	b.eq	40d434 <ferror@plt+0xa9f4>  // b.none
  40d41c:	ldr	x0, [sp, #64]
  40d420:	ldr	x0, [x0, #8]
  40d424:	cmp	x0, #0x0
  40d428:	b.eq	40d434 <ferror@plt+0xa9f4>  // b.none
  40d42c:	ldr	x0, [sp, #64]
  40d430:	b	40d438 <ferror@plt+0xa9f8>
  40d434:	mov	x0, #0x0                   	// #0
  40d438:	ldr	x19, [sp, #16]
  40d43c:	ldp	x29, x30, [sp], #80
  40d440:	ret
  40d444:	mov	x12, #0x1030                	// #4144
  40d448:	sub	sp, sp, x12
  40d44c:	stp	x29, x30, [sp]
  40d450:	mov	x29, sp
  40d454:	str	x0, [sp, #24]
  40d458:	mov	w0, #0xfffffffe            	// #-2
  40d45c:	str	w0, [sp, #4140]
  40d460:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d464:	add	x0, x0, #0x320
  40d468:	bl	4029b0 <getenv@plt>
  40d46c:	mov	x1, x0
  40d470:	ldr	x0, [sp, #24]
  40d474:	str	x1, [x0, #8]
  40d478:	add	x0, sp, #0x20
  40d47c:	mov	x1, #0x1000                	// #4096
  40d480:	bl	40c9b0 <ferror@plt+0x9f70>
  40d484:	str	x0, [sp, #4128]
  40d488:	ldr	x0, [sp, #4128]
  40d48c:	cmp	x0, #0x0
  40d490:	b.eq	40d4a4 <ferror@plt+0xaa64>  // b.none
  40d494:	ldr	x1, [sp, #4128]
  40d498:	ldr	x0, [sp, #24]
  40d49c:	bl	40c47c <ferror@plt+0x9a3c>
  40d4a0:	str	w0, [sp, #4140]
  40d4a4:	ldr	w0, [sp, #4140]
  40d4a8:	cmn	w0, #0x1
  40d4ac:	b.eq	40d4c8 <ferror@plt+0xaa88>  // b.none
  40d4b0:	ldr	w0, [sp, #4140]
  40d4b4:	cmn	w0, #0xd
  40d4b8:	b.eq	40d4c8 <ferror@plt+0xaa88>  // b.none
  40d4bc:	ldr	w0, [sp, #4140]
  40d4c0:	cmn	w0, #0x2
  40d4c4:	b.ne	40d4dc <ferror@plt+0xaa9c>  // b.any
  40d4c8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d4cc:	add	x1, x0, #0x328
  40d4d0:	ldr	x0, [sp, #24]
  40d4d4:	bl	40c47c <ferror@plt+0x9a3c>
  40d4d8:	str	w0, [sp, #4140]
  40d4dc:	ldr	x0, [sp, #24]
  40d4e0:	ldrb	w1, [x0, #52]
  40d4e4:	orr	w1, w1, #0x8
  40d4e8:	strb	w1, [x0, #52]
  40d4ec:	ldr	w0, [sp, #4140]
  40d4f0:	ldp	x29, x30, [sp]
  40d4f4:	mov	x12, #0x1030                	// #4144
  40d4f8:	add	sp, sp, x12
  40d4fc:	ret
  40d500:	mov	x12, #0x2160                	// #8544
  40d504:	sub	sp, sp, x12
  40d508:	stp	x29, x30, [sp]
  40d50c:	mov	x29, sp
  40d510:	str	x19, [sp, #16]
  40d514:	str	x0, [sp, #40]
  40d518:	str	wzr, [sp, #8540]
  40d51c:	str	xzr, [sp, #8528]
  40d520:	ldr	x0, [sp, #40]
  40d524:	ldrb	w0, [x0, #52]
  40d528:	and	w0, w0, #0x8
  40d52c:	and	w0, w0, #0xff
  40d530:	cmp	w0, #0x0
  40d534:	b.ne	40d544 <ferror@plt+0xab04>  // b.any
  40d538:	ldr	x0, [sp, #40]
  40d53c:	bl	40d444 <ferror@plt+0xaa04>
  40d540:	str	w0, [sp, #8540]
  40d544:	ldr	x0, [sp, #40]
  40d548:	ldrb	w1, [x0, #52]
  40d54c:	orr	w1, w1, #0x4
  40d550:	strb	w1, [x0, #52]
  40d554:	ldr	w0, [sp, #8540]
  40d558:	cmp	w0, #0x0
  40d55c:	b.ne	40d738 <ferror@plt+0xacf8>  // b.any
  40d560:	ldr	x0, [sp, #40]
  40d564:	ldr	x0, [x0, #16]
  40d568:	cmp	x0, #0x0
  40d56c:	b.eq	40d738 <ferror@plt+0xacf8>  // b.none
  40d570:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d574:	add	x0, x0, #0x808
  40d578:	ldr	w0, [x0]
  40d57c:	and	w0, w0, #0x8
  40d580:	cmp	w0, #0x0
  40d584:	b.eq	40d5d8 <ferror@plt+0xab98>  // b.none
  40d588:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40d58c:	ldr	x0, [x0, #4048]
  40d590:	ldr	x19, [x0]
  40d594:	bl	402560 <getpid@plt>
  40d598:	mov	w1, w0
  40d59c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d5a0:	add	x4, x0, #0x2b8
  40d5a4:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d5a8:	add	x3, x0, #0x180
  40d5ac:	mov	w2, w1
  40d5b0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d5b4:	add	x1, x0, #0x190
  40d5b8:	mov	x0, x19
  40d5bc:	bl	402a00 <fprintf@plt>
  40d5c0:	ldr	x0, [sp, #40]
  40d5c4:	ldr	x0, [x0, #16]
  40d5c8:	mov	x1, x0
  40d5cc:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d5d0:	add	x0, x0, #0x340
  40d5d4:	bl	40bc08 <ferror@plt+0x91c8>
  40d5d8:	ldr	x0, [sp, #40]
  40d5dc:	ldr	x2, [x0, #16]
  40d5e0:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d5e4:	add	x1, x0, #0x358
  40d5e8:	mov	x0, x2
  40d5ec:	bl	402580 <fopen@plt>
  40d5f0:	str	x0, [sp, #8528]
  40d5f4:	ldr	x0, [sp, #8528]
  40d5f8:	cmp	x0, #0x0
  40d5fc:	b.ne	40d718 <ferror@plt+0xacd8>  // b.any
  40d600:	bl	402990 <__errno_location@plt>
  40d604:	ldr	w0, [x0]
  40d608:	neg	w0, w0
  40d60c:	str	w0, [sp, #8540]
  40d610:	b	40d744 <ferror@plt+0xad04>
  40d614:	add	x0, sp, #0x148
  40d618:	mov	w1, #0xa                   	// #10
  40d61c:	bl	402850 <strchr@plt>
  40d620:	str	x0, [sp, #8520]
  40d624:	ldr	x0, [sp, #8520]
  40d628:	cmp	x0, #0x0
  40d62c:	b.ne	40d670 <ferror@plt+0xac30>  // b.any
  40d630:	ldr	x0, [sp, #8528]
  40d634:	bl	402740 <feof@plt>
  40d638:	cmp	w0, #0x0
  40d63c:	b.eq	40d65c <ferror@plt+0xac1c>  // b.none
  40d640:	add	x0, sp, #0x148
  40d644:	bl	402360 <strlen@plt>
  40d648:	mov	x1, x0
  40d64c:	add	x0, sp, #0x148
  40d650:	add	x0, x0, x1
  40d654:	str	x0, [sp, #8520]
  40d658:	b	40d670 <ferror@plt+0xac30>
  40d65c:	bl	402990 <__errno_location@plt>
  40d660:	ldr	w0, [x0]
  40d664:	neg	w0, w0
  40d668:	str	w0, [sp, #8540]
  40d66c:	b	40d744 <ferror@plt+0xad04>
  40d670:	ldr	x0, [sp, #8520]
  40d674:	strb	wzr, [x0]
  40d678:	add	x0, sp, #0x148
  40d67c:	bl	40bbb4 <ferror@plt+0x9174>
  40d680:	str	x0, [sp, #8520]
  40d684:	ldr	x0, [sp, #8520]
  40d688:	ldrsb	w0, [x0]
  40d68c:	cmp	w0, #0x0
  40d690:	b.eq	40d718 <ferror@plt+0xacd8>  // b.none
  40d694:	ldr	x0, [sp, #8520]
  40d698:	ldrsb	w0, [x0]
  40d69c:	cmp	w0, #0x23
  40d6a0:	b.ne	40d6a8 <ferror@plt+0xac68>  // b.any
  40d6a4:	b	40d718 <ferror@plt+0xacd8>
  40d6a8:	add	x1, sp, #0x38
  40d6ac:	add	x0, sp, #0xc0
  40d6b0:	mov	x3, x1
  40d6b4:	mov	x2, x0
  40d6b8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d6bc:	add	x1, x0, #0x360
  40d6c0:	ldr	x0, [sp, #8520]
  40d6c4:	bl	4028e0 <__isoc99_sscanf@plt>
  40d6c8:	str	w0, [sp, #8540]
  40d6cc:	ldr	w0, [sp, #8540]
  40d6d0:	cmp	w0, #0x2
  40d6d4:	b.ne	40d718 <ferror@plt+0xacd8>  // b.any
  40d6d8:	ldrsb	w0, [sp, #192]
  40d6dc:	cmp	w0, #0x0
  40d6e0:	b.eq	40d718 <ferror@plt+0xacd8>  // b.none
  40d6e4:	ldrsb	w0, [sp, #56]
  40d6e8:	cmp	w0, #0x0
  40d6ec:	b.eq	40d718 <ferror@plt+0xacd8>  // b.none
  40d6f0:	add	x1, sp, #0x38
  40d6f4:	add	x0, sp, #0xc0
  40d6f8:	mov	x2, x1
  40d6fc:	mov	x1, x0
  40d700:	ldr	x0, [sp, #40]
  40d704:	bl	40ce18 <ferror@plt+0xa3d8>
  40d708:	str	w0, [sp, #8540]
  40d70c:	ldr	w0, [sp, #8540]
  40d710:	cmp	w0, #0x0
  40d714:	b.ne	40d740 <ferror@plt+0xad00>  // b.any
  40d718:	add	x0, sp, #0x148
  40d71c:	ldr	x2, [sp, #8528]
  40d720:	mov	w1, #0x2000                	// #8192
  40d724:	bl	402a10 <fgets@plt>
  40d728:	cmp	x0, #0x0
  40d72c:	b.ne	40d614 <ferror@plt+0xabd4>  // b.any
  40d730:	str	wzr, [sp, #8540]
  40d734:	b	40d744 <ferror@plt+0xad04>
  40d738:	nop
  40d73c:	b	40d744 <ferror@plt+0xad04>
  40d740:	nop
  40d744:	ldr	x0, [sp, #8528]
  40d748:	cmp	x0, #0x0
  40d74c:	b.eq	40d758 <ferror@plt+0xad18>  // b.none
  40d750:	ldr	x0, [sp, #8528]
  40d754:	bl	402540 <fclose@plt>
  40d758:	ldr	x0, [sp, #40]
  40d75c:	bl	40d230 <ferror@plt+0xa7f0>
  40d760:	ldr	w0, [sp, #8540]
  40d764:	ldr	x19, [sp, #16]
  40d768:	ldp	x29, x30, [sp]
  40d76c:	mov	x12, #0x2160                	// #8544
  40d770:	add	sp, sp, x12
  40d774:	ret
  40d778:	stp	x29, x30, [sp, #-48]!
  40d77c:	mov	x29, sp
  40d780:	str	x19, [sp, #16]
  40d784:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d788:	add	x0, x0, #0x378
  40d78c:	bl	4029b0 <getenv@plt>
  40d790:	str	x0, [sp, #40]
  40d794:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d798:	add	x0, x0, #0x808
  40d79c:	ldr	w0, [x0]
  40d7a0:	and	w0, w0, #0x2
  40d7a4:	cmp	w0, #0x0
  40d7a8:	b.ne	40d7e8 <ferror@plt+0xada8>  // b.any
  40d7ac:	ldr	x0, [sp, #40]
  40d7b0:	cmp	x0, #0x0
  40d7b4:	b.eq	40d7dc <ferror@plt+0xad9c>  // b.none
  40d7b8:	ldr	x1, [sp, #40]
  40d7bc:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d7c0:	add	x0, x0, #0x40
  40d7c4:	bl	40bcd4 <ferror@plt+0x9294>
  40d7c8:	mov	w1, w0
  40d7cc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d7d0:	add	x0, x0, #0x808
  40d7d4:	str	w1, [x0]
  40d7d8:	b	40d7e8 <ferror@plt+0xada8>
  40d7dc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d7e0:	add	x0, x0, #0x808
  40d7e4:	str	wzr, [x0]
  40d7e8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d7ec:	add	x0, x0, #0x808
  40d7f0:	ldr	w0, [x0]
  40d7f4:	cmp	w0, #0x0
  40d7f8:	b.eq	40d870 <ferror@plt+0xae30>  // b.none
  40d7fc:	bl	402440 <getuid@plt>
  40d800:	mov	w19, w0
  40d804:	bl	402400 <geteuid@plt>
  40d808:	cmp	w19, w0
  40d80c:	b.ne	40d824 <ferror@plt+0xade4>  // b.any
  40d810:	bl	402800 <getgid@plt>
  40d814:	mov	w19, w0
  40d818:	bl	4023d0 <getegid@plt>
  40d81c:	cmp	w19, w0
  40d820:	b.eq	40d870 <ferror@plt+0xae30>  // b.none
  40d824:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d828:	add	x0, x0, #0x808
  40d82c:	ldr	w0, [x0]
  40d830:	orr	w1, w0, #0x1000000
  40d834:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d838:	add	x0, x0, #0x808
  40d83c:	str	w1, [x0]
  40d840:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40d844:	ldr	x0, [x0, #4048]
  40d848:	ldr	x19, [x0]
  40d84c:	bl	402560 <getpid@plt>
  40d850:	mov	w1, w0
  40d854:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d858:	add	x3, x0, #0x180
  40d85c:	mov	w2, w1
  40d860:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d864:	add	x1, x0, #0x390
  40d868:	mov	x0, x19
  40d86c:	bl	402a00 <fprintf@plt>
  40d870:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d874:	add	x0, x0, #0x808
  40d878:	ldr	w0, [x0]
  40d87c:	orr	w1, w0, #0x2
  40d880:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d884:	add	x0, x0, #0x808
  40d888:	str	w1, [x0]
  40d88c:	nop
  40d890:	ldr	x19, [sp, #16]
  40d894:	ldp	x29, x30, [sp], #48
  40d898:	ret
  40d89c:	stp	x29, x30, [sp, #-48]!
  40d8a0:	mov	x29, sp
  40d8a4:	str	x19, [sp, #16]
  40d8a8:	mov	w0, #0xffffffff            	// #-1
  40d8ac:	str	w0, [sp, #44]
  40d8b0:	add	x0, sp, #0x28
  40d8b4:	mov	x2, x0
  40d8b8:	mov	w1, #0x1                   	// #1
  40d8bc:	mov	x0, #0x0                   	// #0
  40d8c0:	bl	4023b0 <setupterm@plt>
  40d8c4:	cmp	w0, #0x0
  40d8c8:	b.ne	40d8e8 <ferror@plt+0xaea8>  // b.any
  40d8cc:	ldr	w0, [sp, #40]
  40d8d0:	cmp	w0, #0x1
  40d8d4:	b.ne	40d8e8 <ferror@plt+0xaea8>  // b.any
  40d8d8:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d8dc:	add	x0, x0, #0x3d0
  40d8e0:	bl	4029d0 <tigetnum@plt>
  40d8e4:	str	w0, [sp, #44]
  40d8e8:	ldr	w0, [sp, #44]
  40d8ec:	cmp	w0, #0x1
  40d8f0:	b.le	40d95c <ferror@plt+0xaf1c>
  40d8f4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d8f8:	add	x0, x0, #0x808
  40d8fc:	ldr	w0, [x0]
  40d900:	and	w0, w0, #0x4
  40d904:	cmp	w0, #0x0
  40d908:	b.eq	40d954 <ferror@plt+0xaf14>  // b.none
  40d90c:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40d910:	ldr	x0, [x0, #4048]
  40d914:	ldr	x19, [x0]
  40d918:	bl	402560 <getpid@plt>
  40d91c:	mov	w1, w0
  40d920:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d924:	add	x4, x0, #0x178
  40d928:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d92c:	add	x3, x0, #0x180
  40d930:	mov	w2, w1
  40d934:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d938:	add	x1, x0, #0x190
  40d93c:	mov	x0, x19
  40d940:	bl	402a00 <fprintf@plt>
  40d944:	ldr	w1, [sp, #44]
  40d948:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d94c:	add	x0, x0, #0x3d8
  40d950:	bl	40bc08 <ferror@plt+0x91c8>
  40d954:	mov	w0, #0x1                   	// #1
  40d958:	b	40d9bc <ferror@plt+0xaf7c>
  40d95c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d960:	add	x0, x0, #0x808
  40d964:	ldr	w0, [x0]
  40d968:	and	w0, w0, #0x4
  40d96c:	cmp	w0, #0x0
  40d970:	b.eq	40d9b8 <ferror@plt+0xaf78>  // b.none
  40d974:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40d978:	ldr	x0, [x0, #4048]
  40d97c:	ldr	x19, [x0]
  40d980:	bl	402560 <getpid@plt>
  40d984:	mov	w1, w0
  40d988:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d98c:	add	x4, x0, #0x178
  40d990:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d994:	add	x3, x0, #0x180
  40d998:	mov	w2, w1
  40d99c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d9a0:	add	x1, x0, #0x190
  40d9a4:	mov	x0, x19
  40d9a8:	bl	402a00 <fprintf@plt>
  40d9ac:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40d9b0:	add	x0, x0, #0x400
  40d9b4:	bl	40bc08 <ferror@plt+0x91c8>
  40d9b8:	mov	w0, #0x0                   	// #0
  40d9bc:	ldr	x19, [sp, #16]
  40d9c0:	ldp	x29, x30, [sp], #48
  40d9c4:	ret
  40d9c8:	stp	x29, x30, [sp, #-64]!
  40d9cc:	mov	x29, sp
  40d9d0:	str	w0, [sp, #28]
  40d9d4:	str	x1, [sp, #16]
  40d9d8:	mov	w0, #0xffffffff            	// #-1
  40d9dc:	str	w0, [sp, #60]
  40d9e0:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40d9e4:	add	x0, x0, #0x810
  40d9e8:	str	x0, [sp, #48]
  40d9ec:	ldr	x0, [sp, #48]
  40d9f0:	ldr	x1, [sp, #16]
  40d9f4:	str	x1, [x0]
  40d9f8:	bl	40d778 <ferror@plt+0xad38>
  40d9fc:	ldr	w0, [sp, #28]
  40da00:	cmp	w0, #0x2
  40da04:	b.eq	40da28 <ferror@plt+0xafe8>  // b.none
  40da08:	mov	w0, #0x1                   	// #1
  40da0c:	bl	4028b0 <isatty@plt>
  40da10:	cmp	w0, #0x0
  40da14:	b.ne	40da28 <ferror@plt+0xafe8>  // b.any
  40da18:	ldr	x0, [sp, #48]
  40da1c:	mov	w1, #0x1                   	// #1
  40da20:	str	w1, [x0, #48]
  40da24:	b	40da34 <ferror@plt+0xaff4>
  40da28:	ldr	x0, [sp, #48]
  40da2c:	ldr	w1, [sp, #28]
  40da30:	str	w1, [x0, #48]
  40da34:	ldr	x0, [sp, #48]
  40da38:	ldr	w0, [x0, #48]
  40da3c:	cmp	w0, #0x3
  40da40:	b.ne	40dab8 <ferror@plt+0xb078>  // b.any
  40da44:	bl	40d89c <ferror@plt+0xae5c>
  40da48:	str	w0, [sp, #60]
  40da4c:	ldr	w0, [sp, #60]
  40da50:	cmp	w0, #0x0
  40da54:	b.eq	40dab8 <ferror@plt+0xb078>  // b.none
  40da58:	ldr	x0, [sp, #48]
  40da5c:	bl	40d444 <ferror@plt+0xaa04>
  40da60:	str	w0, [sp, #44]
  40da64:	ldr	w0, [sp, #44]
  40da68:	cmp	w0, #0x0
  40da6c:	b.eq	40da7c <ferror@plt+0xb03c>  // b.none
  40da70:	ldr	x0, [sp, #48]
  40da74:	str	wzr, [x0, #48]
  40da78:	b	40dab8 <ferror@plt+0xb078>
  40da7c:	ldr	x0, [sp, #48]
  40da80:	ldr	w1, [x0, #56]
  40da84:	ldr	x0, [sp, #48]
  40da88:	ldr	w0, [x0, #60]
  40da8c:	cmp	w1, w0
  40da90:	b.le	40daa4 <ferror@plt+0xb064>
  40da94:	ldr	x0, [sp, #48]
  40da98:	mov	w1, #0x1                   	// #1
  40da9c:	str	w1, [x0, #48]
  40daa0:	b	40daac <ferror@plt+0xb06c>
  40daa4:	ldr	x0, [sp, #48]
  40daa8:	str	wzr, [x0, #48]
  40daac:	adrp	x0, 40c000 <ferror@plt+0x95c0>
  40dab0:	add	x0, x0, #0x990
  40dab4:	bl	40dfd0 <ferror@plt+0xb590>
  40dab8:	ldr	x0, [sp, #48]
  40dabc:	ldr	w0, [x0, #48]
  40dac0:	cmp	w0, #0x0
  40dac4:	b.eq	40dad4 <ferror@plt+0xb094>  // b.none
  40dac8:	cmp	w0, #0x2
  40dacc:	b.eq	40db10 <ferror@plt+0xb0d0>  // b.none
  40dad0:	b	40db24 <ferror@plt+0xb0e4>
  40dad4:	ldr	w0, [sp, #60]
  40dad8:	cmn	w0, #0x1
  40dadc:	b.ne	40daf0 <ferror@plt+0xb0b0>  // b.any
  40dae0:	bl	40d89c <ferror@plt+0xae5c>
  40dae4:	and	w0, w0, #0x1
  40dae8:	and	w2, w0, #0xff
  40daec:	b	40dafc <ferror@plt+0xb0bc>
  40daf0:	ldr	w0, [sp, #60]
  40daf4:	and	w0, w0, #0x1
  40daf8:	and	w2, w0, #0xff
  40dafc:	ldr	x1, [sp, #48]
  40db00:	ldrb	w0, [x1, #52]
  40db04:	bfxil	w0, w2, #0, #1
  40db08:	strb	w0, [x1, #52]
  40db0c:	b	40db34 <ferror@plt+0xb0f4>
  40db10:	ldr	x0, [sp, #48]
  40db14:	ldrb	w1, [x0, #52]
  40db18:	orr	w1, w1, #0x1
  40db1c:	strb	w1, [x0, #52]
  40db20:	b	40db34 <ferror@plt+0xb0f4>
  40db24:	ldr	x0, [sp, #48]
  40db28:	ldrb	w1, [x0, #52]
  40db2c:	and	w1, w1, #0xfffffffe
  40db30:	strb	w1, [x0, #52]
  40db34:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40db38:	add	x0, x0, #0x808
  40db3c:	ldr	w0, [x0]
  40db40:	and	w0, w0, #0x4
  40db44:	cmp	w0, #0x0
  40db48:	b.eq	40db54 <ferror@plt+0xb114>  // b.none
  40db4c:	ldr	x0, [sp, #48]
  40db50:	bl	40bf10 <ferror@plt+0x94d0>
  40db54:	ldr	x0, [sp, #48]
  40db58:	ldrb	w0, [x0, #52]
  40db5c:	ubfx	x0, x0, #0, #1
  40db60:	and	w0, w0, #0xff
  40db64:	ldp	x29, x30, [sp], #64
  40db68:	ret
  40db6c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40db70:	add	x0, x0, #0x810
  40db74:	ldrb	w1, [x0, #52]
  40db78:	orr	w1, w1, #0x2
  40db7c:	strb	w1, [x0, #52]
  40db80:	nop
  40db84:	ret
  40db88:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40db8c:	add	x0, x0, #0x810
  40db90:	ldrb	w1, [x0, #52]
  40db94:	and	w1, w1, #0xfffffffd
  40db98:	strb	w1, [x0, #52]
  40db9c:	nop
  40dba0:	ret
  40dba4:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40dba8:	add	x0, x0, #0x810
  40dbac:	ldrb	w0, [x0, #52]
  40dbb0:	ubfx	x0, x0, #0, #1
  40dbb4:	and	w0, w0, #0xff
  40dbb8:	ret
  40dbbc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40dbc0:	add	x0, x0, #0x810
  40dbc4:	ldr	w0, [x0, #48]
  40dbc8:	ret
  40dbcc:	stp	x29, x30, [sp, #-32]!
  40dbd0:	mov	x29, sp
  40dbd4:	str	x0, [sp, #24]
  40dbd8:	str	x1, [sp, #16]
  40dbdc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40dbe0:	add	x0, x0, #0x810
  40dbe4:	ldrb	w0, [x0, #52]
  40dbe8:	and	w0, w0, #0x2
  40dbec:	and	w0, w0, #0xff
  40dbf0:	cmp	w0, #0x0
  40dbf4:	b.ne	40dc2c <ferror@plt+0xb1ec>  // b.any
  40dbf8:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40dbfc:	add	x0, x0, #0x810
  40dc00:	ldrb	w0, [x0, #52]
  40dc04:	and	w0, w0, #0x1
  40dc08:	and	w0, w0, #0xff
  40dc0c:	cmp	w0, #0x0
  40dc10:	b.eq	40dc2c <ferror@plt+0xb1ec>  // b.none
  40dc14:	ldr	x0, [sp, #24]
  40dc18:	cmp	x0, #0x0
  40dc1c:	b.eq	40dc2c <ferror@plt+0xb1ec>  // b.none
  40dc20:	ldr	x1, [sp, #16]
  40dc24:	ldr	x0, [sp, #24]
  40dc28:	bl	402370 <fputs@plt>
  40dc2c:	nop
  40dc30:	ldp	x29, x30, [sp], #32
  40dc34:	ret
  40dc38:	stp	x29, x30, [sp, #-48]!
  40dc3c:	mov	x29, sp
  40dc40:	str	x0, [sp, #24]
  40dc44:	str	x1, [sp, #16]
  40dc48:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40dc4c:	add	x0, x0, #0x810
  40dc50:	ldrb	w0, [x0, #52]
  40dc54:	and	w0, w0, #0x2
  40dc58:	and	w0, w0, #0xff
  40dc5c:	cmp	w0, #0x0
  40dc60:	b.ne	40dc80 <ferror@plt+0xb240>  // b.any
  40dc64:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40dc68:	add	x0, x0, #0x810
  40dc6c:	ldrb	w0, [x0, #52]
  40dc70:	and	w0, w0, #0x1
  40dc74:	and	w0, w0, #0xff
  40dc78:	cmp	w0, #0x0
  40dc7c:	b.ne	40dc88 <ferror@plt+0xb248>  // b.any
  40dc80:	mov	x0, #0x0                   	// #0
  40dc84:	b	40dcc8 <ferror@plt+0xb288>
  40dc88:	ldr	x1, [sp, #24]
  40dc8c:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40dc90:	add	x0, x0, #0x810
  40dc94:	bl	40d2e4 <ferror@plt+0xa8a4>
  40dc98:	str	x0, [sp, #40]
  40dc9c:	ldr	x0, [sp, #40]
  40dca0:	cmp	x0, #0x0
  40dca4:	b.eq	40dcc4 <ferror@plt+0xb284>  // b.none
  40dca8:	ldr	x0, [sp, #40]
  40dcac:	ldr	x0, [x0, #8]
  40dcb0:	cmp	x0, #0x0
  40dcb4:	b.eq	40dcc4 <ferror@plt+0xb284>  // b.none
  40dcb8:	ldr	x0, [sp, #40]
  40dcbc:	ldr	x0, [x0, #8]
  40dcc0:	b	40dcc8 <ferror@plt+0xb288>
  40dcc4:	ldr	x0, [sp, #16]
  40dcc8:	ldp	x29, x30, [sp], #48
  40dccc:	ret
  40dcd0:	stp	x29, x30, [sp, #-64]!
  40dcd4:	mov	x29, sp
  40dcd8:	str	x0, [sp, #40]
  40dcdc:	str	x1, [sp, #32]
  40dce0:	str	x2, [sp, #24]
  40dce4:	ldr	x1, [sp, #32]
  40dce8:	ldr	x0, [sp, #40]
  40dcec:	bl	40dc38 <ferror@plt+0xb1f8>
  40dcf0:	str	x0, [sp, #56]
  40dcf4:	ldr	x0, [sp, #56]
  40dcf8:	cmp	x0, #0x0
  40dcfc:	b.eq	40dd10 <ferror@plt+0xb2d0>  // b.none
  40dd00:	ldr	x1, [sp, #24]
  40dd04:	ldr	x0, [sp, #56]
  40dd08:	bl	40dbcc <ferror@plt+0xb18c>
  40dd0c:	b	40dd14 <ferror@plt+0xb2d4>
  40dd10:	nop
  40dd14:	ldp	x29, x30, [sp], #64
  40dd18:	ret
  40dd1c:	stp	x29, x30, [sp, #-32]!
  40dd20:	mov	x29, sp
  40dd24:	str	x0, [sp, #24]
  40dd28:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40dd2c:	add	x0, x0, #0x810
  40dd30:	ldrb	w0, [x0, #52]
  40dd34:	and	w0, w0, #0x2
  40dd38:	and	w0, w0, #0xff
  40dd3c:	cmp	w0, #0x0
  40dd40:	b.ne	40dd78 <ferror@plt+0xb338>  // b.any
  40dd44:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40dd48:	add	x0, x0, #0x810
  40dd4c:	ldrb	w0, [x0, #52]
  40dd50:	and	w0, w0, #0x1
  40dd54:	and	w0, w0, #0xff
  40dd58:	cmp	w0, #0x0
  40dd5c:	b.eq	40dd78 <ferror@plt+0xb338>  // b.none
  40dd60:	ldr	x3, [sp, #24]
  40dd64:	mov	x2, #0x4                   	// #4
  40dd68:	mov	x1, #0x1                   	// #1
  40dd6c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40dd70:	add	x0, x0, #0x428
  40dd74:	bl	402860 <fwrite@plt>
  40dd78:	nop
  40dd7c:	ldp	x29, x30, [sp], #32
  40dd80:	ret
  40dd84:	stp	x29, x30, [sp, #-48]!
  40dd88:	mov	x29, sp
  40dd8c:	str	x0, [sp, #24]
  40dd90:	ldr	x0, [sp, #24]
  40dd94:	cmp	x0, #0x0
  40dd98:	b.eq	40ddac <ferror@plt+0xb36c>  // b.none
  40dd9c:	ldr	x0, [sp, #24]
  40dda0:	ldrsb	w0, [x0]
  40dda4:	cmp	w0, #0x0
  40dda8:	b.ne	40ddb4 <ferror@plt+0xb374>  // b.any
  40ddac:	mov	w0, #0xffffffea            	// #-22
  40ddb0:	b	40de04 <ferror@plt+0xb3c4>
  40ddb4:	str	xzr, [sp, #40]
  40ddb8:	b	40ddf4 <ferror@plt+0xb3b4>
  40ddbc:	adrp	x0, 425000 <ferror@plt+0x225c0>
  40ddc0:	add	x0, x0, #0x490
  40ddc4:	ldr	x1, [sp, #40]
  40ddc8:	ldr	x0, [x0, x1, lsl #3]
  40ddcc:	mov	x1, x0
  40ddd0:	ldr	x0, [sp, #24]
  40ddd4:	bl	402640 <strcasecmp@plt>
  40ddd8:	cmp	w0, #0x0
  40dddc:	b.ne	40dde8 <ferror@plt+0xb3a8>  // b.any
  40dde0:	ldr	x0, [sp, #40]
  40dde4:	b	40de04 <ferror@plt+0xb3c4>
  40dde8:	ldr	x0, [sp, #40]
  40ddec:	add	x0, x0, #0x1
  40ddf0:	str	x0, [sp, #40]
  40ddf4:	ldr	x0, [sp, #40]
  40ddf8:	cmp	x0, #0x3
  40ddfc:	b.ls	40ddbc <ferror@plt+0xb37c>  // b.plast
  40de00:	mov	w0, #0xffffffea            	// #-22
  40de04:	ldp	x29, x30, [sp], #48
  40de08:	ret
  40de0c:	stp	x29, x30, [sp, #-48]!
  40de10:	mov	x29, sp
  40de14:	str	x0, [sp, #24]
  40de18:	str	x1, [sp, #16]
  40de1c:	ldr	x0, [sp, #24]
  40de20:	cmp	x0, #0x0
  40de24:	b.eq	40de44 <ferror@plt+0xb404>  // b.none
  40de28:	ldr	x0, [sp, #24]
  40de2c:	ldrsb	w0, [x0]
  40de30:	cmp	w0, #0x3d
  40de34:	b.ne	40de44 <ferror@plt+0xb404>  // b.any
  40de38:	ldr	x0, [sp, #24]
  40de3c:	add	x0, x0, #0x1
  40de40:	b	40de48 <ferror@plt+0xb408>
  40de44:	ldr	x0, [sp, #24]
  40de48:	str	x0, [sp, #40]
  40de4c:	ldr	x0, [sp, #40]
  40de50:	bl	40dd84 <ferror@plt+0xb344>
  40de54:	str	w0, [sp, #36]
  40de58:	ldr	w0, [sp, #36]
  40de5c:	cmp	w0, #0x0
  40de60:	b.ge	40de7c <ferror@plt+0xb43c>  // b.tcont
  40de64:	ldr	x3, [sp, #40]
  40de68:	ldr	x2, [sp, #16]
  40de6c:	adrp	x0, 410000 <ferror@plt+0xd5c0>
  40de70:	add	x1, x0, #0x430
  40de74:	mov	w0, #0x1                   	// #1
  40de78:	bl	402920 <errx@plt>
  40de7c:	ldr	w0, [sp, #36]
  40de80:	ldp	x29, x30, [sp], #48
  40de84:	ret
  40de88:	stp	x29, x30, [sp, #-48]!
  40de8c:	mov	x29, sp
  40de90:	str	x0, [sp, #24]
  40de94:	str	x1, [sp, #16]
  40de98:	ldr	x0, [sp, #24]
  40de9c:	str	x0, [sp, #40]
  40dea0:	ldr	x0, [sp, #16]
  40dea4:	str	x0, [sp, #32]
  40dea8:	ldr	x0, [sp, #40]
  40deac:	ldr	x2, [x0]
  40deb0:	ldr	x0, [sp, #32]
  40deb4:	ldr	x0, [x0]
  40deb8:	mov	x1, x0
  40debc:	mov	x0, x2
  40dec0:	bl	4027a0 <strcmp@plt>
  40dec4:	ldp	x29, x30, [sp], #48
  40dec8:	ret
  40decc:	stp	x29, x30, [sp, #-64]!
  40ded0:	mov	x29, sp
  40ded4:	str	x0, [sp, #24]
  40ded8:	stp	xzr, xzr, [sp, #40]
  40dedc:	ldr	x0, [sp, #24]
  40dee0:	str	x0, [sp, #40]
  40dee4:	ldr	x0, [sp, #24]
  40dee8:	cmp	x0, #0x0
  40deec:	b.ne	40def8 <ferror@plt+0xb4b8>  // b.any
  40def0:	mov	x0, #0x0                   	// #0
  40def4:	b	40df3c <ferror@plt+0xb4fc>
  40def8:	add	x5, sp, #0x28
  40defc:	adrp	x0, 40d000 <ferror@plt+0xa5c0>
  40df00:	add	x4, x0, #0xe88
  40df04:	mov	x3, #0x10                  	// #16
  40df08:	mov	x2, #0x15                  	// #21
  40df0c:	adrp	x0, 422000 <ferror@plt+0x1f5c0>
  40df10:	add	x1, x0, #0xc78
  40df14:	mov	x0, x5
  40df18:	bl	402630 <bsearch@plt>
  40df1c:	str	x0, [sp, #56]
  40df20:	ldr	x0, [sp, #56]
  40df24:	cmp	x0, #0x0
  40df28:	b.eq	40df38 <ferror@plt+0xb4f8>  // b.none
  40df2c:	ldr	x0, [sp, #56]
  40df30:	ldr	x0, [x0, #8]
  40df34:	b	40df3c <ferror@plt+0xb4fc>
  40df38:	mov	x0, #0x0                   	// #0
  40df3c:	ldp	x29, x30, [sp], #64
  40df40:	ret
  40df44:	nop
  40df48:	stp	x29, x30, [sp, #-64]!
  40df4c:	mov	x29, sp
  40df50:	stp	x19, x20, [sp, #16]
  40df54:	adrp	x20, 422000 <ferror@plt+0x1f5c0>
  40df58:	add	x20, x20, #0x9d0
  40df5c:	stp	x21, x22, [sp, #32]
  40df60:	adrp	x21, 422000 <ferror@plt+0x1f5c0>
  40df64:	add	x21, x21, #0x9c8
  40df68:	sub	x20, x20, x21
  40df6c:	mov	w22, w0
  40df70:	stp	x23, x24, [sp, #48]
  40df74:	mov	x23, x1
  40df78:	mov	x24, x2
  40df7c:	bl	4022d0 <mbrtowc@plt-0x40>
  40df80:	cmp	xzr, x20, asr #3
  40df84:	b.eq	40dfb0 <ferror@plt+0xb570>  // b.none
  40df88:	asr	x20, x20, #3
  40df8c:	mov	x19, #0x0                   	// #0
  40df90:	ldr	x3, [x21, x19, lsl #3]
  40df94:	mov	x2, x24
  40df98:	add	x19, x19, #0x1
  40df9c:	mov	x1, x23
  40dfa0:	mov	w0, w22
  40dfa4:	blr	x3
  40dfa8:	cmp	x20, x19
  40dfac:	b.ne	40df90 <ferror@plt+0xb550>  // b.any
  40dfb0:	ldp	x19, x20, [sp, #16]
  40dfb4:	ldp	x21, x22, [sp, #32]
  40dfb8:	ldp	x23, x24, [sp, #48]
  40dfbc:	ldp	x29, x30, [sp], #64
  40dfc0:	ret
  40dfc4:	nop
  40dfc8:	ret
  40dfcc:	nop
  40dfd0:	adrp	x2, 423000 <ferror@plt+0x205c0>
  40dfd4:	mov	x1, #0x0                   	// #0
  40dfd8:	ldr	x2, [x2, #936]
  40dfdc:	b	402480 <__cxa_atexit@plt>
  40dfe0:	mov	x2, x1
  40dfe4:	mov	w1, w0
  40dfe8:	mov	w0, #0x0                   	// #0
  40dfec:	b	4028d0 <__fxstat@plt>

Disassembly of section .fini:

000000000040dff0 <.fini>:
  40dff0:	stp	x29, x30, [sp, #-16]!
  40dff4:	mov	x29, sp
  40dff8:	ldp	x29, x30, [sp], #16
  40dffc:	ret
