<html><body><samp><pre>
<!@TC:1520922773>
# Tue Mar 13 14:32:51 2018

<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version maprc, Build 932R, Built Oct  3 2017 11:07:00</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03G-SP1-1-Beta1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1520922773> | No constraint file specified. 
Linked File: <a href="E:\Demo_program\DK_DEV_GW2AR18_V2.10\Gbit_PHY_test_RGMIIV1.0_20171204\impl\synthesize\rev_1\Gbit_PHY_test_RGMII_scck.rpt:@XP_FILE">Gbit_PHY_test_RGMII_scck.rpt</a>
Printing clock  summary report in "E:\Demo_program\DK_DEV_GW2AR18_V2.10\Gbit_PHY_test_RGMIIV1.0_20171204\impl\synthesize\rev_1\Gbit_PHY_test_RGMII_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1520922773> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1520922773> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_1 (in view: work.bb(verilog)) on net Test_signal1[9] (in view: work.bb(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_2 (in view: work.bb(verilog)) on net Test_signal1[8] (in view: work.bb(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_3 (in view: work.bb(verilog)) on net Test_signal1[7] (in view: work.bb(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_4 (in view: work.bb(verilog)) on net Test_signal1[6] (in view: work.bb(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_5 (in view: work.bb(verilog)) on net Test_signal1[5] (in view: work.bb(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_6 (in view: work.bb(verilog)) on net Test_signal1[4] (in view: work.bb(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_7 (in view: work.bb(verilog)) on net Test_signal1[3] (in view: work.bb(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_8 (in view: work.bb(verilog)) on net Test_signal1[2] (in view: work.bb(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_9 (in view: work.bb(verilog)) on net Test_signal1[1] (in view: work.bb(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\demo_program\dk_dev_gw2ar18_v2.10\gbit_phy_test_rgmiiv1.0_20171204\src\bb.v:44:29:44:41:@N:MO111:@XP_MSG">bb.v(44)</a><!@TM:1520922773> | Tristate driver Test_signal1_10 (in view: work.bb(verilog)) on net Test_signal1[0] (in view: work.bb(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=46  set on top level netlist bb

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 191MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start     Requested     Requested     Clock     Clock     Clock
Level     Clock     Frequency     Period        Type      Group     Load 
-------------------------------------------------------------------------
=========================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1520922773> | Writing default property annotation file E:\Demo_program\DK_DEV_GW2AR18_V2.10\Gbit_PHY_test_RGMIIV1.0_20171204\impl\synthesize\rev_1\Gbit_PHY_test_RGMII.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 191MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 191MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 191MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 13 14:32:53 2018

###########################################################]

</pre></samp></body></html>
