

================================================================
== Vivado HLS Report for 'image_filter'
================================================================
* Date:           Fri Dec 13 11:11:35 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+--------+--------+--------+--------+---------+
        |                      |                   |     Latency     |     Interval    | Pipeline|
        |       Instance       |       Module      |   min  |   max  |   min  |   max  |   Type  |
        +----------------------+-------------------+--------+--------+--------+--------+---------+
        |bgr2gray_U0           |bgr2gray           |  262171|  262171|  262171|  262171|   none  |
        |addWeighted_U0        |addWeighted        |  262165|  262165|  262165|  262165|   none  |
        |gaussianBlur_U0       |gaussianBlur       |  786960|  786960|  786960|  786960|   none  |
        |sobel_y_U0            |sobel_y            |  786951|  786951|  786951|  786951|   none  |
        |sobel_x_U0            |sobel_x            |  786950|  786950|  786950|  786950|   none  |
        |Stream2Mem_Batch_U0   |Stream2Mem_Batch   |       ?|       ?|       ?|       ?|   none  |
        |Mem2Stream_Batch9_U0  |Mem2Stream_Batch9  |       ?|       ?|       ?|       ?|   none  |
        |gray2bgr_U0           |gray2bgr           |  262146|  262146|  262146|  262146|   none  |
        +----------------------+-------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     24|
|FIFO             |       10|      -|     309|    453|
|Instance         |       13|     65|    9497|  17494|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       23|     65|    9806|  17971|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        8|     29|       9|     33|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+------+------+
    |             Instance             |             Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+--------------------------------+---------+-------+------+------+
    |Mem2Stream_Batch9_U0              |Mem2Stream_Batch9               |        0|      0|   286|   881|
    |Stream2Mem_Batch_U0               |Stream2Mem_Batch                |        0|      0|   283|   993|
    |addWeighted_U0                    |addWeighted                     |        0|     25|  2356|  4409|
    |bgr2gray_U0                       |bgr2gray                        |        0|     39|  3960|  6769|
    |gaussianBlur_U0                   |gaussianBlur                    |        3|      1|   519|  1062|
    |gray2bgr_U0                       |gray2bgr                        |        0|      0|    26|   156|
    |image_filter_CONTROL_BUS_s_axi_U  |image_filter_CONTROL_BUS_s_axi  |        0|      0|   188|   296|
    |image_filter_hostmem_1_m_axi_U    |image_filter_hostmem_1_m_axi    |        2|      0|   512|   580|
    |image_filter_hostmem_2_m_axi_U    |image_filter_hostmem_2_m_axi    |        2|      0|   512|   580|
    |sobel_x_U0                        |sobel_x                         |        3|      0|   407|   870|
    |sobel_y_U0                        |sobel_y                         |        3|      0|   448|   898|
    +----------------------------------+--------------------------------+---------+-------+------+------+
    |Total                             |                                |       13|     65|  9497| 17494|
    +----------------------------------+--------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+------+-----+---------+
    |addWeight_stream_V_V_U   |        1|  32|  48|   128|    8|     1024|
    |gaussian_stream_x_V_s_U  |        1|  32|  48|   128|    8|     1024|
    |gaussian_stream_y_V_s_U  |        1|  32|  48|   128|    8|     1024|
    |gray_stream_V_V_U        |        1|  32|  48|   128|    8|     1024|
    |in_stream_V_V_U          |        2|  56|  60|   128|   32|     4096|
    |out_V_c_U                |        0|   5|  45|     6|   32|      192|
    |out_stream_V_V_U         |        2|  56|  60|   128|   32|     4096|
    |sobel_stream_x_V_V_U     |        1|  32|  48|   128|    8|     1024|
    |sobel_stream_y_V_V_U     |        1|  32|  48|   128|    8|     1024|
    +-------------------------+---------+----+----+------+-----+---------+
    |Total                    |       10| 309| 453|  1030|  144|    14528|
    +-------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Mem2Stream_Batch9_U0_start_full_n  |    and   |      0|  0|   8|           1|           1|
    |ap_idle                            |    and   |      0|  0|   8|           1|           1|
    |gaussianBlur_U0_start_full_n       |    and   |      0|  0|   8|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  24|           3|           3|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    6|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    6|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs | image_filter | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs | image_filter | return value |
|interrupt                  | out |    1| ap_ctrl_hs | image_filter | return value |
|m_axi_hostmem_1_AWVALID    | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWREADY    |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWADDR     | out |   32|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWID       | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWLEN      | out |    8|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWSIZE     | out |    3|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWBURST    | out |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWLOCK     | out |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWCACHE    | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWPROT     | out |    3|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWQOS      | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWREGION   | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_AWUSER     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WVALID     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WREADY     |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WDATA      | out |   32|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WSTRB      | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WLAST      | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WID        | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_WUSER      | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARVALID    | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARREADY    |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARADDR     | out |   32|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARID       | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARLEN      | out |    8|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARSIZE     | out |    3|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARBURST    | out |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARLOCK     | out |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARCACHE    | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARPROT     | out |    3|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARQOS      | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARREGION   | out |    4|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_ARUSER     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RVALID     |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RREADY     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RDATA      |  in |   32|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RLAST      |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RID        |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RUSER      |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_RRESP      |  in |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BVALID     |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BREADY     | out |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BRESP      |  in |    2|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BID        |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_1_BUSER      |  in |    1|    m_axi   |   hostmem_1  |    pointer   |
|m_axi_hostmem_2_AWVALID    | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWREADY    |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWADDR     | out |   32|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWID       | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWLEN      | out |    8|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWSIZE     | out |    3|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWBURST    | out |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWLOCK     | out |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWCACHE    | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWPROT     | out |    3|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWQOS      | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWREGION   | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_AWUSER     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WVALID     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WREADY     |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WDATA      | out |   32|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WSTRB      | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WLAST      | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WID        | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_WUSER      | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARVALID    | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARREADY    |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARADDR     | out |   32|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARID       | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARLEN      | out |    8|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARSIZE     | out |    3|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARBURST    | out |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARLOCK     | out |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARCACHE    | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARPROT     | out |    3|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARQOS      | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARREGION   | out |    4|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_ARUSER     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RVALID     |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RREADY     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RDATA      |  in |   32|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RLAST      |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RID        |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RUSER      |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_RRESP      |  in |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BVALID     |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BREADY     | out |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BRESP      |  in |    2|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BID        |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
|m_axi_hostmem_2_BUSER      |  in |    1|    m_axi   |   hostmem_2  |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

