// Seed: 1344648130
`define pp_36 0
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input id_12,
    output id_13,
    input id_14,
    output id_15,
    input logic id_16,
    output id_17,
    input id_18,
    output id_19,
    input id_20,
    input id_21,
    output id_22,
    input id_23,
    input id_24,
    output logic id_25,
    input logic id_26,
    output id_27,
    input logic id_28,
    output id_29,
    input id_30,
    output id_31,
    input id_32,
    input logic id_33,
    input id_34,
    input logic id_35
);
  `define pp_37 0
  logic id_37;
  logic id_38 = ~id_32 && 1;
  logic id_39;
  always `pp_36 <= (1);
  logic id_40 (
      id_22,
      1,
      1
  );
  assign id_4 = 1;
  initial id_40 = id_20;
  logic id_41, id_42, id_43, id_44, id_45;
endmodule
`timescale 1 ps / 1 ps
`define pp_38 0
