{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541511985334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541511985341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 13:46:25 2018 " "Processing started: Tue Nov 06 13:46:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541511985341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511985341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLmaster -c TLmaster " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLmaster -c TLmaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511985341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541511986128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541511986128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/local/carcounter/carcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /local/carcounter/carcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CarCounter " "Found entity 1: CarCounter" {  } { { "../CarCounter/Carcounter.bdf" "" { Schematic "C:/local/CarCounter/Carcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541511995016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511995016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/local/tlcontroller/tlcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /local/tlcontroller/tlcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLController " "Found entity 1: TLController" {  } { { "../TLController/TLController.bdf" "" { Schematic "C:/local/TLController/TLController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541511995020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511995020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/local/7seg/7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /local/7seg/7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "../7seg/7seg.bdf" "" { Schematic "C:/local/7seg/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541511995024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511995024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/local/t4_8/t4_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /local/t4_8/t4_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T4_8 " "Found entity 1: T4_8" {  } { { "../T4_8/T4_8.bdf" "" { Schematic "C:/local/T4_8/T4_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541511995028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511995028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/local/trafficdecoder/lightdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /local/trafficdecoder/lightdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lightdecoder " "Found entity 1: Lightdecoder" {  } { { "../TrafficDecoder/Lightdecoder.bdf" "" { Schematic "C:/local/TrafficDecoder/Lightdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541511995032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511995032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlmaster.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tlmaster.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLmaster " "Found entity 1: TLmaster" {  } { { "TLmaster.bdf" "" { Schematic "C:/local/TLmaster/TLmaster.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541511995036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511995036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLmaster " "Elaborating entity \"TLmaster\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541511995078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:7seg2 " "Elaborating entity \"7seg\" for hierarchy \"7seg:7seg2\"" {  } { { "TLmaster.bdf" "7seg2" { Schematic "C:/local/TLmaster/TLmaster.bdf" { { 480 1008 1104 672 "7seg2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541511995096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLController TLController:inst2 " "Elaborating entity \"TLController\" for hierarchy \"TLController:inst2\"" {  } { { "TLmaster.bdf" "inst2" { Schematic "C:/local/TLmaster/TLmaster.bdf" { { 312 520 664 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541511995099 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT NOT4 " "Primitive \"NOT\" of instance \"NOT4\" not used" {  } { { "../TLController/TLController.bdf" "" { Schematic "C:/local/TLController/TLController.bdf" { { 208 408 456 240 "NOT4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1541511995102 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT NOT5 " "Primitive \"NOT\" of instance \"NOT5\" not used" {  } { { "../TLController/TLController.bdf" "" { Schematic "C:/local/TLController/TLController.bdf" { { 256 408 456 288 "NOT5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1541511995102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T4_8 T4_8:T4_8 " "Elaborating entity \"T4_8\" for hierarchy \"T4_8:T4_8\"" {  } { { "TLmaster.bdf" "T4_8" { Schematic "C:/local/TLmaster/TLmaster.bdf" { { 392 728 840 520 "T4_8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541511995119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarCounter CarCounter:inst " "Elaborating entity \"CarCounter\" for hierarchy \"CarCounter:inst\"" {  } { { "TLmaster.bdf" "inst" { Schematic "C:/local/TLmaster/TLmaster.bdf" { { 280 264 408 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541511995122 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT NOT3 " "Primitive \"NOT\" of instance \"NOT3\" not used" {  } { { "../CarCounter/Carcounter.bdf" "" { Schematic "C:/local/CarCounter/Carcounter.bdf" { { 80 168 216 112 "NOT3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1541511995124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lightdecoder Lightdecoder:Lightdecoder " "Elaborating entity \"Lightdecoder\" for hierarchy \"Lightdecoder:Lightdecoder\"" {  } { { "TLmaster.bdf" "Lightdecoder" { Schematic "C:/local/TLmaster/TLmaster.bdf" { { 744 992 1088 904 "Lightdecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541511995140 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../TLController/TLController.bdf" "" { Schematic "C:/local/TLController/TLController.bdf" { { 496 488 568 560 "Q2" "" } } } } { "../TLController/TLController.bdf" "" { Schematic "C:/local/TLController/TLController.bdf" { { 496 656 736 560 "Q1" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541511995470 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541511995470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541511995534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541511995911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541511995911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541511995987 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541511995987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541511995987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541511995987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541511996018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 13:46:36 2018 " "Processing ended: Tue Nov 06 13:46:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541511996018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541511996018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541511996018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511996018 ""}
