{
    vars: [A],
    pvars: [B],
    transitions: [    {
        name: t0,
        source: f32_0_main_Load,
        target: f32_0_main_Load,
        constraints: [0>=0]
    }
    ],
    initnode: f32_0_main_Load
 }
 
