{
  "module_name": "intel_bios.h",
  "hash_id": "76420f5460aefe515da10ca68a3f0a4bc81136c663bcae8d71d6de0116262209",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/gma500/intel_bios.h",
  "human_readable_source": " \n \n\n#ifndef _INTEL_BIOS_H_\n#define _INTEL_BIOS_H_\n\nstruct drm_device;\n\nstruct vbt_header {\n\tu8 signature[20];\t\t \n\tu16 version;\t\t\t \n\tu16 header_size;\t\t \n\tu16 vbt_size;\t\t\t \n\tu8 vbt_checksum;\n\tu8 reserved0;\n\tu32 bdb_offset;\t\t\t \n\tu32 aim_offset[4];\t\t \n} __packed;\n\n\nstruct bdb_header {\n\tu8 signature[16];\t\t \n\tu16 version;\t\t\t \n\tu16 header_size;\t\t \n\tu16 bdb_size;\t\t\t \n};\n\n \nstruct vbios_data {\n\tu8 type;  \n\tu8 relstage;\n\tu8 chipset;\n\tu8 lvds_present:1;\n\tu8 tv_present:1;\n\tu8 rsvd2:6;  \n\tu8 rsvd3[4];\n\tu8 signon[155];\n\tu8 copyright[61];\n\tu16 code_segment;\n\tu8 dos_boot_mode;\n\tu8 bandwidth_percent;\n\tu8 rsvd4;  \n\tu8 resize_pci_bios;\n\tu8 rsvd5;  \n} __packed;\n\n \n#define BDB_GENERAL_FEATURES\t  1\n#define BDB_GENERAL_DEFINITIONS\t  2\n#define BDB_OLD_TOGGLE_LIST\t  3\n#define BDB_MODE_SUPPORT_LIST\t  4\n#define BDB_GENERIC_MODE_TABLE\t  5\n#define BDB_EXT_MMIO_REGS\t  6\n#define BDB_SWF_IO\t\t  7\n#define BDB_SWF_MMIO\t\t  8\n#define BDB_DOT_CLOCK_TABLE\t  9\n#define BDB_MODE_REMOVAL_TABLE\t 10\n#define BDB_CHILD_DEVICE_TABLE\t 11\n#define BDB_DRIVER_FEATURES\t 12\n#define BDB_DRIVER_PERSISTENCE\t 13\n#define BDB_EXT_TABLE_PTRS\t 14\n#define BDB_DOT_CLOCK_OVERRIDE\t 15\n#define BDB_DISPLAY_SELECT\t 16\n \n#define BDB_DRIVER_ROTATION\t 18\n#define BDB_DISPLAY_REMOVE\t 19\n#define BDB_OEM_CUSTOM\t\t 20\n#define BDB_EFP_LIST\t\t 21  \n#define BDB_SDVO_LVDS_OPTIONS\t 22\n#define BDB_SDVO_PANEL_DTDS\t 23\n#define BDB_SDVO_LVDS_PNP_IDS\t 24\n#define BDB_SDVO_LVDS_POWER_SEQ\t 25\n#define BDB_TV_OPTIONS\t\t 26\n#define BDB_EDP\t\t\t 27\n#define BDB_LVDS_OPTIONS\t 40\n#define BDB_LVDS_LFP_DATA_PTRS\t 41\n#define BDB_LVDS_LFP_DATA\t 42\n#define BDB_LVDS_BACKLIGHT\t 43\n#define BDB_LVDS_POWER\t\t 44\n#define BDB_SKIP\t\t254  \n\nstruct bdb_general_features {\n\t \n\tu8 panel_fitting:2;\n\tu8 flexaim:1;\n\tu8 msg_enable:1;\n\tu8 clear_screen:3;\n\tu8 color_flip:1;\n\n\t \n\tu8 download_ext_vbt:1;\n\tu8 enable_ssc:1;\n\tu8 ssc_freq:1;\n\tu8 enable_lfp_on_override:1;\n\tu8 disable_ssc_ddt:1;\n\tu8 rsvd8:3;  \n\n\t \n\tu8 disable_smooth_vision:1;\n\tu8 single_dvi:1;\n\tu8 rsvd9:6;  \n\n\t \n\tu8 legacy_monitor_detect;\n\n\t \n\tu8 int_crt_support:1;\n\tu8 int_tv_support:1;\n\tu8 int_efp_support:1;\n\tu8 dp_ssc_enb:1;\t \n\tu8 dp_ssc_freq:1;\t \n\tu8 rsvd11:3;  \n} __packed;\n\n \n#define GPIO_PIN_DVI_LVDS\t0x03  \n#define GPIO_PIN_ADD_I2C\t0x05  \n#define GPIO_PIN_ADD_DDC\t0x04  \n#define GPIO_PIN_ADD_DDC_I2C\t0x06  \n\n \n#define DEVICE_TYPE_NONE\t0x00\n#define DEVICE_TYPE_CRT\t\t0x01\n#define DEVICE_TYPE_TV\t\t0x09\n#define DEVICE_TYPE_EFP\t\t0x12\n#define DEVICE_TYPE_LFP\t\t0x22\n \n#define DEVICE_TYPE_CRT_DPMS\t\t0x6001\n#define DEVICE_TYPE_CRT_DPMS_HOTPLUG\t0x4001\n#define DEVICE_TYPE_TV_COMPOSITE\t0x0209\n#define DEVICE_TYPE_TV_MACROVISION\t0x0289\n#define DEVICE_TYPE_TV_RF_COMPOSITE\t0x020c\n#define DEVICE_TYPE_TV_SVIDEO_COMPOSITE\t0x0609\n#define DEVICE_TYPE_TV_SCART\t\t0x0209\n#define DEVICE_TYPE_TV_CODEC_HOTPLUG_PWR 0x6009\n#define DEVICE_TYPE_EFP_HOTPLUG_PWR\t0x6012\n#define DEVICE_TYPE_EFP_DVI_HOTPLUG_PWR\t0x6052\n#define DEVICE_TYPE_EFP_DVI_I\t\t0x6053\n#define DEVICE_TYPE_EFP_DVI_D_DUAL\t0x6152\n#define DEVICE_TYPE_EFP_DVI_D_HDCP\t0x60d2\n#define DEVICE_TYPE_OPENLDI_HOTPLUG_PWR\t0x6062\n#define DEVICE_TYPE_OPENLDI_DUALPIX\t0x6162\n#define DEVICE_TYPE_LFP_PANELLINK\t0x5012\n#define DEVICE_TYPE_LFP_CMOS_PWR\t0x5042\n#define DEVICE_TYPE_LFP_LVDS_PWR\t0x5062\n#define DEVICE_TYPE_LFP_LVDS_DUAL\t0x5162\n#define DEVICE_TYPE_LFP_LVDS_DUAL_HDCP\t0x51e2\n\n#define DEVICE_CFG_NONE\t\t0x00\n#define DEVICE_CFG_12BIT_DVOB\t0x01\n#define DEVICE_CFG_12BIT_DVOC\t0x02\n#define DEVICE_CFG_24BIT_DVOBC\t0x09\n#define DEVICE_CFG_24BIT_DVOCB\t0x0a\n#define DEVICE_CFG_DUAL_DVOB\t0x11\n#define DEVICE_CFG_DUAL_DVOC\t0x12\n#define DEVICE_CFG_DUAL_DVOBC\t0x13\n#define DEVICE_CFG_DUAL_LINK_DVOBC\t0x19\n#define DEVICE_CFG_DUAL_LINK_DVOCB\t0x1a\n\n#define DEVICE_WIRE_NONE\t0x00\n#define DEVICE_WIRE_DVOB\t0x01\n#define DEVICE_WIRE_DVOC\t0x02\n#define DEVICE_WIRE_DVOBC\t0x03\n#define DEVICE_WIRE_DVOBB\t0x05\n#define DEVICE_WIRE_DVOCC\t0x06\n#define DEVICE_WIRE_DVOB_MASTER 0x0d\n#define DEVICE_WIRE_DVOC_MASTER 0x0e\n\n#define DEVICE_PORT_DVOA\t0x00  \n#define DEVICE_PORT_DVOB\t0x01\n#define DEVICE_PORT_DVOC\t0x02\n\nstruct child_device_config {\n\tu16 handle;\n\tu16 device_type;\n\tu8  device_id[10];  \n\tu16 addin_offset;\n\tu8  dvo_port;  \n\tu8  i2c_pin;\n\tu8  slave_addr;\n\tu8  ddc_pin;\n\tu16 edid_ptr;\n\tu8  dvo_cfg;  \n\tu8  dvo2_port;\n\tu8  i2c2_pin;\n\tu8  slave2_addr;\n\tu8  ddc2_pin;\n\tu8  capabilities;\n\tu8  dvo_wiring; \n\tu8  dvo2_wiring;\n\tu16 extended_type;\n\tu8  dvo_function;\n} __packed;\n\n\nstruct bdb_general_definitions {\n\t \n\tu8 crt_ddc_gmbus_pin;\n\n\t \n\tu8 dpms_acpi:1;\n\tu8 skip_boot_crt_detect:1;\n\tu8 dpms_aim:1;\n\tu8 rsvd1:5;  \n\n\t \n\tu8 boot_display[2];\n\tu8 child_dev_size;\n\n\t \n\tstruct child_device_config devices[];\n};\n\nstruct bdb_lvds_options {\n\tu8 panel_type;\n\tu8 rsvd1;\n\t \n\tu8 pfit_mode:2;\n\tu8 pfit_text_mode_enhanced:1;\n\tu8 pfit_gfx_mode_enhanced:1;\n\tu8 pfit_ratio_auto:1;\n\tu8 pixel_dither:1;\n\tu8 lvds_edid:1;\n\tu8 rsvd2:1;\n\tu8 rsvd4;\n} __packed;\n\nstruct bdb_lvds_backlight {\n\tu8 type:2;\n\tu8 pol:1;\n\tu8 gpio:3;\n\tu8 gmbus:2;\n\tu16 freq;\n\tu8 minbrightness;\n\tu8 i2caddr;\n\tu8 brightnesscmd;\n\t \n} __packed;\n\n \nstruct bdb_lvds_lfp_data_ptr {\n\tu16 fp_timing_offset;  \n\tu8 fp_table_size;\n\tu16 dvo_timing_offset;\n\tu8 dvo_table_size;\n\tu16 panel_pnp_id_offset;\n\tu8 pnp_table_size;\n} __packed;\n\nstruct bdb_lvds_lfp_data_ptrs {\n\tu8 lvds_entries;  \n\tstruct bdb_lvds_lfp_data_ptr ptr[16];\n} __packed;\n\n \nstruct lvds_fp_timing {\n\tu16 x_res;\n\tu16 y_res;\n\tu32 lvds_reg;\n\tu32 lvds_reg_val;\n\tu32 pp_on_reg;\n\tu32 pp_on_reg_val;\n\tu32 pp_off_reg;\n\tu32 pp_off_reg_val;\n\tu32 pp_cycle_reg;\n\tu32 pp_cycle_reg_val;\n\tu32 pfit_reg;\n\tu32 pfit_reg_val;\n\tu16 terminator;\n} __packed;\n\nstruct lvds_dvo_timing {\n\tu16 clock;\t\t \n\tu8 hactive_lo;\n\tu8 hblank_lo;\n\tu8 hblank_hi:4;\n\tu8 hactive_hi:4;\n\tu8 vactive_lo;\n\tu8 vblank_lo;\n\tu8 vblank_hi:4;\n\tu8 vactive_hi:4;\n\tu8 hsync_off_lo;\n\tu8 hsync_pulse_width;\n\tu8 vsync_pulse_width:4;\n\tu8 vsync_off:4;\n\tu8 rsvd0:6;\n\tu8 hsync_off_hi:2;\n\tu8 h_image;\n\tu8 v_image;\n\tu8 max_hv;\n\tu8 h_border;\n\tu8 v_border;\n\tu8 rsvd1:3;\n\tu8 digital:2;\n\tu8 vsync_positive:1;\n\tu8 hsync_positive:1;\n\tu8 rsvd2:1;\n} __packed;\n\nstruct lvds_pnp_id {\n\tu16 mfg_name;\n\tu16 product_code;\n\tu32 serial;\n\tu8 mfg_week;\n\tu8 mfg_year;\n} __packed;\n\nstruct bdb_lvds_lfp_data_entry {\n\tstruct lvds_fp_timing fp_timing;\n\tstruct lvds_dvo_timing dvo_timing;\n\tstruct lvds_pnp_id pnp_id;\n} __packed;\n\nstruct bdb_lvds_lfp_data {\n\tstruct bdb_lvds_lfp_data_entry data[16];\n} __packed;\n\nstruct aimdb_header {\n\tchar signature[16];\n\tchar oem_device[20];\n\tu16 aimdb_version;\n\tu16 aimdb_header_size;\n\tu16 aimdb_size;\n} __packed;\n\nstruct aimdb_block {\n\tu8 aimdb_id;\n\tu16 aimdb_size;\n} __packed;\n\nstruct vch_panel_data {\n\tu16 fp_timing_offset;\n\tu8 fp_timing_size;\n\tu16 dvo_timing_offset;\n\tu8 dvo_timing_size;\n\tu16 text_fitting_offset;\n\tu8 text_fitting_size;\n\tu16 graphics_fitting_offset;\n\tu8 graphics_fitting_size;\n} __packed;\n\nstruct vch_bdb_22 {\n\tstruct aimdb_block aimdb_block;\n\tstruct vch_panel_data panels[16];\n} __packed;\n\nstruct bdb_sdvo_lvds_options {\n\tu8 panel_backlight;\n\tu8 h40_set_panel_type;\n\tu8 panel_type;\n\tu8 ssc_clk_freq;\n\tu16 als_low_trip;\n\tu16 als_high_trip;\n\tu8 sclalarcoeff_tab_row_num;\n\tu8 sclalarcoeff_tab_row_size;\n\tu8 coefficient[8];\n\tu8 panel_misc_bits_1;\n\tu8 panel_misc_bits_2;\n\tu8 panel_misc_bits_3;\n\tu8 panel_misc_bits_4;\n} __packed;\n\n#define BDB_DRIVER_FEATURE_NO_LVDS\t\t0\n#define BDB_DRIVER_FEATURE_INT_LVDS\t\t1\n#define BDB_DRIVER_FEATURE_SDVO_LVDS\t\t2\n#define BDB_DRIVER_FEATURE_EDP\t\t\t3\n\nstruct bdb_driver_features {\n\tu8 boot_dev_algorithm:1;\n\tu8 block_display_switch:1;\n\tu8 allow_display_switch:1;\n\tu8 hotplug_dvo:1;\n\tu8 dual_view_zoom:1;\n\tu8 int15h_hook:1;\n\tu8 sprite_in_clone:1;\n\tu8 primary_lfp_id:1;\n\n\tu16 boot_mode_x;\n\tu16 boot_mode_y;\n\tu8 boot_mode_bpp;\n\tu8 boot_mode_refresh;\n\n\tu16 enable_lfp_primary:1;\n\tu16 selective_mode_pruning:1;\n\tu16 dual_frequency:1;\n\tu16 render_clock_freq:1;  \n\tu16 nt_clone_support:1;\n\tu16 power_scheme_ui:1;  \n\tu16 sprite_display_assign:1;  \n\tu16 cui_aspect_scaling:1;\n\tu16 preserve_aspect_ratio:1;\n\tu16 sdvo_device_power_down:1;\n\tu16 crt_hotplug:1;\n\tu16 lvds_config:2;\n\tu16 tv_hotplug:1;\n\tu16 hdmi_config:2;\n\n\tu8 static_display:1;\n\tu8 reserved2:7;\n\tu16 legacy_crt_max_x;\n\tu16 legacy_crt_max_y;\n\tu8 legacy_crt_max_refresh;\n\n\tu8 hdmi_termination;\n\tu8 custom_vbt_version;\n} __packed;\n\n#define EDP_18BPP\t0\n#define EDP_24BPP\t1\n#define EDP_30BPP\t2\n#define EDP_RATE_1_62\t0\n#define EDP_RATE_2_7\t1\n#define EDP_LANE_1\t0\n#define EDP_LANE_2\t1\n#define EDP_LANE_4\t3\n#define EDP_PREEMPHASIS_NONE\t0\n#define EDP_PREEMPHASIS_3_5dB\t1\n#define EDP_PREEMPHASIS_6dB\t2\n#define EDP_PREEMPHASIS_9_5dB\t3\n#define EDP_VSWING_0_4V\t\t0\n#define EDP_VSWING_0_6V\t\t1\n#define EDP_VSWING_0_8V\t\t2\n#define EDP_VSWING_1_2V\t\t3\n\nstruct edp_power_seq {\n\tu16 t1_t3;\n\tu16 t8;\n\tu16 t9;\n\tu16 t10;\n\tu16 t11_t12;\n} __attribute__ ((packed));\n\nstruct edp_link_params {\n\tu8 rate:4;\n\tu8 lanes:4;\n\tu8 preemphasis:4;\n\tu8 vswing:4;\n} __attribute__ ((packed));\n\nstruct bdb_edp {\n\tstruct edp_power_seq power_seqs[16];\n\tu32 color_depth;\n\tu32 sdrrs_msa_timing_delay;\n\tstruct edp_link_params link_params[16];\n} __attribute__ ((packed));\n\nextern int psb_intel_init_bios(struct drm_device *dev);\nextern void psb_intel_destroy_bios(struct drm_device *dev);\n\n \n\n \n#define GR18_DRIVER_SWITCH_EN\t(1<<7)  \n#define GR18_HOTKEY_MASK\t0x78  \n#define   GR18_HK_NONE\t\t(0x0<<3)\n#define   GR18_HK_LFP_STRETCH\t(0x1<<3)\n#define   GR18_HK_TOGGLE_DISP\t(0x2<<3)\n#define   GR18_HK_DISP_SWITCH\t(0x4<<3)  \n#define   GR18_HK_POPUP_DISABLED (0x6<<3)\n#define   GR18_HK_POPUP_ENABLED\t(0x7<<3)\n#define   GR18_HK_PFIT\t\t(0x8<<3)\n#define   GR18_HK_APM_CHANGE\t(0xa<<3)\n#define   GR18_HK_MULTIPLE\t(0xc<<3)\n#define GR18_USER_INT_EN\t(1<<2)\n#define GR18_A0000_FLUSH_EN\t(1<<1)\n#define GR18_SMM_EN\t\t(1<<0)\n\n \n#define SWF00_YRES_SHIFT\t16\n#define SWF00_XRES_SHIFT\t0\n#define SWF00_RES_MASK\t\t0xffff\n\n \n#define SWF01_TV2_FORMAT_SHIFT\t8\n#define SWF01_TV1_FORMAT_SHIFT\t0\n#define SWF01_TV_FORMAT_MASK\t0xffff\n\n#define SWF10_VBIOS_BLC_I2C_EN\t(1<<29)\n#define SWF10_GTT_OVERRIDE_EN\t(1<<28)\n#define SWF10_LFP_DPMS_OVR\t(1<<27)  \n#define SWF10_ACTIVE_TOGGLE_LIST_MASK (7<<24)\n#define   SWF10_OLD_TOGGLE\t0x0\n#define   SWF10_TOGGLE_LIST_1\t0x1\n#define   SWF10_TOGGLE_LIST_2\t0x2\n#define   SWF10_TOGGLE_LIST_3\t0x3\n#define   SWF10_TOGGLE_LIST_4\t0x4\n#define SWF10_PANNING_EN\t(1<<23)\n#define SWF10_DRIVER_LOADED\t(1<<22)\n#define SWF10_EXTENDED_DESKTOP\t(1<<21)\n#define SWF10_EXCLUSIVE_MODE\t(1<<20)\n#define SWF10_OVERLAY_EN\t(1<<19)\n#define SWF10_PLANEB_HOLDOFF\t(1<<18)\n#define SWF10_PLANEA_HOLDOFF\t(1<<17)\n#define SWF10_VGA_HOLDOFF\t(1<<16)\n#define SWF10_ACTIVE_DISP_MASK\t0xffff\n#define   SWF10_PIPEB_LFP2\t(1<<15)\n#define   SWF10_PIPEB_EFP2\t(1<<14)\n#define   SWF10_PIPEB_TV2\t(1<<13)\n#define   SWF10_PIPEB_CRT2\t(1<<12)\n#define   SWF10_PIPEB_LFP\t(1<<11)\n#define   SWF10_PIPEB_EFP\t(1<<10)\n#define   SWF10_PIPEB_TV\t(1<<9)\n#define   SWF10_PIPEB_CRT\t(1<<8)\n#define   SWF10_PIPEA_LFP2\t(1<<7)\n#define   SWF10_PIPEA_EFP2\t(1<<6)\n#define   SWF10_PIPEA_TV2\t(1<<5)\n#define   SWF10_PIPEA_CRT2\t(1<<4)\n#define   SWF10_PIPEA_LFP\t(1<<3)\n#define   SWF10_PIPEA_EFP\t(1<<2)\n#define   SWF10_PIPEA_TV\t(1<<1)\n#define   SWF10_PIPEA_CRT\t(1<<0)\n\n#define SWF11_MEMORY_SIZE_SHIFT\t16\n#define SWF11_SV_TEST_EN\t(1<<15)\n#define SWF11_IS_AGP\t\t(1<<14)\n#define SWF11_DISPLAY_HOLDOFF\t(1<<13)\n#define SWF11_DPMS_REDUCED\t(1<<12)\n#define SWF11_IS_VBE_MODE\t(1<<11)\n#define SWF11_PIPEB_ACCESS\t(1<<10)  \n#define SWF11_DPMS_MASK\t\t0x07\n#define   SWF11_DPMS_OFF\t(1<<2)\n#define   SWF11_DPMS_SUSPEND\t(1<<1)\n#define   SWF11_DPMS_STANDBY\t(1<<0)\n#define   SWF11_DPMS_ON\t\t0\n\n#define SWF14_GFX_PFIT_EN\t(1<<31)\n#define SWF14_TEXT_PFIT_EN\t(1<<30)\n#define SWF14_LID_STATUS_CLOSED\t(1<<29)  \n#define SWF14_POPUP_EN\t\t(1<<28)\n#define SWF14_DISPLAY_HOLDOFF\t(1<<27)\n#define SWF14_DISP_DETECT_EN\t(1<<26)\n#define SWF14_DOCKING_STATUS_DOCKED (1<<25)  \n#define SWF14_DRIVER_STATUS\t(1<<24)\n#define SWF14_OS_TYPE_WIN9X\t(1<<23)\n#define SWF14_OS_TYPE_WINNT\t(1<<22)\n \n#define SWF14_PM_TYPE_MASK\t0x00070000\n#define   SWF14_PM_ACPI_VIDEO\t(0x4 << 16)\n#define   SWF14_PM_ACPI\t\t(0x3 << 16)\n#define   SWF14_PM_APM_12\t(0x2 << 16)\n#define   SWF14_PM_APM_11\t(0x1 << 16)\n#define SWF14_HK_REQUEST_MASK\t0x0000ffff  \n\t   \n#define   SWF14_DS_PIPEB_LFP2_EN (1<<15)\n#define   SWF14_DS_PIPEB_EFP2_EN (1<<14)\n#define   SWF14_DS_PIPEB_TV2_EN  (1<<13)\n#define   SWF14_DS_PIPEB_CRT2_EN (1<<12)\n#define   SWF14_DS_PIPEB_LFP_EN  (1<<11)\n#define   SWF14_DS_PIPEB_EFP_EN  (1<<10)\n#define   SWF14_DS_PIPEB_TV_EN\t (1<<9)\n#define   SWF14_DS_PIPEB_CRT_EN  (1<<8)\n#define   SWF14_DS_PIPEA_LFP2_EN (1<<7)\n#define   SWF14_DS_PIPEA_EFP2_EN (1<<6)\n#define   SWF14_DS_PIPEA_TV2_EN  (1<<5)\n#define   SWF14_DS_PIPEA_CRT2_EN (1<<4)\n#define   SWF14_DS_PIPEA_LFP_EN  (1<<3)\n#define   SWF14_DS_PIPEA_EFP_EN  (1<<2)\n#define   SWF14_DS_PIPEA_TV_EN\t (1<<1)\n#define   SWF14_DS_PIPEA_CRT_EN  (1<<0)\n\t   \n#define   SWF14_PFIT_EN\t\t(1<<0)  \n\t   \n#define   SWF14_APM_HIBERNATE\t0x4\n#define   SWF14_APM_SUSPEND\t0x3\n#define   SWF14_APM_STANDBY\t0x1\n#define   SWF14_APM_RESTORE\t0x0\n\n \n#define\t DEVICE_TYPE_INT_LFP\t0x1022\n#define\t DEVICE_TYPE_INT_TV\t0x1009\n#define\t DEVICE_TYPE_HDMI\t0x60D2\n#define\t DEVICE_TYPE_DP\t\t0x68C6\n#define\t DEVICE_TYPE_eDP\t0x78C6\n\n \n#define\t\tDVO_B\t\t1\n#define\t\tDVO_C\t\t2\n#define\t\tDVO_D\t\t3\n\n \n#define\t\tPORT_IDPB\t7\n#define\t\tPORT_IDPC\t8\n#define\t\tPORT_IDPD\t9\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}