// Seed: 2646073391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0][1] id_5;
  module_0(
      id_4, id_4, id_3, id_4, id_4
  ); id_6 :
  assert property (@(negedge 1'd0 or posedge 1 && id_1) id_6) id_2 <= id_5;
endmodule
