X86_64 4.SB+mfences+mfence+po+mfence
"MFencesWR Fre MFencedWR Fre PodWR Fre MFencedWR Fre"
Cycle=Fre PodWR Fre MFencedWR Fre MFencesWR Fre MFencedWR
Relax=
Safe=Fre PodWR MFencesWR MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=T,2:y=F,2:z=T,3:z=F,3:x=T
Com=Fr Fr Fr Fr
Orig=MFencesWR Fre MFencedWR Fre PodWR Fre MFencedWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rax; uint64_t 0:rax;

}
 P0            | P1            | P2            | P3            ;
 movq $1,(x)   | movq $2,(x)   | movq $1,(y)   | movq $1,(z)   ;
 mfence        | mfence        | movq (z),%rax | mfence        ;
 movq (x),%rax | movq (y),%rax |               | movq (x),%rax ;
exists (x=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0 /\ 3:rax=0)
