============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  05:00:44 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (38836 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    4131                  
             Slack:=   38836                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y          -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y          -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y          -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y          -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y          -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y       -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18241__7410/Y          -       B->Y  R     NOR2X1         2  2.8   169   209   13360    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   265   13625    (-,-) 
  g18049__9315/Y          -       D->Y  R     AND4X1         4  4.8   138   358   13983    (-,-) 
  g17818__4319/Y          -       A1->Y R     AO22X1         1  1.9    62   258   14241    (-,-) 
  ram_0_char_num_reg[3]/D -       -     R     DFFHQX1        1    -     -     0   14241    (-,-) 
#------------------------------------------------------------------------------------------------



Path 2: MET (38836 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    4131                  
             Slack:=   38836                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y          -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y          -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y          -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y          -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y          -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y       -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18241__7410/Y          -       B->Y  R     NOR2X1         2  2.8   169   209   13360    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   265   13625    (-,-) 
  g18049__9315/Y          -       D->Y  R     AND4X1         4  4.8   138   358   13983    (-,-) 
  g17816__2398/Y          -       A1->Y R     AO22X1         1  1.9    62   258   14241    (-,-) 
  ram_0_char_num_reg[2]/D -       -     R     DFFHQX1        1    -     -     0   14241    (-,-) 
#------------------------------------------------------------------------------------------------



Path 3: MET (38836 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    4131                  
             Slack:=   38836                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y          -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y          -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y          -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y          -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y          -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y       -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18241__7410/Y          -       B->Y  R     NOR2X1         2  2.8   169   209   13360    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   265   13625    (-,-) 
  g18049__9315/Y          -       D->Y  R     AND4X1         4  4.8   138   358   13983    (-,-) 
  g17817__5107/Y          -       A1->Y R     AO22X1         1  1.9    62   258   14241    (-,-) 
  ram_0_char_num_reg[1]/D -       -     R     DFFHQX1        1    -     -     0   14241    (-,-) 
#------------------------------------------------------------------------------------------------



Path 4: MET (38836 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    4131                  
             Slack:=   38836                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y          -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y          -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y          -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y          -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y          -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y       -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18241__7410/Y          -       B->Y  R     NOR2X1         2  2.8   169   209   13360    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   265   13625    (-,-) 
  g18049__9315/Y          -       D->Y  R     AND4X1         4  4.8   138   358   13983    (-,-) 
  g17815__6260/Y          -       A1->Y R     AO22X1         1  1.9    62   258   14241    (-,-) 
  ram_0_char_num_reg[0]/D -       -     R     DFFHQX1        1    -     -     0   14241    (-,-) 
#------------------------------------------------------------------------------------------------



Path 5: MET (39070 ps) Setup Check with Pin rom_1_n0161_reg/CK->SI
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0161_reg/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3897                  
             Slack:=   39070                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y           -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y     -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y           -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y     -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y     -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y     -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y     -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y     -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y     -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y     -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y     -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y     -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y  -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18219__2802/Y     -       AN->Y F     NAND3BX1       1  1.9   228   292   13444    (-,-) 
  g18172__2883/Y     -       C->Y  R     NOR3X1         2  2.8   249   259   13703    (-,-) 
  g17999__8428/Y     -       A1->Y R     OA22X1         1  1.8    58   304   14007    (-,-) 
  rom_1_n0161_reg/SI -       -     R     SDFFQX1        1    -     -     0   14007    (-,-) 
#-------------------------------------------------------------------------------------------



Path 6: MET (39126 ps) Setup Check with Pin rom_0_n0161_reg/CK->SI
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0161_reg/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3840                  
             Slack:=   39126                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y           -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y     -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y           -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y     -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y     -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y     -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18586__2346/Y     -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18547__8428/Y     -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18480__7410/Y     -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18394__6260/Y     -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18380__5107/Y     -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18340__8246/Y     -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g91__5115/Y  -       A->Y  F     TBUFX2         8 15.6   201   293   13142    (-,-) 
  g18287/Y           -       A->Y  R     INVX1          3  4.6   135   175   13317    (-,-) 
  g18173__3680/Y     -       B->Y  R     AND4XL         2  2.8   122   397   13714    (-,-) 
  g18000__6161/Y     -       A1->Y R     OA22X1         1  1.8    58   237   13951    (-,-) 
  rom_0_n0161_reg/SI -       -     R     SDFFQX1        1    -     -     0   13951    (-,-) 
#-------------------------------------------------------------------------------------------



Path 7: MET (39165 ps) Setup Check with Pin ram_0_src_ram_sel_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_src_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -541                  
       Uncertainty:-    2500                  
     Required Time:=   53041                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3765                  
             Slack:=   39165                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y          -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y          -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y          -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y          -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y          -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y       -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18241__7410/Y          -       B->Y  R     NOR2X1         2  2.8   169   209   13360    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   265   13625    (-,-) 
  g18166/Y                -       A->Y  F     INVX1          2  2.9    95    98   13723    (-,-) 
  g17801__8246/Y          -       C->Y  R     NOR3X1         1  1.8   175   153   13875    (-,-) 
  ram_0_src_ram_sel_reg/D -       -     R     DFFQXL         1    -     -     0   13875    (-,-) 
#------------------------------------------------------------------------------------------------



Path 8: MET (39166 ps) Setup Check with Pin i4004_sp_board_din_n_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -545                  
       Uncertainty:-    2500                  
     Required Time:=   53045                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3769                  
             Slack:=   39166                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                      -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                      -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y                -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y                -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y                -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y                -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y                -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y                -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y             -       A->Y   F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18196__6161/Y                -       A1N->Y F     OAI2BB1X1      1  2.0   154   220   13371    (-,-) 
  i4004_tio_board_g54__2398/Y   -       A->Y   F     TBUFX1         6 12.0   299   296   13668    (-,-) 
  g18109/Y                      -       A->Y   R     INVX1          2  3.0   119   212   13880    (-,-) 
  i4004_sp_board_din_n_reg[2]/D -       -      R     SDFFQX1        2    -     -     0   13880    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 9: MET (39178 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -545                  
       Uncertainty:-    2500                  
     Required Time:=   53045                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3757                  
             Slack:=   39178                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                      -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                      -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18659__2883/Y                -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18544__6260/Y                -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18473__2346/Y                -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18392__2398/Y                -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18381__2398/Y                -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18339__5122/Y                -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g88__7482/Y             -       A->Y   F     TBUFX2         8 16.0   206   296   13144    (-,-) 
  g18190__5115/Y                -       A1N->Y F     OAI2BB1X1      1  2.0   154   214   13359    (-,-) 
  i4004_tio_board_g53__6260/Y   -       A->Y   F     TBUFX1         6 12.0   299   296   13655    (-,-) 
  g18107/Y                      -       A->Y   R     INVX1          2  3.0   119   212   13868    (-,-) 
  i4004_sp_board_din_n_reg[3]/D -       -      R     SDFFQX1        2    -     -     0   13868    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 10: MET (39180 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -545                  
       Uncertainty:-    2500                  
     Required Time:=   53045                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3755                  
             Slack:=   39180                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                      -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                      -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18588__1666/Y                -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18519__6783/Y                -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18453__2883/Y                -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18391__5477/Y                -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18378__5477/Y                -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18341__7098/Y                -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g90__6131/Y             -       A->Y   F     TBUFX2         8 15.8   204   295   13143    (-,-) 
  g18193__1881/Y                -       A1N->Y F     OAI2BB1X1      1  2.0   154   213   13356    (-,-) 
  i4004_tio_board_g3__5477/Y    -       A->Y   F     TBUFX1         6 12.0   299   296   13653    (-,-) 
  g18108/Y                      -       A->Y   R     INVX1          2  3.0   119   212   13865    (-,-) 
  i4004_sp_board_din_n_reg[1]/D -       -      R     SDFFQX1        2    -     -     0   13865    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 11: MET (39182 ps) Setup Check with Pin rom_0_chipsel_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3778                  
             Slack:=   39182                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y            -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y      -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y            -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y      -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y      -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y      -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y      -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y      -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y      -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y      -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y      -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y      -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y   -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18130__7482/Y      -       A->Y  R     NOR4X2         2  3.0   226   299   13451    (-,-) 
  g17828__6417/Y      -       C->Y  F     NAND3BX1       1  2.0   243   263   13714    (-,-) 
  g17802__9945/Y      -       B0->Y R     OAI2BB1X1      1  1.9    95   175   13889    (-,-) 
  rom_0_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   13889    (-,-) 
#--------------------------------------------------------------------------------------------



Path 12: MET (39195 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3765                  
             Slack:=   39195                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y            -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y      -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y            -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y      -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y      -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y      -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y      -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y      -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y      -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y      -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y      -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y      -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y   -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18127__7098/Y      -       B->Y  R     NOR4X2         2  3.0   223   288   13439    (-,-) 
  g17829__7410/Y      -       C->Y  F     NAND3BX1       1  2.0   242   262   13701    (-,-) 
  g17803__5115/Y      -       B0->Y R     OAI2BB1X1      1  1.9    95   175   13876    (-,-) 
  rom_1_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   13876    (-,-) 
#--------------------------------------------------------------------------------------------



Path 13: MET (39205 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -557                  
       Uncertainty:-    2500                  
     Required Time:=   53057                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3741                  
             Slack:=   39205                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                      -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                      -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18586__2346/Y                -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18547__8428/Y                -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18480__7410/Y                -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18394__6260/Y                -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18380__5107/Y                -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18340__8246/Y                -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g91__5115/Y             -       A->Y   F     TBUFX2         8 15.6   201   293   13142    (-,-) 
  g18194__4733/Y                -       A1N->Y F     OAI2BB1X1      1  2.0   154   212   13354    (-,-) 
  i4004_tio_board_g55__5107/Y   -       A->Y   F     TBUFX1         6 12.1   301   298   13652    (-,-) 
  g18106/Y                      -       A->Y   R     INVX1          1  1.8    95   200   13852    (-,-) 
  i4004_sp_board_din_n_reg[0]/D -       -      R     SDFFQX1        1    -     -     0   13852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 14: MET (39227 ps) Setup Check with Pin ram_0_ram_sel_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -564                  
       Uncertainty:-    2500                  
     Required Time:=   53064                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3727                  
             Slack:=   39227                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y            -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y      -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y            -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y      -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y      -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y      -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y      -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y      -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y      -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y      -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y      -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y      -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y   -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18241__7410/Y      -       B->Y  R     NOR2X1         2  2.8   169   209   13360    (-,-) 
  g17863__5122/Y      -       B->Y  F     MXI2XL         1  1.9   256   270   13631    (-,-) 
  g17778__1666/Y      -       B->Y  R     NOR2X1         1  1.9   134   206   13837    (-,-) 
  ram_0_ram_sel_reg/D -       -     R     DFFHQX1        1    -     -     0   13837    (-,-) 
#--------------------------------------------------------------------------------------------



Path 15: MET (39444 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3530                  
             Slack:=   39444                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                     -       A->Y   F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y               -       S0->Y  R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                     -       A->Y   F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y               -       B->Y   F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y               -       A->Y   R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y               -       A->Y   R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18624__6783/Y               -       A1->Y  R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18526__2398/Y               -       C0->Y  F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18462__7098/Y               -       C->Y   R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18395__1666/Y               -       C->Y   R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18379__6260/Y               -       D->Y   F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18342__6131/Y               -       C->Y   R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g89__1881/Y            -       A->Y   R     TBUFX2         9 17.5   196   257   12625    (-,-) 
  g18196__6161/Y               -       A1N->Y R     OAI2BB1X1      1  2.0   101   221   12846    (-,-) 
  i4004_tio_board_g54__2398/Y  -       A->Y   R     TBUFX1         6 12.1   254   279   13125    (-,-) 
  g17859__1881/Y               -       A->Y   F     MXI2XL         1  1.9   258   322   13448    (-,-) 
  g17774__5122/Y               -       B->Y   R     NAND2X1        1  1.9    95   180   13627    (-,-) 
  i4004_alu_board_tmp_reg[2]/D -       -      R     DFFHQX1        1    -     -     0   13627    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 16: MET (39456 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3518                  
             Slack:=   39456                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                     -       A->Y   F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y               -       S0->Y  R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                     -       A->Y   F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y               -       B->Y   F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y               -       A->Y   R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y               -       A->Y   R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18586__2346/Y               -       A1->Y  R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18547__8428/Y               -       C0->Y  F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18480__7410/Y               -       C->Y   R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18394__6260/Y               -       C->Y   R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18380__5107/Y               -       D->Y   F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18340__8246/Y               -       C->Y   R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g91__5115/Y            -       A->Y   R     TBUFX2         8 15.9   179   248   12616    (-,-) 
  g18194__4733/Y               -       A1N->Y R     OAI2BB1X1      1  2.0   101   214   12829    (-,-) 
  i4004_tio_board_g55__5107/Y  -       A->Y   R     TBUFX1         6 12.3   258   281   13111    (-,-) 
  g17861__7482/Y               -       A->Y   F     MXI2XL         1  1.9   258   325   13435    (-,-) 
  g17776__3680/Y               -       B->Y   R     NAND2X1        1  1.9    95   180   13615    (-,-) 
  i4004_alu_board_tmp_reg[0]/D -       -      R     DFFHQX1        1    -     -     0   13615    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 17: MET (39456 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3517                  
             Slack:=   39456                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                     -       A->Y   F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y               -       S0->Y  R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                     -       A->Y   F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y               -       B->Y   F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y               -       A->Y   R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y               -       A->Y   R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18659__2883/Y               -       A1->Y  R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18544__6260/Y               -       C0->Y  F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18473__2346/Y               -       C->Y   R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18392__2398/Y               -       C->Y   R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18381__2398/Y               -       D->Y   F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18339__5122/Y               -       C->Y   R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g88__7482/Y            -       A->Y   R     TBUFX2         8 16.3   183   250   12618    (-,-) 
  g18190__5115/Y               -       A1N->Y R     OAI2BB1X1      1  2.0   101   215   12834    (-,-) 
  i4004_tio_board_g53__6260/Y  -       A->Y   R     TBUFX1         6 12.1   254   279   13113    (-,-) 
  g17860__6131/Y               -       A->Y   F     MXI2XL         1  1.9   258   322   13435    (-,-) 
  g17775__6783/Y               -       B->Y   R     NAND2X1        1  1.9    95   180   13614    (-,-) 
  i4004_alu_board_tmp_reg[3]/D -       -      R     DFFHQX1        1    -     -     0   13614    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 18: MET (39459 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3515                  
             Slack:=   39459                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                     -       A->Y   F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y               -       S0->Y  R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                     -       A->Y   F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y               -       B->Y   F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y               -       A->Y   R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y               -       A->Y   R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18588__1666/Y               -       A1->Y  R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18519__6783/Y               -       C0->Y  F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18453__2883/Y               -       C->Y   R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18391__5477/Y               -       C->Y   R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18378__5477/Y               -       D->Y   F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18341__7098/Y               -       C->Y   R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g90__6131/Y            -       A->Y   R     TBUFX2         8 16.1   181   249   12617    (-,-) 
  g18193__1881/Y               -       A1N->Y R     OAI2BB1X1      1  2.0   101   214   12831    (-,-) 
  i4004_tio_board_g3__5477/Y   -       A->Y   R     TBUFX1         6 12.1   254   279   13110    (-,-) 
  g17862__4733/Y               -       A->Y   F     MXI2XL         1  1.9   258   322   13433    (-,-) 
  g17777__1617/Y               -       B->Y   R     NAND2X1        1  1.9    95   180   13612    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      R     DFFHQX1        1    -     -     0   13612    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 19: MET (39491 ps) Setup Check with Pin i4004_sp_board_row_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_row_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1145                  
       Uncertainty:-    2500                  
     Required Time:=   53645                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    4044                  
             Slack:=   39491                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y           -       A->Y   F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18196__6161/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   220   13371    (-,-) 
  i4004_tio_board_g54__2398/Y -       A->Y   F     TBUFX1         6 12.0   299   296   13668    (-,-) 
  g18109/Y                    -       A->Y   R     INVX1          2  3.0   119   212   13880    (-,-) 
  g17814__2802/Y              -       A1->Y  F     OAI221X1       1  1.9   275   274   14154    (-,-) 
  i4004_sp_board_row_reg[1]/D -       -      F     DFFHQX1        1    -     -     0   14154    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 20: MET (39503 ps) Setup Check with Pin i4004_sp_board_row_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_row_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1145                  
       Uncertainty:-    2500                  
     Required Time:=   53645                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    4032                  
             Slack:=   39503                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18659__2883/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18544__6260/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18473__2346/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18392__2398/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18381__2398/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18339__5122/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g88__7482/Y           -       A->Y   F     TBUFX2         8 16.0   206   296   13144    (-,-) 
  g18190__5115/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   214   13359    (-,-) 
  i4004_tio_board_g53__6260/Y -       A->Y   F     TBUFX1         6 12.0   299   296   13655    (-,-) 
  g18107/Y                    -       A->Y   R     INVX1          2  3.0   119   212   13868    (-,-) 
  g17804__1705/Y              -       A1->Y  F     OAI221X1       1  1.9   275   274   14142    (-,-) 
  i4004_sp_board_row_reg[2]/D -       -      F     DFFHQX1        1    -     -     0   14142    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 21: MET (39505 ps) Setup Check with Pin i4004_sp_board_row_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_row_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1145                  
       Uncertainty:-    2500                  
     Required Time:=   53645                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    4029                  
             Slack:=   39505                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18588__1666/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18519__6783/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18453__2883/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18391__5477/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18378__5477/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18341__7098/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g90__6131/Y           -       A->Y   F     TBUFX2         8 15.8   204   295   13143    (-,-) 
  g18193__1881/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   213   13356    (-,-) 
  i4004_tio_board_g3__5477/Y  -       A->Y   F     TBUFX1         6 12.0   299   296   13653    (-,-) 
  g18108/Y                    -       A->Y   R     INVX1          2  3.0   119   212   13865    (-,-) 
  g17813__5526/Y              -       A1->Y  F     OAI221X1       1  1.9   275   274   14140    (-,-) 
  i4004_sp_board_row_reg[0]/D -       -      F     DFFHQX1        1    -     -     0   14140    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 22: MET (39543 ps) Setup Check with Pin rom_0_srcff_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_srcff_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -494                  
       Uncertainty:-    2500                  
     Required Time:=   52994                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3340                  
             Slack:=   39543                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  poc_pad           -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y          -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y    -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y          -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y    -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y    -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y    -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y    -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y    -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y    -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y    -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y    -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y    -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18130__7482/Y    -       A->Y  R     NOR4X2         2  3.0   226   299   13451    (-,-) 
  rom_0_srcff_reg/D -       -     R     SDFFQX1        2    -     -     0   13451    (-,-) 
#------------------------------------------------------------------------------------------



Path 23: MET (39556 ps) Setup Check with Pin rom_1_srcff_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_srcff_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-    -496                  
       Uncertainty:-    2500                  
     Required Time:=   52996                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3329                  
             Slack:=   39556                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  poc_pad           -       -     F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y          -       A->Y  R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y    -       S0->Y F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y          -       A->Y  R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y    -       B->Y  R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y    -       A->Y  F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y    -       A->Y  F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y    -       A1->Y F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y    -       C0->Y R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y    -       C->Y  F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y    -       C->Y  F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y    -       D->Y  R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y    -       C->Y  F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y -       A->Y  F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18127__7098/Y    -       B->Y  R     NOR4X2         2  3.0   223   288   13439    (-,-) 
  rom_1_srcff_reg/D -       -     R     SDFFQX1        2    -     -     0   13439    (-,-) 
#------------------------------------------------------------------------------------------



Path 24: MET (39835 ps) Setup Check with Pin i4004_id_board_opa_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opa_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3557                  
             Slack:=   39835                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y           -       A->Y   F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18196__6161/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   220   13371    (-,-) 
  i4004_tio_board_g54__2398/Y -       A->Y   F     TBUFX1         6 12.0   299   296   13668    (-,-) 
  i4004_id_board_opa_reg[2]/D -       -      F     SDFFQX1        6    -     -     0   13668    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 25: MET (39835 ps) Setup Check with Pin i4004_id_board_opr_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opr_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3557                  
             Slack:=   39835                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y           -       A->Y   F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18196__6161/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   220   13371    (-,-) 
  i4004_tio_board_g54__2398/Y -       A->Y   F     TBUFX1         6 12.0   299   296   13668    (-,-) 
  i4004_id_board_opr_reg[2]/D -       -      F     SDFFQX1        6    -     -     0   13668    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 26: MET (39835 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_ip_board_incr_in_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3557                  
             Slack:=   39835                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                         -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                        -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                  -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                        -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                  -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                  -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                  -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y                  -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y                  -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y                  -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y                  -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y                  -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y                  -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y               -       A->Y   F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18196__6161/Y                  -       A1N->Y F     OAI2BB1X1      1  2.0   154   220   13371    (-,-) 
  i4004_tio_board_g54__2398/Y     -       A->Y   F     TBUFX1         6 12.0   299   296   13668    (-,-) 
  i4004_ip_board_incr_in_reg[2]/D -       -      F     SDFFQX1        6    -     -     0   13668    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 27: MET (39835 ps) Setup Check with Pin i4004_tio_board_data_out_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_tio_board_data_out_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3557                  
             Slack:=   39835                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                          -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                    -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                          -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                    -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                    -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                    -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18624__6783/Y                    -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18526__2398/Y                    -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18462__7098/Y                    -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18395__1666/Y                    -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18379__6260/Y                    -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18342__6131/Y                    -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g89__1881/Y                 -       A->Y   F     TBUFX2         9 17.0   218   303   13151    (-,-) 
  g18196__6161/Y                    -       A1N->Y F     OAI2BB1X1      1  2.0   154   220   13371    (-,-) 
  i4004_tio_board_g54__2398/Y       -       A->Y   F     TBUFX1         6 12.0   299   296   13668    (-,-) 
  i4004_tio_board_data_out_reg[2]/D -       -      F     SDFFQX1        6    -     -     0   13668    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 28: MET (39847 ps) Setup Check with Pin i4004_id_board_opa_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opa_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3545                  
             Slack:=   39847                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18659__2883/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18544__6260/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18473__2346/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18392__2398/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18381__2398/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18339__5122/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g88__7482/Y           -       A->Y   F     TBUFX2         8 16.0   206   296   13144    (-,-) 
  g18190__5115/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   214   13359    (-,-) 
  i4004_tio_board_g53__6260/Y -       A->Y   F     TBUFX1         6 12.0   299   296   13655    (-,-) 
  i4004_id_board_opa_reg[3]/D -       -      F     SDFFQX2        6    -     -     0   13655    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 29: MET (39847 ps) Setup Check with Pin i4004_id_board_opr_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opr_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3545                  
             Slack:=   39847                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18659__2883/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18544__6260/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18473__2346/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18392__2398/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18381__2398/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18339__5122/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g88__7482/Y           -       A->Y   F     TBUFX2         8 16.0   206   296   13144    (-,-) 
  g18190__5115/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   214   13359    (-,-) 
  i4004_tio_board_g53__6260/Y -       A->Y   F     TBUFX1         6 12.0   299   296   13655    (-,-) 
  i4004_id_board_opr_reg[3]/D -       -      F     SDFFQX1        6    -     -     0   13655    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 30: MET (39847 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_ip_board_incr_in_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3545                  
             Slack:=   39847                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                         -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                        -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                  -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                        -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                  -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                  -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                  -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18659__2883/Y                  -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18544__6260/Y                  -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18473__2346/Y                  -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18392__2398/Y                  -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18381__2398/Y                  -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18339__5122/Y                  -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g88__7482/Y               -       A->Y   F     TBUFX2         8 16.0   206   296   13144    (-,-) 
  g18190__5115/Y                  -       A1N->Y F     OAI2BB1X1      1  2.0   154   214   13359    (-,-) 
  i4004_tio_board_g53__6260/Y     -       A->Y   F     TBUFX1         6 12.0   299   296   13655    (-,-) 
  i4004_ip_board_incr_in_reg[3]/D -       -      F     SDFFQX1        6    -     -     0   13655    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 31: MET (39847 ps) Setup Check with Pin i4004_tio_board_data_out_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_tio_board_data_out_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3545                  
             Slack:=   39847                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                          -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                    -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                          -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                    -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                    -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                    -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18659__2883/Y                    -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18544__6260/Y                    -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18473__2346/Y                    -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18392__2398/Y                    -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18381__2398/Y                    -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18339__5122/Y                    -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y   F     TBUFX2         8 16.0   206   296   13144    (-,-) 
  g18190__5115/Y                    -       A1N->Y F     OAI2BB1X1      1  2.0   154   214   13359    (-,-) 
  i4004_tio_board_g53__6260/Y       -       A->Y   F     TBUFX1         6 12.0   299   296   13655    (-,-) 
  i4004_tio_board_data_out_reg[3]/D -       -      F     SDFFQX1        6    -     -     0   13655    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 32: MET (39849 ps) Setup Check with Pin i4004_id_board_opa_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opa_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3542                  
             Slack:=   39849                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18588__1666/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18519__6783/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18453__2883/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18391__5477/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18378__5477/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18341__7098/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g90__6131/Y           -       A->Y   F     TBUFX2         8 15.8   204   295   13143    (-,-) 
  g18193__1881/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   213   13356    (-,-) 
  i4004_tio_board_g3__5477/Y  -       A->Y   F     TBUFX1         6 12.0   299   296   13653    (-,-) 
  i4004_id_board_opa_reg[1]/D -       -      F     SDFFQX2        6    -     -     0   13653    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 33: MET (39849 ps) Setup Check with Pin i4004_id_board_opr_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opr_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1001                  
       Uncertainty:-    2500                  
     Required Time:=   53501                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3541                  
             Slack:=   39849                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18586__2346/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18547__8428/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18480__7410/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18394__6260/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18380__5107/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18340__8246/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g91__5115/Y           -       A->Y   F     TBUFX2         8 15.6   201   293   13142    (-,-) 
  g18194__4733/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   212   13354    (-,-) 
  i4004_tio_board_g55__5107/Y -       A->Y   F     TBUFX1         6 12.1   301   298   13652    (-,-) 
  i4004_id_board_opr_reg[0]/D -       -      F     SDFFQX1        6    -     -     0   13652    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 34: MET (39849 ps) Setup Check with Pin i4004_id_board_opr_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opr_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3542                  
             Slack:=   39849                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                    -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18588__1666/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18519__6783/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18453__2883/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18391__5477/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18378__5477/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18341__7098/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g90__6131/Y           -       A->Y   F     TBUFX2         8 15.8   204   295   13143    (-,-) 
  g18193__1881/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   213   13356    (-,-) 
  i4004_tio_board_g3__5477/Y  -       A->Y   F     TBUFX1         6 12.0   299   296   13653    (-,-) 
  i4004_id_board_opr_reg[1]/D -       -      F     SDFFQX1        6    -     -     0   13653    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 35: MET (39849 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_ip_board_incr_in_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3542                  
             Slack:=   39849                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                         -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                        -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                  -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                        -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                  -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                  -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                  -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18588__1666/Y                  -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18519__6783/Y                  -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18453__2883/Y                  -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18391__5477/Y                  -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18378__5477/Y                  -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18341__7098/Y                  -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g90__6131/Y               -       A->Y   F     TBUFX2         8 15.8   204   295   13143    (-,-) 
  g18193__1881/Y                  -       A1N->Y F     OAI2BB1X1      1  2.0   154   213   13356    (-,-) 
  i4004_tio_board_g3__5477/Y      -       A->Y   F     TBUFX1         6 12.0   299   296   13653    (-,-) 
  i4004_ip_board_incr_in_reg[1]/D -       -      F     SDFFQX1        6    -     -     0   13653    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 36: MET (39849 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_ip_board_incr_in_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1001                  
       Uncertainty:-    2500                  
     Required Time:=   53501                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3541                  
             Slack:=   39849                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                         -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                        -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                  -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                        -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                  -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                  -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                  -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18586__2346/Y                  -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18547__8428/Y                  -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18480__7410/Y                  -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18394__6260/Y                  -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18380__5107/Y                  -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18340__8246/Y                  -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g91__5115/Y               -       A->Y   F     TBUFX2         8 15.6   201   293   13142    (-,-) 
  g18194__4733/Y                  -       A1N->Y F     OAI2BB1X1      1  2.0   154   212   13354    (-,-) 
  i4004_tio_board_g55__5107/Y     -       A->Y   F     TBUFX1         6 12.1   301   298   13652    (-,-) 
  i4004_ip_board_incr_in_reg[0]/D -       -      F     SDFFQX1        6    -     -     0   13652    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 37: MET (39849 ps) Setup Check with Pin i4004_tio_board_data_out_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_tio_board_data_out_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1001                  
       Uncertainty:-    2500                  
     Required Time:=   53501                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3541                  
             Slack:=   39849                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                          -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                    -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                          -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                    -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                    -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                    -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18586__2346/Y                    -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18547__8428/Y                    -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18480__7410/Y                    -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18394__6260/Y                    -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18380__5107/Y                    -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18340__8246/Y                    -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g91__5115/Y                 -       A->Y   F     TBUFX2         8 15.6   201   293   13142    (-,-) 
  g18194__4733/Y                    -       A1N->Y F     OAI2BB1X1      1  2.0   154   212   13354    (-,-) 
  i4004_tio_board_g55__5107/Y       -       A->Y   F     TBUFX1         6 12.1   301   298   13652    (-,-) 
  i4004_tio_board_data_out_reg[0]/D -       -      F     SDFFQX1        6    -     -     0   13652    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 38: MET (39849 ps) Setup Check with Pin i4004_tio_board_data_out_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_tio_board_data_out_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          110     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5110     
                                              
             Setup:-   -1002                  
       Uncertainty:-    2500                  
     Required Time:=   53502                  
      Launch Clock:-    5110                  
       Input Delay:-    5000                  
         Data Path:-    3542                  
             Slack:=   39849                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -      F     (arrival)     13 16.3   220     0   10110    (-,-) 
  g18844/Y                          -       A->Y   R     INVX1          1  2.0    85   156   10266    (-,-) 
  g18790__6417/Y                    -       S0->Y  F     MX2X1          7  7.8   212   272   10538    (-,-) 
  g18788/Y                          -       A->Y   R     INVX1          8  8.7   220   228   10766    (-,-) 
  g18780__5107/Y                    -       B->Y   R     OR2X1          6  7.3   163   243   11009    (-,-) 
  g18776__1705/Y                    -       A->Y   F     NOR2X1         4  4.8   165   183   11191    (-,-) 
  g18739__1705/Y                    -       A->Y   F     AND2X1         4  4.8   133   188   11379    (-,-) 
  g18588__1666/Y                    -       A1->Y  F     AO22X1         1  1.9    68   219   11598    (-,-) 
  g18519__6783/Y                    -       C0->Y  R     AOI221X1       1  2.0   209   172   11770    (-,-) 
  g18453__2883/Y                    -       C->Y   F     NAND3X1        1  1.8   226   245   12015    (-,-) 
  g18391__5477/Y                    -       C->Y   F     OR4X1          1  1.9    82   355   12370    (-,-) 
  g18378__5477/Y                    -       D->Y   R     NOR4BX1        1  2.0   267   195   12565    (-,-) 
  g18341__7098/Y                    -       C->Y   F     NAND3X1        1  2.0   244   283   12848    (-,-) 
  ram_0_g90__6131/Y                 -       A->Y   F     TBUFX2         8 15.8   204   295   13143    (-,-) 
  g18193__1881/Y                    -       A1N->Y F     OAI2BB1X1      1  2.0   154   213   13356    (-,-) 
  i4004_tio_board_g3__5477/Y        -       A->Y   F     TBUFX1         6 12.0   299   296   13653    (-,-) 
  i4004_tio_board_data_out_reg[1]/D -       -      F     SDFFQX1        6    -     -     0   13653    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 39: MET (39888 ps) Setup Check with Pin i4004_id_board_opa_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opa_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -498                  
       Uncertainty:-    2500                  
     Required Time:=   52998                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3014                  
             Slack:=   39888                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                    -       A->Y   F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y              -       S0->Y  R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                    -       A->Y   F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y              -       B->Y   F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y              -       A->Y   R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y              -       A->Y   R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18586__2346/Y              -       A1->Y  R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18547__8428/Y              -       C0->Y  F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18480__7410/Y              -       C->Y   R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18394__6260/Y              -       C->Y   R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18380__5107/Y              -       D->Y   F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18340__8246/Y              -       C->Y   R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g91__5115/Y           -       A->Y   R     TBUFX2         8 15.9   179   248   12616    (-,-) 
  g18194__4733/Y              -       A1N->Y R     OAI2BB1X1      1  2.0   101   214   12829    (-,-) 
  i4004_tio_board_g55__5107/Y -       A->Y   R     TBUFX1         6 12.3   258   281   13111    (-,-) 
  i4004_id_board_opa_reg[0]/D -       -      R     EDFFHQX2       6    -     -     0   13111    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 40: MET (39921 ps) Setup Check with Pin ram_0_reg_num_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_reg_num_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -578                  
       Uncertainty:-    2500                  
     Required Time:=   53078                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3060                  
             Slack:=   39921                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  poc_pad                -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y               -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y         -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y               -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y         -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y         -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y         -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18588__1666/Y         -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18519__6783/Y         -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18453__2883/Y         -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18391__5477/Y         -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18378__5477/Y         -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18341__7098/Y         -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g90__6131/Y      -       A->Y  R     TBUFX2         8 16.1   181   249   12617    (-,-) 
  g17855__1617/Y         -       A->Y  R     MX3XL          1  1.8    82   376   12993    (-,-) 
  g17757__2346/Y         -       A->Y  R     AND2X1         1  1.9    55   164   13157    (-,-) 
  ram_0_reg_num_reg[1]/D -       -     R     DFFHQX1        1    -     -     0   13157    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 41: MET (39946 ps) Setup Check with Pin ram_0_opa_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_opa_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -564                  
       Uncertainty:-    2500                  
     Required Time:=   53064                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3021                  
             Slack:=   39946                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y           -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y     -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y           -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y     -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y     -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y     -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18624__6783/Y     -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18526__2398/Y     -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18462__7098/Y     -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18395__1666/Y     -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18379__6260/Y     -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18342__6131/Y     -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g89__1881/Y  -       A->Y  R     TBUFX2         9 17.5   196   257   12625    (-,-) 
  g17857__9945/Y     -       A->Y  F     MXI2XL         1  1.9   254   287   12912    (-,-) 
  g17781__8428/Y     -       B->Y  R     NOR2X1         1  1.9   134   206   13118    (-,-) 
  ram_0_opa_reg[2]/D -       -     R     DFFHQX1        1    -     -     0   13118    (-,-) 
#-------------------------------------------------------------------------------------------



Path 42: MET (39960 ps) Setup Check with Pin ram_0_opa_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_opa_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -564                  
       Uncertainty:-    2500                  
     Required Time:=   53064                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3006                  
             Slack:=   39960                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y           -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y     -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y           -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y     -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y     -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y     -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18659__2883/Y     -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18544__6260/Y     -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18473__2346/Y     -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18392__2398/Y     -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18381__2398/Y     -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18339__5122/Y     -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g88__7482/Y  -       A->Y  R     TBUFX2         8 16.3   183   250   12618    (-,-) 
  g17858__2883/Y     -       A->Y  F     MXI2XL         1  1.9   254   280   12898    (-,-) 
  g17782__4319/Y     -       B->Y  R     NOR2X1         1  1.9   134   205   13103    (-,-) 
  ram_0_opa_reg[3]/D -       -     R     DFFHQX1        1    -     -     0   13103    (-,-) 
#-------------------------------------------------------------------------------------------



Path 43: MET (39963 ps) Setup Check with Pin ram_0_oport_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_oport_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -564                  
       Uncertainty:-    2500                  
     Required Time:=   53064                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3004                  
             Slack:=   39963                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  poc_pad              -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y             -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y       -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y             -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y       -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y       -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y       -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18586__2346/Y       -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18547__8428/Y       -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18480__7410/Y       -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18394__6260/Y       -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18380__5107/Y       -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18340__8246/Y       -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g91__5115/Y    -       A->Y  R     TBUFX2         8 15.9   179   248   12616    (-,-) 
  g17865__2346/Y       -       B->Y  F     MXI2XL         1  1.9   260   277   12892    (-,-) 
  g17783__6783/Y       -       B->Y  R     NOR2X1         1  1.9   135   208   13101    (-,-) 
  ram_0_oport_reg[0]/D -       -     R     DFFHQX1        1    -     -     0   13101    (-,-) 
#---------------------------------------------------------------------------------------------



Path 44: MET (39965 ps) Setup Check with Pin ram_0_opa_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_opa_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -564                  
       Uncertainty:-    2500                  
     Required Time:=   53064                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    3002                  
             Slack:=   39965                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y           -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y     -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y           -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y     -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y     -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y     -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18586__2346/Y     -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18547__8428/Y     -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18480__7410/Y     -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18394__6260/Y     -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18380__5107/Y     -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18340__8246/Y     -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g91__5115/Y  -       A->Y  R     TBUFX2         8 15.9   179   248   12616    (-,-) 
  g17856__9315/Y     -       A->Y  F     MXI2XL         1  1.9   254   278   12893    (-,-) 
  g17779__5526/Y     -       B->Y  R     NOR2X1         1  1.9   134   205   13099    (-,-) 
  ram_0_opa_reg[0]/D -       -     R     DFFHQX1        1    -     -     0   13099    (-,-) 
#-------------------------------------------------------------------------------------------



Path 45: MET (40013 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[7][2]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[7][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -485                  
       Uncertainty:-    2500                  
     Required Time:=   52985                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    2874                  
             Slack:=   40013                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                          -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y                    -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y                    -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y                    -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18624__6783/Y                    -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18526__2398/Y                    -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18462__7098/Y                    -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18395__1666/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18379__6260/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18342__6131/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g89__1881/Y                 -       A->Y  R     TBUFX2         9 17.5   196   257   12625    (-,-) 
  g17965__5477/Y                    -       B->Y  R     AND2X8        80 79.8   240   346   12971    (-,-) 
  ram_0_ram0_ram_array_reg[7][2]/SI -       -     R     SDFFQX1       80    -     -     0   12971    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 46: MET (40013 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[5][2]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[5][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -485                  
       Uncertainty:-    2500                  
     Required Time:=   52985                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    2874                  
             Slack:=   40013                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                          -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y                    -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y                    -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y                    -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18624__6783/Y                    -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18526__2398/Y                    -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18462__7098/Y                    -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18395__1666/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18379__6260/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18342__6131/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g89__1881/Y                 -       A->Y  R     TBUFX2         9 17.5   196   257   12625    (-,-) 
  g17965__5477/Y                    -       B->Y  R     AND2X8        80 79.8   240   346   12971    (-,-) 
  ram_0_ram0_ram_array_reg[5][2]/SI -       -     R     SDFFQX1       80    -     -     0   12971    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 47: MET (40013 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[4][2]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[4][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -485                  
       Uncertainty:-    2500                  
     Required Time:=   52985                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    2874                  
             Slack:=   40013                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                          -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y                    -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y                    -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y                    -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18624__6783/Y                    -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18526__2398/Y                    -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18462__7098/Y                    -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18395__1666/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18379__6260/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18342__6131/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g89__1881/Y                 -       A->Y  R     TBUFX2         9 17.5   196   257   12625    (-,-) 
  g17965__5477/Y                    -       B->Y  R     AND2X8        80 79.8   240   346   12971    (-,-) 
  ram_0_ram0_ram_array_reg[4][2]/SI -       -     R     SDFFQX1       80    -     -     0   12971    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 48: MET (40013 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[3][2]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[3][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -485                  
       Uncertainty:-    2500                  
     Required Time:=   52985                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    2874                  
             Slack:=   40013                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                          -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y                    -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y                    -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y                    -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18624__6783/Y                    -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18526__2398/Y                    -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18462__7098/Y                    -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18395__1666/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18379__6260/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18342__6131/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g89__1881/Y                 -       A->Y  R     TBUFX2         9 17.5   196   257   12625    (-,-) 
  g17965__5477/Y                    -       B->Y  R     AND2X8        80 79.8   240   346   12971    (-,-) 
  ram_0_ram0_ram_array_reg[3][2]/SI -       -     R     SDFFQX1       80    -     -     0   12971    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 49: MET (40013 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[2][2]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[2][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -485                  
       Uncertainty:-    2500                  
     Required Time:=   52985                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    2874                  
             Slack:=   40013                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                          -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y                    -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y                    -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y                    -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18624__6783/Y                    -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18526__2398/Y                    -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18462__7098/Y                    -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18395__1666/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18379__6260/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18342__6131/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g89__1881/Y                 -       A->Y  R     TBUFX2         9 17.5   196   257   12625    (-,-) 
  g17965__5477/Y                    -       B->Y  R     AND2X8        80 79.8   240   346   12971    (-,-) 
  ram_0_ram0_ram_array_reg[2][2]/SI -       -     R     SDFFQX1       80    -     -     0   12971    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 50: MET (40013 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[1][2]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[1][2]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           97     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5097     
                                              
             Setup:-    -485                  
       Uncertainty:-    2500                  
     Required Time:=   52985                  
      Launch Clock:-    5097                  
       Input Delay:-    5000                  
         Data Path:-    2874                  
             Slack:=   40013                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 17.1   190     0   10097    (-,-) 
  g18844/Y                          -       A->Y  F     INVX1          1  2.0    92   151   10248    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   181   274   10522    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10757    (-,-) 
  g18780__5107/Y                    -       B->Y  F     OR2X1          6  7.3   198   293   11050    (-,-) 
  g18776__1705/Y                    -       A->Y  R     NOR2X1         4  4.8   253   254   11303    (-,-) 
  g18739__1705/Y                    -       A->Y  R     AND2X1         4  4.8   115   277   11580    (-,-) 
  g18624__6783/Y                    -       A1->Y R     AO22X1         1  2.0    64   248   11829    (-,-) 
  g18526__2398/Y                    -       C0->Y F     AOI221X1       1  1.9   210    78   11906    (-,-) 
  g18462__7098/Y                    -       C->Y  R     NAND3X1        1  1.8    92   154   12061    (-,-) 
  g18395__1666/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12201    (-,-) 
  g18379__6260/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12278    (-,-) 
  g18342__6131/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12368    (-,-) 
  ram_0_g89__1881/Y                 -       A->Y  R     TBUFX2         9 17.5   196   257   12625    (-,-) 
  g17965__5477/Y                    -       B->Y  R     AND2X8        80 79.8   240   346   12971    (-,-) 
  ram_0_ram0_ram_array_reg[1][2]/SI -       -     R     SDFFQX1       80    -     -     0   12971    (-,-) 
#----------------------------------------------------------------------------------------------------------

