
The real deal.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000196  00800200  00000e54  00000ee8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e54  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000b  00800396  00800396  0000107e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000107e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000010b0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000170  00000000  00000000  000010f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002234  00000000  00000000  00001260  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012c7  00000000  00000000  00003494  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000107c  00000000  00000000  0000475b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000410  00000000  00000000  000057d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008dd  00000000  00000000  00005be8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010ac  00000000  00000000  000064c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  00007571  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	80 c4       	rjmp	.+2304   	; 0x906 <__vector_1>
   6:	00 00       	nop
   8:	8d c4       	rjmp	.+2330   	; 0x924 <__vector_2>
   a:	00 00       	nop
   c:	bd c4       	rjmp	.+2426   	; 0x988 <__vector_3>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	08 c5       	rjmp	.+2576   	; 0xa2a <__vector_6>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	5e c0       	rjmp	.+188    	; 0x122 <__bad_interrupt>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	0c c5       	rjmp	.+2584   	; 0xa8e <__vector_29>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	13 e0       	ldi	r17, 0x03	; 3
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e4 e5       	ldi	r30, 0x54	; 84
  fc:	fe e0       	ldi	r31, 0x0E	; 14
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a6 39       	cpi	r26, 0x96	; 150
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	23 e0       	ldi	r18, 0x03	; 3
 110:	a6 e9       	ldi	r26, 0x96	; 150
 112:	b3 e0       	ldi	r27, 0x03	; 3
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a1 3a       	cpi	r26, 0xA1	; 161
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	14 d2       	rcall	.+1064   	; 0x548 <main>
 120:	97 c6       	rjmp	.+3374   	; 0xe50 <_exit>

00000122 <__bad_interrupt>:
 122:	f1 c4       	rjmp	.+2530   	; 0xb06 <__vector_default>

00000124 <homeMotor>:
	0b00101110,  // Step 2
	0b00101101   // Step 3
};
int delayTable90[] = {15000, 14797.6, 14241.5, 13408.7, 12376.1, 11220.4, 10018.7, 8847.66, 7784.26, 6905.35, 6287.81, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6059.28, 6287.81, 6666.67, 7173.07, 7784.26, 8477.44, 9229.83, 10018.7, 10821.2, 11614.6, 12376.1, 13082.9, 13712.3, 14241.5, 14647.7, 14908.1, 15000};
int delayTable180[] = {15000, 14972.9, 14893.8, 14766.4, 14594.1, 14380.7, 14129.5, 13844.2, 13528.3, 13185.4, 12819, 12432.7, 12030, 11614.6, 11189.9, 10759.5, 10327, 9895.86, 9469.73, 9052.14, 8646.64, 8256.78, 7886.13, 7538.24, 7216.66, 6924.95, 6666.67, 6445.37, 6264.6, 6127.93, 6038.92, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6007.8, 6038.92, 6092.79, 6168.37, 6264.6, 6380.43, 6514.8, 6666.67, 6834.97, 7018.65, 7216.66, 7427.95, 7651.46, 7886.13, 8130.92, 8384.78, 8646.64, 8915.45, 9190.17, 9469.73, 9753.09, 10039.2, 10327, 10615.4, 10903.4, 11189.9, 11473.9, 11754.3, 12030, 12300.1, 12563.5, 12819, 13065.7, 13302.5, 13528.3, 13742.1, 13942.9, 14129.5, 14301, 14456.2, 14594.1, 14713.8, 14814, 14893.8, 14952.1, 14987.8, 15000};
int homeMotor(void) {
 124:	cf 93       	push	r28
 126:	df 93       	push	r29
	int stepIdx = 0;
	while (1) {
		// Check the hall effect sensor
		if (!(PIND & (1 << HALL_SENSOR_PIN))) {
 128:	4f 99       	sbic	0x09, 7	; 9
 12a:	03 c0       	rjmp	.+6      	; 0x132 <homeMotor+0xe>
	0b00101101   // Step 3
};
int delayTable90[] = {15000, 14797.6, 14241.5, 13408.7, 12376.1, 11220.4, 10018.7, 8847.66, 7784.26, 6905.35, 6287.81, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6059.28, 6287.81, 6666.67, 7173.07, 7784.26, 8477.44, 9229.83, 10018.7, 10821.2, 11614.6, 12376.1, 13082.9, 13712.3, 14241.5, 14647.7, 14908.1, 15000};
int delayTable180[] = {15000, 14972.9, 14893.8, 14766.4, 14594.1, 14380.7, 14129.5, 13844.2, 13528.3, 13185.4, 12819, 12432.7, 12030, 11614.6, 11189.9, 10759.5, 10327, 9895.86, 9469.73, 9052.14, 8646.64, 8256.78, 7886.13, 7538.24, 7216.66, 6924.95, 6666.67, 6445.37, 6264.6, 6127.93, 6038.92, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6007.8, 6038.92, 6092.79, 6168.37, 6264.6, 6380.43, 6514.8, 6666.67, 6834.97, 7018.65, 7216.66, 7427.95, 7651.46, 7886.13, 8130.92, 8384.78, 8646.64, 8915.45, 9190.17, 9469.73, 9753.09, 10039.2, 10327, 10615.4, 10903.4, 11189.9, 11473.9, 11754.3, 12030, 12300.1, 12563.5, 12819, 13065.7, 13302.5, 13528.3, 13742.1, 13942.9, 14129.5, 14301, 14456.2, 14594.1, 14713.8, 14814, 14893.8, 14952.1, 14987.8, 15000};
int homeMotor(void) {
	int stepIdx = 0;
 12c:	c0 e0       	ldi	r28, 0x00	; 0
 12e:	d0 e0       	ldi	r29, 0x00	; 0
 130:	17 c0       	rjmp	.+46     	; 0x160 <homeMotor+0x3c>
	while (1) {
		// Check the hall effect sensor
		if (!(PIND & (1 << HALL_SENSOR_PIN))) {
 132:	c0 e0       	ldi	r28, 0x00	; 0
 134:	d0 e0       	ldi	r29, 0x00	; 0
			PORTA = 0x00; // Stop the motor
			return(stepIdx);
			} else {
			// Move one step
			stepIdx = (stepIdx + 1) % 4; // Cycle through steps
 136:	ce 01       	movw	r24, r28
 138:	01 96       	adiw	r24, 0x01	; 1
 13a:	83 70       	andi	r24, 0x03	; 3
 13c:	90 78       	andi	r25, 0x80	; 128
 13e:	99 23       	and	r25, r25
 140:	24 f4       	brge	.+8      	; 0x14a <homeMotor+0x26>
 142:	01 97       	sbiw	r24, 0x01	; 1
 144:	8c 6f       	ori	r24, 0xFC	; 252
 146:	9f 6f       	ori	r25, 0xFF	; 255
 148:	01 96       	adiw	r24, 0x01	; 1
 14a:	ec 01       	movw	r28, r24
			PORTA = motorSteps[stepIdx];
 14c:	fc 01       	movw	r30, r24
 14e:	e8 5b       	subi	r30, 0xB8	; 184
 150:	fc 4f       	sbci	r31, 0xFC	; 252
 152:	80 81       	ld	r24, Z
 154:	82 b9       	out	0x02, r24	; 2
			mTimer(20); // Delay for motor movement
 156:	84 e1       	ldi	r24, 0x14	; 20
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	03 d5       	rcall	.+2566   	; 0xb62 <mTimer>
int delayTable180[] = {15000, 14972.9, 14893.8, 14766.4, 14594.1, 14380.7, 14129.5, 13844.2, 13528.3, 13185.4, 12819, 12432.7, 12030, 11614.6, 11189.9, 10759.5, 10327, 9895.86, 9469.73, 9052.14, 8646.64, 8256.78, 7886.13, 7538.24, 7216.66, 6924.95, 6666.67, 6445.37, 6264.6, 6127.93, 6038.92, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6007.8, 6038.92, 6092.79, 6168.37, 6264.6, 6380.43, 6514.8, 6666.67, 6834.97, 7018.65, 7216.66, 7427.95, 7651.46, 7886.13, 8130.92, 8384.78, 8646.64, 8915.45, 9190.17, 9469.73, 9753.09, 10039.2, 10327, 10615.4, 10903.4, 11189.9, 11473.9, 11754.3, 12030, 12300.1, 12563.5, 12819, 13065.7, 13302.5, 13528.3, 13742.1, 13942.9, 14129.5, 14301, 14456.2, 14594.1, 14713.8, 14814, 14893.8, 14952.1, 14987.8, 15000};
int homeMotor(void) {
	int stepIdx = 0;
	while (1) {
		// Check the hall effect sensor
		if (!(PIND & (1 << HALL_SENSOR_PIN))) {
 15c:	4f 99       	sbic	0x09, 7	; 9
 15e:	eb cf       	rjmp	.-42     	; 0x136 <homeMotor+0x12>
			PORTA = 0x00; // Stop the motor
 160:	12 b8       	out	0x02, r1	; 2
			stepIdx = (stepIdx + 1) % 4; // Cycle through steps
			PORTA = motorSteps[stepIdx];
			mTimer(20); // Delay for motor movement
		}
	}
}
 162:	ce 01       	movw	r24, r28
 164:	df 91       	pop	r29
 166:	cf 91       	pop	r28
 168:	08 95       	ret

0000016a <moveStepper>:

// Function to move the stepper motor with variable delay based on the lookup table
void moveStepper(int moveNum, int* stepNumInput){
 16a:	6f 92       	push	r6
 16c:	7f 92       	push	r7
 16e:	8f 92       	push	r8
 170:	9f 92       	push	r9
 172:	af 92       	push	r10
 174:	bf 92       	push	r11
 176:	cf 92       	push	r12
 178:	df 92       	push	r13
 17a:	ef 92       	push	r14
 17c:	ff 92       	push	r15
 17e:	0f 93       	push	r16
 180:	1f 93       	push	r17
 182:	cf 93       	push	r28
 184:	df 93       	push	r29
 186:	7c 01       	movw	r14, r24
 188:	3b 01       	movw	r6, r22
	int stepNum = *stepNumInput;
 18a:	db 01       	movw	r26, r22
 18c:	cd 91       	ld	r28, X+
 18e:	dc 91       	ld	r29, X
	int *ptr;
	if(moveNum >= 0){
 190:	99 23       	and	r25, r25
 192:	54 f4       	brge	.+20     	; 0x1a8 <moveStepper+0x3e>
		static int forSteps[] = {0,1,2,3};
		ptr = forSteps;
		} else {
		static int backSteps[] = {2,3,0,1};
		ptr = backSteps;
		moveNum = -moveNum;
 194:	f1 94       	neg	r15
 196:	e1 94       	neg	r14
 198:	f1 08       	sbc	r15, r1
	if(moveNum >= 0){
		static int forSteps[] = {0,1,2,3};
		ptr = forSteps;
		} else {
		static int backSteps[] = {2,3,0,1};
		ptr = backSteps;
 19a:	0f 2e       	mov	r0, r31
 19c:	f6 e0       	ldi	r31, 0x06	; 6
 19e:	cf 2e       	mov	r12, r31
 1a0:	f2 e0       	ldi	r31, 0x02	; 2
 1a2:	df 2e       	mov	r13, r31
 1a4:	f0 2d       	mov	r31, r0
 1a6:	06 c0       	rjmp	.+12     	; 0x1b4 <moveStepper+0x4a>
void moveStepper(int moveNum, int* stepNumInput){
	int stepNum = *stepNumInput;
	int *ptr;
	if(moveNum >= 0){
		static int forSteps[] = {0,1,2,3};
		ptr = forSteps;
 1a8:	0f 2e       	mov	r0, r31
 1aa:	fe e0       	ldi	r31, 0x0E	; 14
 1ac:	cf 2e       	mov	r12, r31
 1ae:	f2 e0       	ldi	r31, 0x02	; 2
 1b0:	df 2e       	mov	r13, r31
 1b2:	f0 2d       	mov	r31, r0
		} else {
		static int backSteps[] = {2,3,0,1};
		ptr = backSteps;
		moveNum = -moveNum;
	}
	for(int i=0; i < moveNum; i++){
 1b4:	1e 14       	cp	r1, r14
 1b6:	1f 04       	cpc	r1, r15
 1b8:	0c f0       	brlt	.+2      	; 0x1bc <moveStepper+0x52>
 1ba:	6e c0       	rjmp	.+220    	; 0x298 <moveStepper+0x12e>
 1bc:	0f 2e       	mov	r0, r31
 1be:	fe ed       	ldi	r31, 0xDE	; 222
 1c0:	8f 2e       	mov	r8, r31
 1c2:	f2 e0       	ldi	r31, 0x02	; 2
 1c4:	9f 2e       	mov	r9, r31
 1c6:	f0 2d       	mov	r31, r0
 1c8:	06 e1       	ldi	r16, 0x16	; 22
 1ca:	12 e0       	ldi	r17, 0x02	; 2
 1cc:	c7 01       	movw	r24, r14
 1ce:	88 0f       	add	r24, r24
 1d0:	99 1f       	adc	r25, r25
 1d2:	fc 01       	movw	r30, r24
 1d4:	e2 52       	subi	r30, 0x22	; 34
 1d6:	fd 4f       	sbci	r31, 0xFD	; 253
 1d8:	5f 01       	movw	r10, r30
		switch(stepNum){
 1da:	c1 30       	cpi	r28, 0x01	; 1
 1dc:	d1 05       	cpc	r29, r1
 1de:	19 f1       	breq	.+70     	; 0x226 <moveStepper+0xbc>
 1e0:	1c f4       	brge	.+6      	; 0x1e8 <moveStepper+0x7e>
 1e2:	20 97       	sbiw	r28, 0x00	; 0
 1e4:	91 f0       	breq	.+36     	; 0x20a <moveStepper+0xa0>
 1e6:	3a c0       	rjmp	.+116    	; 0x25c <moveStepper+0xf2>
 1e8:	c2 30       	cpi	r28, 0x02	; 2
 1ea:	d1 05       	cpc	r29, r1
 1ec:	51 f1       	breq	.+84     	; 0x242 <moveStepper+0xd8>
 1ee:	c3 30       	cpi	r28, 0x03	; 3
 1f0:	d1 05       	cpc	r29, r1
 1f2:	a1 f5       	brne	.+104    	; 0x25c <moveStepper+0xf2>
			case(3):
			PORTA = motorSteps[*ptr];
 1f4:	d6 01       	movw	r26, r12
 1f6:	ed 91       	ld	r30, X+
 1f8:	fc 91       	ld	r31, X
 1fa:	11 97       	sbiw	r26, 0x01	; 1
 1fc:	e8 5b       	subi	r30, 0xB8	; 184
 1fe:	fc 4f       	sbci	r31, 0xFC	; 252
 200:	80 81       	ld	r24, Z
 202:	82 b9       	out	0x02, r24	; 2
			stepNum = *ptr;
 204:	cd 91       	ld	r28, X+
 206:	dc 91       	ld	r29, X
			break;
 208:	29 c0       	rjmp	.+82     	; 0x25c <moveStepper+0xf2>
			case(0):
			PORTA = motorSteps[*(ptr+1)];
 20a:	d6 01       	movw	r26, r12
 20c:	12 96       	adiw	r26, 0x02	; 2
 20e:	ed 91       	ld	r30, X+
 210:	fc 91       	ld	r31, X
 212:	13 97       	sbiw	r26, 0x03	; 3
 214:	e8 5b       	subi	r30, 0xB8	; 184
 216:	fc 4f       	sbci	r31, 0xFC	; 252
 218:	80 81       	ld	r24, Z
 21a:	82 b9       	out	0x02, r24	; 2
			stepNum = *(ptr+1);
 21c:	12 96       	adiw	r26, 0x02	; 2
 21e:	cd 91       	ld	r28, X+
 220:	dc 91       	ld	r29, X
 222:	13 97       	sbiw	r26, 0x03	; 3
			break;
 224:	1b c0       	rjmp	.+54     	; 0x25c <moveStepper+0xf2>
			case(1):
			PORTA = motorSteps[*(ptr+2)];
 226:	d6 01       	movw	r26, r12
 228:	14 96       	adiw	r26, 0x04	; 4
 22a:	ed 91       	ld	r30, X+
 22c:	fc 91       	ld	r31, X
 22e:	15 97       	sbiw	r26, 0x05	; 5
 230:	e8 5b       	subi	r30, 0xB8	; 184
 232:	fc 4f       	sbci	r31, 0xFC	; 252
 234:	80 81       	ld	r24, Z
 236:	82 b9       	out	0x02, r24	; 2
			stepNum = *(ptr+2);
 238:	14 96       	adiw	r26, 0x04	; 4
 23a:	cd 91       	ld	r28, X+
 23c:	dc 91       	ld	r29, X
 23e:	15 97       	sbiw	r26, 0x05	; 5
			break;
 240:	0d c0       	rjmp	.+26     	; 0x25c <moveStepper+0xf2>
			case(2):
			PORTA = motorSteps[*(ptr+3)];
 242:	d6 01       	movw	r26, r12
 244:	16 96       	adiw	r26, 0x06	; 6
 246:	ed 91       	ld	r30, X+
 248:	fc 91       	ld	r31, X
 24a:	17 97       	sbiw	r26, 0x07	; 7
 24c:	e8 5b       	subi	r30, 0xB8	; 184
 24e:	fc 4f       	sbci	r31, 0xFC	; 252
 250:	80 81       	ld	r24, Z
 252:	82 b9       	out	0x02, r24	; 2
			stepNum = *(ptr+3);
 254:	16 96       	adiw	r26, 0x06	; 6
 256:	cd 91       	ld	r28, X+
 258:	dc 91       	ld	r29, X
 25a:	17 97       	sbiw	r26, 0x07	; 7
			break;
			default:
			break;
		}
		if (moveNum == 50){
 25c:	b2 e3       	ldi	r27, 0x32	; 50
 25e:	eb 16       	cp	r14, r27
 260:	f1 04       	cpc	r15, r1
 262:	29 f4       	brne	.+10     	; 0x26e <moveStepper+0x104>
			//mTimer(15);
			uTimer(delayTable90[i]);
 264:	f4 01       	movw	r30, r8
 266:	80 81       	ld	r24, Z
 268:	91 81       	ldd	r25, Z+1	; 0x01
 26a:	9b d4       	rcall	.+2358   	; 0xba2 <uTimer>
 26c:	0c c0       	rjmp	.+24     	; 0x286 <moveStepper+0x11c>
			} else if (moveNum == 100){
 26e:	f4 e6       	ldi	r31, 0x64	; 100
 270:	ef 16       	cp	r14, r31
 272:	f1 04       	cpc	r15, r1
 274:	29 f4       	brne	.+10     	; 0x280 <moveStepper+0x116>
			//mTimer(15);
			uTimer(delayTable180[i]);
 276:	d8 01       	movw	r26, r16
 278:	8d 91       	ld	r24, X+
 27a:	9c 91       	ld	r25, X
 27c:	92 d4       	rcall	.+2340   	; 0xba2 <uTimer>
 27e:	03 c0       	rjmp	.+6      	; 0x286 <moveStepper+0x11c>
			} else {
			mTimer(20);
 280:	84 e1       	ldi	r24, 0x14	; 20
 282:	90 e0       	ldi	r25, 0x00	; 0
 284:	6e d4       	rcall	.+2268   	; 0xb62 <mTimer>
 286:	b2 e0       	ldi	r27, 0x02	; 2
 288:	8b 0e       	add	r8, r27
 28a:	91 1c       	adc	r9, r1
 28c:	0e 5f       	subi	r16, 0xFE	; 254
 28e:	1f 4f       	sbci	r17, 0xFF	; 255
		} else {
		static int backSteps[] = {2,3,0,1};
		ptr = backSteps;
		moveNum = -moveNum;
	}
	for(int i=0; i < moveNum; i++){
 290:	8a 14       	cp	r8, r10
 292:	9b 04       	cpc	r9, r11
 294:	09 f0       	breq	.+2      	; 0x298 <moveStepper+0x12e>
 296:	a1 cf       	rjmp	.-190    	; 0x1da <moveStepper+0x70>
			uTimer(delayTable180[i]);
			} else {
			mTimer(20);
		}
	}
	*stepNumInput = stepNum;
 298:	f3 01       	movw	r30, r6
 29a:	d1 83       	std	Z+1, r29	; 0x01
 29c:	c0 83       	st	Z, r28
 29e:	df 91       	pop	r29
 2a0:	cf 91       	pop	r28
 2a2:	1f 91       	pop	r17
 2a4:	0f 91       	pop	r16
 2a6:	ff 90       	pop	r15
 2a8:	ef 90       	pop	r14
 2aa:	df 90       	pop	r13
 2ac:	cf 90       	pop	r12
 2ae:	bf 90       	pop	r11
 2b0:	af 90       	pop	r10
 2b2:	9f 90       	pop	r9
 2b4:	8f 90       	pop	r8
 2b6:	7f 90       	pop	r7
 2b8:	6f 90       	pop	r6
 2ba:	08 95       	ret

000002bc <LCDBusyLoop>:
	//This function waits till lcd is BUSY

	uint8_t busy,status=0x00,temp;

	//Change Port to input type because we are reading data
	LCD_DATA_DDR&=0xF0;
 2bc:	87 b1       	in	r24, 0x07	; 7
 2be:	80 7f       	andi	r24, 0xF0	; 240
 2c0:	87 b9       	out	0x07, r24	; 7

	//change LCD mode
	SET_RW();		//Read mode
 2c2:	45 9a       	sbi	0x08, 5	; 8
	CLEAR_RS();		//Read status
 2c4:	46 98       	cbi	0x08, 6	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2c6:	82 e0       	ldi	r24, 0x02	; 2
 2c8:	8a 95       	dec	r24
 2ca:	f1 f7       	brne	.-4      	; 0x2c8 <LCDBusyLoop+0xc>
 2cc:	00 c0       	rjmp	.+0      	; 0x2ce <LCDBusyLoop+0x12>
	_delay_us(0.5);		//tAS
	
	do
	{

		SET_E();
 2ce:	47 9a       	sbi	0x08, 7	; 8
 2d0:	92 e0       	ldi	r25, 0x02	; 2
 2d2:	9a 95       	dec	r25
 2d4:	f1 f7       	brne	.-4      	; 0x2d2 <LCDBusyLoop+0x16>
 2d6:	00 c0       	rjmp	.+0      	; 0x2d8 <LCDBusyLoop+0x1c>

		//Wait tDA for data to become available
		_delay_us(0.5);
		
		status=LCD_DATA_PIN;
 2d8:	86 b1       	in	r24, 0x06	; 6
		status=status<<4;
 2da:	82 95       	swap	r24
 2dc:	80 7f       	andi	r24, 0xF0	; 240
 2de:	92 e0       	ldi	r25, 0x02	; 2
 2e0:	9a 95       	dec	r25
 2e2:	f1 f7       	brne	.-4      	; 0x2e0 <LCDBusyLoop+0x24>
 2e4:	00 c0       	rjmp	.+0      	; 0x2e6 <LCDBusyLoop+0x2a>

		_delay_us(0.5);
		
		//Pull E low
		CLEAR_E();
 2e6:	47 98       	cbi	0x08, 7	; 8
 2e8:	95 e0       	ldi	r25, 0x05	; 5
 2ea:	9a 95       	dec	r25
 2ec:	f1 f7       	brne	.-4      	; 0x2ea <LCDBusyLoop+0x2e>
 2ee:	00 00       	nop
		_delay_us(1);	//tEL
		
		SET_E();
 2f0:	47 9a       	sbi	0x08, 7	; 8
 2f2:	92 e0       	ldi	r25, 0x02	; 2
 2f4:	9a 95       	dec	r25
 2f6:	f1 f7       	brne	.-4      	; 0x2f4 <LCDBusyLoop+0x38>
 2f8:	00 c0       	rjmp	.+0      	; 0x2fa <LCDBusyLoop+0x3e>
		_delay_us(0.5);
		
		temp=LCD_DATA_PIN;
 2fa:	96 b1       	in	r25, 0x06	; 6
 2fc:	92 e0       	ldi	r25, 0x02	; 2
 2fe:	9a 95       	dec	r25
 300:	f1 f7       	brne	.-4      	; 0x2fe <LCDBusyLoop+0x42>
 302:	00 c0       	rjmp	.+0      	; 0x304 <LCDBusyLoop+0x48>

		busy=status & 0b10000000;

		_delay_us(0.5);
		
		CLEAR_E();
 304:	47 98       	cbi	0x08, 7	; 8
 306:	95 e0       	ldi	r25, 0x05	; 5
 308:	9a 95       	dec	r25
 30a:	f1 f7       	brne	.-4      	; 0x308 <LCDBusyLoop+0x4c>
 30c:	00 00       	nop
		_delay_us(1);	//tEL
		
	}while(busy);
 30e:	88 23       	and	r24, r24
 310:	f4 f2       	brlt	.-68     	; 0x2ce <LCDBusyLoop+0x12>

	CLEAR_RW();		//write mode
 312:	45 98       	cbi	0x08, 5	; 8
	//Change Port to output
	LCD_DATA_DDR|=0x0F;
 314:	87 b1       	in	r24, 0x07	; 7
 316:	8f 60       	ori	r24, 0x0F	; 15
 318:	87 b9       	out	0x07, r24	; 7
 31a:	08 95       	ret

0000031c <LCDByte>:
//NOTE: THIS FUNCTION RETURS ONLY WHEN LCD HAS PROCESSED THE COMMAND

uint8_t hn,ln;			//Nibbles
uint8_t temp;

hn=c>>4;
 31c:	28 2f       	mov	r18, r24
 31e:	22 95       	swap	r18
 320:	2f 70       	andi	r18, 0x0F	; 15
ln=(c & 0x0F);
 322:	8f 70       	andi	r24, 0x0F	; 15

if(isdata==0)
 324:	61 11       	cpse	r22, r1
 326:	02 c0       	rjmp	.+4      	; 0x32c <LCDByte+0x10>
	CLEAR_RS();
 328:	46 98       	cbi	0x08, 6	; 8
 32a:	01 c0       	rjmp	.+2      	; 0x32e <LCDByte+0x12>
else
	SET_RS();
 32c:	46 9a       	sbi	0x08, 6	; 8
 32e:	92 e0       	ldi	r25, 0x02	; 2
 330:	9a 95       	dec	r25
 332:	f1 f7       	brne	.-4      	; 0x330 <LCDByte+0x14>
 334:	00 c0       	rjmp	.+0      	; 0x336 <LCDByte+0x1a>

_delay_us(0.500);		//tAS


SET_E();
 336:	47 9a       	sbi	0x08, 7	; 8

//Send high nibble

temp=(LCD_DATA_PORT & 0XF0)|(hn);
 338:	98 b1       	in	r25, 0x08	; 8
 33a:	90 7f       	andi	r25, 0xF0	; 240
 33c:	92 2b       	or	r25, r18
LCD_DATA_PORT=temp;
 33e:	98 b9       	out	0x08, r25	; 8
 340:	95 e0       	ldi	r25, 0x05	; 5
 342:	9a 95       	dec	r25
 344:	f1 f7       	brne	.-4      	; 0x342 <LCDByte+0x26>
 346:	00 00       	nop
_delay_us(1);			//tEH


//Now data lines are stable pull E low for transmission

CLEAR_E();
 348:	47 98       	cbi	0x08, 7	; 8
 34a:	95 e0       	ldi	r25, 0x05	; 5
 34c:	9a 95       	dec	r25
 34e:	f1 f7       	brne	.-4      	; 0x34c <LCDByte+0x30>
 350:	00 00       	nop

_delay_us(1);

//Send the lower nibble
SET_E();
 352:	47 9a       	sbi	0x08, 7	; 8

temp=(LCD_DATA_PORT & 0XF0)|(ln);
 354:	98 b1       	in	r25, 0x08	; 8
 356:	90 7f       	andi	r25, 0xF0	; 240
 358:	89 2b       	or	r24, r25

LCD_DATA_PORT=temp;
 35a:	88 b9       	out	0x08, r24	; 8
 35c:	85 e0       	ldi	r24, 0x05	; 5
 35e:	8a 95       	dec	r24
 360:	f1 f7       	brne	.-4      	; 0x35e <LCDByte+0x42>
 362:	00 00       	nop
_delay_us(1);			//tEH
						//Do not wait too long, 1 us is good

//SEND

CLEAR_E();
 364:	47 98       	cbi	0x08, 7	; 8
 366:	95 e0       	ldi	r25, 0x05	; 5
 368:	9a 95       	dec	r25
 36a:	f1 f7       	brne	.-4      	; 0x368 <LCDByte+0x4c>
 36c:	00 00       	nop

_delay_us(1);			//tEL

LCDBusyLoop();
 36e:	a6 cf       	rjmp	.-180    	; 0x2bc <LCDBusyLoop>
 370:	08 95       	ret

00000372 <InitLCD>:
	LCD_DATA_DDR|=0x0F;

}

void InitLCD(uint8_t style)
{
 372:	cf 93       	push	r28
 374:	c8 2f       	mov	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 376:	2f ef       	ldi	r18, 0xFF	; 255
 378:	86 e7       	ldi	r24, 0x76	; 118
 37a:	91 e0       	ldi	r25, 0x01	; 1
 37c:	21 50       	subi	r18, 0x01	; 1
 37e:	80 40       	sbci	r24, 0x00	; 0
 380:	90 40       	sbci	r25, 0x00	; 0
 382:	e1 f7       	brne	.-8      	; 0x37c <InitLCD+0xa>
 384:	00 c0       	rjmp	.+0      	; 0x386 <InitLCD+0x14>
 386:	00 00       	nop
	
	//After power on Wait for LCD to Initialize
	_delay_ms(30);
		
	//Set IO Ports
	LCD_DATA_DDR|=(0x0F);
 388:	87 b1       	in	r24, 0x07	; 7
 38a:	8f 60       	ori	r24, 0x0F	; 15
 38c:	87 b9       	out	0x07, r24	; 7
	LCD_E_DDR|=(1<<LCD_E_POS);
 38e:	3f 9a       	sbi	0x07, 7	; 7
	LCD_RS_DDR|=(1<<LCD_RS_POS);
 390:	3e 9a       	sbi	0x07, 6	; 7
	LCD_RW_DDR|=(1<<LCD_RW_POS);
 392:	3d 9a       	sbi	0x07, 5	; 7

	LCD_DATA_PORT&=0XF0;
 394:	88 b1       	in	r24, 0x08	; 8
 396:	80 7f       	andi	r24, 0xF0	; 240
 398:	88 b9       	out	0x08, r24	; 8
	CLEAR_E();
 39a:	47 98       	cbi	0x08, 7	; 8
	CLEAR_RW();
 39c:	45 98       	cbi	0x08, 5	; 8
	CLEAR_RS();
 39e:	46 98       	cbi	0x08, 6	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3a0:	00 c0       	rjmp	.+0      	; 0x3a2 <InitLCD+0x30>
 3a2:	00 c0       	rjmp	.+0      	; 0x3a4 <InitLCD+0x32>
 3a4:	00 00       	nop

	//Set 4-bit mode
	_delay_us(0.3);	//tAS
	
	SET_E();
 3a6:	47 9a       	sbi	0x08, 7	; 8
	LCD_DATA_PORT|=(0b00000010); //[B] To transfer 0b00100000 i was using LCD_DATA_PORT|=0b00100000
 3a8:	41 9a       	sbi	0x08, 1	; 8
 3aa:	25 e0       	ldi	r18, 0x05	; 5
 3ac:	2a 95       	dec	r18
 3ae:	f1 f7       	brne	.-4      	; 0x3ac <InitLCD+0x3a>
 3b0:	00 00       	nop
	_delay_us(1);
	
	CLEAR_E();
 3b2:	47 98       	cbi	0x08, 7	; 8
 3b4:	85 e0       	ldi	r24, 0x05	; 5
 3b6:	8a 95       	dec	r24
 3b8:	f1 f7       	brne	.-4      	; 0x3b6 <InitLCD+0x44>
 3ba:	00 00       	nop
	_delay_us(1);
		
	//Wait for LCD to execute the Functionset Command
	LCDBusyLoop();                                    //[B] Forgot this delay
 3bc:	7f df       	rcall	.-258    	; 0x2bc <LCDBusyLoop>

	//Now the LCD is in 4-bit mode

	LCDCmd(0b00001100|style);	//Display On
 3be:	60 e0       	ldi	r22, 0x00	; 0
 3c0:	8c 2f       	mov	r24, r28
 3c2:	8c 60       	ori	r24, 0x0C	; 12
 3c4:	ab df       	rcall	.-170    	; 0x31c <LCDByte>
	LCDCmd(0b00101000);			//function set 4-bit,2 line 5x7 dot format
 3c6:	60 e0       	ldi	r22, 0x00	; 0
 3c8:	88 e2       	ldi	r24, 0x28	; 40
 3ca:	a8 df       	rcall	.-176    	; 0x31c <LCDByte>
}
 3cc:	cf 91       	pop	r28
 3ce:	08 95       	ret

000003d0 <LCDWriteString>:
void LCDWriteString(const char *msg)
{
 3d0:	cf 93       	push	r28
 3d2:	df 93       	push	r29
 3d4:	ec 01       	movw	r28, r24
	Arguments:
	msg: a null terminated string to print


	*****************************************************************/
 while(*msg!='\0')
 3d6:	88 81       	ld	r24, Y
 3d8:	88 23       	and	r24, r24
 3da:	31 f0       	breq	.+12     	; 0x3e8 <LCDWriteString+0x18>
 3dc:	21 96       	adiw	r28, 0x01	; 1
 {
	LCDData(*msg);
 3de:	61 e0       	ldi	r22, 0x01	; 1
 3e0:	9d df       	rcall	.-198    	; 0x31c <LCDByte>
	Arguments:
	msg: a null terminated string to print


	*****************************************************************/
 while(*msg!='\0')
 3e2:	89 91       	ld	r24, Y+
 3e4:	81 11       	cpse	r24, r1
 3e6:	fb cf       	rjmp	.-10     	; 0x3de <LCDWriteString+0xe>
 {
	LCDData(*msg);
	msg++;
 }
}
 3e8:	df 91       	pop	r29
 3ea:	cf 91       	pop	r28
 3ec:	08 95       	ret

000003ee <LCDWriteInt>:

void LCDWriteInt(int val,unsigned int field_length)
{
 3ee:	ef 92       	push	r14
 3f0:	ff 92       	push	r15
 3f2:	0f 93       	push	r16
 3f4:	1f 93       	push	r17
 3f6:	cf 93       	push	r28
 3f8:	df 93       	push	r29
 3fa:	00 d0       	rcall	.+0      	; 0x3fc <LCDWriteInt+0xe>
 3fc:	1f 92       	push	r1
 3fe:	1f 92       	push	r1
 400:	cd b7       	in	r28, 0x3d	; 61
 402:	de b7       	in	r29, 0x3e	; 62
 404:	7b 01       	movw	r14, r22
	2)unsigned int field_length :total length of field in which the value is printed
	must be between 1-5 if it is -1 the field length is no of digits in the val

	****************************************************************/

	char str[5]={0,0,0,0,0};
 406:	fe 01       	movw	r30, r28
 408:	31 96       	adiw	r30, 0x01	; 1
 40a:	25 e0       	ldi	r18, 0x05	; 5
 40c:	df 01       	movw	r26, r30
 40e:	1d 92       	st	X+, r1
 410:	2a 95       	dec	r18
 412:	e9 f7       	brne	.-6      	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
	int i=4,j=0;
	while(val)
 414:	00 97       	sbiw	r24, 0x00	; 0
 416:	51 f0       	breq	.+20     	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
 418:	35 96       	adiw	r30, 0x05	; 5
	{
	str[i]=val%10;
 41a:	2a e0       	ldi	r18, 0x0A	; 10
 41c:	30 e0       	ldi	r19, 0x00	; 0
 41e:	b9 01       	movw	r22, r18
 420:	cf d3       	rcall	.+1950   	; 0xbc0 <__divmodhi4>
 422:	82 93       	st	-Z, r24
	val=val/10;
 424:	86 2f       	mov	r24, r22
 426:	97 2f       	mov	r25, r23

	****************************************************************/

	char str[5]={0,0,0,0,0};
	int i=4,j=0;
	while(val)
 428:	00 97       	sbiw	r24, 0x00	; 0
 42a:	c9 f7       	brne	.-14     	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
	{
	str[i]=val%10;
	val=val/10;
	i--;
	}
	if(field_length==-1)
 42c:	bf ef       	ldi	r27, 0xFF	; 255
 42e:	eb 16       	cp	r14, r27
 430:	fb 06       	cpc	r15, r27
 432:	69 f4       	brne	.+26     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
		while(str[j]==0) j++;
 434:	89 81       	ldd	r24, Y+1	; 0x01
 436:	81 11       	cpse	r24, r1
 438:	1d c0       	rjmp	.+58     	; 0x474 <__LOCK_REGION_LENGTH__+0x74>
 43a:	fe 01       	movw	r30, r28
 43c:	32 96       	adiw	r30, 0x02	; 2
 43e:	00 e0       	ldi	r16, 0x00	; 0
 440:	10 e0       	ldi	r17, 0x00	; 0
 442:	0f 5f       	subi	r16, 0xFF	; 255
 444:	1f 4f       	sbci	r17, 0xFF	; 255
 446:	81 91       	ld	r24, Z+
 448:	88 23       	and	r24, r24
 44a:	d9 f3       	breq	.-10     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
 44c:	0f c0       	rjmp	.+30     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
	else
		j=5-field_length;
 44e:	05 e0       	ldi	r16, 0x05	; 5
 450:	10 e0       	ldi	r17, 0x00	; 0
 452:	0e 19       	sub	r16, r14
 454:	1f 09       	sbc	r17, r15
 456:	0a c0       	rjmp	.+20     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>

	if(val<0) LCDData('-');
	for(i=j;i<5;i++)
	{
	LCDData(48+str[i]);
 458:	f8 01       	movw	r30, r16
 45a:	81 91       	ld	r24, Z+
 45c:	8f 01       	movw	r16, r30
 45e:	61 e0       	ldi	r22, 0x01	; 1
 460:	80 5d       	subi	r24, 0xD0	; 208
 462:	5c df       	rcall	.-328    	; 0x31c <LCDByte>
		while(str[j]==0) j++;
	else
		j=5-field_length;

	if(val<0) LCDData('-');
	for(i=j;i<5;i++)
 464:	0e 15       	cp	r16, r14
 466:	1f 05       	cpc	r17, r15
 468:	b9 f7       	brne	.-18     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
 46a:	11 c0       	rjmp	.+34     	; 0x48e <__LOCK_REGION_LENGTH__+0x8e>
 46c:	05 30       	cpi	r16, 0x05	; 5
 46e:	11 05       	cpc	r17, r1
 470:	1c f0       	brlt	.+6      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
 472:	0d c0       	rjmp	.+26     	; 0x48e <__LOCK_REGION_LENGTH__+0x8e>
	str[i]=val%10;
	val=val/10;
	i--;
	}
	if(field_length==-1)
		while(str[j]==0) j++;
 474:	00 e0       	ldi	r16, 0x00	; 0
 476:	10 e0       	ldi	r17, 0x00	; 0
 478:	81 e0       	ldi	r24, 0x01	; 1
 47a:	90 e0       	ldi	r25, 0x00	; 0
 47c:	8c 0f       	add	r24, r28
 47e:	9d 1f       	adc	r25, r29
 480:	08 0f       	add	r16, r24
 482:	19 1f       	adc	r17, r25
 484:	7e 01       	movw	r14, r28
 486:	96 e0       	ldi	r25, 0x06	; 6
 488:	e9 0e       	add	r14, r25
 48a:	f1 1c       	adc	r15, r1
 48c:	e5 cf       	rjmp	.-54     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
	if(val<0) LCDData('-');
	for(i=j;i<5;i++)
	{
	LCDData(48+str[i]);
	}
}
 48e:	0f 90       	pop	r0
 490:	0f 90       	pop	r0
 492:	0f 90       	pop	r0
 494:	0f 90       	pop	r0
 496:	0f 90       	pop	r0
 498:	df 91       	pop	r29
 49a:	cf 91       	pop	r28
 49c:	1f 91       	pop	r17
 49e:	0f 91       	pop	r16
 4a0:	ff 90       	pop	r15
 4a2:	ef 90       	pop	r14
 4a4:	08 95       	ret

000004a6 <LCDGotoXY>:
void LCDGotoXY(uint8_t x,uint8_t y)
{
 if(x<40)
 4a6:	88 32       	cpi	r24, 0x28	; 40
 4a8:	28 f4       	brcc	.+10     	; 0x4b4 <LCDGotoXY+0xe>
 {
  if(y) x|=0b01000000;
 4aa:	61 11       	cpse	r22, r1
 4ac:	80 64       	ori	r24, 0x40	; 64
  x|=0b10000000;
  LCDCmd(x);
 4ae:	60 e0       	ldi	r22, 0x00	; 0
 4b0:	80 68       	ori	r24, 0x80	; 128
 4b2:	34 cf       	rjmp	.-408    	; 0x31c <LCDByte>
 4b4:	08 95       	ret

000004b6 <setup>:
* DESC: initializes the linked queue to 'NULL' status
* INPUT: the head and tail pointers by reference
*/

void setup(link **h,link **t){
	*h = NULL;		/* Point the head to NOTHING (NULL) */
 4b6:	fc 01       	movw	r30, r24
 4b8:	11 82       	std	Z+1, r1	; 0x01
 4ba:	10 82       	st	Z, r1
	*t = NULL;		/* Point the tail to NOTHING (NULL) */
 4bc:	fb 01       	movw	r30, r22
 4be:	11 82       	std	Z+1, r1	; 0x01
 4c0:	10 82       	st	Z, r1
 4c2:	08 95       	ret

000004c4 <initLink>:

	/**************************************************************************************
	* DESC: This initializes a link and returns the pointer to the new link or NULL if error
	* INPUT: the head and tail pointers by reference
	*/
	void initLink(link **newLink){
 4c4:	cf 93       	push	r28
 4c6:	df 93       	push	r29
 4c8:	ec 01       	movw	r28, r24
		//link *l;
		*newLink = malloc(sizeof(link));
 4ca:	84 e0       	ldi	r24, 0x04	; 4
 4cc:	90 e0       	ldi	r25, 0x00	; 0
 4ce:	9f d3       	rcall	.+1854   	; 0xc0e <malloc>
 4d0:	99 83       	std	Y+1, r25	; 0x01
 4d2:	88 83       	st	Y, r24
		(*newLink)->next = NULL;
 4d4:	fc 01       	movw	r30, r24
 4d6:	13 82       	std	Z+3, r1	; 0x03
 4d8:	12 82       	std	Z+2, r1	; 0x02
		return;
		}/*initLink*/
 4da:	df 91       	pop	r29
 4dc:	cf 91       	pop	r28
 4de:	08 95       	ret

000004e0 <enqueue>:
*  of the queue accordingly
*  INPUT: the head and tail pointers, and a pointer to the new link that was created
*/
/* will put an item at the tail of the queue */
void enqueue(link **h, link **t, link **nL){
	if (*t != NULL){
 4e0:	db 01       	movw	r26, r22
 4e2:	ed 91       	ld	r30, X+
 4e4:	fc 91       	ld	r31, X
 4e6:	30 97       	sbiw	r30, 0x00	; 0
 4e8:	61 f0       	breq	.+24     	; 0x502 <enqueue+0x22>
		/* Not an empty queue */
		(*t)->next = *nL;
 4ea:	da 01       	movw	r26, r20
 4ec:	8d 91       	ld	r24, X+
 4ee:	9c 91       	ld	r25, X
 4f0:	11 97       	sbiw	r26, 0x01	; 1
 4f2:	93 83       	std	Z+3, r25	; 0x03
 4f4:	82 83       	std	Z+2, r24	; 0x02
		*t = *nL; //(*t)->next;
 4f6:	8d 91       	ld	r24, X+
 4f8:	9c 91       	ld	r25, X
 4fa:	fb 01       	movw	r30, r22
 4fc:	91 83       	std	Z+1, r25	; 0x01
 4fe:	80 83       	st	Z, r24
 500:	08 95       	ret
		}/*if*/
	else{
		/* It's an empty Queue */
		//(*h)->next = *nL;
		//should be this
		*h = *nL;
 502:	da 01       	movw	r26, r20
 504:	2d 91       	ld	r18, X+
 506:	3c 91       	ld	r19, X
 508:	11 97       	sbiw	r26, 0x01	; 1
 50a:	fc 01       	movw	r30, r24
 50c:	31 83       	std	Z+1, r19	; 0x01
 50e:	20 83       	st	Z, r18
		*t = *nL;
 510:	8d 91       	ld	r24, X+
 512:	9c 91       	ld	r25, X
 514:	db 01       	movw	r26, r22
 516:	8d 93       	st	X+, r24
 518:	9c 93       	st	X, r25
 51a:	08 95       	ret

0000051c <dequeue>:
* DESC : Removes the link from the head of the list and assigns it to deQueuedLink
* INPUT: The head and tail pointers, and a ptr 'deQueuedLink'
* 		 which the removed link will be assigned to
*/
/* This will remove the link and element within the link from the head of the queue */
void dequeue(link **h, link **t, link **deQueuedLink) {
 51c:	fc 01       	movw	r30, r24
	*deQueuedLink = *h;  // Assign the head to deQueuedLink
 51e:	80 81       	ld	r24, Z
 520:	91 81       	ldd	r25, Z+1	; 0x01
 522:	da 01       	movw	r26, r20
 524:	8d 93       	st	X+, r24
 526:	9c 93       	st	X, r25
	if (*h != NULL) {    // Ensure it's not an empty queue
 528:	a0 81       	ld	r26, Z
 52a:	b1 81       	ldd	r27, Z+1	; 0x01
 52c:	10 97       	sbiw	r26, 0x00	; 0
 52e:	59 f0       	breq	.+22     	; 0x546 <dequeue+0x2a>
		*h = (*h)->next; // Move the head to the next link
 530:	12 96       	adiw	r26, 0x02	; 2
 532:	8d 91       	ld	r24, X+
 534:	9c 91       	ld	r25, X
 536:	13 97       	sbiw	r26, 0x03	; 3
 538:	91 83       	std	Z+1, r25	; 0x01
 53a:	80 83       	st	Z, r24
		if (*h == NULL) { // If the queue is now empty
 53c:	89 2b       	or	r24, r25
 53e:	19 f4       	brne	.+6      	; 0x546 <dequeue+0x2a>
			*t = NULL;    // Update the tail to NULL
 540:	fb 01       	movw	r30, r22
 542:	11 82       	std	Z+1, r1	; 0x01
 544:	10 82       	st	Z, r1
 546:	08 95       	ret

00000548 <main>:
	FE = 3
};

volatile char rampDown = 0;//rampDown flag

int main() {
 548:	cf 93       	push	r28
 54a:	df 93       	push	r29
 54c:	cd b7       	in	r28, 0x3d	; 61
 54e:	de b7       	in	r29, 0x3e	; 62
 550:	2a 97       	sbiw	r28, 0x0a	; 10
 552:	0f b6       	in	r0, 0x3f	; 63
 554:	f8 94       	cli
 556:	de bf       	out	0x3e, r29	; 62
 558:	0f be       	out	0x3f, r0	; 63
 55a:	cd bf       	out	0x3d, r28	; 61
	int stepNum;
	timer8MHz();//setup the chip clock to 8 MHz
 55c:	f8 d2       	rcall	.+1520   	; 0xb4e <timer8MHz>
	DDRL = 0xFF;//sets debug lights to output
 55e:	8f ef       	ldi	r24, 0xFF	; 255
 560:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__TEXT_REGION_LENGTH__+0x7c010a>
	DDRA = 0xFF;//stepper output
 564:	81 b9       	out	0x01, r24	; 1
	DDRB = 0x03;//sets B0-B1 to output
 566:	83 e0       	ldi	r24, 0x03	; 3
 568:	84 b9       	out	0x04, r24	; 4
	DDRE = 0x00;//all E pins on input
	
	//Initialize LCD module
	InitLCD(LS_BLINK|LS_ULINE);
 56a:	1d b8       	out	0x0d, r1	; 13
 56c:	02 df       	rcall	.-508    	; 0x372 <InitLCD>

	//Clear the screen
	LCDClear();
 56e:	60 e0       	ldi	r22, 0x00	; 0
 570:	81 e0       	ldi	r24, 0x01	; 1
 572:	d4 de       	rcall	.-600    	; 0x31c <LCDByte>
	LCDWriteString("Program Setup");
 574:	8c e4       	ldi	r24, 0x4C	; 76
 576:	93 e0       	ldi	r25, 0x03	; 3
 578:	2b df       	rcall	.-426    	; 0x3d0 <LCDWriteString>
	mTimer(500);
 57a:	84 ef       	ldi	r24, 0xF4	; 244
 57c:	91 e0       	ldi	r25, 0x01	; 1
 57e:	f1 d2       	rcall	.+1506   	; 0xb62 <mTimer>
 580:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
	PORTB = motorState;
 584:	85 b9       	out	0x05, r24	; 5
 586:	f8 94       	cli
	
	cli(); // disable all of the interrupt ==================================
 588:	8d b3       	in	r24, 0x1d	; 29

	// config the external interrupt ========================================
	EIMSK |= (1 << INT0) | (1 << INT1) | (1 << INT2) | (1 << INT5);                                     // enable INT0-INT2 and INT5
 58a:	87 62       	ori	r24, 0x27	; 39
 58c:	8d bb       	out	0x1d, r24	; 29
 58e:	e9 e6       	ldi	r30, 0x69	; 105
	EICRA |= (1 << ISC21) | (1 << ISC20) | (1 << ISC11) | (1 << ISC10) | (1 << ISC01);                  // rising edge interrupt for INT1-INT2, falling edge for INT0
 590:	f0 e0       	ldi	r31, 0x00	; 0
 592:	80 81       	ld	r24, Z
 594:	8e 63       	ori	r24, 0x3E	; 62
 596:	80 83       	st	Z, r24
 598:	ea e6       	ldi	r30, 0x6A	; 106
	EICRB |= (1 << ISC50);			     					                                            // rising edge for INT5
 59a:	f0 e0       	ldi	r31, 0x00	; 0
 59c:	80 81       	ld	r24, Z
 59e:	84 60       	ori	r24, 0x04	; 4
 5a0:	80 83       	st	Z, r24
 5a2:	ea e7       	ldi	r30, 0x7A	; 122

	// config ADC ===========================================================
	// by default, the ADC input (analog input) is set to ADC0 / PORTF0
	ADCSRA |= (1 << ADEN);                       // enable ADC
 5a4:	f0 e0       	ldi	r31, 0x00	; 0
 5a6:	80 81       	ld	r24, Z
 5a8:	80 68       	ori	r24, 0x80	; 128
 5aa:	80 83       	st	Z, r24
 5ac:	80 81       	ld	r24, Z
	ADCSRA |= (1 << ADIE);                       // enable interrupt of ADC
 5ae:	88 60       	ori	r24, 0x08	; 8
 5b0:	80 83       	st	Z, r24
 5b2:	ec e7       	ldi	r30, 0x7C	; 124
	ADMUX  |= (1 << REFS0);						 //AVCC with external capacitor at AREF pin
 5b4:	f0 e0       	ldi	r31, 0x00	; 0
 5b6:	80 81       	ld	r24, Z
 5b8:	80 64       	ori	r24, 0x40	; 64
 5ba:	80 83       	st	Z, r24
 5bc:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
	
	//Setup Timer 3 for belt delay
	//Prescaler to 256, page 157 for details
	TCCR3A = 0x00;
 5c0:	e1 e9       	ldi	r30, 0x91	; 145
	TCCR3B = 0x00;
 5c2:	f0 e0       	ldi	r31, 0x00	; 0
 5c4:	10 82       	st	Z, r1
 5c6:	80 81       	ld	r24, Z
	TCCR3B |= (1 << CS32);
 5c8:	84 60       	ori	r24, 0x04	; 4
 5ca:	80 83       	st	Z, r24
 5cc:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7c0095>
	//time to count to max value: 256 *(2^16-1) =16,776,960 cycles ~= 2 seconds
	
	//set registers on timer to 0 (Set to value if you want delay less than 2 seconds
	TCNT3H = 0x00;
 5d0:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7c0094>
	TCNT3L = 0x00;
	
	
	// sets the Global Enable for all interrupts ============================
	sei();
 5d4:	78 94       	sei
	
	//stepper initialization.
	LCDClear();
 5d6:	60 e0       	ldi	r22, 0x00	; 0
 5d8:	81 e0       	ldi	r24, 0x01	; 1
 5da:	a0 de       	rcall	.-704    	; 0x31c <LCDByte>
 5dc:	a3 dd       	rcall	.-1210   	; 0x124 <homeMotor>
	
	stepNum = homeMotor();
 5de:	9a 83       	std	Y+2, r25	; 0x02
 5e0:	89 83       	std	Y+1, r24	; 0x01
 5e2:	fc 01       	movw	r30, r24
 5e4:	e8 5b       	subi	r30, 0xB8	; 184
	PORTA = motorSteps[stepNum];
 5e6:	fc 4f       	sbci	r31, 0xFC	; 252
 5e8:	80 81       	ld	r24, Z
 5ea:	82 b9       	out	0x02, r24	; 2
 5ec:	be 01       	movw	r22, r28
	link *head;			/* The ptr to the head of the queue */
	link *tail;			/* The ptr to the tail of the queue */
	link *newLink;		/* A ptr to a link aggregate data type (struct) */
	link *rtnLink;		/* same as the above */
	
	setup(&head,&tail);//sets up linked list
 5ee:	6b 5f       	subi	r22, 0xFB	; 251
 5f0:	7f 4f       	sbci	r23, 0xFF	; 255
 5f2:	ce 01       	movw	r24, r28
 5f4:	03 96       	adiw	r24, 0x03	; 3
 5f6:	5f df       	rcall	.-322    	; 0x4b6 <setup>
 5f8:	1a 86       	std	Y+10, r1	; 0x0a

	rtnLink = NULL;
 5fa:	19 86       	std	Y+9, r1	; 0x09
	newLink = NULL;
 5fc:	18 86       	std	Y+8, r1	; 0x08
 5fe:	1f 82       	std	Y+7, r1	; 0x07
	
	STATE = 0;
 600:	10 92 42 03 	sts	0x0342, r1	; 0x800342 <STATE>
	//pwm setup to 40% duty cycle
	pwm();
 604:	8f d2       	rcall	.+1310   	; 0xb24 <pwm>
 606:	8f e7       	ldi	r24, 0x7F	; 127
	pwmSet(127);
 608:	a0 d2       	rcall	.+1344   	; 0xb4a <pwmSet>
 60a:	82 e0       	ldi	r24, 0x02	; 2
 60c:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
	motorState = 0x02;
 610:	90 91 43 03 	lds	r25, 0x0343	; 0x800343 <motorState>
	PORTB |= motorState;
 614:	85 b1       	in	r24, 0x05	; 5
 616:	89 2b       	or	r24, r25
 618:	85 b9       	out	0x05, r24	; 5
 61a:	0f 2e       	mov	r0, r31
 61c:	f3 e0       	ldi	r31, 0x03	; 3
	goto POLLING_STAGE;

	// POLLING STATE
	POLLING_STAGE:
	if((rampDown == 1) && (tail == NULL)){
		STATE = 3;
 61e:	5f 2e       	mov	r5, r31
 620:	f0 2d       	mov	r31, r0
 622:	a5 2c       	mov	r10, r5
 624:	0f 2e       	mov	r0, r31
 626:	fb e0       	ldi	r31, 0x0B	; 11
		} //do nothing if an ADC convert is in progress
		goto POLLING_STAGE;
	}
	BUCKET_STAGE:
	{
		PORTL = (1 << PINL5);
 628:	ef 2e       	mov	r14, r31
 62a:	ff 24       	eor	r15, r15
 62c:	f3 94       	inc	r15
 62e:	f0 2d       	mov	r31, r0
 630:	0f 2e       	mov	r0, r31
 632:	f5 e9       	ldi	r31, 0x95	; 149
		free(rtnLink);
		//Reset the state variable
		STATE = 0;
		motorState = 0x02;
		PORTB = motorState & 0x03;
		TCNT3H = 0x00;
 634:	6f 2e       	mov	r6, r31
 636:	71 2c       	mov	r7, r1
 638:	f0 2d       	mov	r31, r0
 63a:	0f 2e       	mov	r0, r31
 63c:	f4 e9       	ldi	r31, 0x94	; 148
		TCNT3L = 0x00;
 63e:	8f 2e       	mov	r8, r31
 640:	91 2c       	mov	r9, r1
 642:	f0 2d       	mov	r31, r0
 644:	0f 2e       	mov	r0, r31
 646:	f0 ef       	ldi	r31, 0xF0	; 240
		if((binMovements[sorterbin][rtnLink->e.number])){
			PORTL = 0x00;
			motorState = 0x03;//stop motor
			PORTB = (motorState & 0x03);
			while (!(TIFR3 & (1 << TOV3))){
				PORTL = 0xF0;
 648:	bf 2e       	mov	r11, r31
 64a:	f0 2d       	mov	r31, r0
 64c:	2d 81       	ldd	r18, Y+5	; 0x05
 64e:	3e 81       	ldd	r19, Y+6	; 0x06

	goto POLLING_STAGE;

	// POLLING STATE
	POLLING_STAGE:
	if((rampDown == 1) && (tail == NULL)){
 650:	80 91 96 03 	lds	r24, 0x0396	; 0x800396 <__data_end>
 654:	81 30       	cpi	r24, 0x01	; 1
 656:	29 f4       	brne	.+10     	; 0x662 <main+0x11a>
 658:	21 15       	cp	r18, r1
 65a:	31 05       	cpc	r19, r1
 65c:	11 f4       	brne	.+4      	; 0x662 <main+0x11a>
 65e:	a0 92 42 03 	sts	0x0342, r10	; 0x800342 <STATE>
		STATE = 3;
 662:	80 91 42 03 	lds	r24, 0x0342	; 0x800342 <STATE>
	}
	switch(STATE){
 666:	82 30       	cpi	r24, 0x02	; 2
 668:	21 f1       	breq	.+72     	; 0x6b2 <main+0x16a>
 66a:	28 f4       	brcc	.+10     	; 0x676 <main+0x12e>
 66c:	88 23       	and	r24, r24
 66e:	51 f0       	breq	.+20     	; 0x684 <main+0x13c>
 670:	81 30       	cpi	r24, 0x01	; 1
 672:	61 f0       	breq	.+24     	; 0x68c <main+0x144>
 674:	ed cf       	rjmp	.-38     	; 0x650 <main+0x108>
 676:	83 30       	cpi	r24, 0x03	; 3
 678:	09 f4       	brne	.+2      	; 0x67c <main+0x134>
 67a:	82 c0       	rjmp	.+260    	; 0x780 <main+0x238>
 67c:	84 30       	cpi	r24, 0x04	; 4
 67e:	09 f4       	brne	.+2      	; 0x682 <main+0x13a>
 680:	c3 c0       	rjmp	.+390    	; 0x808 <main+0x2c0>
 682:	e6 cf       	rjmp	.-52     	; 0x650 <main+0x108>
 684:	80 e8       	ldi	r24, 0x80	; 128
 686:	f7 01       	movw	r30, r14
		case (0) :
		PORTL = (1 << PINL7);   //shows what stage we are in
 688:	80 83       	st	Z, r24
 68a:	e0 cf       	rjmp	.-64     	; 0x64c <main+0x104>
 68c:	80 e4       	ldi	r24, 0x40	; 64
		goto POLLING_STAGE;
 68e:	f7 01       	movw	r30, r14
		goto POLLING_STAGE;
	}//switch STATE

	REFLECTIVE_STAGE:
	{
		PORTL = (1 << PINL6);//debug light to show we're in the reflective stage
 690:	80 83       	st	Z, r24
 692:	80 91 44 03 	lds	r24, 0x0344	; 0x800344 <ADC_result_flag>
		if(ADC_result_flag == 1){
 696:	90 91 45 03 	lds	r25, 0x0345	; 0x800345 <ADC_result_flag+0x1>
 69a:	01 97       	sbiw	r24, 0x01	; 1
 69c:	b9 f6       	brne	.-82     	; 0x64c <main+0x104>
 69e:	10 92 45 03 	sts	0x0345, r1	; 0x800345 <ADC_result_flag+0x1>
			ADC_result_flag = 0;
 6a2:	10 92 44 03 	sts	0x0344, r1	; 0x800344 <ADC_result_flag>
 6a6:	ea e7       	ldi	r30, 0x7A	; 122
 6a8:	f0 e0       	ldi	r31, 0x00	; 0
			ADCSRA |= (1 << ADSC);//start a new ADC convert if last one is done
 6aa:	80 81       	ld	r24, Z
 6ac:	80 64       	ori	r24, 0x40	; 64
 6ae:	80 83       	st	Z, r24
 6b0:	cd cf       	rjmp	.-102    	; 0x64c <main+0x104>
 6b2:	80 e2       	ldi	r24, 0x20	; 32
 6b4:	f7 01       	movw	r30, r14
		} //do nothing if an ADC convert is in progress
		goto POLLING_STAGE;
	}
	BUCKET_STAGE:
	{
		PORTL = (1 << PINL5);
 6b6:	80 83       	st	Z, r24
 6b8:	ae 01       	movw	r20, r28
		dequeue(&head,&tail,&rtnLink);
 6ba:	47 5f       	subi	r20, 0xF7	; 247
 6bc:	5f 4f       	sbci	r21, 0xFF	; 255
 6be:	be 01       	movw	r22, r28
 6c0:	6b 5f       	subi	r22, 0xFB	; 251
 6c2:	7f 4f       	sbci	r23, 0xFF	; 255
 6c4:	ce 01       	movw	r24, r28
 6c6:	03 96       	adiw	r24, 0x03	; 3
 6c8:	29 df       	rcall	.-430    	; 0x51c <dequeue>
 6ca:	e0 91 97 03 	lds	r30, 0x0397	; 0x800397 <sorterbin>
		//if item is in same bin don't move motor
		if((binMovements[sorterbin][rtnLink->e.number])){
 6ce:	f0 91 98 03 	lds	r31, 0x0398	; 0x800398 <sorterbin+0x1>
 6d2:	a9 85       	ldd	r26, Y+9	; 0x09
 6d4:	ba 85       	ldd	r27, Y+10	; 0x0a
 6d6:	ee 0f       	add	r30, r30
 6d8:	ff 1f       	adc	r31, r31
 6da:	ee 0f       	add	r30, r30
 6dc:	ff 1f       	adc	r31, r31
 6de:	8d 91       	ld	r24, X+
 6e0:	9c 91       	ld	r25, X
 6e2:	e8 0f       	add	r30, r24
 6e4:	f9 1f       	adc	r31, r25
 6e6:	ee 0f       	add	r30, r30
 6e8:	ff 1f       	adc	r31, r31
 6ea:	eb 58       	subi	r30, 0x8B	; 139
 6ec:	fc 4f       	sbci	r31, 0xFC	; 252
 6ee:	80 81       	ld	r24, Z
 6f0:	91 81       	ldd	r25, Z+1	; 0x01
 6f2:	89 2b       	or	r24, r25
 6f4:	99 f1       	breq	.+102    	; 0x75c <main+0x214>
 6f6:	f7 01       	movw	r30, r14
 6f8:	10 82       	st	Z, r1
			PORTL = 0x00;
 6fa:	a0 92 43 03 	sts	0x0343, r10	; 0x800343 <motorState>
			motorState = 0x03;//stop motor
 6fe:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
			PORTB = (motorState & 0x03);
 702:	83 70       	andi	r24, 0x03	; 3
 704:	85 b9       	out	0x05, r24	; 5
 706:	c0 99       	sbic	0x18, 0	; 24
			while (!(TIFR3 & (1 << TOV3))){
 708:	07 c0       	rjmp	.+14     	; 0x718 <main+0x1d0>
 70a:	f7 01       	movw	r30, r14
				PORTL = 0xF0;
 70c:	b0 82       	st	Z, r11
 70e:	81 e0       	ldi	r24, 0x01	; 1
				mTimer(1);
 710:	90 e0       	ldi	r25, 0x00	; 0
 712:	27 d2       	rcall	.+1102   	; 0xb62 <mTimer>
 714:	c0 9b       	sbis	0x18, 0	; 24
 716:	f9 cf       	rjmp	.-14     	; 0x70a <main+0x1c2>
		//if item is in same bin don't move motor
		if((binMovements[sorterbin][rtnLink->e.number])){
			PORTL = 0x00;
			motorState = 0x03;//stop motor
			PORTB = (motorState & 0x03);
			while (!(TIFR3 & (1 << TOV3))){
 718:	f7 01       	movw	r30, r14
 71a:	10 82       	st	Z, r1
				PORTL = 0xF0;
				mTimer(1);
			}
			//motorState = 0x03;//stop motor
			//PORTB = (motorState & 0x03);
			PORTL = 0x00;
 71c:	e0 91 97 03 	lds	r30, 0x0397	; 0x800397 <sorterbin>
			moveStepper(binMovements[sorterbin][rtnLink->e.number],&stepNum);
 720:	f0 91 98 03 	lds	r31, 0x0398	; 0x800398 <sorterbin+0x1>
 724:	a9 85       	ldd	r26, Y+9	; 0x09
 726:	ba 85       	ldd	r27, Y+10	; 0x0a
 728:	ee 0f       	add	r30, r30
 72a:	ff 1f       	adc	r31, r31
 72c:	ee 0f       	add	r30, r30
 72e:	ff 1f       	adc	r31, r31
 730:	8d 91       	ld	r24, X+
 732:	9c 91       	ld	r25, X
 734:	e8 0f       	add	r30, r24
 736:	f9 1f       	adc	r31, r25
 738:	ee 0f       	add	r30, r30
 73a:	ff 1f       	adc	r31, r31
 73c:	eb 58       	subi	r30, 0x8B	; 139
 73e:	fc 4f       	sbci	r31, 0xFC	; 252
 740:	be 01       	movw	r22, r28
 742:	6f 5f       	subi	r22, 0xFF	; 255
 744:	7f 4f       	sbci	r23, 0xFF	; 255
 746:	80 81       	ld	r24, Z
 748:	91 81       	ldd	r25, Z+1	; 0x01
 74a:	0f dd       	rcall	.-1506   	; 0x16a <moveStepper>
 74c:	e9 85       	ldd	r30, Y+9	; 0x09
			sorterbin = rtnLink->e.number;
 74e:	fa 85       	ldd	r31, Y+10	; 0x0a
 750:	80 81       	ld	r24, Z
 752:	91 81       	ldd	r25, Z+1	; 0x01
 754:	90 93 98 03 	sts	0x0398, r25	; 0x800398 <sorterbin+0x1>
 758:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <sorterbin>
 75c:	89 85       	ldd	r24, Y+9	; 0x09
			// Reset the counter to 195 for another ~200 ms cycle
		}
		free(rtnLink);
 75e:	9a 85       	ldd	r25, Y+10	; 0x0a
 760:	ee d2       	rcall	.+1500   	; 0xd3e <free>
 762:	10 92 42 03 	sts	0x0342, r1	; 0x800342 <STATE>
		//Reset the state variable
		STATE = 0;
 766:	82 e0       	ldi	r24, 0x02	; 2
 768:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
		motorState = 0x02;
 76c:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
		PORTB = motorState & 0x03;
 770:	83 70       	andi	r24, 0x03	; 3
 772:	85 b9       	out	0x05, r24	; 5
 774:	f3 01       	movw	r30, r6
		TCNT3H = 0x00;
 776:	10 82       	st	Z, r1
 778:	f4 01       	movw	r30, r8
		TCNT3L = 0x00;
 77a:	10 82       	st	Z, r1
 77c:	c0 98       	cbi	0x18, 0	; 24
		TIFR3 &= ~(1 << TOV3);
 77e:	66 cf       	rjmp	.-308    	; 0x64c <main+0x104>
		goto POLLING_STAGE;
 780:	08 e8       	ldi	r16, 0x88	; 136
	// POLLING STATE
	POLLING_STAGE:
	if((rampDown == 1) && (tail == NULL)){
		STATE = 3;
	}
	switch(STATE){
 782:	13 e1       	ldi	r17, 0x13	; 19
 784:	81 e0       	ldi	r24, 0x01	; 1
	}
	END:
	{
		//waits 5 seconds to make sure belt is clear
		for(int i = 0; i < 5000; i++){
			mTimer(1);
 786:	90 e0       	ldi	r25, 0x00	; 0
 788:	ec d1       	rcall	.+984    	; 0xb62 <mTimer>
 78a:	8d 81       	ldd	r24, Y+5	; 0x05
			if(!(tail == NULL)){
 78c:	9e 81       	ldd	r25, Y+6	; 0x06
 78e:	89 2b       	or	r24, r25
 790:	19 f0       	breq	.+6      	; 0x798 <main+0x250>
				STATE = 0;
 792:	10 92 42 03 	sts	0x0342, r1	; 0x800342 <STATE>
				goto POLLING_STAGE;
 796:	5a cf       	rjmp	.-332    	; 0x64c <main+0x104>
 798:	01 50       	subi	r16, 0x01	; 1
 79a:	11 09       	sbc	r17, r1
		goto POLLING_STAGE;
	}
	END:
	{
		//waits 5 seconds to make sure belt is clear
		for(int i = 0; i < 5000; i++){
 79c:	99 f7       	brne	.-26     	; 0x784 <main+0x23c>
			if(!(tail == NULL)){
				STATE = 0;
				goto POLLING_STAGE;
			}
		}
		LCDGotoXY(0,0);
 79e:	60 e0       	ldi	r22, 0x00	; 0
 7a0:	80 e0       	ldi	r24, 0x00	; 0
 7a2:	81 de       	rcall	.-766    	; 0x4a6 <LCDGotoXY>
		LCDWriteString("BL AL WI FE");
 7a4:	8a e5       	ldi	r24, 0x5A	; 90
 7a6:	93 e0       	ldi	r25, 0x03	; 3
 7a8:	13 de       	rcall	.-986    	; 0x3d0 <LCDWriteString>
		LCDGotoXY(0,1);
 7aa:	61 e0       	ldi	r22, 0x01	; 1
 7ac:	80 e0       	ldi	r24, 0x00	; 0
 7ae:	7b de       	rcall	.-778    	; 0x4a6 <LCDGotoXY>
		LCDWriteInt(sorted_items[0],2);
 7b0:	09 e9       	ldi	r16, 0x99	; 153
 7b2:	13 e0       	ldi	r17, 0x03	; 3
 7b4:	f8 01       	movw	r30, r16
 7b6:	80 81       	ld	r24, Z
 7b8:	62 e0       	ldi	r22, 0x02	; 2
 7ba:	70 e0       	ldi	r23, 0x00	; 0
 7bc:	90 e0       	ldi	r25, 0x00	; 0
		LCDGotoXY(3,1);
 7be:	17 de       	rcall	.-978    	; 0x3ee <LCDWriteInt>
 7c0:	61 e0       	ldi	r22, 0x01	; 1
 7c2:	83 e0       	ldi	r24, 0x03	; 3
		LCDWriteInt(sorted_items[1],2);
 7c4:	70 de       	rcall	.-800    	; 0x4a6 <LCDGotoXY>
 7c6:	f8 01       	movw	r30, r16
 7c8:	81 81       	ldd	r24, Z+1	; 0x01
 7ca:	62 e0       	ldi	r22, 0x02	; 2
 7cc:	70 e0       	ldi	r23, 0x00	; 0
 7ce:	90 e0       	ldi	r25, 0x00	; 0
		LCDGotoXY(6,1);
 7d0:	0e de       	rcall	.-996    	; 0x3ee <LCDWriteInt>
 7d2:	61 e0       	ldi	r22, 0x01	; 1
 7d4:	86 e0       	ldi	r24, 0x06	; 6
 7d6:	67 de       	rcall	.-818    	; 0x4a6 <LCDGotoXY>
		LCDWriteInt(sorted_items[2],2);
 7d8:	f8 01       	movw	r30, r16
 7da:	82 81       	ldd	r24, Z+2	; 0x02
 7dc:	62 e0       	ldi	r22, 0x02	; 2
 7de:	70 e0       	ldi	r23, 0x00	; 0
 7e0:	90 e0       	ldi	r25, 0x00	; 0
 7e2:	05 de       	rcall	.-1014   	; 0x3ee <LCDWriteInt>
 7e4:	61 e0       	ldi	r22, 0x01	; 1
		LCDGotoXY(9,1);
 7e6:	89 e0       	ldi	r24, 0x09	; 9
 7e8:	5e de       	rcall	.-836    	; 0x4a6 <LCDGotoXY>
 7ea:	f8 01       	movw	r30, r16
		LCDWriteInt(sorted_items[3],2);
 7ec:	83 81       	ldd	r24, Z+3	; 0x03
 7ee:	62 e0       	ldi	r22, 0x02	; 2
 7f0:	70 e0       	ldi	r23, 0x00	; 0
 7f2:	90 e0       	ldi	r25, 0x00	; 0
 7f4:	fc dd       	rcall	.-1032   	; 0x3ee <LCDWriteInt>
 7f6:	83 e0       	ldi	r24, 0x03	; 3
		motorState = 0x03;
 7f8:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
 7fc:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
		PORTB = (motorState & 0x03);
 800:	83 70       	andi	r24, 0x03	; 3
 802:	85 b9       	out	0x05, r24	; 5
 804:	f8 94       	cli
		while(1){
			cli();
 806:	fe cf       	rjmp	.-4      	; 0x804 <main+0x2bc>
 808:	80 e2       	ldi	r24, 0x20	; 32
		}
	}
	
	ENQUEUE:
	{
		PORTL = (1 << PINL5);
 80a:	f7 01       	movw	r30, r14
 80c:	80 83       	st	Z, r24
 80e:	60 e0       	ldi	r22, 0x00	; 0
		LCDClear();
 810:	81 e0       	ldi	r24, 0x01	; 1
 812:	84 dd       	rcall	.-1272   	; 0x31c <LCDByte>
 814:	60 e0       	ldi	r22, 0x00	; 0
 816:	8c e0       	ldi	r24, 0x0C	; 12
		//Highest ADC Values for white, FE and AL
		uint16_t material_types[] = {940, /*Black derlin low limit*/
			800, //white delrin/steel boundary
		400 /*steel/aluminum boundary*/};
		LCDGotoXY(12,0);
 818:	46 de       	rcall	.-884    	; 0x4a6 <LCDGotoXY>
 81a:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 81e:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
		LCDWriteInt(ADC_result,3);
 822:	63 e0       	ldi	r22, 0x03	; 3
 824:	70 e0       	ldi	r23, 0x00	; 0
 826:	e3 dd       	rcall	.-1082   	; 0x3ee <LCDWriteInt>
 828:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 82c:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
		int material;
		if(ADC_result > material_types[0]){
 830:	8d 3a       	cpi	r24, 0xAD	; 173
 832:	93 40       	sbci	r25, 0x03	; 3
 834:	88 f4       	brcc	.+34     	; 0x858 <main+0x310>
 836:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 83a:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
			material = BLACK;
			} else if (ADC_result > material_types[1]) {
 83e:	81 32       	cpi	r24, 0x21	; 33
 840:	93 40       	sbci	r25, 0x03	; 3
 842:	68 f4       	brcc	.+26     	; 0x85e <main+0x316>
 844:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 848:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
			material = WHITE;
			} else if (ADC_result > material_types[2]) {
 84c:	81 39       	cpi	r24, 0x91	; 145
 84e:	91 40       	sbci	r25, 0x01	; 1
 850:	48 f4       	brcc	.+18     	; 0x864 <main+0x31c>
 852:	01 e0       	ldi	r16, 0x01	; 1
 854:	10 e0       	ldi	r17, 0x00	; 0
 856:	08 c0       	rjmp	.+16     	; 0x868 <main+0x320>
			material = FE;
			} else {
			material = AL;
 858:	00 e0       	ldi	r16, 0x00	; 0
 85a:	10 e0       	ldi	r17, 0x00	; 0
 85c:	05 c0       	rjmp	.+10     	; 0x868 <main+0x320>
		400 /*steel/aluminum boundary*/};
		LCDGotoXY(12,0);
		LCDWriteInt(ADC_result,3);
		int material;
		if(ADC_result > material_types[0]){
			material = BLACK;
 85e:	02 e0       	ldi	r16, 0x02	; 2
 860:	10 e0       	ldi	r17, 0x00	; 0
 862:	02 c0       	rjmp	.+4      	; 0x868 <main+0x320>
			} else if (ADC_result > material_types[1]) {
			material = WHITE;
 864:	03 e0       	ldi	r16, 0x03	; 3
 866:	10 e0       	ldi	r17, 0x00	; 0
 868:	0f 2e       	mov	r0, r31
			} else if (ADC_result > material_types[2]) {
			material = FE;
 86a:	f9 e9       	ldi	r31, 0x99	; 153
			} else {
			material = AL;
		}
		sorted_items[material]++;
 86c:	cf 2e       	mov	r12, r31
 86e:	f3 e0       	ldi	r31, 0x03	; 3
 870:	df 2e       	mov	r13, r31
 872:	f0 2d       	mov	r31, r0
 874:	f8 01       	movw	r30, r16
 876:	e7 56       	subi	r30, 0x67	; 103
 878:	fc 4f       	sbci	r31, 0xFC	; 252
 87a:	80 81       	ld	r24, Z
 87c:	8f 5f       	subi	r24, 0xFF	; 255
		initLink(&newLink); //creates new link and stores input to linked lsit.
 87e:	80 83       	st	Z, r24
 880:	ce 01       	movw	r24, r28
 882:	07 96       	adiw	r24, 0x07	; 7
		newLink->e.number = material;
 884:	1f de       	rcall	.-962    	; 0x4c4 <initLink>
 886:	ef 81       	ldd	r30, Y+7	; 0x07
 888:	f8 85       	ldd	r31, Y+8	; 0x08
		enqueue(&head, &tail, &newLink);
 88a:	11 83       	std	Z+1, r17	; 0x01
 88c:	00 83       	st	Z, r16
 88e:	ae 01       	movw	r20, r28
 890:	49 5f       	subi	r20, 0xF9	; 249
 892:	5f 4f       	sbci	r21, 0xFF	; 255
 894:	be 01       	movw	r22, r28
 896:	6b 5f       	subi	r22, 0xFB	; 251
 898:	7f 4f       	sbci	r23, 0xFF	; 255
		LCDGotoXY(0,0);
 89a:	ce 01       	movw	r24, r28
 89c:	03 96       	adiw	r24, 0x03	; 3
 89e:	20 de       	rcall	.-960    	; 0x4e0 <enqueue>
		LCDWriteString("BL AL WI FE");
 8a0:	60 e0       	ldi	r22, 0x00	; 0
 8a2:	80 e0       	ldi	r24, 0x00	; 0
 8a4:	00 de       	rcall	.-1024   	; 0x4a6 <LCDGotoXY>
		LCDGotoXY(0,1);
 8a6:	8a e5       	ldi	r24, 0x5A	; 90
 8a8:	93 e0       	ldi	r25, 0x03	; 3
 8aa:	92 dd       	rcall	.-1244   	; 0x3d0 <LCDWriteString>
		LCDWriteInt(sorted_items[0],2);
 8ac:	61 e0       	ldi	r22, 0x01	; 1
 8ae:	80 e0       	ldi	r24, 0x00	; 0
 8b0:	fa dd       	rcall	.-1036   	; 0x4a6 <LCDGotoXY>
 8b2:	f6 01       	movw	r30, r12
 8b4:	80 81       	ld	r24, Z
 8b6:	62 e0       	ldi	r22, 0x02	; 2
 8b8:	70 e0       	ldi	r23, 0x00	; 0
		LCDGotoXY(3,1);
 8ba:	90 e0       	ldi	r25, 0x00	; 0
 8bc:	98 dd       	rcall	.-1232   	; 0x3ee <LCDWriteInt>
 8be:	61 e0       	ldi	r22, 0x01	; 1
 8c0:	85 2d       	mov	r24, r5
		LCDWriteInt(sorted_items[1],2);
 8c2:	f1 dd       	rcall	.-1054   	; 0x4a6 <LCDGotoXY>
 8c4:	f6 01       	movw	r30, r12
 8c6:	81 81       	ldd	r24, Z+1	; 0x01
 8c8:	62 e0       	ldi	r22, 0x02	; 2
 8ca:	70 e0       	ldi	r23, 0x00	; 0
 8cc:	90 e0       	ldi	r25, 0x00	; 0
 8ce:	8f dd       	rcall	.-1250   	; 0x3ee <LCDWriteInt>
		LCDGotoXY(6,1);
 8d0:	61 e0       	ldi	r22, 0x01	; 1
 8d2:	86 e0       	ldi	r24, 0x06	; 6
 8d4:	e8 dd       	rcall	.-1072   	; 0x4a6 <LCDGotoXY>
 8d6:	f6 01       	movw	r30, r12
		LCDWriteInt(sorted_items[2],2);
 8d8:	82 81       	ldd	r24, Z+2	; 0x02
 8da:	62 e0       	ldi	r22, 0x02	; 2
 8dc:	70 e0       	ldi	r23, 0x00	; 0
 8de:	90 e0       	ldi	r25, 0x00	; 0
 8e0:	86 dd       	rcall	.-1268   	; 0x3ee <LCDWriteInt>
 8e2:	61 e0       	ldi	r22, 0x01	; 1
 8e4:	89 e0       	ldi	r24, 0x09	; 9
		LCDGotoXY(9,1);
 8e6:	df dd       	rcall	.-1090   	; 0x4a6 <LCDGotoXY>
 8e8:	f6 01       	movw	r30, r12
 8ea:	83 81       	ldd	r24, Z+3	; 0x03
 8ec:	62 e0       	ldi	r22, 0x02	; 2
		LCDWriteInt(sorted_items[3],2);
 8ee:	70 e0       	ldi	r23, 0x00	; 0
 8f0:	90 e0       	ldi	r25, 0x00	; 0
 8f2:	7d dd       	rcall	.-1286   	; 0x3ee <LCDWriteInt>
 8f4:	8f ef       	ldi	r24, 0xFF	; 255
 8f6:	93 e0       	ldi	r25, 0x03	; 3
 8f8:	90 93 47 03 	sts	0x0347, r25	; 0x800347 <ADC_result+0x1>
		ADC_result = 1023;//reset ADC
 8fc:	80 93 46 03 	sts	0x0346, r24	; 0x800346 <ADC_result>
 900:	10 92 42 03 	sts	0x0342, r1	; 0x800342 <STATE>
 904:	a3 ce       	rjmp	.-698    	; 0x64c <main+0x104>

00000906 <__vector_1>:
 906:	1f 92       	push	r1
		STATE = 0;
 908:	0f 92       	push	r0
 90a:	0f b6       	in	r0, 0x3f	; 63
 90c:	0f 92       	push	r0
	}
} // end main

// sensor switch: Active HIGH starts AD conversion ==========================
ISR(INT0_vect)
{
 90e:	11 24       	eor	r1, r1
 910:	8f 93       	push	r24
	STATE = 2;
 912:	82 e0       	ldi	r24, 0x02	; 2
 914:	80 93 42 03 	sts	0x0342, r24	; 0x800342 <STATE>
}
 918:	8f 91       	pop	r24
 91a:	0f 90       	pop	r0
 91c:	0f be       	out	0x3f, r0	; 63
 91e:	0f 90       	pop	r0
 920:	1f 90       	pop	r1
 922:	18 95       	reti

00000924 <__vector_2>:

ISR(INT1_vect){
 924:	1f 92       	push	r1
 926:	0f 92       	push	r0
 928:	0f b6       	in	r0, 0x3f	; 63
 92a:	0f 92       	push	r0
 92c:	11 24       	eor	r1, r1
 92e:	0b b6       	in	r0, 0x3b	; 59
 930:	0f 92       	push	r0
 932:	2f 93       	push	r18
 934:	3f 93       	push	r19
 936:	4f 93       	push	r20
 938:	5f 93       	push	r21
 93a:	6f 93       	push	r22
 93c:	7f 93       	push	r23
 93e:	8f 93       	push	r24
 940:	9f 93       	push	r25
 942:	af 93       	push	r26
 944:	bf 93       	push	r27
 946:	ef 93       	push	r30
 948:	ff 93       	push	r31
	mTimer(20);
 94a:	84 e1       	ldi	r24, 0x14	; 20
 94c:	90 e0       	ldi	r25, 0x00	; 0
 94e:	09 d1       	rcall	.+530    	; 0xb62 <mTimer>
	while(PIND & (1 << PIND1)){};//wait for button to be released
 950:	49 99       	sbic	0x09, 1	; 9
 952:	fe cf       	rjmp	.-4      	; 0x950 <__vector_2+0x2c>
	mTimer(20);
 954:	84 e1       	ldi	r24, 0x14	; 20
 956:	90 e0       	ldi	r25, 0x00	; 0
 958:	04 d1       	rcall	.+520    	; 0xb62 <mTimer>
	rampDown = 1;
 95a:	81 e0       	ldi	r24, 0x01	; 1
 95c:	80 93 96 03 	sts	0x0396, r24	; 0x800396 <__data_end>
	EIFR |= (1 << INTF1);//for some reason the interrupt automatically re triggers unless I explicitly clear the flag at the end.
 960:	e1 9a       	sbi	0x1c, 1	; 28
}
 962:	ff 91       	pop	r31
 964:	ef 91       	pop	r30
 966:	bf 91       	pop	r27
 968:	af 91       	pop	r26
 96a:	9f 91       	pop	r25
 96c:	8f 91       	pop	r24
 96e:	7f 91       	pop	r23
 970:	6f 91       	pop	r22
 972:	5f 91       	pop	r21
 974:	4f 91       	pop	r20
 976:	3f 91       	pop	r19
 978:	2f 91       	pop	r18
 97a:	0f 90       	pop	r0
 97c:	0b be       	out	0x3b, r0	; 59
 97e:	0f 90       	pop	r0
 980:	0f be       	out	0x3f, r0	; 63
 982:	0f 90       	pop	r0
 984:	1f 90       	pop	r1
 986:	18 95       	reti

00000988 <__vector_3>:

ISR(INT2_vect) //Controls program pause button. Holds the program in the interrupt until pause it pressed again.
{
 988:	1f 92       	push	r1
 98a:	0f 92       	push	r0
 98c:	0f b6       	in	r0, 0x3f	; 63
 98e:	0f 92       	push	r0
 990:	11 24       	eor	r1, r1
 992:	0b b6       	in	r0, 0x3b	; 59
 994:	0f 92       	push	r0
 996:	2f 93       	push	r18
 998:	3f 93       	push	r19
 99a:	4f 93       	push	r20
 99c:	5f 93       	push	r21
 99e:	6f 93       	push	r22
 9a0:	7f 93       	push	r23
 9a2:	8f 93       	push	r24
 9a4:	9f 93       	push	r25
 9a6:	af 93       	push	r26
 9a8:	bf 93       	push	r27
 9aa:	ef 93       	push	r30
 9ac:	ff 93       	push	r31
	LCDClear();
 9ae:	60 e0       	ldi	r22, 0x00	; 0
 9b0:	81 e0       	ldi	r24, 0x01	; 1
 9b2:	b4 dc       	rcall	.-1688   	; 0x31c <LCDByte>
	LCDWriteString("Program Paused");
 9b4:	86 e6       	ldi	r24, 0x66	; 102
 9b6:	93 e0       	ldi	r25, 0x03	; 3
 9b8:	0b dd       	rcall	.-1514   	; 0x3d0 <LCDWriteString>
	motorState = 0x03;//stop motor
 9ba:	83 e0       	ldi	r24, 0x03	; 3
 9bc:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
	PORTB = (motorState & 0x03);
 9c0:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
 9c4:	83 70       	andi	r24, 0x03	; 3
 9c6:	85 b9       	out	0x05, r24	; 5
	while(PIND & (1 << PIND2)){};//wait for button to be released
 9c8:	4a 99       	sbic	0x09, 2	; 9
 9ca:	fe cf       	rjmp	.-4      	; 0x9c8 <__vector_3+0x40>
	mTimer(20);
 9cc:	84 e1       	ldi	r24, 0x14	; 20
 9ce:	90 e0       	ldi	r25, 0x00	; 0
 9d0:	c8 d0       	rcall	.+400    	; 0xb62 <mTimer>
	while (!(PIND & (1 << PIND2))){};//wait for button to be pressed again
 9d2:	4a 9b       	sbis	0x09, 2	; 9
	LCDClear();
 9d4:	fe cf       	rjmp	.-4      	; 0x9d2 <__vector_3+0x4a>
 9d6:	60 e0       	ldi	r22, 0x00	; 0
 9d8:	81 e0       	ldi	r24, 0x01	; 1
	mTimer(20);
 9da:	a0 dc       	rcall	.-1728   	; 0x31c <LCDByte>
 9dc:	84 e1       	ldi	r24, 0x14	; 20
 9de:	90 e0       	ldi	r25, 0x00	; 0
	while(PIND & (1 << PIND2)){};//wait for button to be released
 9e0:	c0 d0       	rcall	.+384    	; 0xb62 <mTimer>
 9e2:	4a 99       	sbic	0x09, 2	; 9
	mTimer(20);
 9e4:	fe cf       	rjmp	.-4      	; 0x9e2 <__vector_3+0x5a>
 9e6:	84 e1       	ldi	r24, 0x14	; 20
 9e8:	90 e0       	ldi	r25, 0x00	; 0
 9ea:	bb d0       	rcall	.+374    	; 0xb62 <mTimer>
	if(STATE == 2) {//if in bucket stage
 9ec:	80 91 42 03 	lds	r24, 0x0342	; 0x800342 <STATE>
 9f0:	82 30       	cpi	r24, 0x02	; 2
 9f2:	39 f0       	breq	.+14     	; 0xa02 <__vector_3+0x7a>
		//do nothing
		} else { //restart the motor otherwise
		motorState = 0x02;//start motor
 9f4:	82 e0       	ldi	r24, 0x02	; 2
 9f6:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
		PORTB = (motorState & 0x03);
 9fa:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
 9fe:	83 70       	andi	r24, 0x03	; 3
 a00:	85 b9       	out	0x05, r24	; 5
	}
	EIFR |= (1 << INTF2);//for some reason the interrupt automatically re triggers unless I explicitly clear the flag at the end.
 a02:	e2 9a       	sbi	0x1c, 2	; 28
}
 a04:	ff 91       	pop	r31
 a06:	ef 91       	pop	r30
 a08:	bf 91       	pop	r27
 a0a:	af 91       	pop	r26
 a0c:	9f 91       	pop	r25
 a0e:	8f 91       	pop	r24
 a10:	7f 91       	pop	r23
 a12:	6f 91       	pop	r22
 a14:	5f 91       	pop	r21
 a16:	4f 91       	pop	r20
 a18:	3f 91       	pop	r19
 a1a:	2f 91       	pop	r18
 a1c:	0f 90       	pop	r0
 a1e:	0b be       	out	0x3b, r0	; 59
 a20:	0f 90       	pop	r0
 a22:	0f be       	out	0x3f, r0	; 63
 a24:	0f 90       	pop	r0
 a26:	1f 90       	pop	r1
 a28:	18 95       	reti

00000a2a <__vector_6>:

ISR(INT5_vect)// Interrupt 5, Triggered the optical sensor next to the reflectivity sensor
{
 a2a:	1f 92       	push	r1
 a2c:	0f 92       	push	r0
 a2e:	0f b6       	in	r0, 0x3f	; 63
 a30:	0f 92       	push	r0
 a32:	11 24       	eor	r1, r1
 a34:	0b b6       	in	r0, 0x3b	; 59
 a36:	0f 92       	push	r0
 a38:	2f 93       	push	r18
 a3a:	3f 93       	push	r19
 a3c:	4f 93       	push	r20
 a3e:	5f 93       	push	r21
 a40:	6f 93       	push	r22
 a42:	7f 93       	push	r23
 a44:	8f 93       	push	r24
 a46:	9f 93       	push	r25
 a48:	af 93       	push	r26
 a4a:	bf 93       	push	r27
 a4c:	ef 93       	push	r30
 a4e:	ff 93       	push	r31
	mTimer(3);//de-bouncing
 a50:	83 e0       	ldi	r24, 0x03	; 3
 a52:	90 e0       	ldi	r25, 0x00	; 0
 a54:	86 d0       	rcall	.+268    	; 0xb62 <mTimer>
	if (PINE & (1 << PINE5)) {
 a56:	65 9b       	sbis	0x0c, 5	; 12
 a58:	04 c0       	rjmp	.+8      	; 0xa62 <__vector_6+0x38>
		//If pin is high, enter reflective stage
		STATE = 1;
 a5a:	81 e0       	ldi	r24, 0x01	; 1
 a5c:	80 93 42 03 	sts	0x0342, r24	; 0x800342 <STATE>
 a60:	03 c0       	rjmp	.+6      	; 0xa68 <__vector_6+0x3e>
		} else {
		//if pin is low, enter ENQUEUE Stage
		STATE = 4;
 a62:	84 e0       	ldi	r24, 0x04	; 4
 a64:	80 93 42 03 	sts	0x0342, r24	; 0x800342 <STATE>
		// INT5 pin is low
	}
}
 a68:	ff 91       	pop	r31
 a6a:	ef 91       	pop	r30
 a6c:	bf 91       	pop	r27
 a6e:	af 91       	pop	r26
 a70:	9f 91       	pop	r25
 a72:	8f 91       	pop	r24
 a74:	7f 91       	pop	r23
 a76:	6f 91       	pop	r22
 a78:	5f 91       	pop	r21
 a7a:	4f 91       	pop	r20
 a7c:	3f 91       	pop	r19
 a7e:	2f 91       	pop	r18
 a80:	0f 90       	pop	r0
 a82:	0b be       	out	0x3b, r0	; 59
 a84:	0f 90       	pop	r0
 a86:	0f be       	out	0x3f, r0	; 63
 a88:	0f 90       	pop	r0
 a8a:	1f 90       	pop	r1
 a8c:	18 95       	reti

00000a8e <__vector_29>:

// the interrupt will be triggered if the ADC is done =======================
ISR(ADC_vect)
{
 a8e:	1f 92       	push	r1
 a90:	0f 92       	push	r0
 a92:	0f b6       	in	r0, 0x3f	; 63
 a94:	0f 92       	push	r0
 a96:	11 24       	eor	r1, r1
 a98:	2f 93       	push	r18
 a9a:	4f 93       	push	r20
 a9c:	5f 93       	push	r21
 a9e:	8f 93       	push	r24
 aa0:	9f 93       	push	r25
	uint16_t ADC_result_last = ADC_result;
 aa2:	40 91 46 03 	lds	r20, 0x0346	; 0x800346 <ADC_result>
 aa6:	50 91 47 03 	lds	r21, 0x0347	; 0x800347 <ADC_result+0x1>
	ADC_result = ADCL;
 aaa:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7c0078>
 aae:	90 e0       	ldi	r25, 0x00	; 0
 ab0:	90 93 47 03 	sts	0x0347, r25	; 0x800347 <ADC_result+0x1>
 ab4:	80 93 46 03 	sts	0x0346, r24	; 0x800346 <ADC_result>
	ADC_result |= (ADCH & 0x03) << 8;
 ab8:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
 abc:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 ac0:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
 ac4:	23 70       	andi	r18, 0x03	; 3
 ac6:	92 2b       	or	r25, r18
 ac8:	90 93 47 03 	sts	0x0347, r25	; 0x800347 <ADC_result+0x1>
 acc:	80 93 46 03 	sts	0x0346, r24	; 0x800346 <ADC_result>
	if((ADC_result < ADC_result_last)){//gets us the lowest value read by the reflectivity sensor
 ad0:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 ad4:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
 ad8:	84 17       	cp	r24, r20
 ada:	95 07       	cpc	r25, r21
 adc:	20 f0       	brcs	.+8      	; 0xae6 <__vector_29+0x58>
		} else {
		ADC_result = ADC_result_last;
 ade:	50 93 47 03 	sts	0x0347, r21	; 0x800347 <ADC_result+0x1>
 ae2:	40 93 46 03 	sts	0x0346, r20	; 0x800346 <ADC_result>
	}
	ADC_result_flag = 1;
 ae6:	81 e0       	ldi	r24, 0x01	; 1
 ae8:	90 e0       	ldi	r25, 0x00	; 0
 aea:	90 93 45 03 	sts	0x0345, r25	; 0x800345 <ADC_result_flag+0x1>
 aee:	80 93 44 03 	sts	0x0344, r24	; 0x800344 <ADC_result_flag>
}
 af2:	9f 91       	pop	r25
 af4:	8f 91       	pop	r24
 af6:	5f 91       	pop	r21
 af8:	4f 91       	pop	r20
 afa:	2f 91       	pop	r18
 afc:	0f 90       	pop	r0
 afe:	0f be       	out	0x3f, r0	; 63
 b00:	0f 90       	pop	r0
 b02:	1f 90       	pop	r1
 b04:	18 95       	reti

00000b06 <__vector_default>:



ISR(BADISR_vect)
{
 b06:	1f 92       	push	r1
 b08:	0f 92       	push	r0
 b0a:	0f b6       	in	r0, 0x3f	; 63
 b0c:	0f 92       	push	r0
 b0e:	11 24       	eor	r1, r1
 b10:	8f 93       	push	r24
	PORTL = 0xF0;//light up everything to let us know it's screwed
 b12:	80 ef       	ldi	r24, 0xF0	; 240
 b14:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <__TEXT_REGION_LENGTH__+0x7c010b>
 b18:	8f 91       	pop	r24
 b1a:	0f 90       	pop	r0
 b1c:	0f be       	out	0x3f, r0	; 63
 b1e:	0f 90       	pop	r0
 b20:	1f 90       	pop	r1
 b22:	18 95       	reti

00000b24 <pwm>:
#include <avr/interrupt.h> /* Needed for interrupt functionality */

void pwm(){
	//Step 1
	// Set Timer0 to Fast PWM mode (WGM02:0 = 011)
	TCCR0A |= (1 << WGM00) | (1 << WGM01);  // Set WGM01 and WGM00
 b24:	84 b5       	in	r24, 0x24	; 36
 b26:	83 60       	ori	r24, 0x03	; 3
 b28:	84 bd       	out	0x24, r24	; 36
	TCCR0B &= ~(1 << WGM02);                // Clear WGM02 for Fast PWM, TOP=0xFF
 b2a:	85 b5       	in	r24, 0x25	; 37
 b2c:	87 7f       	andi	r24, 0xF7	; 247
 b2e:	85 bd       	out	0x25, r24	; 37
	// Enable the Output Compare Match A Interrupt for Timer 0
	//TIMSK0 |= (1 <<  (OCIE0A));// Enable overflow interrupt

	//step 3
	// Set Compare Match Output Mode to clear on compare match and set at TOP (non-inverting mode)
	TCCR0A |= (1 << COM0A1);  // Set COM0A1 to 1
 b30:	84 b5       	in	r24, 0x24	; 36
 b32:	80 68       	ori	r24, 0x80	; 128
 b34:	84 bd       	out	0x24, r24	; 36
	TCCR0A &= ~(1 << COM0A0); // Clear COM0A0 to 0
 b36:	84 b5       	in	r24, 0x24	; 36
 b38:	8f 7b       	andi	r24, 0xBF	; 191
 b3a:	84 bd       	out	0x24, r24	; 36
	
	//step 4
	// Set the prescaler
	TCCR0B |= (1 << CS01);// CS02:0 = 010 (clk/64 prescale)
 b3c:	85 b5       	in	r24, 0x25	; 37
 b3e:	82 60       	ori	r24, 0x02	; 2
 b40:	85 bd       	out	0x25, r24	; 37
	
	//Step 5
	//For a duty cycle of 50%, ORCA should be 127, which is half of 255 rounded to nearest integer
	OCR0A = 127;
 b42:	8f e7       	ldi	r24, 0x7F	; 127
 b44:	87 bd       	out	0x27, r24	; 39
	
	//Step 6
	DDRB |= (1 << DDB7);  // Configure PORTB7 as output (OC0A is on PB7)
 b46:	27 9a       	sbi	0x04, 7	; 4
 b48:	08 95       	ret

00000b4a <pwmSet>:
}

void pwmSet(unsigned char input){//sets PWM duty cycle
	OCR0A = input;
 b4a:	87 bd       	out	0x27, r24	; 39
 b4c:	08 95       	ret

00000b4e <timer8MHz>:

//This file contains the timer subroutines from lab 2. They have been repurposed for use in future labs

void timer8MHz(){ //sets the timer to 8MHz

    CLKPR = 0x80; /* This will be discussed later. */
 b4e:	e1 e6       	ldi	r30, 0x61	; 97
 b50:	f0 e0       	ldi	r31, 0x00	; 0
 b52:	80 e8       	ldi	r24, 0x80	; 128
 b54:	80 83       	st	Z, r24
    CLKPR = 0x01; /* Required to set CPU Clock to 8MHz */
 b56:	81 e0       	ldi	r24, 0x01	; 1
 b58:	80 83       	st	Z, r24
    
    /* Timer instructions */
    /* Sets timer 1 to run at 1MHz, note: CPU clock is set to 8MHz.
       Disable all functions and use as pure timer */
    
    TCCR1B = _BV(CS11); /* _BV sets the bit to logic 1 */
 b5a:	82 e0       	ldi	r24, 0x02	; 2
 b5c:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7c0081>
 b60:	08 95       	ret

00000b62 <mTimer>:
    /* CS means clock select, has the pre-scaler set to 8 */

} /* close timer8MHz */

/* This is the driver for the timer. */
void mTimer(int count){
 b62:	ac 01       	movw	r20, r24
    int i; /* keeps track of loop number */

    i = 0; /* initializes loop counter */

    /* Set the Waveform Generation mode bit description to Clear Timer on Compare Match mode (CTC) only */
    TCCR1B |= _BV(WGM12); /* set WGM bits to 0100, see page 145 */
 b64:	e1 e8       	ldi	r30, 0x81	; 129
 b66:	f0 e0       	ldi	r31, 0x00	; 0
 b68:	90 81       	ld	r25, Z
 b6a:	98 60       	ori	r25, 0x08	; 8
 b6c:	90 83       	st	Z, r25
    /* Note WGM is spread over two registers. */

    OCR1A = 0x03E8; /* Set Output Compare Register for 1000 cycles = 1ms */
 b6e:	88 ee       	ldi	r24, 0xE8	; 232
 b70:	93 e0       	ldi	r25, 0x03	; 3
 b72:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 b76:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
    TCNT1 = 0x0000; /* Sets initial value of Timer Counter to 0x0000 */
 b7a:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7c0085>
 b7e:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7c0084>

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
 b82:	b1 9a       	sbi	0x16, 1	; 22
    The system clock has been pre-scaled by 2. This means it's running at half speed, 8MHz. See Technical manual for
    ATmega2560 (i.e. full manual) and look up "16-bit Timer/Counter1." */

    int i; /* keeps track of loop number */

    i = 0; /* initializes loop counter */
 b84:	20 e0       	ldi	r18, 0x00	; 0
 b86:	30 e0       	ldi	r19, 0x00	; 0

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
    /* If the following statement is confusing, please ask for clarification! */

    /* Poll the timer to determine when the timer has reached 0x03E8 */
    while(i<count){
 b88:	05 c0       	rjmp	.+10     	; 0xb94 <mTimer+0x32>
        if((TIFR1 & 0x02) == 0x02){
 b8a:	b1 9b       	sbis	0x16, 1	; 22
 b8c:	fe cf       	rjmp	.-4      	; 0xb8a <mTimer+0x28>
            TIFR1 |= _BV(OCF1A); /* clear interrupt flag by writing a ONE to the bit */
 b8e:	b1 9a       	sbi	0x16, 1	; 22
            i++; /* increment loop number */
 b90:	2f 5f       	subi	r18, 0xFF	; 255
 b92:	3f 4f       	sbci	r19, 0xFF	; 255

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
    /* If the following statement is confusing, please ask for clarification! */

    /* Poll the timer to determine when the timer has reached 0x03E8 */
    while(i<count){
 b94:	24 17       	cp	r18, r20
 b96:	35 07       	cpc	r19, r21
 b98:	1c f4       	brge	.+6      	; 0xba0 <mTimer+0x3e>
        if((TIFR1 & 0x02) == 0x02){
 b9a:	b1 9b       	sbis	0x16, 1	; 22
 b9c:	f6 cf       	rjmp	.-20     	; 0xb8a <mTimer+0x28>
 b9e:	f7 cf       	rjmp	.-18     	; 0xb8e <mTimer+0x2c>
 ba0:	08 95       	ret

00000ba2 <uTimer>:
            i++; /* increment loop number */
        } /* end if */
    } /* end while */
} /* mTimer */

void uTimer(unsigned int count){
 ba2:	9c 01       	movw	r18, r24
    the system clock. You can also use a pre-scaler on the Timer, by 1, 8, 64, 256, or 1024 to lower the speed.
    The system clock has been pre-scaled by 2. This means it's running at half speed, 8MHz. See Technical manual for
    ATmega2560 (i.e. full manual) and look up "16-bit Timer/Counter1." */

    /* Set the Waveform Generation mode bit description to Clear Timer on Compare Match mode (CTC) only */
    TCCR1B |= _BV(WGM12); /* set WGM bits to 0100, see page 145 */
 ba4:	e1 e8       	ldi	r30, 0x81	; 129
 ba6:	f0 e0       	ldi	r31, 0x00	; 0
 ba8:	90 81       	ld	r25, Z
 baa:	98 60       	ori	r25, 0x08	; 8
 bac:	90 83       	st	Z, r25
    /* Note WGM is spread over two registers. */

    OCR1A = count; /* Set Output Compare Register equal to the count variable. Since this is a 16 bit timer it should be able to hold all possible values of count
 bae:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 bb2:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
    TCNT1 = 0x0000; /* Sets initial value of Timer Counter to 0x0000 */

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
 bb6:	b1 9a       	sbi	0x16, 1	; 22
    /* If the following statement is confusing, please ask for clarification! */

    /* Poll the timer to determine when the timer has reached 0x0001 */
    while((TIFR1 & 0x02) != 0x02){}
 bb8:	b1 9b       	sbis	0x16, 1	; 22
 bba:	fe cf       	rjmp	.-4      	; 0xbb8 <uTimer+0x16>
	TIFR1 |= _BV(OCF1A); /* clear interrupt flag by writing a ONE to the bit */
 bbc:	b1 9a       	sbi	0x16, 1	; 22
 bbe:	08 95       	ret

00000bc0 <__divmodhi4>:
 bc0:	97 fb       	bst	r25, 7
 bc2:	07 2e       	mov	r0, r23
 bc4:	16 f4       	brtc	.+4      	; 0xbca <__divmodhi4+0xa>
 bc6:	00 94       	com	r0
 bc8:	06 d0       	rcall	.+12     	; 0xbd6 <__divmodhi4_neg1>
 bca:	77 fd       	sbrc	r23, 7
 bcc:	08 d0       	rcall	.+16     	; 0xbde <__divmodhi4_neg2>
 bce:	0b d0       	rcall	.+22     	; 0xbe6 <__udivmodhi4>
 bd0:	07 fc       	sbrc	r0, 7
 bd2:	05 d0       	rcall	.+10     	; 0xbde <__divmodhi4_neg2>
 bd4:	3e f4       	brtc	.+14     	; 0xbe4 <__divmodhi4_exit>

00000bd6 <__divmodhi4_neg1>:
 bd6:	90 95       	com	r25
 bd8:	81 95       	neg	r24
 bda:	9f 4f       	sbci	r25, 0xFF	; 255
 bdc:	08 95       	ret

00000bde <__divmodhi4_neg2>:
 bde:	70 95       	com	r23
 be0:	61 95       	neg	r22
 be2:	7f 4f       	sbci	r23, 0xFF	; 255

00000be4 <__divmodhi4_exit>:
 be4:	08 95       	ret

00000be6 <__udivmodhi4>:
 be6:	aa 1b       	sub	r26, r26
 be8:	bb 1b       	sub	r27, r27
 bea:	51 e1       	ldi	r21, 0x11	; 17
 bec:	07 c0       	rjmp	.+14     	; 0xbfc <__udivmodhi4_ep>

00000bee <__udivmodhi4_loop>:
 bee:	aa 1f       	adc	r26, r26
 bf0:	bb 1f       	adc	r27, r27
 bf2:	a6 17       	cp	r26, r22
 bf4:	b7 07       	cpc	r27, r23
 bf6:	10 f0       	brcs	.+4      	; 0xbfc <__udivmodhi4_ep>
 bf8:	a6 1b       	sub	r26, r22
 bfa:	b7 0b       	sbc	r27, r23

00000bfc <__udivmodhi4_ep>:
 bfc:	88 1f       	adc	r24, r24
 bfe:	99 1f       	adc	r25, r25
 c00:	5a 95       	dec	r21
 c02:	a9 f7       	brne	.-22     	; 0xbee <__udivmodhi4_loop>
 c04:	80 95       	com	r24
 c06:	90 95       	com	r25
 c08:	bc 01       	movw	r22, r24
 c0a:	cd 01       	movw	r24, r26
 c0c:	08 95       	ret

00000c0e <malloc>:
 c0e:	0f 93       	push	r16
 c10:	1f 93       	push	r17
 c12:	cf 93       	push	r28
 c14:	df 93       	push	r29
 c16:	82 30       	cpi	r24, 0x02	; 2
 c18:	91 05       	cpc	r25, r1
 c1a:	10 f4       	brcc	.+4      	; 0xc20 <malloc+0x12>
 c1c:	82 e0       	ldi	r24, 0x02	; 2
 c1e:	90 e0       	ldi	r25, 0x00	; 0
 c20:	e0 91 9f 03 	lds	r30, 0x039F	; 0x80039f <__flp>
 c24:	f0 91 a0 03 	lds	r31, 0x03A0	; 0x8003a0 <__flp+0x1>
 c28:	20 e0       	ldi	r18, 0x00	; 0
 c2a:	30 e0       	ldi	r19, 0x00	; 0
 c2c:	a0 e0       	ldi	r26, 0x00	; 0
 c2e:	b0 e0       	ldi	r27, 0x00	; 0
 c30:	30 97       	sbiw	r30, 0x00	; 0
 c32:	19 f1       	breq	.+70     	; 0xc7a <malloc+0x6c>
 c34:	40 81       	ld	r20, Z
 c36:	51 81       	ldd	r21, Z+1	; 0x01
 c38:	02 81       	ldd	r16, Z+2	; 0x02
 c3a:	13 81       	ldd	r17, Z+3	; 0x03
 c3c:	48 17       	cp	r20, r24
 c3e:	59 07       	cpc	r21, r25
 c40:	c8 f0       	brcs	.+50     	; 0xc74 <malloc+0x66>
 c42:	84 17       	cp	r24, r20
 c44:	95 07       	cpc	r25, r21
 c46:	69 f4       	brne	.+26     	; 0xc62 <malloc+0x54>
 c48:	10 97       	sbiw	r26, 0x00	; 0
 c4a:	31 f0       	breq	.+12     	; 0xc58 <malloc+0x4a>
 c4c:	12 96       	adiw	r26, 0x02	; 2
 c4e:	0c 93       	st	X, r16
 c50:	12 97       	sbiw	r26, 0x02	; 2
 c52:	13 96       	adiw	r26, 0x03	; 3
 c54:	1c 93       	st	X, r17
 c56:	27 c0       	rjmp	.+78     	; 0xca6 <malloc+0x98>
 c58:	00 93 9f 03 	sts	0x039F, r16	; 0x80039f <__flp>
 c5c:	10 93 a0 03 	sts	0x03A0, r17	; 0x8003a0 <__flp+0x1>
 c60:	22 c0       	rjmp	.+68     	; 0xca6 <malloc+0x98>
 c62:	21 15       	cp	r18, r1
 c64:	31 05       	cpc	r19, r1
 c66:	19 f0       	breq	.+6      	; 0xc6e <malloc+0x60>
 c68:	42 17       	cp	r20, r18
 c6a:	53 07       	cpc	r21, r19
 c6c:	18 f4       	brcc	.+6      	; 0xc74 <malloc+0x66>
 c6e:	9a 01       	movw	r18, r20
 c70:	bd 01       	movw	r22, r26
 c72:	ef 01       	movw	r28, r30
 c74:	df 01       	movw	r26, r30
 c76:	f8 01       	movw	r30, r16
 c78:	db cf       	rjmp	.-74     	; 0xc30 <malloc+0x22>
 c7a:	21 15       	cp	r18, r1
 c7c:	31 05       	cpc	r19, r1
 c7e:	f9 f0       	breq	.+62     	; 0xcbe <malloc+0xb0>
 c80:	28 1b       	sub	r18, r24
 c82:	39 0b       	sbc	r19, r25
 c84:	24 30       	cpi	r18, 0x04	; 4
 c86:	31 05       	cpc	r19, r1
 c88:	80 f4       	brcc	.+32     	; 0xcaa <malloc+0x9c>
 c8a:	8a 81       	ldd	r24, Y+2	; 0x02
 c8c:	9b 81       	ldd	r25, Y+3	; 0x03
 c8e:	61 15       	cp	r22, r1
 c90:	71 05       	cpc	r23, r1
 c92:	21 f0       	breq	.+8      	; 0xc9c <malloc+0x8e>
 c94:	fb 01       	movw	r30, r22
 c96:	93 83       	std	Z+3, r25	; 0x03
 c98:	82 83       	std	Z+2, r24	; 0x02
 c9a:	04 c0       	rjmp	.+8      	; 0xca4 <malloc+0x96>
 c9c:	90 93 a0 03 	sts	0x03A0, r25	; 0x8003a0 <__flp+0x1>
 ca0:	80 93 9f 03 	sts	0x039F, r24	; 0x80039f <__flp>
 ca4:	fe 01       	movw	r30, r28
 ca6:	32 96       	adiw	r30, 0x02	; 2
 ca8:	44 c0       	rjmp	.+136    	; 0xd32 <malloc+0x124>
 caa:	fe 01       	movw	r30, r28
 cac:	e2 0f       	add	r30, r18
 cae:	f3 1f       	adc	r31, r19
 cb0:	81 93       	st	Z+, r24
 cb2:	91 93       	st	Z+, r25
 cb4:	22 50       	subi	r18, 0x02	; 2
 cb6:	31 09       	sbc	r19, r1
 cb8:	39 83       	std	Y+1, r19	; 0x01
 cba:	28 83       	st	Y, r18
 cbc:	3a c0       	rjmp	.+116    	; 0xd32 <malloc+0x124>
 cbe:	20 91 9d 03 	lds	r18, 0x039D	; 0x80039d <__brkval>
 cc2:	30 91 9e 03 	lds	r19, 0x039E	; 0x80039e <__brkval+0x1>
 cc6:	23 2b       	or	r18, r19
 cc8:	41 f4       	brne	.+16     	; 0xcda <malloc+0xcc>
 cca:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
 cce:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
 cd2:	30 93 9e 03 	sts	0x039E, r19	; 0x80039e <__brkval+0x1>
 cd6:	20 93 9d 03 	sts	0x039D, r18	; 0x80039d <__brkval>
 cda:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 cde:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 ce2:	21 15       	cp	r18, r1
 ce4:	31 05       	cpc	r19, r1
 ce6:	41 f4       	brne	.+16     	; 0xcf8 <malloc+0xea>
 ce8:	2d b7       	in	r18, 0x3d	; 61
 cea:	3e b7       	in	r19, 0x3e	; 62
 cec:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
 cf0:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
 cf4:	24 1b       	sub	r18, r20
 cf6:	35 0b       	sbc	r19, r21
 cf8:	e0 91 9d 03 	lds	r30, 0x039D	; 0x80039d <__brkval>
 cfc:	f0 91 9e 03 	lds	r31, 0x039E	; 0x80039e <__brkval+0x1>
 d00:	e2 17       	cp	r30, r18
 d02:	f3 07       	cpc	r31, r19
 d04:	a0 f4       	brcc	.+40     	; 0xd2e <malloc+0x120>
 d06:	2e 1b       	sub	r18, r30
 d08:	3f 0b       	sbc	r19, r31
 d0a:	28 17       	cp	r18, r24
 d0c:	39 07       	cpc	r19, r25
 d0e:	78 f0       	brcs	.+30     	; 0xd2e <malloc+0x120>
 d10:	ac 01       	movw	r20, r24
 d12:	4e 5f       	subi	r20, 0xFE	; 254
 d14:	5f 4f       	sbci	r21, 0xFF	; 255
 d16:	24 17       	cp	r18, r20
 d18:	35 07       	cpc	r19, r21
 d1a:	48 f0       	brcs	.+18     	; 0xd2e <malloc+0x120>
 d1c:	4e 0f       	add	r20, r30
 d1e:	5f 1f       	adc	r21, r31
 d20:	50 93 9e 03 	sts	0x039E, r21	; 0x80039e <__brkval+0x1>
 d24:	40 93 9d 03 	sts	0x039D, r20	; 0x80039d <__brkval>
 d28:	81 93       	st	Z+, r24
 d2a:	91 93       	st	Z+, r25
 d2c:	02 c0       	rjmp	.+4      	; 0xd32 <malloc+0x124>
 d2e:	e0 e0       	ldi	r30, 0x00	; 0
 d30:	f0 e0       	ldi	r31, 0x00	; 0
 d32:	cf 01       	movw	r24, r30
 d34:	df 91       	pop	r29
 d36:	cf 91       	pop	r28
 d38:	1f 91       	pop	r17
 d3a:	0f 91       	pop	r16
 d3c:	08 95       	ret

00000d3e <free>:
 d3e:	cf 93       	push	r28
 d40:	df 93       	push	r29
 d42:	00 97       	sbiw	r24, 0x00	; 0
 d44:	09 f4       	brne	.+2      	; 0xd48 <free+0xa>
 d46:	81 c0       	rjmp	.+258    	; 0xe4a <free+0x10c>
 d48:	fc 01       	movw	r30, r24
 d4a:	32 97       	sbiw	r30, 0x02	; 2
 d4c:	13 82       	std	Z+3, r1	; 0x03
 d4e:	12 82       	std	Z+2, r1	; 0x02
 d50:	a0 91 9f 03 	lds	r26, 0x039F	; 0x80039f <__flp>
 d54:	b0 91 a0 03 	lds	r27, 0x03A0	; 0x8003a0 <__flp+0x1>
 d58:	10 97       	sbiw	r26, 0x00	; 0
 d5a:	81 f4       	brne	.+32     	; 0xd7c <free+0x3e>
 d5c:	20 81       	ld	r18, Z
 d5e:	31 81       	ldd	r19, Z+1	; 0x01
 d60:	82 0f       	add	r24, r18
 d62:	93 1f       	adc	r25, r19
 d64:	20 91 9d 03 	lds	r18, 0x039D	; 0x80039d <__brkval>
 d68:	30 91 9e 03 	lds	r19, 0x039E	; 0x80039e <__brkval+0x1>
 d6c:	28 17       	cp	r18, r24
 d6e:	39 07       	cpc	r19, r25
 d70:	51 f5       	brne	.+84     	; 0xdc6 <free+0x88>
 d72:	f0 93 9e 03 	sts	0x039E, r31	; 0x80039e <__brkval+0x1>
 d76:	e0 93 9d 03 	sts	0x039D, r30	; 0x80039d <__brkval>
 d7a:	67 c0       	rjmp	.+206    	; 0xe4a <free+0x10c>
 d7c:	ed 01       	movw	r28, r26
 d7e:	20 e0       	ldi	r18, 0x00	; 0
 d80:	30 e0       	ldi	r19, 0x00	; 0
 d82:	ce 17       	cp	r28, r30
 d84:	df 07       	cpc	r29, r31
 d86:	40 f4       	brcc	.+16     	; 0xd98 <free+0x5a>
 d88:	4a 81       	ldd	r20, Y+2	; 0x02
 d8a:	5b 81       	ldd	r21, Y+3	; 0x03
 d8c:	9e 01       	movw	r18, r28
 d8e:	41 15       	cp	r20, r1
 d90:	51 05       	cpc	r21, r1
 d92:	f1 f0       	breq	.+60     	; 0xdd0 <free+0x92>
 d94:	ea 01       	movw	r28, r20
 d96:	f5 cf       	rjmp	.-22     	; 0xd82 <free+0x44>
 d98:	d3 83       	std	Z+3, r29	; 0x03
 d9a:	c2 83       	std	Z+2, r28	; 0x02
 d9c:	40 81       	ld	r20, Z
 d9e:	51 81       	ldd	r21, Z+1	; 0x01
 da0:	84 0f       	add	r24, r20
 da2:	95 1f       	adc	r25, r21
 da4:	c8 17       	cp	r28, r24
 da6:	d9 07       	cpc	r29, r25
 da8:	59 f4       	brne	.+22     	; 0xdc0 <free+0x82>
 daa:	88 81       	ld	r24, Y
 dac:	99 81       	ldd	r25, Y+1	; 0x01
 dae:	84 0f       	add	r24, r20
 db0:	95 1f       	adc	r25, r21
 db2:	02 96       	adiw	r24, 0x02	; 2
 db4:	91 83       	std	Z+1, r25	; 0x01
 db6:	80 83       	st	Z, r24
 db8:	8a 81       	ldd	r24, Y+2	; 0x02
 dba:	9b 81       	ldd	r25, Y+3	; 0x03
 dbc:	93 83       	std	Z+3, r25	; 0x03
 dbe:	82 83       	std	Z+2, r24	; 0x02
 dc0:	21 15       	cp	r18, r1
 dc2:	31 05       	cpc	r19, r1
 dc4:	29 f4       	brne	.+10     	; 0xdd0 <free+0x92>
 dc6:	f0 93 a0 03 	sts	0x03A0, r31	; 0x8003a0 <__flp+0x1>
 dca:	e0 93 9f 03 	sts	0x039F, r30	; 0x80039f <__flp>
 dce:	3d c0       	rjmp	.+122    	; 0xe4a <free+0x10c>
 dd0:	e9 01       	movw	r28, r18
 dd2:	fb 83       	std	Y+3, r31	; 0x03
 dd4:	ea 83       	std	Y+2, r30	; 0x02
 dd6:	49 91       	ld	r20, Y+
 dd8:	59 91       	ld	r21, Y+
 dda:	c4 0f       	add	r28, r20
 ddc:	d5 1f       	adc	r29, r21
 dde:	ec 17       	cp	r30, r28
 de0:	fd 07       	cpc	r31, r29
 de2:	61 f4       	brne	.+24     	; 0xdfc <free+0xbe>
 de4:	80 81       	ld	r24, Z
 de6:	91 81       	ldd	r25, Z+1	; 0x01
 de8:	84 0f       	add	r24, r20
 dea:	95 1f       	adc	r25, r21
 dec:	02 96       	adiw	r24, 0x02	; 2
 dee:	e9 01       	movw	r28, r18
 df0:	99 83       	std	Y+1, r25	; 0x01
 df2:	88 83       	st	Y, r24
 df4:	82 81       	ldd	r24, Z+2	; 0x02
 df6:	93 81       	ldd	r25, Z+3	; 0x03
 df8:	9b 83       	std	Y+3, r25	; 0x03
 dfa:	8a 83       	std	Y+2, r24	; 0x02
 dfc:	e0 e0       	ldi	r30, 0x00	; 0
 dfe:	f0 e0       	ldi	r31, 0x00	; 0
 e00:	12 96       	adiw	r26, 0x02	; 2
 e02:	8d 91       	ld	r24, X+
 e04:	9c 91       	ld	r25, X
 e06:	13 97       	sbiw	r26, 0x03	; 3
 e08:	00 97       	sbiw	r24, 0x00	; 0
 e0a:	19 f0       	breq	.+6      	; 0xe12 <free+0xd4>
 e0c:	fd 01       	movw	r30, r26
 e0e:	dc 01       	movw	r26, r24
 e10:	f7 cf       	rjmp	.-18     	; 0xe00 <free+0xc2>
 e12:	8d 91       	ld	r24, X+
 e14:	9c 91       	ld	r25, X
 e16:	11 97       	sbiw	r26, 0x01	; 1
 e18:	9d 01       	movw	r18, r26
 e1a:	2e 5f       	subi	r18, 0xFE	; 254
 e1c:	3f 4f       	sbci	r19, 0xFF	; 255
 e1e:	82 0f       	add	r24, r18
 e20:	93 1f       	adc	r25, r19
 e22:	20 91 9d 03 	lds	r18, 0x039D	; 0x80039d <__brkval>
 e26:	30 91 9e 03 	lds	r19, 0x039E	; 0x80039e <__brkval+0x1>
 e2a:	28 17       	cp	r18, r24
 e2c:	39 07       	cpc	r19, r25
 e2e:	69 f4       	brne	.+26     	; 0xe4a <free+0x10c>
 e30:	30 97       	sbiw	r30, 0x00	; 0
 e32:	29 f4       	brne	.+10     	; 0xe3e <free+0x100>
 e34:	10 92 a0 03 	sts	0x03A0, r1	; 0x8003a0 <__flp+0x1>
 e38:	10 92 9f 03 	sts	0x039F, r1	; 0x80039f <__flp>
 e3c:	02 c0       	rjmp	.+4      	; 0xe42 <free+0x104>
 e3e:	13 82       	std	Z+3, r1	; 0x03
 e40:	12 82       	std	Z+2, r1	; 0x02
 e42:	b0 93 9e 03 	sts	0x039E, r27	; 0x80039e <__brkval+0x1>
 e46:	a0 93 9d 03 	sts	0x039D, r26	; 0x80039d <__brkval>
 e4a:	df 91       	pop	r29
 e4c:	cf 91       	pop	r28
 e4e:	08 95       	ret

00000e50 <_exit>:
 e50:	f8 94       	cli

00000e52 <__stop_program>:
 e52:	ff cf       	rjmp	.-2      	; 0xe52 <__stop_program>
