PCB Buildup
===========

6 Layer Option
--------------

Eurocircuits 6 layer, 35µm copper inner/outer:
- layer 1
- prepreg, 0.2mm
- layer 2
- core, 0.36mm
- layer 3
- prepreg, 0.3mm
- layer 4
- core, 0.36mm
- layer 5
- prepreg, 0.2mm
- layer 6

LVDS 100 Ohm, 2x signals outer:
- reference layers 2, 3, 5
- signal layers 1, 6 (outer): W = 0.19mm, S = 0.15mm, D >= 0.3mm
- signal layer 4 (inner): W = 0.15mm, S = 0.165mm, D >= 0.34mm

LVDS 100 Ohm, 2x signals inner:
- reference layers 1, 3, 4, 6
- signal layers 2, 5 (inner): W = 0.13mm, S = 0.19mm, D >= 0.4mm

USB 90 Ohm:
- signal layers 2, 5 (inner): W = 0.163mm, S = 0.19mm


FPGA Solution
=============

FPGA:
XC7A35T-2FTG256I
Artix7, 35T, FTG256, Speed Grade 2
http://www.digikey.de/product-detail/en/xilinx-inc/XC7A35T-2FTG256I/122-1912-ND/5039076

Memory:
MT41J128M16JT-125
IC DDR3 SDRAM 2GBIT 96FBGA
RZQ/4: 60 Ohm (easier for routing?)
RZQ/6: 40 Ohm

ADC Solution
============

500 Msps, 12 bit, 1 Channel

AD9434BCPZ-500
- Analog Devices, QFP Package
- 155€, DigiKey

ADS5403
- Texas Instruments, BGA Package
- 142€, DigiKey
- Pin compatible with 2 channel version
- LVDS capable clock input

FPGA Banks
==========

The I/O in 7 series FPGAs are classed as high range (HR) or high performance (HP). The HR I/Os offer the widest range of voltage support, from 1.2V to 3.3V. The HP I/Os are optimized for highest performance operation, from 1.2V to 1.8V.
- Artix only provides HR banks

The configuration banks voltage select pin (CFGBVS) must be set to a High (VCCO_0) or Low (GND) to set the configuration and JTAG I/O in banks 0, 14, and 15 for 3.3V/2.5V or 1.8V/1.5V operation, respectively.
- use 3.3V for bank 0 (JTAG-FTDI), set CFGBVS to VCCO_0
- use JTAG only configuration mode so bank 14 and 15 are not restricted to 3.3V (http://www.xilinx.com/support/answers/57045.html)

Configuration
=============

JTAG only configuration mode: M[2:0] <= "101"


Capacitor Selection
===================

Check DC Bias: http://ds.murata.co.jp/software/simsurfing

10nF, 0402, GRM155R71C103KA01
0.1uF, 0402, GRM155R71A104KA01
0.47uF, 0402, GRM155R60J474KE19 (up to 2.5V)
1uF, 0402, GRM155R61A105KE15D (up to 2.5V)
4.7uF, 0805, GRM21BR71A475KA73 (up to 3.3V)
47uF, 1210, GRM32ER70J476ME20L (up to 2.5V)
10uF, 1206, GRM32DR61C106KA01 (up to 5.0V)

Power Supply
============

FPGA Core
- 1.0V (http://www.digikey.de/product-detail/de/analog-devices-inc/ADP2108AUJZ-1.0-R7/ADP2108AUJZ-1.0-R7CT-ND/2355507)
FPGA LVDS Banks
- 2.5V LM3671MF-2.5

ADC Supply
- 2.5V TPS79625DCQ
2mA
- 1.8V TPS79618DCQ
65mA + 35mA + 170mA + 90mA = 360mA
- 3.3V TPS79633DCQ
170mA


Modular Design
==============
Board-To-Board Differential Connectors
http://www.digikey.de/product-detail/de/samtec-inc/QTH-040-01-L-D-DP-A/SAM8849-ND/2345118
http://www.digikey.de/product-detail/de/samtec-inc/QSH-040-01-L-D-DP-A/SAM8843-ND/2345116

