{
  "name": "core_arch::x86::avx512bw::_mm512_mask_dbsad_epu8",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512i::as_u8x64": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u8x64": "Constructor"
      }
    },
    "core_arch::x86::avx512bw::vdbpsadbw": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "core_arch::x86::__m512i::as_u16x32": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u16x32": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::u8x64": [
      "Plain"
    ],
    "core_arch::simd::u16x32": [
      "Plain"
    ]
  },
  "path": 6689,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bw.rs:9887:1: 9900:2",
  "src": "pub fn _mm512_mask_dbsad_epu8<const IMM8: i32>(\n    src: __m512i,\n    k: __mmask32,\n    a: __m512i,\n    b: __m512i,\n) -> __m512i {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        let a = a.as_u8x64();\n        let b = b.as_u8x64();\n        let r = vdbpsadbw(a, b, IMM8);\n        transmute(simd_select_bitmask(k, r, src.as_u16x32()))\n    }\n}",
  "mir": "fn core_arch::x86::avx512bw::_mm512_mask_dbsad_epu8(_1: core_arch::x86::__m512i, _2: u32, _3: core_arch::x86::__m512i, _4: core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let  _5: core_arch::simd::u8x64;\n    let  _6: core_arch::simd::u8x64;\n    let  _7: core_arch::simd::u16x32;\n    let mut _8: core_arch::simd::u16x32;\n    let mut _9: core_arch::simd::u16x32;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug b => _4;\n    debug a => _5;\n    debug b => _6;\n    debug r => _7;\n    bb0: {\n        _5 = core_arch::x86::__m512i::as_u8x64(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _6 = core_arch::x86::__m512i::as_u8x64(_4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _7 = core_arch::x86::avx512bw::vdbpsadbw(_5, _6, IMM8) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = core_arch::x86::__m512i::as_u16x32(_1) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _8 = intrinsics::simd::simd_select_bitmask::<u32, core_arch::simd::u16x32>(_2, _7, move _9) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_9);\n        _0 = move _8 as core_arch::x86::__m512i;\n        StorageDead(_8);\n        return;\n    }\n}\n",
  "doc": " Compute the sum of absolute differences (SADs) of quadruplets of unsigned 8-bit integers in a compared to those in b, and store the 16-bit results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set). Four SADs are performed on four 8-bit quadruplets for each 64-bit lane. The first two SADs use the lower 8-bit quadruplet of the lane from a, and the last two SADs use the uppper 8-bit quadruplet of the lane from a. Quadruplets from b are selected from within 128-bit lanes according to the control in imm8, and each SAD in each 64-bit lane uses the selected quadruplet at 8-bit offsets.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_dbsad_epu8&expand=2115)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}