Analysis & Synthesis report for bomb_game
Fri Dec 18 13:32:16 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |bomb_game|player:player2_inst|state
 11. State Machine - |bomb_game|player:player1_inst|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated
 19. Parameter Settings for User Entity Instance: counter_30:slow_clk_cnt|lpm_counter:LPM_COUNTER_component
 20. Parameter Settings for User Entity Instance: screen:screen_inst|counter_16:counter_16_refresh|lpm_counter:LPM_COUNTER_component
 21. Parameter Settings for User Entity Instance: screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: screen:screen_inst|video_PLL:video_PLL_inst|altpll:altpll_component
 23. altsyncram Parameter Settings by Entity Instance
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "screen:screen_inst|VGA_SYNC:vga_sync_inst"
 26. Port Connectivity Checks: "screen:screen_inst|ram_2:ram_2_bomb"
 27. Port Connectivity Checks: "screen:screen_inst|counter_16:counter_16_refresh"
 28. Port Connectivity Checks: "counter_30:slow_clk_cnt"
 29. Port Connectivity Checks: "player:player2_inst"
 30. Port Connectivity Checks: "player:player1_inst|keyboard:keyboard_inst"
 31. Port Connectivity Checks: "player:player1_inst"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 18 13:32:16 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; bomb_game                                       ;
; Top-level Entity Name              ; bomb_game                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 478                                             ;
;     Total combinational functions  ; 405                                             ;
;     Dedicated logic registers      ; 176                                             ;
; Total registers                    ; 176                                             ;
; Total pins                         ; 11                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; bomb_game          ; bomb_game          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; KEYBOARD.VHD                     ; yes             ; User VHDL File                         ; C:/altera/13.0sp1/hakjong/BombGame/KEYBOARD.VHD                           ;         ;
; video_PLL.vhd                    ; yes             ; User Wizard-Generated File             ; C:/altera/13.0sp1/hakjong/BombGame/video_PLL.vhd                          ;         ;
; VGA_SYNC.VHD                     ; yes             ; User VHDL File                         ; C:/altera/13.0sp1/hakjong/BombGame/VGA_SYNC.VHD                           ;         ;
; bomb_game.vhd                    ; yes             ; User VHDL File                         ; C:/altera/13.0sp1/hakjong/BombGame/bomb_game.vhd                          ;         ;
; screen.vhd                       ; yes             ; User VHDL File                         ; C:/altera/13.0sp1/hakjong/BombGame/screen.vhd                             ;         ;
; counter_16.vhd                   ; yes             ; User Wizard-Generated File             ; C:/altera/13.0sp1/hakjong/BombGame/counter_16.vhd                         ;         ;
; player.vhd                       ; yes             ; User VHDL File                         ; C:/altera/13.0sp1/hakjong/BombGame/player.vhd                             ;         ;
; counter_30.vhd                   ; yes             ; User Wizard-Generated File             ; C:/altera/13.0sp1/hakjong/BombGame/counter_30.vhd                         ;         ;
; ram_2.vhd                        ; yes             ; User Wizard-Generated File             ; C:/altera/13.0sp1/hakjong/BombGame/ram_2.vhd                              ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; db/cntr_7mh.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/hakjong/BombGame/db/cntr_7mh.tdf                        ;         ;
; db/cntr_v4i.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/hakjong/BombGame/db/cntr_v4i.tdf                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_l242.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/hakjong/BombGame/db/altsyncram_l242.tdf                 ;         ;
; meminit.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/13.0sp1/hakjong/BombGame/meminit.mif                            ;         ;
; db/decode_ppa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/hakjong/BombGame/db/decode_ppa.tdf                      ;         ;
; db/mux_2kb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/altera/13.0sp1/hakjong/BombGame/db/mux_2kb.tdf                         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 478                                                                       ;
;                                             ;                                                                           ;
; Total combinational functions               ; 405                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 168                                                                       ;
;     -- 3 input functions                    ; 48                                                                        ;
;     -- <=2 input functions                  ; 189                                                                       ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 249                                                                       ;
;     -- arithmetic mode                      ; 156                                                                       ;
;                                             ;                                                                           ;
; Total registers                             ; 176                                                                       ;
;     -- Dedicated logic registers            ; 176                                                                       ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 11                                                                        ;
; Total memory bits                           ; 65536                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                         ;
; Total PLLs                                  ; 1                                                                         ;
;     -- PLLs                                 ; 1                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; screen:screen_inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 78                                                                        ;
; Total fan-out                               ; 2114                                                                      ;
; Average fan-out                             ; 3.47                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |bomb_game                                   ; 405 (0)           ; 176 (0)      ; 65536       ; 0            ; 0       ; 0         ; 11   ; 0            ; |bomb_game                                                                                                                        ; work         ;
;    |counter_30:slow_clk_cnt|                 ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|counter_30:slow_clk_cnt                                                                                                ; work         ;
;       |lpm_counter:LPM_COUNTER_component|    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|counter_30:slow_clk_cnt|lpm_counter:LPM_COUNTER_component                                                              ; work         ;
;          |cntr_7mh:auto_generated|           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|counter_30:slow_clk_cnt|lpm_counter:LPM_COUNTER_component|cntr_7mh:auto_generated                                      ; work         ;
;    |player:player1_inst|                     ; 95 (87)           ; 47 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|player:player1_inst                                                                                                    ; work         ;
;       |keyboard:keyboard_inst|               ; 8 (8)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|player:player1_inst|keyboard:keyboard_inst                                                                             ; work         ;
;    |player:player2_inst|                     ; 101 (86)          ; 46 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|player:player2_inst                                                                                                    ; work         ;
;       |keyboard:keyboard_inst|               ; 15 (15)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|player:player2_inst|keyboard:keyboard_inst                                                                             ; work         ;
;    |screen:screen_inst|                      ; 187 (66)          ; 61 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst                                                                                                     ; work         ;
;       |VGA_SYNC:vga_sync_inst|               ; 58 (58)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|VGA_SYNC:vga_sync_inst                                                                              ; work         ;
;       |counter_16:counter_16_refresh|        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|counter_16:counter_16_refresh                                                                       ; work         ;
;          |lpm_counter:LPM_COUNTER_component| ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|counter_16:counter_16_refresh|lpm_counter:LPM_COUNTER_component                                     ; work         ;
;             |cntr_v4i:auto_generated|        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|counter_16:counter_16_refresh|lpm_counter:LPM_COUNTER_component|cntr_v4i:auto_generated             ; work         ;
;       |ram_2:ram_2_bomb|                     ; 60 (0)            ; 14 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|ram_2:ram_2_bomb                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 60 (0)            ; 14 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component                                                    ; work         ;
;             |altsyncram_l242:auto_generated| ; 60 (0)            ; 14 (14)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated                     ; work         ;
;                |decode_ppa:decode2|          ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|decode_ppa:decode2  ; work         ;
;                |decode_ppa:decode_a|         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|decode_ppa:decode_a ; work         ;
;                |decode_ppa:decode_b|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|decode_ppa:decode_b ; work         ;
;                |mux_2kb:mux4|                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|mux_2kb:mux4        ; work         ;
;                |mux_2kb:mux5|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|mux_2kb:mux5        ; work         ;
;       |video_PLL:video_PLL_inst|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|video_PLL:video_PLL_inst                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bomb_game|screen:screen_inst|video_PLL:video_PLL_inst|altpll:altpll_component                                                    ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 1            ; 65536        ; 1            ; 65536 ; ../MEMINIT.MIF ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+---------------------------------------------------+
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |bomb_game|screen:screen_inst|counter_16:counter_16_refresh ; C:/altera/13.0sp1/hakjong/BombGame/counter_16.vhd ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |bomb_game|screen:screen_inst|ram_2:ram_2_bomb              ; C:/altera/13.0sp1/hakjong/BombGame/ram_2.vhd      ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |bomb_game|screen:screen_inst|video_PLL:video_PLL_inst      ; C:/altera/13.0sp1/hakjong/BombGame/video_PLL.vhd  ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |bomb_game|counter_30:slow_clk_cnt                          ; C:/altera/13.0sp1/hakjong/BombGame/counter_30.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |bomb_game|player:player2_inst|state                   ;
+------------------+------------------+-----------------+----------------+
; Name             ; state.wait_ready ; state.read_data ; state.read_low ;
+------------------+------------------+-----------------+----------------+
; state.read_low   ; 0                ; 0               ; 0              ;
; state.read_data  ; 0                ; 1               ; 1              ;
; state.wait_ready ; 1                ; 0               ; 1              ;
+------------------+------------------+-----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |bomb_game|player:player1_inst|state                   ;
+------------------+------------------+-----------------+----------------+
; Name             ; state.wait_ready ; state.read_data ; state.read_low ;
+------------------+------------------+-----------------+----------------+
; state.read_low   ; 0                ; 0               ; 0              ;
; state.read_data  ; 0                ; 1               ; 1              ;
; state.wait_ready ; 1                ; 0               ; 1              ;
+------------------+------------------+-----------------+----------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal       ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------+------------------------+
; screen:screen_inst|death_signal                    ; screen:screen_inst|Equal1 ; yes                    ;
; screen:screen_inst|green                           ; screen:screen_inst|Equal2 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                           ;                        ;
+----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                                                                            ; Reason for Removal                                                  ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; screen:screen_inst|counter_16:counter_16_refresh|lpm_counter:LPM_COUNTER_component|cntr_v4i:auto_generated|safe_q[3..15] ; Lost fanout                                                         ;
; counter_30:slow_clk_cnt|lpm_counter:LPM_COUNTER_component|cntr_7mh:auto_generated|safe_q[22..29]                         ; Lost fanout                                                         ;
; player:player1_inst|keyboard:keyboard_inst|clock_enable                                                                  ; Merged with player:player2_inst|keyboard:keyboard_inst|clock_enable ;
; player:player2_inst|keyboard:keyboard_inst|filter[7]                                                                     ; Merged with player:player1_inst|keyboard:keyboard_inst|filter[7]    ;
; player:player1_inst|keyboard:keyboard_inst|filter[6]                                                                     ; Merged with player:player2_inst|keyboard:keyboard_inst|filter[6]    ;
; player:player2_inst|keyboard:keyboard_inst|filter[5]                                                                     ; Merged with player:player1_inst|keyboard:keyboard_inst|filter[5]    ;
; player:player1_inst|keyboard:keyboard_inst|filter[4]                                                                     ; Merged with player:player2_inst|keyboard:keyboard_inst|filter[4]    ;
; player:player2_inst|keyboard:keyboard_inst|filter[3]                                                                     ; Merged with player:player1_inst|keyboard:keyboard_inst|filter[3]    ;
; player:player1_inst|keyboard:keyboard_inst|filter[2]                                                                     ; Merged with player:player2_inst|keyboard:keyboard_inst|filter[2]    ;
; player:player2_inst|keyboard:keyboard_inst|filter[1]                                                                     ; Merged with player:player1_inst|keyboard:keyboard_inst|filter[1]    ;
; player:player1_inst|keyboard:keyboard_inst|filter[0]                                                                     ; Merged with player:player2_inst|keyboard:keyboard_inst|filter[0]    ;
; player:player2_inst|keyboard:keyboard_inst|scan_ready                                                                    ; Stuck at VCC due to stuck port data_in                              ;
; player:player1_inst|keyboard:keyboard_inst|scan_ready                                                                    ; Stuck at VCC due to stuck port data_in                              ;
; screen:screen_inst|VGA_SYNC:vga_sync_inst|pixel_row[9]                                                                   ; Stuck at GND due to stuck port data_in                              ;
; screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|address_reg_b[3]      ; Stuck at GND due to stuck port data_in                              ;
; screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|out_address_reg_b[3]  ; Stuck at GND due to stuck port data_in                              ;
; player:player2_inst|state.wait_ready                                                                                     ; Lost fanout                                                         ;
; player:player1_inst|state.wait_ready                                                                                     ; Lost fanout                                                         ;
; player:player2_inst|state.read_data                                                                                      ; Merged with player:player1_inst|state.read_data                     ;
; player:player2_inst|state.read_low                                                                                       ; Merged with player:player1_inst|state.read_low                      ;
; Total Number of Removed Registers = 39                                                                                   ;                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                  ;
+--------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                  ;
+--------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+
; screen:screen_inst|VGA_SYNC:vga_sync_inst|pixel_row[9] ; Stuck at GND              ; screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|address_reg_b[3],    ;
;                                                        ; due to stuck port data_in ; screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|out_address_reg_b[3] ;
+--------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 176   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 104   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; player:player2_inst|position[3]        ; 5       ;
; player:player2_inst|position[4]        ; 5       ;
; player:player2_inst|position[11]       ; 8       ;
; player:player2_inst|position[12]       ; 7       ;
; player:player1_inst|position[4]        ; 5       ;
; player:player1_inst|position[12]       ; 6       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |bomb_game|player:player2_inst|position[13]                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |bomb_game|screen:screen_inst|VGA_SYNC:vga_sync_inst|v_count[5]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |bomb_game|player:player1_inst|position[9]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |bomb_game|player:player2_inst|keyboard:keyboard_inst|keyboard_clk_filtered ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |bomb_game|player:player2_inst|position[7]                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |bomb_game|player:player1_inst|position[6]                                  ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |bomb_game|player:player2_inst|next_move[1]                                 ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |bomb_game|player:player1_inst|next_move[1]                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |bomb_game|player:player2_inst|position[11]                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |bomb_game|player:player2_inst|position[4]                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter_30:slow_clk_cnt|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 30          ; Signed Integer                                                  ;
; LPM_DIRECTION          ; UP          ; Untyped                                                         ;
; LPM_MODULUS            ; 0           ; Untyped                                                         ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                         ;
; CBXI_PARAMETER         ; cntr_7mh    ; Untyped                                                         ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen:screen_inst|counter_16:counter_16_refresh|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                     ;
+------------------------+-------------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                                           ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                  ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                  ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                  ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                       ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                  ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                  ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                  ;
; CBXI_PARAMETER         ; cntr_v4i    ; Untyped                                                                                  ;
+------------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../MEMINIT.MIF       ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_l242      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen:screen_inst|video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                   ;
; Entity Instance                           ; screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 1                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; screen:screen_inst|video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; FAST                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screen:screen_inst|VGA_SYNC:vga_sync_inst"                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_row[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pixel_column[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "screen:screen_inst|ram_2:ram_2_bomb" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; wren_b ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screen:screen_inst|counter_16:counter_16_refresh"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; sclr     ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[15..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter_30:slow_clk_cnt"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[29..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[20..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "player:player2_inst" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; is_player_1 ; Input ; Info     ; Stuck at GND   ;
+-------------+-------+----------+----------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "player:player1_inst|keyboard:keyboard_inst" ;
+-------+-------+----------+---------------------------------------------+
; Port  ; Type  ; Severity ; Details                                     ;
+-------+-------+----------+---------------------------------------------+
; reset ; Input ; Info     ; Stuck at VCC                                ;
+-------+-------+----------+---------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "player:player1_inst" ;
+-------------+-------+----------+----------------+
; Port        ; Type  ; Severity ; Details        ;
+-------------+-------+----------+----------------+
; is_player_1 ; Input ; Info     ; Stuck at VCC   ;
+-------------+-------+----------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 18 13:32:07 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bomb_game -c bomb_game
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file keyboard.vhd
    Info (12022): Found design unit 1: keyboard-a
    Info (12023): Found entity 1: keyboard
Info (12021): Found 2 design units, including 1 entities, in source file video_pll.vhd
    Info (12022): Found design unit 1: video_pll-SYN
    Info (12023): Found entity 1: video_PLL
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: Char_ROM-a
    Info (12023): Found entity 1: Char_ROM
Info (12021): Found 2 design units, including 1 entities, in source file bomb_game.vhd
    Info (12022): Found design unit 1: bomb_game-a
    Info (12023): Found entity 1: bomb_game
Info (12021): Found 2 design units, including 1 entities, in source file screen.vhd
    Info (12022): Found design unit 1: screen-a
    Info (12023): Found entity 1: screen
Info (12021): Found 2 design units, including 1 entities, in source file ram_2port.vhd
    Info (12022): Found design unit 1: ram_2port-SYN
    Info (12023): Found entity 1: ram_2port
Info (12021): Found 2 design units, including 1 entities, in source file counter_16.vhd
    Info (12022): Found design unit 1: counter_16-SYN
    Info (12023): Found entity 1: counter_16
Info (12021): Found 2 design units, including 1 entities, in source file counter_24.vhd
    Info (12022): Found design unit 1: counter_24-SYN
    Info (12023): Found entity 1: counter_24
Info (12021): Found 2 design units, including 1 entities, in source file player.vhd
    Info (12022): Found design unit 1: player-a
    Info (12023): Found entity 1: player
Info (12021): Found 2 design units, including 1 entities, in source file counter_30.vhd
    Info (12022): Found design unit 1: counter_30-SYN
    Info (12023): Found entity 1: counter_30
Info (12021): Found 2 design units, including 1 entities, in source file ram_2.vhd
    Info (12022): Found design unit 1: ram_2-SYN
    Info (12023): Found entity 1: ram_2
Info (12127): Elaborating entity "bomb_game" for the top level hierarchy
Info (12128): Elaborating entity "player" for hierarchy "player:player1_inst"
Warning (10541): VHDL Signal Declaration warning at player.vhd(29): used implicit default value for signal "read_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at player.vhd(46): signal "initalize" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at player.vhd(47): signal "is_player_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at player.vhd(69): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at player.vhd(71): signal "CLK_48Mhz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at player.vhd(45): inferring latch(es) for signal or variable "initalize", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "initalize" at player.vhd(45)
Info (12128): Elaborating entity "keyboard" for hierarchy "player:player1_inst|keyboard:keyboard_inst"
Info (12128): Elaborating entity "counter_30" for hierarchy "counter_30:slow_clk_cnt"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter_30:slow_clk_cnt|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "counter_30:slow_clk_cnt|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "counter_30:slow_clk_cnt|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "30"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7mh.tdf
    Info (12023): Found entity 1: cntr_7mh
Info (12128): Elaborating entity "cntr_7mh" for hierarchy "counter_30:slow_clk_cnt|lpm_counter:LPM_COUNTER_component|cntr_7mh:auto_generated"
Info (12128): Elaborating entity "screen" for hierarchy "screen:screen_inst"
Warning (10492): VHDL Process Statement warning at screen.vhd(84): signal "initalize" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at screen.vhd(88): signal "bomb_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at screen.vhd(88): signal "refresh_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at screen.vhd(91): signal "ram_bomb_q_before" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at screen.vhd(98): signal "refresh_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at screen.vhd(98): signal "player1_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at screen.vhd(99): signal "ram_bomb_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at screen.vhd(83): inferring latch(es) for signal or variable "death_signal", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at screen.vhd(83): inferring latch(es) for signal or variable "initalize", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at screen.vhd(83): inferring latch(es) for signal or variable "isBomb", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at screen.vhd(142): signal "refresh_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at screen.vhd(142): signal "bomb_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at screen.vhd(146): signal "player1_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at screen.vhd(146): signal "refresh_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at screen.vhd(141): inferring latch(es) for signal or variable "green", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "green" at screen.vhd(141)
Info (10041): Inferred latch for "isBomb" at screen.vhd(83)
Info (10041): Inferred latch for "initalize" at screen.vhd(83)
Info (10041): Inferred latch for "death_signal" at screen.vhd(83)
Info (12128): Elaborating entity "counter_16" for hierarchy "screen:screen_inst|counter_16:counter_16_refresh"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "screen:screen_inst|counter_16:counter_16_refresh|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "screen:screen_inst|counter_16:counter_16_refresh|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "screen:screen_inst|counter_16:counter_16_refresh|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v4i.tdf
    Info (12023): Found entity 1: cntr_v4i
Info (12128): Elaborating entity "cntr_v4i" for hierarchy "screen:screen_inst|counter_16:counter_16_refresh|lpm_counter:LPM_COUNTER_component|cntr_v4i:auto_generated"
Info (12128): Elaborating entity "ram_2" for hierarchy "screen:screen_inst|ram_2:ram_2_bomb"
Info (12128): Elaborating entity "altsyncram" for hierarchy "screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../MEMINIT.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l242.tdf
    Info (12023): Found entity 1: altsyncram_l242
Info (12128): Elaborating entity "altsyncram_l242" for hierarchy "screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ppa.tdf
    Info (12023): Found entity 1: decode_ppa
Info (12128): Elaborating entity "decode_ppa" for hierarchy "screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|decode_ppa:decode2"
Info (12128): Elaborating entity "decode_ppa" for hierarchy "screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|decode_ppa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2kb.tdf
    Info (12023): Found entity 1: mux_2kb
Info (12128): Elaborating entity "mux_2kb" for hierarchy "screen:screen_inst|ram_2:ram_2_bomb|altsyncram:altsyncram_component|altsyncram_l242:auto_generated|mux_2kb:mux4"
Info (12128): Elaborating entity "video_PLL" for hierarchy "screen:screen_inst|video_PLL:video_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "screen:screen_inst|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "screen:screen_inst|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "screen:screen_inst|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "screen:screen_inst|VGA_SYNC:vga_sync_inst"
Warning (13012): Latch screen:screen_inst|green has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal screen:screen_inst|VGA_SYNC:vga_sync_inst|pixel_column[2]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 514 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 486 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 528 megabytes
    Info: Processing ended: Fri Dec 18 13:32:16 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:06


