{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412216682822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412216682830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 21:24:42 2014 " "Processing started: Wed Oct 01 21:24:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412216682830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412216682830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_Part4 -c Lab3_Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_Part4 -c Lab3_Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412216682830 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412216683986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_part4.v 4 4 " "Found 4 design units, including 4 entities, in source file lab3_part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_Part4 " "Found entity 1: Lab3_Part4" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412216684083 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_latch " "Found entity 2: d_latch" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412216684083 ""} { "Info" "ISGN_ENTITY_NAME" "3 d_latch_posedge " "Found entity 3: d_latch_posedge" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412216684083 ""} { "Info" "ISGN_ENTITY_NAME" "4 d_latch_negedge " "Found entity 4: d_latch_negedge" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412216684083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412216684083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_Part4 " "Elaborating entity \"Lab3_Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412216684144 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..3\] Lab3_Part4.v(4) " "Output port \"LEDG\[7..3\]\" at Lab3_Part4.v(4) has no driver" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1412216684145 "|Lab3_Part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch d_latch:d0 " "Elaborating entity \"d_latch\" for hierarchy \"d_latch:d0\"" {  } { { "Lab3_Part4.v" "d0" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412216684149 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D Lab3_Part4.v(27) " "Verilog HDL Always Construct warning at Lab3_Part4.v(27): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1412216684150 "|Lab3_Part4|d_latch:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Lab3_Part4.v(25) " "Verilog HDL Always Construct warning at Lab3_Part4.v(25): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1412216684151 "|Lab3_Part4|d_latch:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Lab3_Part4.v(26) " "Inferred latch for \"Q\" at Lab3_Part4.v(26)" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1412216684151 "|Lab3_Part4|d_latch:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch_posedge d_latch_posedge:d1 " "Elaborating entity \"d_latch_posedge\" for hierarchy \"d_latch_posedge:d1\"" {  } { { "Lab3_Part4.v" "d1" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412216684154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch_negedge d_latch_negedge:d2 " "Elaborating entity \"d_latch_negedge\" for hierarchy \"d_latch_negedge:d2\"" {  } { { "Lab3_Part4.v" "d2" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412216684157 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412216685185 "|Lab3_Part4|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412216685185 "|Lab3_Part4|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412216685185 "|Lab3_Part4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412216685185 "|Lab3_Part4|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Lab3_Part4.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/3/Part 4/Lab3_Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412216685185 "|Lab3_Part4|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1412216685185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1412216685360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412216686102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412216686102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412216686376 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412216686376 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412216686376 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412216686376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412216686490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 21:24:46 2014 " "Processing ended: Wed Oct 01 21:24:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412216686490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412216686490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412216686490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412216686490 ""}
