Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun  4 15:14:49 2025
| Host         : Jeppe2024 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.740        0.000                      0                  979        0.118        0.000                      0                  979        4.020        0.000                       0                   364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.740        0.000                      0                  979        0.118        0.000                      0                  979        4.020        0.000                       0                   364  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 3.609ns (49.896%)  route 3.624ns (50.104%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=27, routed)          0.791     6.281    gameTop/graphicEngineVGA/inSpriteXValue_4[0]
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.299     6.580 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_4_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.112 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.446 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry__0/O[1]
                         net (fo=4, routed)           0.767     8.213    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/inSpriteXValue_2[4]
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     9.049 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.049    gameTop/graphicEngineVGA/spriteMemories_2_n_1
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.288 f  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_7/O[2]
                         net (fo=1, routed)           0.816    10.103    gameTop/graphicEngineVGA/_inSpriteXPreScaled_2_T_2[10]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.301    10.404 r  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_3/O
                         net (fo=1, routed)           0.000    10.404    gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_3_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.805 r  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry/CO[3]
                         net (fo=1, routed)           0.807    11.612    gameTop/graphicEngineVGA/inSpriteHorizontal_20
    SLICE_X49Y86         LUT4 (Prop_lut4_I1_O)        0.124    11.736 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_i_3/O
                         net (fo=1, routed)           0.444    12.180    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_i_3_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I1_O)        0.124    12.304 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    12.304    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_10
    SLICE_X51Y85         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.437    14.778    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.029    15.044    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -12.304    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 2.630ns (44.867%)  route 3.232ns (55.133%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=15, routed)          0.915     6.406    gameTop/graphicEngineVGA/pixelYBack[7]
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.296     6.702 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.702    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.282 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/O[2]
                         net (fo=1, routed)           0.671     7.953    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[6]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     8.631 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.631    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.954 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[1]
                         net (fo=1, routed)           0.815     9.769    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[8]
    SLICE_X46Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.103 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_3__2/O
                         net (fo=1, routed)           0.831    10.934    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[8]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.475    14.816    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.272    15.088    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790    14.263    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 3.503ns (53.067%)  route 3.098ns (46.933%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=27, routed)          1.055     6.545    gameTop/graphicEngineVGA/inSpriteXValue_4[0]
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.299     6.844 r  gameTop/graphicEngineVGA/inSpriteXValue_carry_i_4/O
                         net (fo=1, routed)           0.000     6.844    gameTop/graphicEngineVGA/inSpriteXValue_carry_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.376 r  gameTop/graphicEngineVGA/inSpriteXValue_carry/CO[3]
                         net (fo=1, routed)           0.000     7.376    gameTop/graphicEngineVGA/inSpriteXValue_carry_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.710 r  gameTop/graphicEngineVGA/inSpriteXValue_carry__0/O[1]
                         net (fo=4, routed)           0.679     8.389    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/inSpriteXValue[4]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.242 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.242    gameTop/graphicEngineVGA/spriteMemories_0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.481 f  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_7/O[2]
                         net (fo=1, routed)           0.643    10.125    gameTop/graphicEngineVGA/_inSpriteXPreScaled_0_T_2[10]
    SLICE_X44Y89         LUT5 (Prop_lut5_I0_O)        0.302    10.427 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_3/O
                         net (fo=1, routed)           0.000    10.427    gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_3_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.828 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry/CO[3]
                         net (fo=1, routed)           0.720    11.548    gameTop/graphicEngineVGA/inSpriteHorizontal_00
    SLICE_X46Y89         LUT5 (Prop_lut5_I2_O)        0.124    11.672 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.672    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_10
    SLICE_X46Y89         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.436    14.777    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y89         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y89         FDRE (Setup_fdre_C_D)        0.077    15.077    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -11.672    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 2.535ns (44.202%)  route 3.200ns (55.798%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=15, routed)          0.915     6.406    gameTop/graphicEngineVGA/pixelYBack[7]
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.296     6.702 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.702    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.282 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/O[2]
                         net (fo=1, routed)           0.671     7.953    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[6]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     8.631 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.631    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.870 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[2]
                         net (fo=1, routed)           0.809     9.679    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[9]
    SLICE_X46Y84         LUT3 (Prop_lut3_I2_O)        0.323    10.002 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_2__2/O
                         net (fo=1, routed)           0.805    10.807    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[9]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.475    14.816    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.272    15.088    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.770    14.283    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 2.595ns (45.226%)  route 3.143ns (54.774%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=15, routed)          0.915     6.406    gameTop/graphicEngineVGA/pixelYBack[7]
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.296     6.702 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.702    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.282 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/O[2]
                         net (fo=1, routed)           0.671     7.953    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[6]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     8.631 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.631    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[3]
                         net (fo=1, routed)           0.597     9.543    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[10]
    SLICE_X46Y84         LUT3 (Prop_lut3_I2_O)        0.307     9.850 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_1__2/O
                         net (fo=1, routed)           0.960    10.810    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[10]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.475    14.816    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.272    15.088    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.487    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.317ns (40.462%)  route 3.409ns (59.538%))
  Logic Levels:           6  (CARRY4=3 LUT1=2 LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=27, routed)          1.055     6.545    gameTop/graphicEngineVGA/inSpriteXValue_4[0]
    SLICE_X45Y88         LUT1 (Prop_lut1_I0_O)        0.299     6.844 r  gameTop/graphicEngineVGA/inSpriteXValue_carry_i_4/O
                         net (fo=1, routed)           0.000     6.844    gameTop/graphicEngineVGA/inSpriteXValue_carry_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.376 r  gameTop/graphicEngineVGA/inSpriteXValue_carry/CO[3]
                         net (fo=1, routed)           0.000     7.376    gameTop/graphicEngineVGA/inSpriteXValue_carry_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.598 f  gameTop/graphicEngineVGA/inSpriteXValue_carry__0/O[0]
                         net (fo=3, routed)           0.732     8.330    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/inSpriteXValue[3]
    SLICE_X43Y89         LUT1 (Prop_lut1_I0_O)        0.299     8.629 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_10__0/O
                         net (fo=1, routed)           0.000     8.629    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_10__0_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.876 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_6/O[0]
                         net (fo=2, routed)           0.808     9.685    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/O[0]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.299     9.984 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_1__0/O
                         net (fo=1, routed)           0.814    10.797    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_1__0_n_0
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.818    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.076    
                         clock uncertainty           -0.035    15.041    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.475    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 2.187ns (40.440%)  route 3.221ns (59.560%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=15, routed)          0.915     6.406    gameTop/graphicEngineVGA/pixelYBack[7]
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.296     6.702 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.702    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.282 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/O[2]
                         net (fo=1, routed)           0.671     7.953    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[6]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557     8.510 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13/O[3]
                         net (fo=1, routed)           0.821     9.330    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[6]
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.335     9.665 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_5__2/O
                         net (fo=1, routed)           0.814    10.480    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[6]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.475    14.816    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.272    15.088    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774    14.279    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.487ns (47.436%)  route 2.756ns (52.564%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=15, routed)          0.915     6.406    gameTop/graphicEngineVGA/pixelYBack[7]
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.296     6.702 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.702    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.282 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/O[2]
                         net (fo=1, routed)           0.671     7.953    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[6]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     8.631 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.631    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.850 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[0]
                         net (fo=1, routed)           0.488     9.338    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4[7]
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.295     9.633 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_4__2/O
                         net (fo=1, routed)           0.682    10.315    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[7]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.475    14.816    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.272    15.088    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.487    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 2.318ns (44.464%)  route 2.895ns (55.536%))
  Logic Levels:           6  (CARRY4=3 LUT1=2 LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.419     5.490 f  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=27, routed)          0.791     6.281    gameTop/graphicEngineVGA/inSpriteXValue_4[0]
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.299     6.580 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.580    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_4_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.112 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 f  gameTop/graphicEngineVGA/inSpriteXValue_2_carry__0/O[0]
                         net (fo=3, routed)           0.782     8.115    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/inSpriteXValue_2[3]
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.299     8.414 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_10__1/O
                         net (fo=1, routed)           0.000     8.414    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_10__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.666 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_6__0/O[0]
                         net (fo=2, routed)           0.736     9.402    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/O[0]
    SLICE_X57Y85         LUT3 (Prop_lut3_I0_O)        0.295     9.697 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_1__1/O
                         net (fo=1, routed)           0.587    10.284    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_1__1_n_0
    RAMB18_X2Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.477    14.818    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.076    
                         clock uncertainty           -0.035    15.041    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.475    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteYPositionReg_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 2.452ns (43.170%)  route 3.228ns (56.830%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.555     5.076    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/graphicEngineVGA/spriteYPositionReg_3_reg[3]/Q
                         net (fo=22, routed)          1.227     6.821    gameTop/graphicEngineVGA/spriteYPositionReg_3_reg_n_0_[3]
    SLICE_X50Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  gameTop/graphicEngineVGA/inSpriteXValue_3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.945    gameTop/graphicEngineVGA/inSpriteXValue_3_carry_i_3_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.478 r  gameTop/graphicEngineVGA/inSpriteXValue_3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.478    gameTop/graphicEngineVGA/inSpriteXValue_3_carry_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  gameTop/graphicEngineVGA/inSpriteXValue_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.595    gameTop/graphicEngineVGA/inSpriteXValue_3_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.814 f  gameTop/graphicEngineVGA/inSpriteXValue_3_carry__1/O[0]
                         net (fo=1, routed)           0.801     8.615    gameTop/graphicEngineVGA/inSpriteXValue_3_carry__1_n_7
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.295     8.910 r  gameTop/graphicEngineVGA/inSpriteHorizontal_30_carry_i_3/O
                         net (fo=1, routed)           0.000     8.910    gameTop/graphicEngineVGA/inSpriteHorizontal_30_carry_i_3_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.308 r  gameTop/graphicEngineVGA/inSpriteHorizontal_30_carry/CO[3]
                         net (fo=1, routed)           0.763    10.071    gameTop/graphicEngineVGA/inSpriteHorizontal_30
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.195 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_i_2/O
                         net (fo=1, routed)           0.437    10.632    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_i_2_n_0
    SLICE_X49Y83         LUT5 (Prop_lut5_I4_O)        0.124    10.756 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    10.756    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_10
    SLICE_X49Y83         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.434    14.775    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.029    15.027    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  4.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.086%)  route 0.220ns (60.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.564     1.447    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=3, routed)           0.220     1.808    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[7]
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.690    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.294%)  route 0.227ns (61.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.564     1.447    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/Q
                         net (fo=3, routed)           0.227     1.815    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[9]
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.690    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1_reg/Q
                         net (fo=2, routed)           0.068     1.651    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_1
    SLICE_X49Y83         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.826     1.954    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_0_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.075     1.517    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_3_pipeReg_1_0_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.133%)  route 0.239ns (62.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.564     1.447    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[6]/Q
                         net (fo=3, routed)           0.239     1.827    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[6]
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.690    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.633%)  route 0.261ns (61.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  gameTop/graphicEngineVGA/CounterYReg_reg[0]/Q
                         net (fo=29, routed)          0.261     1.866    gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/ADDRARDADDR[5]
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.870     1.998    gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.520    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.703    gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.225%)  route 0.283ns (66.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/Q
                         net (fo=23, routed)          0.283     1.868    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/ADDRARDADDR[2]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.869     1.997    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.702    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 gameTop/btnUState_pipeReg_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/btnUState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.784%)  route 0.115ns (41.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.559     1.442    gameTop/clock_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  gameTop/btnUState_pipeReg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  gameTop/btnUState_pipeReg_0_reg/Q
                         net (fo=1, routed)           0.115     1.721    gameTop/btnUState_pipeReg_0
    SLICE_X41Y89         FDRE                                         r  gameTop/btnUState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.829     1.956    gameTop/clock_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  gameTop/btnUState_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.070     1.548    gameTop/btnUState_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.564     1.447    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[5]/Q
                         net (fo=3, routed)           0.279     1.867    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[5]
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.690    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.192%)  route 0.284ns (66.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.564     1.447    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/Q
                         net (fo=3, routed)           0.284     1.872    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[4]
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.690    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.987%)  route 0.279ns (63.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  gameTop/graphicEngineVGA/CounterXReg_reg[4]/Q
                         net (fo=22, routed)          0.279     1.887    gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/ADDRARDADDR[4]
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.870     1.998    gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.520    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.703    gameTop/graphicEngineVGA/spriteMemories_4/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y31  gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26  gameTop/graphicEngineVGA/backTileMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30  gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y29  gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30  gameTop/graphicEngineVGA/backTileMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27  gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y89  pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y89  pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y89  pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y89  pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y77  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y89  pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y89  pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y89  pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y89  pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.146ns (49.383%)  route 4.249ns (50.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.478     5.536 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           4.249     9.785    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    13.453 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.453    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.307ns  (logic 4.158ns (50.059%)  route 4.148ns (49.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.478     5.536 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           4.148     9.684    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680    13.365 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.365    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 4.042ns (52.210%)  route 3.700ns (47.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.535     5.056    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.574 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           3.700     9.274    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.797 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.797    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 3.975ns (51.510%)  route 3.742ns (48.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           3.742     9.258    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.776 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.776    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.701ns  (logic 4.039ns (52.447%)  route 3.662ns (47.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.662     9.240    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.761 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.761    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 4.020ns (52.628%)  route 3.619ns (47.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.535     5.056    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.574 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           3.619     9.193    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.695 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.695    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 4.047ns (53.364%)  route 3.537ns (46.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           3.537     9.115    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.644 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.644    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.541ns  (logic 3.951ns (52.394%)  route 3.590ns (47.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.590     9.106    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.601 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.601    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 4.042ns (54.346%)  route 3.395ns (45.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.535     5.056    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.574 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.395     8.969    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.493 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.493    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 3.981ns (53.832%)  route 3.414ns (46.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           3.414     8.930    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.455 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.455    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.363ns (68.052%)  route 0.640ns (31.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y86         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.640     2.224    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.447 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.447    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.346ns (58.202%)  route 0.966ns (41.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.966     2.542    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.746 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.746    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.395ns (58.486%)  route 0.990ns (41.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           0.990     2.589    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.820 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.820    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.371ns (56.338%)  route 1.062ns (43.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.062     2.660    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.867 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.867    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.384ns (56.588%)  route 1.062ns (43.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.062     2.658    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.878 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.878    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.367ns (54.652%)  route 1.134ns (45.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           1.134     2.709    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.935 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.935    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.389ns (55.150%)  route 1.129ns (44.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.129     2.726    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.950 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.950    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.338ns (52.768%)  route 1.197ns (47.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.197     2.772    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.969 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.969    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.394ns (54.161%)  route 1.180ns (45.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           1.180     2.778    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.008 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.008    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.368ns (52.833%)  route 1.221ns (47.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           1.221     2.817    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.204     4.021 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.021    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.454ns (26.024%)  route 4.132ns (73.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           4.132     5.586    gameTop/io_btnU_IBUF
    SLICE_X38Y87         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.431     4.772    gameTop/clock_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.574ns  (logic 1.451ns (26.036%)  route 4.122ns (73.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           4.122     5.574    gameTop/io_btnR_IBUF
    SLICE_X38Y87         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.431     4.772    gameTop/clock_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.328ns  (logic 1.452ns (27.258%)  route 3.876ns (72.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           3.876     5.328    gameTop/io_btnD_IBUF
    SLICE_X39Y87         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.431     4.772    gameTop/clock_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/btnLState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.323ns  (logic 1.451ns (27.261%)  route 3.872ns (72.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           3.872     5.323    gameTop/io_btnL_IBUF
    SLICE_X38Y87         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.431     4.772    gameTop/clock_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 1.456ns (40.864%)  route 2.107ns (59.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.563    reset_IBUF
    SLICE_X58Y85         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.503     4.844    clock_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.224ns (20.967%)  route 0.845ns (79.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.845     1.070    reset_IBUF
    SLICE_X58Y85         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.856     1.984    clock_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  syncResetInput_REG_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/btnLState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.219ns (11.229%)  route 1.734ns (88.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           1.734     1.954    gameTop/io_btnL_IBUF
    SLICE_X38Y87         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.825     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.221ns (11.238%)  route 1.742ns (88.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.742     1.963    gameTop/io_btnD_IBUF
    SLICE_X39Y87         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.825     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.091ns  (logic 0.219ns (10.488%)  route 1.871ns (89.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.871     2.091    gameTop/io_btnR_IBUF
    SLICE_X38Y87         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.825     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.106ns  (logic 0.222ns (10.534%)  route 1.884ns (89.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.884     2.106    gameTop/io_btnU_IBUF
    SLICE_X38Y87         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.825     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C





