NDFramePage.OnPageTitleLoaded("SystemVerilogModule:up_spi_master","up_spi_master");NDSummary.OnSummaryLoaded("SystemVerilogModule:up_spi_master",[["SystemVerilog","SystemVerilog"]],[["Groups","Group"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[94,0,1,"up_spi_master"],[95,0,4,"DIVISOR","DIVISOR"],[96,0,4,"REG_SIZE","REG_SIZE"],[97,0,4,"FIFO_DEPTH","FIFO_DEPTH"],[98,0,0,"Register Information","Register_Information"],[99,0,2,"RX_DATA_REG","RX_DATA_REG"],[100,0,2,"TX_DATA_REG","TX_DATA_REG"],[101,0,2,"STATUS_REG","STATUS_REG"],[102,0,3,"Status Register, 1 is considered active.","Status_Register,1_is_considered_active."],[103,0,3,,"EOP"],[104,0,3,,"E"],[105,0,3,,"RRDY"],[106,0,3,,"TRDY"],[107,0,3,,"TMT"],[108,0,3,,"TOE"],[109,0,3,,"ROE"],[110,0,2,"CONTROL_REG","CONTROL_REG"],[111,0,3,"<span class=\"Qualifier\">Control Register, 1 is considered active.</span>&#8203; All zeros on reset.","Control_Register,1_is_considered_active.All_zeros_on_reset."],[112,0,3,,"SSO"],[113,0,3,,"IEOP"],[114,0,3,,"IE"],[115,0,3,,"IRRDY"],[116,0,3,,"ITRDY"],[117,0,3,,"ITOE"],[118,0,3,,"IROE"],[119,0,2,"RESERVED","RESERVED"],[120,0,2,"SLAVE_SELECT_REG","SLAVE_SELECT_REG"],[121,0,2,"EOP_VALUE_REG","EOP_VALUE_REG"],[122,0,2,"CONTROL_EXT_REG","CONTROL_EXT_REG"],[123,0,3,"Control Extension to add capabilities to Altera IP core.","Control_Extension_to_add_capabilities_to_Altera_IP_core."],[124,0,3,,"CPHA"],[125,0,3,,"CPOL"],[126,0,2,"SPEED_EXT_REG","SPEED_EXT_REG"]]);