
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.20-p002_1, built Tue Nov 8 11:31:23 PST 2016
Options:	
Date:		Sat May 25 20:47:53 2024
Host:		gordon.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)

License:
		invs	Innovus Implementation System	16.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
rc
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.15min, fe_real=1.00min, fe_mem=525.9M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> pan 69.454 38.909
<CMD> pan -18.912 -63.645
<CMD> pan -55.088 123.209
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
rc
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_powerroute_clk_filler.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.26min, fe_real=1.95min, fe_mem=725.1M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_powerroute_clk_filler.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> selectInst FILLER_26578
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference bump -isVisible 0
<CMD> setLayerPreference bumpBack -isVisible 0
<CMD> setLayerPreference bumpConnect -isVisible 0
<CMD> setLayerPreference bump -isVisible 1
<CMD> setLayerPreference bumpBack -isVisible 1
<CMD> setLayerPreference bumpConnect -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> pan 23.809 -4.329
<CMD> pan -139.128 7.705
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
rc
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.42min, fe_real=5.13min, fe_mem=724.9M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
rc
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.50min, fe_real=6.22min, fe_mem=752.3M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> loadFPlan Top_final_layout.enc.dat/key_generation.fp.spr.gz
Reading floorplan file - Top_final_layout.enc.dat/key_generation.fp.spr.gz (mem = 1119.9M).
*** End loading floorplan (cpu = 0:00:00.0, mem = 1119.9M) ***
<CMD> setDrawView fplan
<CMD> fit
<CMD> pan 57.074 3.272
*** Checked 4 GNC rules.
*** Applying global-net connections...
*** Applied 4 GNC rules (cpu = 0:00:00.0)
Reading placement file - Top_final_layout.enc.dat/key_generation.place.gz.
**ERROR: (IMPSP-613):	Binary placement-file can only be loaded by restoreDesign, it cannot be loaded separately.
Total net length = 4.101e+05 (2.113e+05 1.988e+05) (ext = 8.063e+04)
<CMD> fit
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
rc
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.61min, fe_real=7.15min, fe_mem=777.6M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> pan -28.034 23.973
<CMD> pan 51.504 -51.504
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
rc
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.71min, fe_real=7.75min, fe_mem=784.4M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
<CMD> addRing -nets {VSS VDD} -type core_rings -follow io -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 0 bottom 0 left 0 right 0} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#- Begin addRing (date=05/25 20:55:57, mem=1144.0M)

The power planner will calculate offsets from I/O rows.
Ring generation is complete.
vias are now being generated.
addRing created 9 wires.
ViaGen created 14 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        5       |       NA       |
|  via4  |        9       |        0       |
| metal5 |        4       |       NA       |
|  via5  |        1       |        0       |
|  via6  |        1       |        0       |
|  via7  |        1       |        0       |
|  via8  |        1       |        0       |
|  via9  |        1       |        0       |
+--------+----------------+----------------+
#- End addRing (date=05/25 20:55:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=437.5M, current mem=1144.0M)
<CMD> addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD} -stacked_via_bottom_layer metal1
#- Begin addStripe (date=05/25 20:55:57, mem=1144.0M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 269.540 0.000 269.540 271.160 with width 1.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
Stripe generation is complete.
vias are now being generated.
addStripe created 106 wires.
ViaGen created 212 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       106      |       NA       |
|  via4  |       212      |        0       |
+--------+----------------+----------------+
#- End addStripe (date=05/25 20:55:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=437.6M, current mem=1144.0M)
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget {nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer 10 -targetViaBottomLayer 1 -nets { VDD VSS }
#- Begin sroute (date=05/25 20:55:57, mem=1144.0M)
**WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
**WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
**WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
**WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
**WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Sat May 25 20:55:58 2024 ***
SPECIAL ROUTE ran on directory: /home/sfs6562/CE392/backend/innovus
SPECIAL ROUTE ran on machine: gordon.ece.northwestern.edu (Linux 4.18.0-553.el8_10.x86_64 x86_64 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1618.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 44 used
Read in 44 components
  44 core components: 44 unplaced, 0 placed, 0 fixed
Read in 828 physical pins
  828 physical pins: 0 unplaced, 774 placed, 54 fixed
Read in 774 nets
Read in 2 special nets, 2 routed
Read in 916 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 382
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 191
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 1620.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 43 via definition ...
 Updating DB with 828 io pins ...

sroute post-processing starts at Sat May 25 20:55:58 2024
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat May 25 20:55:58 2024
sroute created 574 wires.
ViaGen created 31515 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       573      |       NA       |
|  via1  |      10505     |        0       |
| metal2 |        1       |       NA       |
|  via2  |      10505     |        0       |
|  via3  |      10505     |        0       |
+--------+----------------+----------------+
#- End sroute (date=05/25 20:55:58, total cpu=0:00:00.9, real=0:00:01.0, peak res=462.7M, current mem=881.3M)
<CMD> saveDesign Top_power.enc
#- Begin Save netlist data ... (date=05/25 20:56:08, mem=881.3M)
Writing Binary DB to Top_power.enc.dat.tmp/key_generation.v.bin ...
#- End Save netlist data ... (date=05/25 20:56:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=472.9M, current mem=1395.3M)
#- Begin Save AAE data ... (date=05/25 20:56:08, mem=1395.3M)
Saving AAE Data ...
#- End Save AAE data ... (date=05/25 20:56:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=472.9M, current mem=1395.3M)
#- Begin Save clock tree data ... (date=05/25 20:56:08, mem=1395.3M)
#- End Save clock tree data ... (date=05/25 20:56:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=473.0M, current mem=1395.3M)
Saving preference file Top_power.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=05/25 20:56:08, mem=1395.3M)
Saving floorplan file ...
#- End Save floorplan data ... (date=05/25 20:56:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=473.4M, current mem=1395.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=05/25 20:56:09, mem=1395.3M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=05/25 20:56:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=473.5M, current mem=1395.3M)
#- Begin Save routing data ... (date=05/25 20:56:09, mem=1395.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1395.3M) ***
#- End Save routing data ... (date=05/25 20:56:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=474.5M, current mem=1395.3M)
Saving property file Top_power.enc.dat.tmp/key_generation.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1395.3M) ***
#- Begin Save power constraints data ... (date=05/25 20:56:09, mem=1395.3M)
#- End Save power constraints data ... (date=05/25 20:56:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=476.5M, current mem=1395.3M)
No integration constraint in the design.
rc
Generated self-contained design Top_power.enc.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
#- Begin editPowerVia (date=05/25 20:56:38, mem=901.2M)

The editPowerVia process is running on the entire design.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 2.99) (270.37, 3.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 2.99) (3.04, 3.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 2.99) (271.41, 3.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 269.16) (270.37, 269.17)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 269.16) (3.04, 269.17)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 269.16) (271.41, 269.17)
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End editPowerVia (date=05/25 20:56:39, total cpu=0:00:00.3, real=0:00:01.0, peak res=475.6M, current mem=901.2M)
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=958.871 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 16 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.167240 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Total number of fetched objects 26433
End delay calculation. (MEM=1304.86 CPU=0:00:01.9 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#3 (mem=1290.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.2 mem=1290.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1290.4M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=21136 (0 fixed + 21136 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=25748 #term=90638 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=773
stdCell: 21136 single + 0 double + 0 multi
Total standard cell length = 30.4462 (mm), area = 0.0426 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.608.
Density for the design = 0.608.
       = stdcell_area 160243 sites (42625 um^2) / alloc_area 263546 sites (70103 um^2).
Pin Density = 0.3390.
            = total # of pins 90638 / total area 267330.
=== lastAutoLevel = 9 
=== macro end level: 6 ===
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
              Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1304.9M
Iteration  2: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
              Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1304.9M
Iteration  3: Total net bbox = 2.125e+05 (1.06e+05 1.06e+05)
              Est.  stn bbox = 2.648e+05 (1.32e+05 1.33e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1320.9M
Active setup views:
    an
Iteration  4: Total net bbox = 3.469e+05 (1.77e+05 1.70e+05)
              Est.  stn bbox = 4.607e+05 (2.34e+05 2.27e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1320.9M
Iteration  5: Total net bbox = 3.694e+05 (1.82e+05 1.88e+05)
              Est.  stn bbox = 5.077e+05 (2.49e+05 2.59e+05)
              cpu = 0:00:02.1 real = 0:00:03.0 mem = 1320.9M
Iteration  6: Total net bbox = 3.735e+05 (1.87e+05 1.86e+05)
              Est.  stn bbox = 5.216e+05 (2.60e+05 2.62e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1352.9M
Iteration  7: Total net bbox = 3.746e+05 (1.87e+05 1.87e+05)
              Est.  stn bbox = 5.227e+05 (2.60e+05 2.63e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1336.9M
Iteration  8: Total net bbox = 3.798e+05 (1.89e+05 1.90e+05)
              Est.  stn bbox = 5.279e+05 (2.62e+05 2.66e+05)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 1336.9M
Iteration  9: Total net bbox = 3.695e+05 (1.86e+05 1.83e+05)
              Est.  stn bbox = 5.209e+05 (2.62e+05 2.59e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1336.9M
Iteration 10: Total net bbox = 3.760e+05 (1.89e+05 1.87e+05)
              Est.  stn bbox = 5.275e+05 (2.65e+05 2.63e+05)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 1336.9M
Iteration 11: Total net bbox = 3.661e+05 (1.86e+05 1.80e+05)
              Est.  stn bbox = 5.167e+05 (2.61e+05 2.56e+05)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 1336.9M
Iteration 12: Total net bbox = 3.738e+05 (1.89e+05 1.85e+05)
              Est.  stn bbox = 5.247e+05 (2.64e+05 2.60e+05)
              cpu = 0:00:04.3 real = 0:00:05.0 mem = 1336.9M
Iteration 13: Total net bbox = 3.815e+05 (1.94e+05 1.88e+05)
              Est.  stn bbox = 5.322e+05 (2.69e+05 2.63e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1336.9M
Iteration 14: Total net bbox = 3.815e+05 (1.94e+05 1.88e+05)
              Est.  stn bbox = 5.322e+05 (2.69e+05 2.63e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.9M
*** cost = 3.815e+05 (1.94e+05 1.88e+05) (cpu for global=0:00:30.0) real=0:00:32.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:14.3 real: 0:00:15.5
Core Placement runtime cpu: 0:00:15.6 real: 0:00:16.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:23 mem=1256.9M) ***
Total net bbox length = 3.815e+05 (1.935e+05 1.880e+05) (ext = 4.925e+04)
Density distribution unevenness ratio = 6.392%
Move report: Detail placement moves 21135 insts, mean move: 0.79 um, max move: 18.46 um
	Max move on inst (ModInv_u_reg[124]): (266.79, 154.21) --> (265.05, 137.48)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1259.0MB
Summary Report:
Instances move: 21135 (out of 21136 movable)
Instances flipped: 1
Mean displacement: 0.79 um
Max displacement: 18.46 um (Instance: ModInv_u_reg[124]) (266.786, 154.207) -> (265.05, 137.48)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 3.747e+05 (1.858e+05 1.889e+05) (ext = 4.891e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1259.0MB
*** Finished refinePlace (0:01:25 mem=1259.0M) ***
*** End of Placement (cpu=0:00:35.1, real=0:00:37.0, mem=1259.0M) ***
default core: bins with density >  0.75 = 0.789 % ( 3 / 380 )
Density distribution unevenness ratio = 6.402%
*** Free Virtual Timing Model ...(mem=1259.0M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=25748  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 25748 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 25748 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.33% V. EstWL: 4.331446e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 89993
[NR-eGR] Layer2(metal2)(V) length: 1.223515e+05um, number of vias: 131035
[NR-eGR] Layer3(metal3)(H) length: 1.691267e+05um, number of vias: 35620
[NR-eGR] Layer4(metal4)(V) length: 2.685497e+04um, number of vias: 18329
[NR-eGR] Layer5(metal5)(H) length: 5.222867e+04um, number of vias: 17774
[NR-eGR] Layer6(metal6)(V) length: 7.371507e+04um, number of vias: 1655
[NR-eGR] Layer7(metal7)(H) length: 9.063844e+03um, number of vias: 680
[NR-eGR] Layer8(metal8)(V) length: 1.181271e+04um, number of vias: 6
[NR-eGR] Layer9(metal9)(H) length: 2.520000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.651559e+05um, number of vias: 295092
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:39, real = 0: 0:41, mem = 1274.9M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> timeDesign -preCTS -numPaths 200
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1274.9M)
Extraction called for design 'key_generation' of instances=21136 and nets=26436 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design key_generation.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1274.863M)
#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 26433
End delay calculation. (MEM=1386.84 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:01:30 mem=1386.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.423  | -3.423  | -0.536  |
|           TNS (ns):|-184.137 |-181.375 | -2.761  |
|    Violating Paths:|   142   |   133   |    9    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    431 (431)     |   -1.046   |    431 (431)     |
|   max_tran     |    266 (6891)    |   -2.694   |    266 (6900)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.9 sec
Total Real time: 6.0 sec
Total Memory Usage: 1333.125 Mbytes
<CMD> optDesign -preCTS -numPaths 200
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1339.1M, totSessionCpu=0:01:32 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0



Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1339.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.423  |
|           TNS (ns):|-184.137 |
|    Violating Paths:|   142   |
|          All Paths:|  1673   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    431 (431)     |   -1.046   |    431 (431)     |
|   max_tran     |    266 (6891)    |   -2.694   |    266 (6900)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1333.1M, totSessionCpu=0:01:33 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1333.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1333.1M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.94%|        -|  -3.422|-184.137|   0:00:00.0| 1562.7M|
|    59.94%|        -|  -3.422|-184.137|   0:00:00.0| 1562.7M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1562.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   697   | 15039   |    -2.73   |   698   |    698  |    -1.06   |     0   |     0   |     0   |     0   | -3.42 |          0|          0|          0|  59.94  |            |           |
|     0   |     0   |     0.00   |     1   |      1  |    -0.00   |     0   |     0   |     0   |     0   | -0.63 |        544|          0|        360|  60.77  |   0:00:10.0|    1596.7M|
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          0|  60.77  |   0:00:00.0|    1596.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 120 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:10.6 real=0:00:10.0 mem=1596.7M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1445.4M, totSessionCpu=0:01:46 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 no-driver net excluded.
** GigaOpt Global Opt WNS Slack -0.633  TNS Slack -9.381 
+--------+--------+----------+------------+--------+----------+---------+-------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
+--------+--------+----------+------------+--------+----------+---------+-------------------------+
|  -0.633|  -9.381|    60.77%|   0:00:00.0| 1595.0M|        an|  default| ModInv_x_reg[128]/D     |
|  -0.139|  -0.802|    60.90%|   0:00:02.0| 1603.5M|        an|  default| ModInv_x_reg[128]/D     |
|  -0.056|  -0.112|    60.99%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.023|  -0.024|    61.00%|   0:00:01.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.023|  -0.024|    61.00%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.023|  -0.024|    61.00%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.021|  -0.021|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.021|  -0.021|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.015|  -0.015|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.015|  -0.015|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.015|  -0.015|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.013|  -0.013|    61.01%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.013|  -0.013|    61.02%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
|  -0.013|  -0.013|    61.02%|   0:00:00.0| 1641.6M|        an|  default| lambda_reg[127]/D       |
+--------+--------+----------+------------+--------+----------+---------+-------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1641.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1641.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 125 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.013  TNS Slack -0.013 
End: GigaOpt Global Optimization

Active setup views:
 an
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.013
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.013  TNS Slack -0.013 Density 61.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.02%|        -|  -0.013|  -0.013|   0:00:00.0| 1602.3M|
|    61.02%|        0|  -0.013|  -0.013|   0:00:01.0| 1602.3M|
|    61.02%|      108|  -0.013|  -0.013|   0:00:01.0| 1621.4M|
|    60.95%|       35|  -0.013|  -0.013|   0:00:00.0| 1621.4M|
|    60.85%|      132|  -0.012|  -0.012|   0:00:02.0| 1621.4M|
|    60.84%|       12|  -0.012|  -0.012|   0:00:00.0| 1621.4M|
|    60.84%|        0|  -0.012|  -0.012|   0:00:00.0| 1621.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.012  TNS Slack -0.012 Density 60.84
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 17 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1453.48M, totSessionCpu=0:01:58).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0078
real setup target slack: 0.0078
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1453.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=26361  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 26361 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26361 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 1.17% V. EstWL: 4.366418e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.03% V
[NR-eGR] End Peak syMemory usage = 1478.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.30 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:01:59 mem=1478.9M) ***
Density distribution unevenness ratio = 6.516%
incr SKP is on..., with optDC mode
(cpu=0:00:00.2 mem=1478.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1478.9M) ***
Density distribution unevenness ratio = 6.700%
Move report: Timing Driven Placement moves 21603 insts, mean move: 5.21 um, max move: 123.66 um
	Max move on inst (FE_OFC0_rst): (166.06, 21.28) --> (202.92, 108.08)
	Runtime: CPU: 0:00:32.7 REAL: 0:00:34.0 MEM: 1560.7MB
Density distribution unevenness ratio = 6.700%
Move report: Detail placement moves 4015 insts, mean move: 1.33 um, max move: 12.73 um
	Max move on inst (FE_OFC627_n_1198): (156.37, 145.88) --> (143.64, 145.88)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1560.7MB
Summary Report:
Instances move: 21599 (out of 21749 movable)
Instances flipped: 27
Mean displacement: 5.22 um
Max displacement: 123.66 um (Instance: FE_OFC0_rst) (166.06, 21.28) -> (202.92, 108.08)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Runtime: CPU: 0:00:34.4 REAL: 0:00:35.0 MEM: 1560.7MB
*** Finished refinePlace (0:02:33 mem=1560.7M) ***
Density distribution unevenness ratio = 6.702%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=26361  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 26361 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26361 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 1.00% V. EstWL: 4.323032e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.02% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91219
[NR-eGR] Layer2(metal2)(V) length: 1.253405e+05um, number of vias: 134290
[NR-eGR] Layer3(metal3)(H) length: 1.686649e+05um, number of vias: 35362
[NR-eGR] Layer4(metal4)(V) length: 2.676075e+04um, number of vias: 18421
[NR-eGR] Layer5(metal5)(H) length: 5.230458e+04um, number of vias: 17866
[NR-eGR] Layer6(metal6)(V) length: 7.208490e+04um, number of vias: 1709
[NR-eGR] Layer7(metal7)(H) length: 9.060949e+03um, number of vias: 659
[NR-eGR] Layer8(metal8)(V) length: 1.093113e+04um, number of vias: 4
[NR-eGR] Layer9(metal9)(H) length: 1.680000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.651494e+05um, number of vias: 299530
End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1546.3M)
Extraction called for design 'key_generation' of instances=21749 and nets=27049 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design key_generation.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1546.262M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1439.7M, totSessionCpu=0:02:35 **

#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 27046
End delay calculation. (MEM=1501.41 CPU=0:00:02.8 REAL=0:00:03.0)
*** Timing NOT met, worst failing slack is -0.089
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack -0.089 TNS Slack -0.399 Density 60.84
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  -0.089|   -0.089|  -0.390|   -0.399|    60.84%|   0:00:00.0| 1631.9M|        an|  reg2reg| ModInv_x_reg[128]/D     |
|   0.000|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1631.9M|        an|  reg2reg| ModInv_u_reg[127]/D     |
|   0.012|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1631.9M|        NA|       NA| NA                      |
|   0.012|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1631.9M|        an|       NA| NA                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1631.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  -0.010|   -0.010|  -0.010|   -0.010|    60.86%|   0:00:00.0| 1631.9M|        an|  default| lambda_reg[127]/D       |
Dumping Information for Job 0 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|   0.008|    0.008|   0.000|    0.000|    60.86%|   0:00:01.0| 1670.0M|        an|  default| lambda_reg[127]/D       |
|   0.012|    0.014|   0.000|    0.000|    60.87%|   0:00:00.0| 1670.0M|        NA|       NA| NA                      |
|   0.012|    0.014|   0.000|    0.000|    60.87%|   0:00:00.0| 1670.0M|        an|       NA| NA                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1670.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=1670.0M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.87
*** Starting refinePlace (0:02:42 mem=1686.0M) ***
Total net bbox length = 3.800e+05 (1.888e+05 1.912e+05) (ext = 4.754e+04)
Density distribution unevenness ratio = 6.686%
Density distribution unevenness ratio = 6.686%
Move report: Detail placement moves 15 insts, mean move: 0.97 um, max move: 2.73 um
	Max move on inst (FE_OCPC726_mul_83_27_n_324): (198.36, 192.08) --> (199.69, 190.68)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1686.0MB
Summary Report:
Instances move: 15 (out of 21763 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 2.73 um (Instance: FE_OCPC726_mul_83_27_n_324) (198.36, 192.08) -> (199.69, 190.68)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Total net bbox length = 3.800e+05 (1.888e+05 1.912e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1686.0MB
*** Finished refinePlace (0:02:42 mem=1686.0M) ***
*** maximum move = 2.73 um ***
*** Finished re-routing un-routed nets (1686.0M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1686.0M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.87
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 18 constrained nets 
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1686.0M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.014
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.87
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.87%|        -|   0.000|   0.000|   0:00:00.0| 1622.0M|
|    60.84%|       15|   0.000|   0.000|   0:00:00.0| 1622.0M|
|    60.83%|       18|   0.000|   0.000|   0:00:01.0| 1622.0M|
|    60.83%|        2|   0.000|   0.000|   0:00:00.0| 1622.0M|
|    60.83%|        0|   0.000|   0.000|   0:00:00.0| 1622.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.83
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 18 constrained nets 
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:02:44 mem=1622.0M) ***
Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1622.0MB
Summary Report:
Instances move: 0 (out of 21747 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1622.0MB
*** Finished refinePlace (0:02:44 mem=1622.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1622.0M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1622.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1473.18M, totSessionCpu=0:02:44).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=26359  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 26359 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [4, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.403000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 26340 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.99% V. EstWL: 4.279744e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91217
[NR-eGR] Layer2(metal2)(V) length: 1.247531e+05um, number of vias: 134333
[NR-eGR] Layer3(metal3)(H) length: 1.683667e+05um, number of vias: 35381
[NR-eGR] Layer4(metal4)(V) length: 2.657990e+04um, number of vias: 18595
[NR-eGR] Layer5(metal5)(H) length: 5.228478e+04um, number of vias: 18003
[NR-eGR] Layer6(metal6)(V) length: 7.245817e+04um, number of vias: 1764
[NR-eGR] Layer7(metal7)(H) length: 9.379194e+03um, number of vias: 717
[NR-eGR] Layer8(metal8)(V) length: 1.139209e+04um, number of vias: 8
[NR-eGR] Layer9(metal9)(H) length: 3.360000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.652173e+05um, number of vias: 300018
[NR-eGR] End Peak syMemory usage = 1482.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.72 seconds
Extraction called for design 'key_generation' of instances=21747 and nets=27047 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design key_generation.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1482.895M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 27044
End delay calculation. (MEM=1554.59 CPU=0:00:02.8 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |    77   |     77  |    -0.01   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  60.83  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.00 |          5|          0|         72|  61.35  |   0:00:03.0|    1669.1M|
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  61.35  |   0:00:00.0|    1669.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 17 constrained nets 
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.7 real=0:00:03.0 mem=1669.1M) ***

*** Starting refinePlace (0:02:54 mem=1701.1M) ***
Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
Move report: Detail placement moves 281 insts, mean move: 1.54 um, max move: 8.78 um
	Max move on inst (mul_83_27_g86378): (98.99, 166.88) --> (99.37, 158.48)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1701.1MB
Summary Report:
Instances move: 281 (out of 21752 movable)
Instances flipped: 0
Mean displacement: 1.54 um
Max displacement: 8.78 um (Instance: mul_83_27_g86378) (98.99, 166.88) -> (99.37, 158.48)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1701.1MB
*** Finished refinePlace (0:02:54 mem=1701.1M) ***
*** maximum move = 8.78 um ***
*** Finished re-routing un-routed nets (1701.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1701.1M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.004 -> -0.004 (bump = 0.008)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.004 Density 61.35
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  -0.004|   -0.004|  -0.004|   -0.004|    61.35%|   0:00:00.0| 1684.3M|        an|  reg2reg| ModInv_u_reg[127]/D     |
|   0.000|    0.002|   0.000|    0.000|    61.35%|   0:00:00.0| 1684.3M|        an|       NA| NA                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1684.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1684.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.35
*** Starting refinePlace (0:02:55 mem=1684.3M) ***
Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1684.3MB
Summary Report:
Instances move: 0 (out of 21752 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1684.3MB
*** Finished refinePlace (0:02:56 mem=1684.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1684.3M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1684.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.35
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 17 constrained nets 
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1684.3M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.015%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1650.0M)
doiPBLastSyncSlave


Extraction called for design 'key_generation' of instances=21752 and nets=27052 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design key_generation.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1635.520M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=26364  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 26364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26364 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.99% V. EstWL: 4.327148e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] End Peak syMemory usage = 1635.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 27049
End delay calculation. (MEM=1649.98 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:03:00 mem=1650.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:28, real = 0:01:29, mem = 1464.1M, totSessionCpu=0:03:00 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.348%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:31, mem = 1464.1M, totSessionCpu=0:03:02 **
*** Finished optDesign ***
<CMD> setDrawView place
<CMD> saveDesign Top_place.enc
#- Begin Save netlist data ... (date=05/25 20:58:57, mem=1464.1M)
Writing Binary DB to Top_place.enc.dat.tmp/key_generation.v.bin ...
#- End Save netlist data ... (date=05/25 20:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.8M, current mem=1978.1M)
#- Begin Save AAE data ... (date=05/25 20:58:57, mem=1978.1M)
Saving AAE Data ...
#- End Save AAE data ... (date=05/25 20:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.8M, current mem=1978.1M)
#- Begin Save clock tree data ... (date=05/25 20:58:57, mem=1978.1M)
#- End Save clock tree data ... (date=05/25 20:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.8M, current mem=1978.1M)
Saving preference file Top_place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=05/25 20:58:57, mem=1978.1M)
Saving floorplan file ...
#- End Save floorplan data ... (date=05/25 20:58:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=890.4M, current mem=1978.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=05/25 20:58:57, mem=1978.1M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=05/25 20:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.4M, current mem=1978.1M)
#- Begin Save routing data ... (date=05/25 20:58:57, mem=1978.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1978.1M) ***
#- End Save routing data ... (date=05/25 20:58:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=891.0M, current mem=1978.1M)
Saving property file Top_place.enc.dat.tmp/key_generation.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1978.1M) ***
#- Begin Save power constraints data ... (date=05/25 20:58:58, mem=1978.1M)
#- End Save power constraints data ... (date=05/25 20:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.0M, current mem=1978.1M)
Saving rc congestion map Top_place.enc.dat.tmp/key_generation.congmap.gz ...
No integration constraint in the design.
rc
Generated self-contained design Top_place.enc.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
rc
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.21min, fe_real=14.37min, fe_mem=1125.1M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
'set_default_switching_activity' finished successfully.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
rc
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.24min, fe_real=14.48min, fe_mem=1141.1M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
'set_default_switching_activity' finished successfully.
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> pan -2.983 3.717
<CMD> pan -1.744 6.333
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference bump -isVisible 0
<CMD> setLayerPreference bumpBack -isVisible 0
<CMD> setLayerPreference bumpConnect -isVisible 0
<CMD> setLayerPreference bump -isVisible 1
<CMD> setLayerPreference bumpBack -isVisible 1
<CMD> setLayerPreference bumpConnect -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> selectVia 204.0400 65.9950 205.0400 66.1650 4 VSS
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
rc
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.36min, fe_real=15.73min, fe_mem=1140.5M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
'set_default_switching_activity' finished successfully.
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
rc
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.39min, fe_real=16.00min, fe_mem=1142.5M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_place.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
'set_default_switching_activity' finished successfully.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
rc
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.48min, fe_real=17.57min, fe_mem=1142.5M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
<CMD> addRing -nets {VSS VDD} -type core_rings -follow io -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 0 bottom 0 left 0 right 0} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#- Begin addRing (date=05/25 21:08:36, mem=1500.2M)

The power planner will calculate offsets from I/O rows.
Ring generation is complete.
vias are now being generated.
addRing created 9 wires.
ViaGen created 14 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        5       |       NA       |
|  via4  |        9       |        0       |
| metal5 |        4       |       NA       |
|  via5  |        1       |        0       |
|  via6  |        1       |        0       |
|  via7  |        1       |        0       |
|  via8  |        1       |        0       |
|  via9  |        1       |        0       |
+--------+----------------+----------------+
#- End addRing (date=05/25 21:08:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=682.7M, current mem=1500.2M)
<CMD> addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD} -stacked_via_bottom_layer metal1
#- Begin addStripe (date=05/25 21:08:36, mem=1500.2M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 269.540 0.000 269.540 271.160 with width 1.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
Stripe generation is complete.
vias are now being generated.
addStripe created 106 wires.
ViaGen created 212 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       106      |       NA       |
|  via4  |       212      |        0       |
+--------+----------------+----------------+
#- End addStripe (date=05/25 21:08:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=682.9M, current mem=1500.2M)
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget {nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer 10 -targetViaBottomLayer 1 -nets { VDD VSS }
#- Begin sroute (date=05/25 21:08:36, mem=1500.2M)
**WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
**WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
**WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
**WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
**WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Sat May 25 21:08:36 2024 ***
SPECIAL ROUTE ran on directory: /home/sfs6562/CE392/backend/innovus
SPECIAL ROUTE ran on machine: gordon.ece.northwestern.edu (Linux 4.18.0-553.el8_10.x86_64 x86_64 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1974.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 44 used
Read in 44 components
  44 core components: 44 unplaced, 0 placed, 0 fixed
Read in 828 physical pins
  828 physical pins: 0 unplaced, 774 placed, 54 fixed
Read in 774 nets
Read in 2 special nets, 2 routed
Read in 916 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 382
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 191
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1976.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 43 via definition ...
 Updating DB with 828 io pins ...

sroute post-processing starts at Sat May 25 21:08:37 2024
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat May 25 21:08:37 2024
sroute created 574 wires.
ViaGen created 31515 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       573      |       NA       |
|  via1  |      10505     |        0       |
| metal2 |        1       |       NA       |
|  via2  |      10505     |        0       |
|  via3  |      10505     |        0       |
+--------+----------------+----------------+
#- End sroute (date=05/25 21:08:37, total cpu=0:00:00.9, real=0:00:01.0, peak res=703.9M, current mem=1237.5M)
<CMD> saveDesign Top_power.enc
#- Begin Save netlist data ... (date=05/25 21:08:41, mem=1237.5M)
Writing Binary DB to Top_power.enc.dat.tmp/key_generation.v.bin ...
#- End Save netlist data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.2M, current mem=1751.5M)
#- Begin Save AAE data ... (date=05/25 21:08:41, mem=1751.5M)
Saving AAE Data ...
#- End Save AAE data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.2M, current mem=1751.5M)
#- Begin Save clock tree data ... (date=05/25 21:08:41, mem=1751.5M)
#- End Save clock tree data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.3M, current mem=1751.5M)
Saving preference file Top_power.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=05/25 21:08:41, mem=1751.5M)
Saving floorplan file ...
#- End Save floorplan data ... (date=05/25 21:08:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=707.6M, current mem=1751.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=05/25 21:08:41, mem=1751.5M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.7M, current mem=1751.5M)
#- Begin Save routing data ... (date=05/25 21:08:41, mem=1751.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1751.5M) ***
#- End Save routing data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.7M, current mem=1751.5M)
Saving property file Top_power.enc.dat.tmp/key_generation.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1751.5M) ***
#- Begin Save power constraints data ... (date=05/25 21:08:41, mem=1751.5M)
#- End Save power constraints data ... (date=05/25 21:08:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.7M, current mem=1751.5M)
No integration constraint in the design.
rc
Generated self-contained design Top_power.enc.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
#- Begin editPowerVia (date=05/25 21:09:16, mem=1233.2M)

The editPowerVia process is running on the entire design.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 2.99) (270.37, 3.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 2.99) (3.04, 3.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 2.99) (271.41, 3.00)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (3.04, 269.16) (270.37, 269.17)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (2.00, 269.16) (3.04, 269.17)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (270.37, 269.16) (271.41, 269.17)
ViaGen created 0 via and deleted 0 via to avoid violation.
#- End editPowerVia (date=05/25 21:09:17, total cpu=0:00:00.3, real=0:00:01.0, peak res=699.0M, current mem=1233.2M)
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1290.82 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 16 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.167240 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Total number of fetched objects 26433
End delay calculation. (MEM=1627.27 CPU=0:00:02.0 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#3 (mem=1612.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.2 mem=1612.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1612.8M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=21136 (0 fixed + 21136 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=25748 #term=90638 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=773
stdCell: 21136 single + 0 double + 0 multi
Total standard cell length = 30.4462 (mm), area = 0.0426 (mm^2)
Average module density = 0.608.
Density for the design = 0.608.
       = stdcell_area 160243 sites (42625 um^2) / alloc_area 263546 sites (70103 um^2).
Pin Density = 0.3390.
            = total # of pins 90638 / total area 267330.
=== lastAutoLevel = 9 
=== macro end level: 6 ===
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
              Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1627.3M
Iteration  2: Total net bbox = 2.358e+05 (1.03e+05 1.32e+05)
              Est.  stn bbox = 2.629e+05 (1.15e+05 1.48e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1627.3M
Iteration  3: Total net bbox = 2.125e+05 (1.06e+05 1.06e+05)
              Est.  stn bbox = 2.648e+05 (1.32e+05 1.33e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1627.3M
Active setup views:
    an
Iteration  4: Total net bbox = 3.469e+05 (1.77e+05 1.70e+05)
              Est.  stn bbox = 4.607e+05 (2.34e+05 2.27e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1627.3M
Iteration  5: Total net bbox = 3.694e+05 (1.82e+05 1.88e+05)
              Est.  stn bbox = 5.077e+05 (2.49e+05 2.59e+05)
              cpu = 0:00:02.1 real = 0:00:03.0 mem = 1627.3M
Iteration  6: Total net bbox = 3.735e+05 (1.87e+05 1.86e+05)
              Est.  stn bbox = 5.216e+05 (2.60e+05 2.62e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1643.3M
Iteration  7: Total net bbox = 3.746e+05 (1.87e+05 1.87e+05)
              Est.  stn bbox = 5.227e+05 (2.60e+05 2.63e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1627.3M
Iteration  8: Total net bbox = 3.798e+05 (1.89e+05 1.90e+05)
              Est.  stn bbox = 5.279e+05 (2.62e+05 2.66e+05)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 1627.3M
Iteration  9: Total net bbox = 3.695e+05 (1.86e+05 1.83e+05)
              Est.  stn bbox = 5.209e+05 (2.62e+05 2.59e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1627.3M
Iteration 10: Total net bbox = 3.760e+05 (1.89e+05 1.87e+05)
              Est.  stn bbox = 5.275e+05 (2.65e+05 2.63e+05)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 1627.3M
Iteration 11: Total net bbox = 3.661e+05 (1.86e+05 1.80e+05)
              Est.  stn bbox = 5.167e+05 (2.61e+05 2.56e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 1627.3M
Iteration 12: Total net bbox = 3.738e+05 (1.89e+05 1.85e+05)
              Est.  stn bbox = 5.247e+05 (2.64e+05 2.60e+05)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 1627.3M
Iteration 13: Total net bbox = 3.815e+05 (1.94e+05 1.88e+05)
              Est.  stn bbox = 5.322e+05 (2.69e+05 2.63e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1627.3M
Iteration 14: Total net bbox = 3.815e+05 (1.94e+05 1.88e+05)
              Est.  stn bbox = 5.322e+05 (2.69e+05 2.63e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1627.3M
*** cost = 3.815e+05 (1.94e+05 1.88e+05) (cpu for global=0:00:29.8) real=0:00:31.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:14.2 real: 0:00:15.3
Core Placement runtime cpu: 0:00:15.4 real: 0:00:15.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:14 mem=1524.0M) ***
Total net bbox length = 3.815e+05 (1.935e+05 1.880e+05) (ext = 4.925e+04)
Density distribution unevenness ratio = 6.392%
Move report: Detail placement moves 21135 insts, mean move: 0.79 um, max move: 18.46 um
	Max move on inst (ModInv_u_reg[124]): (266.79, 154.21) --> (265.05, 137.48)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1526.1MB
Summary Report:
Instances move: 21135 (out of 21136 movable)
Instances flipped: 1
Mean displacement: 0.79 um
Max displacement: 18.46 um (Instance: ModInv_u_reg[124]) (266.786, 154.207) -> (265.05, 137.48)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 3.747e+05 (1.858e+05 1.889e+05) (ext = 4.891e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1526.1MB
*** Finished refinePlace (0:04:17 mem=1526.1M) ***
*** End of Placement (cpu=0:00:34.9, real=0:00:36.0, mem=1526.1M) ***
default core: bins with density >  0.75 = 0.789 % ( 3 / 380 )
Density distribution unevenness ratio = 6.402%
*** Free Virtual Timing Model ...(mem=1526.1M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=25748  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 25748 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 25748 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 1.33% V. EstWL: 4.331446e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 89993
[NR-eGR] Layer2(metal2)(V) length: 1.223515e+05um, number of vias: 131035
[NR-eGR] Layer3(metal3)(H) length: 1.691267e+05um, number of vias: 35620
[NR-eGR] Layer4(metal4)(V) length: 2.685497e+04um, number of vias: 18329
[NR-eGR] Layer5(metal5)(H) length: 5.222867e+04um, number of vias: 17774
[NR-eGR] Layer6(metal6)(V) length: 7.371507e+04um, number of vias: 1655
[NR-eGR] Layer7(metal7)(H) length: 9.063844e+03um, number of vias: 680
[NR-eGR] Layer8(metal8)(V) length: 1.181271e+04um, number of vias: 6
[NR-eGR] Layer9(metal9)(H) length: 2.520000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.651559e+05um, number of vias: 295092
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:39, real = 0: 0:40, mem = 1524.0M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> timeDesign -preCTS -numPaths 200
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1524.0M)
Extraction called for design 'key_generation' of instances=21136 and nets=26436 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design key_generation.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1524.031M)
#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 26433
End delay calculation. (MEM=1629.25 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:04:22 mem=1629.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.423  | -3.423  | -0.536  |
|           TNS (ns):|-184.137 |-181.375 | -2.761  |
|    Violating Paths:|   142   |   133   |    9    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    431 (431)     |   -1.046   |    431 (431)     |
|   max_tran     |    266 (6891)    |   -2.694   |    266 (6900)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.93 sec
Total Real time: 6.0 sec
Total Memory Usage: 1572.011719 Mbytes
<CMD> optDesign -preCTS -numPaths 200
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1578.0M, totSessionCpu=0:04:24 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0



Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1578.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.423  |
|           TNS (ns):|-184.137 |
|    Violating Paths:|   142   |
|          All Paths:|  1673   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    431 (431)     |   -1.046   |    431 (431)     |
|   max_tran     |    266 (6891)    |   -2.694   |    266 (6900)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.942%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1572.0M, totSessionCpu=0:04:25 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1572.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1572.0M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.94%|        -|  -3.422|-184.137|   0:00:00.0| 1798.6M|
|    59.94%|        -|  -3.422|-184.137|   0:00:00.0| 1798.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1798.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   697   | 15039   |    -2.73   |   698   |    698  |    -1.06   |     0   |     0   |     0   |     0   | -3.42 |          0|          0|          0|  59.94  |            |           |
|     0   |     0   |     0.00   |     1   |      1  |    -0.00   |     0   |     0   |     0   |     0   | -0.63 |        544|          0|        360|  60.77  |   0:00:11.0|    1813.9M|
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          0|  60.77  |   0:00:00.0|    1813.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 120 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:10.9 real=0:00:11.0 mem=1813.9M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1661.1M, totSessionCpu=0:04:38 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 no-driver net excluded.
** GigaOpt Global Opt WNS Slack -0.633  TNS Slack -9.381 
+--------+--------+----------+------------+--------+----------+---------+-------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
+--------+--------+----------+------------+--------+----------+---------+-------------------------+
|  -0.633|  -9.381|    60.77%|   0:00:00.0| 1810.6M|        an|  default| ModInv_x_reg[128]/D     |
|  -0.139|  -0.802|    60.90%|   0:00:01.0| 1822.1M|        an|  default| ModInv_x_reg[128]/D     |
|  -0.056|  -0.112|    60.99%|   0:00:01.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.023|  -0.024|    61.00%|   0:00:01.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.023|  -0.024|    61.00%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.023|  -0.024|    61.00%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.021|  -0.021|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.021|  -0.021|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.015|  -0.015|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.015|  -0.015|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.015|  -0.015|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.013|  -0.013|    61.01%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.013|  -0.013|    61.02%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
|  -0.013|  -0.013|    61.02%|   0:00:00.0| 1860.3M|        an|  default| lambda_reg[127]/D       |
+--------+--------+----------+------------+--------+----------+---------+-------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1860.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1860.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 125 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.013  TNS Slack -0.013 
End: GigaOpt Global Optimization

Active setup views:
 an
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.013
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.013  TNS Slack -0.013 Density 61.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.02%|        -|  -0.013|  -0.013|   0:00:00.0| 1821.4M|
|    61.02%|        0|  -0.013|  -0.013|   0:00:00.0| 1821.4M|
|    61.02%|      108|  -0.013|  -0.013|   0:00:02.0| 1840.5M|
|    60.95%|       35|  -0.013|  -0.013|   0:00:00.0| 1840.5M|
|    60.85%|      132|  -0.012|  -0.012|   0:00:02.0| 1840.5M|
|    60.84%|       12|  -0.012|  -0.012|   0:00:00.0| 1840.5M|
|    60.84%|        0|  -0.012|  -0.012|   0:00:00.0| 1840.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.012  TNS Slack -0.012 Density 60.84
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 17 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1672.62M, totSessionCpu=0:04:50).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0078
real setup target slack: 0.0078
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1672.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=26361  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 26361 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26361 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 1.17% V. EstWL: 4.366418e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.03% V
[NR-eGR] End Peak syMemory usage = 1696.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:04:50 mem=1696.8M) ***
Density distribution unevenness ratio = 6.516%
incr SKP is on..., with optDC mode
(cpu=0:00:00.2 mem=1696.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1696.8M) ***
Density distribution unevenness ratio = 6.700%
Move report: Timing Driven Placement moves 21603 insts, mean move: 5.21 um, max move: 123.66 um
	Max move on inst (FE_OFC727_rst): (166.06, 21.28) --> (202.92, 108.08)
	Runtime: CPU: 0:00:32.9 REAL: 0:00:34.0 MEM: 1784.2MB
Density distribution unevenness ratio = 6.700%
Move report: Detail placement moves 4015 insts, mean move: 1.33 um, max move: 12.73 um
	Max move on inst (FE_OFC1354_n_1198): (156.37, 145.88) --> (143.64, 145.88)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1784.2MB
Summary Report:
Instances move: 21599 (out of 21749 movable)
Instances flipped: 27
Mean displacement: 5.22 um
Max displacement: 123.66 um (Instance: FE_OFC727_rst) (166.06, 21.28) -> (202.92, 108.08)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Runtime: CPU: 0:00:34.6 REAL: 0:00:35.0 MEM: 1784.2MB
*** Finished refinePlace (0:05:25 mem=1784.2M) ***
Density distribution unevenness ratio = 6.702%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=26361  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 26361 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26361 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 1.00% V. EstWL: 4.323032e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.02% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91219
[NR-eGR] Layer2(metal2)(V) length: 1.253405e+05um, number of vias: 134290
[NR-eGR] Layer3(metal3)(H) length: 1.686649e+05um, number of vias: 35362
[NR-eGR] Layer4(metal4)(V) length: 2.676075e+04um, number of vias: 18421
[NR-eGR] Layer5(metal5)(H) length: 5.230458e+04um, number of vias: 17866
[NR-eGR] Layer6(metal6)(V) length: 7.208490e+04um, number of vias: 1709
[NR-eGR] Layer7(metal7)(H) length: 9.060949e+03um, number of vias: 659
[NR-eGR] Layer8(metal8)(V) length: 1.093113e+04um, number of vias: 4
[NR-eGR] Layer9(metal9)(H) length: 1.680000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.651494e+05um, number of vias: 299530
End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1769.7M)
Extraction called for design 'key_generation' of instances=21749 and nets=27049 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design key_generation.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1769.727M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1659.5M, totSessionCpu=0:05:27 **

#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 27046
End delay calculation. (MEM=1738.96 CPU=0:00:02.8 REAL=0:00:02.0)
*** Timing NOT met, worst failing slack is -0.089
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack -0.089 TNS Slack -0.399 Density 60.84
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  -0.089|   -0.089|  -0.390|   -0.399|    60.84%|   0:00:00.0| 1833.3M|        an|  reg2reg| ModInv_x_reg[128]/D     |
|   0.000|   -0.010|   0.000|   -0.010|    60.86%|   0:00:01.0| 1838.0M|        an|  reg2reg| ModInv_u_reg[127]/D     |
|   0.012|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1838.0M|        NA|       NA| NA                      |
|   0.012|   -0.010|   0.000|   -0.010|    60.86%|   0:00:00.0| 1838.0M|        an|       NA| NA                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1838.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  -0.010|   -0.010|  -0.010|   -0.010|    60.86%|   0:00:00.0| 1838.0M|        an|  default| lambda_reg[127]/D       |
Dumping Information for Job 0 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|   0.008|    0.008|   0.000|    0.000|    60.86%|   0:00:00.0| 1876.2M|        an|  default| lambda_reg[127]/D       |
|   0.012|    0.014|   0.000|    0.000|    60.87%|   0:00:00.0| 1876.2M|        NA|       NA| NA                      |
|   0.012|    0.014|   0.000|    0.000|    60.87%|   0:00:00.0| 1876.2M|        an|       NA| NA                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1876.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=1876.2M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.87
*** Starting refinePlace (0:05:34 mem=1892.2M) ***
Total net bbox length = 3.800e+05 (1.888e+05 1.912e+05) (ext = 4.754e+04)
Density distribution unevenness ratio = 6.686%
Density distribution unevenness ratio = 6.686%
Move report: Detail placement moves 15 insts, mean move: 0.97 um, max move: 2.73 um
	Max move on inst (FE_OCPC1453_mul_83_27_n_324): (198.36, 192.08) --> (199.69, 190.68)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1892.2MB
Summary Report:
Instances move: 15 (out of 21763 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 2.73 um (Instance: FE_OCPC1453_mul_83_27_n_324) (198.36, 192.08) -> (199.69, 190.68)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Total net bbox length = 3.800e+05 (1.888e+05 1.912e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1892.2MB
*** Finished refinePlace (0:05:34 mem=1892.2M) ***
*** maximum move = 2.73 um ***
*** Finished re-routing un-routed nets (1892.2M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1892.2M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.87
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 18 constrained nets 
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=1892.2M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.014
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.87
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.87%|        -|   0.000|   0.000|   0:00:00.0| 1834.2M|
|    60.84%|       15|   0.000|   0.000|   0:00:01.0| 1834.2M|
|    60.83%|       18|   0.000|   0.000|   0:00:00.0| 1834.2M|
|    60.83%|        2|   0.000|   0.000|   0:00:00.0| 1834.2M|
|    60.83%|        0|   0.000|   0.000|   0:00:00.0| 1834.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.83
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 18 constrained nets 
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:05:36 mem=1834.2M) ***
Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1834.2MB
Summary Report:
Instances move: 0 (out of 21747 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1834.2MB
*** Finished refinePlace (0:05:36 mem=1834.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1834.2M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1834.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1685.41M, totSessionCpu=0:05:36).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=26359  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 26359 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [4, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.403000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 26340 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.99% V. EstWL: 4.279744e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 91217
[NR-eGR] Layer2(metal2)(V) length: 1.247531e+05um, number of vias: 134333
[NR-eGR] Layer3(metal3)(H) length: 1.683667e+05um, number of vias: 35381
[NR-eGR] Layer4(metal4)(V) length: 2.657990e+04um, number of vias: 18595
[NR-eGR] Layer5(metal5)(H) length: 5.228478e+04um, number of vias: 18003
[NR-eGR] Layer6(metal6)(V) length: 7.245817e+04um, number of vias: 1764
[NR-eGR] Layer7(metal7)(H) length: 9.379194e+03um, number of vias: 717
[NR-eGR] Layer8(metal8)(V) length: 1.139209e+04um, number of vias: 8
[NR-eGR] Layer9(metal9)(H) length: 3.360000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.652173e+05um, number of vias: 300018
[NR-eGR] End Peak syMemory usage = 1696.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.72 seconds
Extraction called for design 'key_generation' of instances=21747 and nets=27047 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design key_generation.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1696.375M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 27044
End delay calculation. (MEM=1768.07 CPU=0:00:02.8 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |    77   |     77  |    -0.01   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  60.83  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.00 |          5|          0|         72|  61.35  |   0:00:03.0|    1882.5M|
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  61.35  |   0:00:00.0|    1882.5M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 17 constrained nets 
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=1882.5M) ***

*** Starting refinePlace (0:05:46 mem=1914.5M) ***
Total net bbox length = 3.801e+05 (1.889e+05 1.912e+05) (ext = 4.754e+04)
Move report: Detail placement moves 281 insts, mean move: 1.54 um, max move: 8.78 um
	Max move on inst (mul_83_27_g86378): (98.99, 166.88) --> (99.37, 158.48)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1914.5MB
Summary Report:
Instances move: 281 (out of 21752 movable)
Instances flipped: 0
Mean displacement: 1.54 um
Max displacement: 8.78 um (Instance: mul_83_27_g86378) (98.99, 166.88) -> (99.37, 158.48)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1914.5MB
*** Finished refinePlace (0:05:46 mem=1914.5M) ***
*** maximum move = 8.78 um ***
*** Finished re-routing un-routed nets (1914.5M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1914.5M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.004 -> -0.004 (bump = 0.008)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.004 Density 61.35
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+
|  -0.004|   -0.004|  -0.004|   -0.004|    61.35%|   0:00:00.0| 1897.8M|        an|  reg2reg| ModInv_u_reg[127]/D     |
|   0.000|    0.002|   0.000|    0.000|    61.35%|   0:00:00.0| 1897.8M|        an|       NA| NA                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1897.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1897.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.35
*** Starting refinePlace (0:05:47 mem=1897.8M) ***
Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1897.8MB
Summary Report:
Instances move: 0 (out of 21752 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.803e+05 (1.890e+05 1.913e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1897.8MB
*** Finished refinePlace (0:05:47 mem=1897.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1897.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1897.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.35
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 17 constrained nets 
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1897.8M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.015%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1863.5M)
doiPBLastSyncSlave


Extraction called for design 'key_generation' of instances=21752 and nets=27052 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design key_generation.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1849.000M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=53093 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=26364  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 26364 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26364 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.99% V. EstWL: 4.327148e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] End Peak syMemory usage = 1849.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: key_generation
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 27049
End delay calculation. (MEM=1863.46 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:05:52 mem=1863.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:28, real = 0:01:29, mem = 1682.5M, totSessionCpu=0:05:52 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 an 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1673   |  1224   |  1479   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.348%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:31, mem = 1682.5M, totSessionCpu=0:05:54 **
*** Finished optDesign ***
<CMD> setDrawView place
<CMD> saveDesign Top_place
#- Begin Save netlist data ... (date=05/25 21:11:34, mem=1682.5M)
Writing Binary DB to Top_place.dat/key_generation.v.bin ...
#- End Save netlist data ... (date=05/25 21:11:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.9M, current mem=2194.5M)
#- Begin Save AAE data ... (date=05/25 21:11:34, mem=2194.5M)
Saving AAE Data ...
#- End Save AAE data ... (date=05/25 21:11:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.9M, current mem=2194.5M)
#- Begin Save clock tree data ... (date=05/25 21:11:34, mem=2194.5M)
#- End Save clock tree data ... (date=05/25 21:11:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.9M, current mem=2194.5M)
Saving preference file Top_place.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=05/25 21:11:34, mem=2194.5M)
Saving floorplan file ...
#- End Save floorplan data ... (date=05/25 21:11:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=935.5M, current mem=2194.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=05/25 21:11:35, mem=2194.5M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=05/25 21:11:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.1M, current mem=2194.5M)
#- Begin Save routing data ... (date=05/25 21:11:35, mem=2194.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2194.5M) ***
#- End Save routing data ... (date=05/25 21:11:35, total cpu=0:00:00.2, real=0:00:00.0, peak res=933.0M, current mem=2194.5M)
Saving property file Top_place.dat/key_generation.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2194.5M) ***
#- Begin Save power constraints data ... (date=05/25 21:11:35, mem=2194.5M)
#- End Save power constraints data ... (date=05/25 21:11:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=933.0M, current mem=2194.5M)
Saving rc congestion map Top_place.dat/key_generation.congmap.gz ...
No integration constraint in the design.
rc
Generated self-contained design Top_place.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
rc
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_place.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=6.05min, fe_real=25.27min, fe_mem=1254.7M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_place.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
'set_default_switching_activity' finished successfully.
<CMD> setDrawView place
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
rc
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=6.12min, fe_real=25.75min, fe_mem=1277.4M) ***
*** Netlist is unique.
Loading preference file /home/sfs6562/CE392/backend/innovus/Top_final_layout.enc.dat/gui.pref.tcl ...
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: analysis view an not found, use default_view_setup
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
'set_default_switching_activity' finished successfully.
<CMD> setDrawView

Usage: setDrawView [-help] <mode>

**ERROR: (IMPTCM-46):	Argument "mode" is required for command "setDrawView", either this option is not specified or an option prior to it is not specified correctly.
  
<CMD> setDrawView place
<CMD> pan 40.039 9.735
<CMD> pan -230.297 58.610
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 1368.059M, initial mem = 183.527M) ***
*** Message Summary: 332 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:06:23, real=0:32:34, mem=1368.1M) ---
