<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `&#x2F;home&#x2F;runner&#x2F;.cargo&#x2F;registry&#x2F;src&#x2F;github.com-1ecc6299db9ec823&#x2F;x86-0.41.0&#x2F;src&#x2F;vmx&#x2F;vmcs.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>vmcs.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css"disabled><link rel="stylesheet" type="text/css" href="../../../dark.css"disabled><link rel="stylesheet" type="text/css" href="../../../light.css"id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../x86/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav><section id="main" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
</pre><pre class="rust"><code><span class="doccomment">//! Virtual-machine control structure fields.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! See Intel SDM, Volume 3D, Appendix B.</span>

<span class="doccomment">/// VM-execution, VM-exit, and VM-entry control fields.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">control</span> {
    <span class="kw">use</span> <span class="ident">bitflags::bitflags</span>;

    <span class="comment">// B.1.1.: 16-bit control fields</span>
    <span class="doccomment">/// Virtual-processor identifier (VPID).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VPID</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0</span>;
    <span class="doccomment">/// Posted-interrupt notification vector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">POSTED_INTERRUPT_NOTIFICATION_VECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2</span>;
    <span class="doccomment">/// EPTP index.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EPTP_INDEX</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4</span>;

    <span class="comment">// B.2.1.: 64-bit control fields</span>
    <span class="doccomment">/// Address of I/O bitmap A (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IO_BITMAP_A_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2000</span>;
    <span class="doccomment">/// Address of I/O bitmap A (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IO_BITMAP_A_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2001</span>;
    <span class="doccomment">/// Address of I/O bitmap B (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IO_BITMAP_B_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2002</span>;
    <span class="doccomment">/// Address of I/O bitmap B (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IO_BITMAP_B_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2003</span>;
    <span class="doccomment">/// Address of MSR bitmaps (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MSR_BITMAPS_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2004</span>;
    <span class="doccomment">/// Address of MSR bitmaps (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MSR_BITMAPS_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2005</span>;
    <span class="doccomment">/// VM-exit MSR-store address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_MSR_STORE_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2006</span>;
    <span class="doccomment">/// VM-exit MSR-store address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_MSR_STORE_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2007</span>;
    <span class="doccomment">/// VM-exit MSR-load address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_MSR_LOAD_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2008</span>;
    <span class="doccomment">/// VM-exit MSR-load address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_MSR_LOAD_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2009</span>;
    <span class="doccomment">/// VM-entry MSR-load address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMENTRY_MSR_LOAD_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x200A</span>;
    <span class="doccomment">/// VM-entry MSR-load address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMENTRY_MSR_LOAD_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x200B</span>;
    <span class="doccomment">/// Executive-VMCS pointer (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EXECUTIVE_VMCS_PTR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x200C</span>;
    <span class="doccomment">/// Executive-VMCS pointer (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EXECUTIVE_VMCS_PTR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x200D</span>;
    <span class="doccomment">/// PML address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PML_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x200E</span>;
    <span class="doccomment">/// PML address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PML_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x200F</span>;
    <span class="doccomment">/// TSC offset (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TSC_OFFSET_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2010</span>;
    <span class="doccomment">/// TSC offset (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TSC_OFFSET_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2011</span>;
    <span class="doccomment">/// Virtual-APIC address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VIRT_APIC_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2012</span>;
    <span class="doccomment">/// Virtual-APIC address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VIRT_APIC_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2013</span>;
    <span class="doccomment">/// APIC-access address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">APIC_ACCESS_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2014</span>;
    <span class="doccomment">/// APIC-access address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">APIC_ACCESS_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2015</span>;
    <span class="doccomment">/// Posted-interrupt descriptor address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">POSTED_INTERRUPT_DESC_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2016</span>;
    <span class="doccomment">/// Posted-interrupt descriptor address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">POSTED_INTERRUPT_DESC_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2017</span>;
    <span class="doccomment">/// VM-function controls (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VM_FUNCTION_CONTROLS_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2018</span>;
    <span class="doccomment">/// VM-function controls (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VM_FUNCTION_CONTROLS_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2019</span>;
    <span class="doccomment">/// EPT pointer (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EPTP_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x201A</span>;
    <span class="doccomment">/// EPT pointer (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EPTP_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x201B</span>;
    <span class="doccomment">/// EOI-exit bitmap 0 (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EOI_EXIT0_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x201C</span>;
    <span class="doccomment">/// EOI-exit bitmap 0 (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EOI_EXIT0_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x201D</span>;
    <span class="doccomment">/// EOI-exit bitmap 1 (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EOI_EXIT1_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x201E</span>;
    <span class="doccomment">/// EOI-exit bitmap 1 (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EOI_EXIT1_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x201F</span>;
    <span class="doccomment">/// EOI-exit bitmap 2 (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EOI_EXIT2_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2020</span>;
    <span class="doccomment">/// EOI-exit bitmap 2 (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EOI_EXIT2_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2021</span>;
    <span class="doccomment">/// EOI-exit bitmap 3 (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EOI_EXIT3_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2022</span>;
    <span class="doccomment">/// EOI-exit bitmap 3 (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EOI_EXIT3_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2023</span>;
    <span class="doccomment">/// EPTP-list address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EPTP_LIST_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2024</span>;
    <span class="doccomment">/// EPTP-list address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EPTP_LIST_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2025</span>;
    <span class="doccomment">/// VMREAD-bitmap address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMREAD_BITMAP_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2026</span>;
    <span class="doccomment">/// VMREAD-bitmap address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMREAD_BITMAP_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2027</span>;
    <span class="doccomment">/// VMWRITE-bitmap address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMWRITE_BITMAP_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2028</span>;
    <span class="doccomment">/// VMWRITE-bitmap address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMWRITE_BITMAP_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2029</span>;
    <span class="doccomment">/// Virtualization-exception information address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VIRT_EXCEPTION_INFO_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x202A</span>;
    <span class="doccomment">/// Virtualization-exception information address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VIRT_EXCEPTION_INFO_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x202B</span>;
    <span class="doccomment">/// XSS-exiting bitmap (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">XSS_EXITING_BITMAP_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x202C</span>;
    <span class="doccomment">/// XSS-exiting bitmap (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">XSS_EXITING_BITMAP_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x202D</span>;
    <span class="doccomment">/// ENCLS-exiting bitmap (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ENCLS_EXITING_BITMAP_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x202E</span>;
    <span class="doccomment">/// ENCLS-exiting bitmap (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ENCLS_EXITING_BITMAP_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x202F</span>;
    <span class="doccomment">/// Sub-page-permission-table pointer (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SUBPAGE_PERM_TABLE_PTR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2030</span>;
    <span class="doccomment">/// Sub-page-permission-table pointer (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SUBPAGE_PERM_TABLE_PTR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2031</span>;
    <span class="doccomment">/// TSC multiplier (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TSC_MULTIPLIER_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2032</span>;
    <span class="doccomment">/// TSC multiplier (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TSC_MULTIPLIER_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2033</span>;

    <span class="comment">// B.3.1.: 32-bit control fields</span>
    <span class="doccomment">/// Pin-based VM-execution controls.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PINBASED_EXEC_CONTROLS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4000</span>;
    <span class="doccomment">/// Primary processor-based VM-execution controls.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PRIMARY_PROCBASED_EXEC_CONTROLS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4002</span>;
    <span class="doccomment">/// Exception bitmap.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EXCEPTION_BITMAP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4004</span>;
    <span class="doccomment">/// Page-fault error-code mask.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PAGE_FAULT_ERR_CODE_MASK</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4006</span>;
    <span class="doccomment">/// Page-fault error-code match.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PAGE_FAULT_ERR_CODE_MATCH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4008</span>;
    <span class="doccomment">/// CR3-target count.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR3_TARGET_COUNT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x400A</span>;
    <span class="doccomment">/// VM-exit controls.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_CONTROLS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x400C</span>;
    <span class="doccomment">/// VM-exit MSR-store count.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_MSR_STORE_COUNT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x400E</span>;
    <span class="doccomment">/// VM-exit MSR-load count.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_MSR_LOAD_COUNT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4010</span>;
    <span class="doccomment">/// VM-entry controls.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMENTRY_CONTROLS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4012</span>;
    <span class="doccomment">/// VM-entry MSR-load count.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMENTRY_MSR_LOAD_COUNT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4014</span>;
    <span class="doccomment">/// VM-entry interruption-information field.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMENTRY_INTERRUPTION_INFO_FIELD</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4016</span>;
    <span class="doccomment">/// VM-entry exception error code.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMENTRY_EXCEPTION_ERR_CODE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4018</span>;
    <span class="doccomment">/// VM-entry instruction length.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMENTRY_INSTRUCTION_LEN</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x401A</span>;
    <span class="doccomment">/// TPR threshold.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TPR_THRESHOLD</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x401C</span>;
    <span class="doccomment">/// Secondary processor-based VM-execution controls.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SECONDARY_PROCBASED_EXEC_CONTROLS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x401E</span>;
    <span class="doccomment">/// PLE_Gap.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PLE_GAP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4020</span>;
    <span class="doccomment">/// PLE_Window.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PLE_WINDOW</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4022</span>;

    <span class="comment">// B.4.1.: natural-width control fields</span>
    <span class="doccomment">/// CR0 guest/host mask.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR0_GUEST_HOST_MASK</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6000</span>;
    <span class="doccomment">/// CR4 guest/host mask.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR4_GUEST_HOST_MASK</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6002</span>;
    <span class="doccomment">/// CR0 read shadow.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR0_READ_SHADOW</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6004</span>;
    <span class="doccomment">/// CR4 read shadow.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR4_READ_SHADOW</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6006</span>;
    <span class="doccomment">/// CR3-target value 0.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR3_TARGET_VALUE0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6008</span>;
    <span class="doccomment">/// CR3-target value 1.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR3_TARGET_VALUE1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x600A</span>;
    <span class="doccomment">/// CR3-target value 2.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR3_TARGET_VALUE2</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x600C</span>;
    <span class="doccomment">/// CR3-target value 3.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR3_TARGET_VALUE3</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x600E</span>;

    <span class="macro">bitflags!</span> {
        <span class="doccomment">/// Pin-based VM-execution controls.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// A set of bitmask flags useful when setting up [`PINBASED_EXEC_CONTROLS`] VMCS field.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// See Intel SDM, Volume 3C, Section 24.6.1.</span>
        <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">PinbasedControls</span>: <span class="ident">u32</span> {
            <span class="doccomment">/// External-interrupt exiting.</span>
            <span class="kw">const</span> <span class="ident">EXTERNAL_INTERRUPT_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">0</span>;
            <span class="doccomment">/// NMI exiting.</span>
            <span class="kw">const</span> <span class="ident">NMI_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
            <span class="doccomment">/// Virtual NMIs.</span>
            <span class="kw">const</span> <span class="ident">VIRTUAL_NMIS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>;
            <span class="doccomment">/// Activate VMX-preemption timer.</span>
            <span class="kw">const</span> <span class="ident">VMX_PREEMPTION_TIMER</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;
            <span class="doccomment">/// Process posted interrupts.</span>
            <span class="kw">const</span> <span class="ident">POSTED_INTERRUPTS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
        }
    }

    <span class="macro">bitflags!</span> {
        <span class="doccomment">/// Primary processor-based VM-execution controls.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// A set of bitmask flags useful when setting up [`PRIMARY_PROCBASED_EXEC_CONTROLS`] VMCS field.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// See Intel SDM, Volume 3C, Section 24.6.2, Table 24-6.</span>
        <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">PrimaryControls</span>: <span class="ident">u32</span> {
            <span class="doccomment">/// Interrupt-window exiting.</span>
            <span class="kw">const</span> <span class="ident">INTERRUPT_WINDOW_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
            <span class="doccomment">/// Use TSC offsetting.</span>
            <span class="kw">const</span> <span class="ident">USE_TSC_OFFSETTING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
            <span class="doccomment">/// HLT exiting.</span>
            <span class="kw">const</span> <span class="ident">HLT_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
            <span class="doccomment">/// INVLPG exiting.</span>
            <span class="kw">const</span> <span class="ident">INVLPG_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>;
            <span class="doccomment">/// MWAIT exiting.</span>
            <span class="kw">const</span> <span class="ident">MWAIT_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;
            <span class="doccomment">/// RDPMC exiting.</span>
            <span class="kw">const</span> <span class="ident">RDPMC_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">11</span>;
            <span class="doccomment">/// RDTSC exiting.</span>
            <span class="kw">const</span> <span class="ident">RDTSC_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
            <span class="doccomment">/// CR3-load exiting.</span>
            <span class="kw">const</span> <span class="ident">CR3_LOAD_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">15</span>;
            <span class="doccomment">/// CR3-store exiting.</span>
            <span class="kw">const</span> <span class="ident">CR3_STORE_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
            <span class="doccomment">/// CR8-load exiting.</span>
            <span class="kw">const</span> <span class="ident">CR8_LOAD_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">19</span>;
            <span class="doccomment">/// CR8-store exiting.</span>
            <span class="kw">const</span> <span class="ident">CR8_STORE_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;
            <span class="doccomment">/// Use TPR shadow.</span>
            <span class="kw">const</span> <span class="ident">USE_TPR_SHADOW</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">21</span>;
            <span class="doccomment">/// NMI-window exiting.</span>
            <span class="kw">const</span> <span class="ident">NMI_WINDOW_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">22</span>;
            <span class="doccomment">/// MOV-DR exiting</span>
            <span class="kw">const</span> <span class="ident">MOV_DR_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">23</span>;
            <span class="doccomment">/// Unconditional I/O exiting.</span>
            <span class="kw">const</span> <span class="ident">UNCOND_IO_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">24</span>;
            <span class="doccomment">/// Use I/O bitmaps.</span>
            <span class="kw">const</span> <span class="ident">USE_IO_BITMAPS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>;
            <span class="doccomment">/// Monitor trap flag.</span>
            <span class="kw">const</span> <span class="ident">MONITOR_TRAP_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">27</span>;
            <span class="doccomment">/// Use MSR bitmaps.</span>
            <span class="kw">const</span> <span class="ident">USE_MSR_BITMAPS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">28</span>;
            <span class="doccomment">/// MONITOR exiting.</span>
            <span class="kw">const</span> <span class="ident">MONITOR_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">29</span>;
            <span class="doccomment">/// PAUSE exiting.</span>
            <span class="kw">const</span> <span class="ident">PAUSE_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">30</span>;
            <span class="doccomment">/// Activate secondary controls.</span>
            <span class="kw">const</span> <span class="ident">SECONDARY_CONTROLS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">31</span>;
        }
    }

    <span class="macro">bitflags!</span> {
        <span class="doccomment">/// Secondary processor-based VM-execution controls.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// A set of bitmask flags useful when setting up [`SECONDARY_PROCBASED_EXEC_CONTROLS`] VMCS field.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// See Intel SDM, Volume 3C, Section 24.6.2, Table 24-7.</span>
        <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">SecondaryControls</span>: <span class="ident">u32</span> {
            <span class="doccomment">/// Virtualize APIC accesses.</span>
            <span class="kw">const</span> <span class="ident">VIRTUALIZE_APIC</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">0</span>;
            <span class="doccomment">/// Enable EPT.</span>
            <span class="kw">const</span> <span class="ident">ENABLE_EPT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
            <span class="doccomment">/// Descriptor-table exiting.</span>
            <span class="kw">const</span> <span class="ident">DTABLE_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
            <span class="doccomment">/// Enable RDTSCP.</span>
            <span class="kw">const</span> <span class="ident">ENABLE_RDTSCP</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
            <span class="doccomment">/// Virtualize x2APIC mode.</span>
            <span class="kw">const</span> <span class="ident">VIRTUALIZE_X2APIC</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
            <span class="doccomment">/// Enable VPID.</span>
            <span class="kw">const</span> <span class="ident">ENABLE_VPID</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>;
            <span class="doccomment">/// WBINVD exiting.</span>
            <span class="kw">const</span> <span class="ident">WBINVD_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;
            <span class="doccomment">/// Unrestricted guest.</span>
            <span class="kw">const</span> <span class="ident">UNRESTRICTED_GUEST</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
            <span class="doccomment">/// APIC-register virtualization.</span>
            <span class="kw">const</span> <span class="ident">VIRTUALIZE_APIC_REGISTER</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;
            <span class="doccomment">/// Virtual-interrupt delivery.</span>
            <span class="kw">const</span> <span class="ident">VIRTUAL_INTERRUPT_DELIVERY</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>;
            <span class="doccomment">/// PAUSE-loop exiting.</span>
            <span class="kw">const</span> <span class="ident">PAUSE_LOOP_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;
            <span class="doccomment">/// RDRAND exiting.</span>
            <span class="kw">const</span> <span class="ident">RDRAND_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">11</span>;
            <span class="doccomment">/// Enable INVPCID.</span>
            <span class="kw">const</span> <span class="ident">ENABLE_INVPCID</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
            <span class="doccomment">/// Enable VM functions.</span>
            <span class="kw">const</span> <span class="ident">ENABLE_VM_FUNCTIONS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>;
            <span class="doccomment">/// VMCS shadowing.</span>
            <span class="kw">const</span> <span class="ident">VMCS_SHADOWING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">14</span>;
            <span class="doccomment">/// Enable ENCLS exiting.</span>
            <span class="kw">const</span> <span class="ident">ENCLS_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">15</span>;
            <span class="doccomment">/// RDSEED exiting.</span>
            <span class="kw">const</span> <span class="ident">RDSEED_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
            <span class="doccomment">/// Enable PML.</span>
            <span class="kw">const</span> <span class="ident">ENABLE_PML</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">17</span>;
            <span class="doccomment">/// EPT-violation #VE.</span>
            <span class="kw">const</span> <span class="ident">EPT_VIOLATION_VE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;
            <span class="doccomment">/// Conceal VMX from PT.</span>
            <span class="kw">const</span> <span class="ident">CONCEAL_VMX_FROM_PT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">19</span>;
            <span class="doccomment">/// Enable XSAVES/XRSTORS.</span>
            <span class="kw">const</span> <span class="ident">ENABLE_XSAVES_XRSTORS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;
            <span class="doccomment">/// Mode-based execute control for EPT.</span>
            <span class="kw">const</span> <span class="ident">MODE_BASED_EPT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">22</span>;
            <span class="doccomment">/// Sub-page write permissions for EPT.</span>
            <span class="kw">const</span> <span class="ident">SUB_PAGE_EPT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">23</span>;
            <span class="doccomment">/// Intel PT uses guest physical addresses.</span>
            <span class="kw">const</span> <span class="ident">INTEL_PT_GUEST_PHYSICAL</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">24</span>;
            <span class="doccomment">/// Use TSC scaling.</span>
            <span class="kw">const</span> <span class="ident">USE_TSC_SCALING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>;
            <span class="doccomment">/// Enable user wait and pause.</span>
            <span class="kw">const</span> <span class="ident">ENABLE_USER_WAIT_PAUSE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">26</span>;
            <span class="doccomment">/// Enable ENCLV exiting.</span>
            <span class="kw">const</span> <span class="ident">ENCLV_EXITING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">28</span>;
        }
    }

    <span class="macro">bitflags!</span> {
        <span class="doccomment">/// VM-entry controls.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// A set of bitmask flags useful when setting up [`VMENTRY_CONTROLS`] VMCS field.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// See Intel SDM, Volume 3C, Section 24.8.</span>
        <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">EntryControls</span>: <span class="ident">u32</span> {
            <span class="doccomment">/// Load debug controls.</span>
            <span class="kw">const</span> <span class="ident">LOAD_DEBUG_CONTROLS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
            <span class="doccomment">/// IA-32e mode guest.</span>
            <span class="kw">const</span> <span class="ident">IA32E_MODE_GUEST</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>;
            <span class="doccomment">/// Entry to SMM.</span>
            <span class="kw">const</span> <span class="ident">ENTRY_TO_SMM</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;
            <span class="doccomment">/// Deactivate dual-monitor treatment.</span>
            <span class="kw">const</span> <span class="ident">DEACTIVATE_DUAL_MONITOR</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">11</span>;
            <span class="doccomment">/// Load IA32_PERF_GLOBAL_CTRL.</span>
            <span class="kw">const</span> <span class="ident">LOAD_IA32_PERF_GLOBAL_CTRL</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>;
            <span class="doccomment">/// Load IA32_PAT.</span>
            <span class="kw">const</span> <span class="ident">LOAD_IA32_PAT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">14</span>;
            <span class="doccomment">/// Load IA32_EFER.</span>
            <span class="kw">const</span> <span class="ident">LOAD_IA32_EFER</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">15</span>;
            <span class="doccomment">/// Load IA32_BNDCFGS.</span>
            <span class="kw">const</span> <span class="ident">LOAD_IA32_BNDCFGS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
            <span class="doccomment">/// Conceal VMX from PT.</span>
            <span class="kw">const</span> <span class="ident">CONCEAL_VMX_FROM_PT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">17</span>;
            <span class="doccomment">/// Load IA32_RTIT_CTL.</span>
            <span class="kw">const</span> <span class="ident">LOAD_IA32_RTIT_CTL</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;
        }
    }

    <span class="macro">bitflags!</span> {
        <span class="doccomment">/// VM-exit controls.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// A set of bitmask flags useful when setting up [`VMEXIT_CONTROLS`] VMCS field.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// See Intel SDM, Volume 3C, Section 24.7.</span>
        <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ExitControls</span>: <span class="ident">u32</span> {
            <span class="doccomment">/// Save debug controls.</span>
            <span class="kw">const</span> <span class="ident">SAVE_DEBUG_CONTROLS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
            <span class="doccomment">/// Host address-space size.</span>
            <span class="kw">const</span> <span class="ident">HOST_ADDRESS_SPACE_SIZE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>;
            <span class="doccomment">/// Load IA32_PERF_GLOBAL_CTRL.</span>
            <span class="kw">const</span> <span class="ident">LOAD_IA32_PERF_GLOBAL_CTRL</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
            <span class="doccomment">/// Acknowledge interrupt on exit.</span>
            <span class="kw">const</span> <span class="ident">ACK_INTERRUPT_ON_EXIT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">15</span>;
            <span class="doccomment">/// Save IA32_PAT.</span>
            <span class="kw">const</span> <span class="ident">SAVE_IA32_PAT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;
            <span class="doccomment">/// Load IA32_PAT.</span>
            <span class="kw">const</span> <span class="ident">LOAD_IA32_PAT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">19</span>;
            <span class="doccomment">/// Save IA32_EFER.</span>
            <span class="kw">const</span> <span class="ident">SAVE_IA32_EFER</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;
            <span class="doccomment">/// Load IA32_EFER.</span>
            <span class="kw">const</span> <span class="ident">LOAD_IA32_EFER</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">21</span>;
            <span class="doccomment">/// Save VMX-preemption timer.</span>
            <span class="kw">const</span> <span class="ident">SAVE_VMX_PREEMPTION_TIMER</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">22</span>;
            <span class="doccomment">/// Clear IA32_BNDCFGS.</span>
            <span class="kw">const</span> <span class="ident">CLEAR_IA32_BNDCFGS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">23</span>;
            <span class="doccomment">/// Conceal VMX from PT.</span>
            <span class="kw">const</span> <span class="ident">CONCEAL_VMX_FROM_PT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">24</span>;
            <span class="doccomment">/// Clear IA32_RTIT_CTL.</span>
            <span class="kw">const</span> <span class="ident">CLEAR_IA32_RTIT_CTL</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>;
        }
    }
}

<span class="doccomment">/// Fields used to access guest-state area.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">guest</span> {
    <span class="comment">// B.1.2.: 16-bit guest-state fields</span>
    <span class="doccomment">/// Guest ES selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ES_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x800</span>;
    <span class="doccomment">/// Guest CS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x802</span>;
    <span class="doccomment">/// Guest SS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x804</span>;
    <span class="doccomment">/// Guest DS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x806</span>;
    <span class="doccomment">/// Guest FS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x808</span>;
    <span class="doccomment">/// Guest GS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x80A</span>;
    <span class="doccomment">/// Guest LDTR selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">LDTR_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x80C</span>;
    <span class="doccomment">/// Guest TR selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TR_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x80E</span>;
    <span class="doccomment">/// Guest interrupt status.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">INTERRUPT_STATUS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x810</span>;
    <span class="doccomment">/// PML index.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PML_INDEX</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x812</span>;

    <span class="comment">// B.2.3.: 64-bit guest-state fields</span>
    <span class="doccomment">/// VMCS link pointer (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">LINK_PTR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2800</span>;
    <span class="doccomment">/// VMCS link pointer (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">LINK_PTR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2801</span>;
    <span class="doccomment">/// Guest IA32_DEBUGCTL (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_DEBUGCTL_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2802</span>;
    <span class="doccomment">/// Guest IA32_DEBUGCTL (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_DEBUGCTL_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2803</span>;
    <span class="doccomment">/// Guest IA32_PAT (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_PAT_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2804</span>;
    <span class="doccomment">/// Guest IA32_PAT (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_PAT_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2805</span>;
    <span class="doccomment">/// Guest IA32_EFER (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_EFER_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2806</span>;
    <span class="doccomment">/// Guest IA32_EFER (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_EFER_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2807</span>;
    <span class="doccomment">/// Guest IA32_PERF_GLOBAL_CTRL (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_PERF_GLOBAL_CTRL_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2808</span>;
    <span class="doccomment">/// Guest IA32_PERF_GLOBAL_CTRL (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_PERF_GLOBAL_CTRL_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2809</span>;
    <span class="doccomment">/// Guest PDPTE0 (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PDPTE0_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x280A</span>;
    <span class="doccomment">/// Guest PDPTE0 (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PDPTE0_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x280B</span>;
    <span class="doccomment">/// Guest PDPTE1 (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PDPTE1_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x280C</span>;
    <span class="doccomment">/// Guest PDPTE1 (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PDPTE1_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x280D</span>;
    <span class="doccomment">/// Guest PDPTE2 (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PDPTE2_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x280E</span>;
    <span class="doccomment">/// Guest PDPTE2 (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PDPTE2_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x280F</span>;
    <span class="doccomment">/// Guest PDPTE3 (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PDPTE3_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2810</span>;
    <span class="doccomment">/// Guest PDPTE3 (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PDPTE3_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2811</span>;
    <span class="doccomment">/// Guest IA32_BNDCFGS (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_BNDCFGS_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2812</span>;
    <span class="doccomment">/// Guest IA32_BNDCFGS (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_BNDCFGS_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2813</span>;
    <span class="doccomment">/// Guest IA32_RTIT_CTL (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_RTIT_CTL_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2814</span>;
    <span class="doccomment">/// Guest IA32_RTIT_CTL (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_RTIT_CTL_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2815</span>;

    <span class="comment">// B.3.3.: 32-bit guest-state fields</span>
    <span class="doccomment">/// Guest ES limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ES_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4800</span>;
    <span class="doccomment">/// Guest CS limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CS_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4802</span>;
    <span class="doccomment">/// Guest SS limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SS_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4804</span>;
    <span class="doccomment">/// Guest DS limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DS_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4806</span>;
    <span class="doccomment">/// Guest FS limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FS_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4808</span>;
    <span class="doccomment">/// Guest GS limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GS_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x480A</span>;
    <span class="doccomment">/// Guest LDTR limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">LDTR_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x480C</span>;
    <span class="doccomment">/// Guest TR limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TR_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x480E</span>;
    <span class="doccomment">/// Guest GDTR limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GDTR_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4810</span>;
    <span class="doccomment">/// Guest IDTR limit.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IDTR_LIMIT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4812</span>;
    <span class="doccomment">/// Guest ES access rights.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ES_ACCESS_RIGHTS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4814</span>;
    <span class="doccomment">/// Guest CS access rights.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CS_ACCESS_RIGHTS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4816</span>;
    <span class="doccomment">/// Guest SS access rights.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SS_ACCESS_RIGHTS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4818</span>;
    <span class="doccomment">/// Guest DS access rights.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DS_ACCESS_RIGHTS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x481A</span>;
    <span class="doccomment">/// Guest FS access rights.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FS_ACCESS_RIGHTS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x481C</span>;
    <span class="doccomment">/// Guest GS access rights.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GS_ACCESS_RIGHTS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x481E</span>;
    <span class="doccomment">/// Guest LDTR access rights.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">LDTR_ACCESS_RIGHTS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4820</span>;
    <span class="doccomment">/// Guest TR access rights.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TR_ACCESS_RIGHTS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4822</span>;
    <span class="doccomment">/// Guest interruptibility state.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">INTERRUPTIBILITY_STATE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4824</span>;
    <span class="doccomment">/// Guest activity state.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ACTIVITY_STATE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4826</span>;
    <span class="doccomment">/// Guest SMBASE.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SMBASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4828</span>;
    <span class="doccomment">/// Guest IA32_SYSENTER_CS.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_SYSENTER_CS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x482A</span>;
    <span class="doccomment">/// VMX-preemption timer value.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMX_PREEMPTION_TIMER_VALUE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x482E</span>;

    <span class="comment">// B.4.3.: natural-width guest-state fields</span>
    <span class="doccomment">/// Guest CR0.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6800</span>;
    <span class="doccomment">/// Guest CR3.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR3</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6802</span>;
    <span class="doccomment">/// Guest CR4.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR4</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6804</span>;
    <span class="doccomment">/// Guest ES base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ES_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6806</span>;
    <span class="doccomment">/// Guest CS base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CS_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6808</span>;
    <span class="doccomment">/// Guest SS base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SS_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x680A</span>;
    <span class="doccomment">/// Guest DS base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DS_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x680C</span>;
    <span class="doccomment">/// Guest FS base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FS_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x680E</span>;
    <span class="doccomment">/// Guest GS base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GS_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6810</span>;
    <span class="doccomment">/// Guest LDTR base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">LDTR_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6812</span>;
    <span class="doccomment">/// Guest TR base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TR_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6814</span>;
    <span class="doccomment">/// Guest GDTR base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GDTR_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6816</span>;
    <span class="doccomment">/// Guest IDTR base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IDTR_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6818</span>;
    <span class="doccomment">/// Guest DR7.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DR7</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x681A</span>;
    <span class="doccomment">/// Guest RSP.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RSP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x681C</span>;
    <span class="doccomment">/// Guest RIP.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RIP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x681E</span>;
    <span class="doccomment">/// Guest RFLAGS.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RFLAGS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6820</span>;
    <span class="doccomment">/// Guest pending debug exceptions.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PENDING_DBG_EXCEPTIONS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6822</span>;
    <span class="doccomment">/// Guest IA32_SYSENTER_ESP.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_SYSENTER_ESP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6824</span>;
    <span class="doccomment">/// Guest IA32_SYSENTER_EIP.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_SYSENTER_EIP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6826</span>;
}

<span class="doccomment">/// Fields used to access host-state area.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">host</span> {
    <span class="comment">// B.1.3.: 16-bit host-state fields</span>
    <span class="doccomment">/// Host ES selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ES_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xC00</span>;
    <span class="doccomment">/// Host CS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xC02</span>;
    <span class="doccomment">/// Host SS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xC04</span>;
    <span class="doccomment">/// Host DS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xC06</span>;
    <span class="doccomment">/// Host FS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xC08</span>;
    <span class="doccomment">/// Host GS selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GS_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xC0A</span>;
    <span class="doccomment">/// Host TR selector.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TR_SELECTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xC0C</span>;

    <span class="comment">// B.2.4.: 64-bit host-state fields</span>
    <span class="doccomment">/// Host IA32_PAT (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_PAT_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2C00</span>;
    <span class="doccomment">/// Host IA32_PAT (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_PAT_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2C01</span>;
    <span class="doccomment">/// Host IA32_EFER (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_EFER_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2C02</span>;
    <span class="doccomment">/// Host IA32_EFER (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_EFER_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2C03</span>;
    <span class="doccomment">/// Host IA32_PERF_GLOBAL_CTRL (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_PERF_GLOBAL_CTRL_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2C04</span>;
    <span class="doccomment">/// Host IA32_PERF_GLOBAL_CTRL (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_PERF_GLOBAL_CTRL_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2C05</span>;

    <span class="comment">// B.3.4.: 32-bit host-state field</span>
    <span class="doccomment">/// Host IA32_SYSENTER_CS.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_SYSENTER_CS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4C00</span>;

    <span class="comment">// B.4.4.: natural-width host-state fields</span>
    <span class="doccomment">/// Host CR0.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C00</span>;
    <span class="doccomment">/// Host CR3.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR3</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C02</span>;
    <span class="doccomment">/// Host CR4.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CR4</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C04</span>;
    <span class="doccomment">/// Host FS base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FS_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C06</span>;
    <span class="doccomment">/// Host GS base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GS_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C08</span>;
    <span class="doccomment">/// Host TR base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TR_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C0A</span>;
    <span class="doccomment">/// Host GDTR base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GDTR_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C0C</span>;
    <span class="doccomment">/// Host IDTR base.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IDTR_BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C0E</span>;
    <span class="doccomment">/// Host IA32_SYSENTER_ESP.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_SYSENTER_ESP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C10</span>;
    <span class="doccomment">/// Host IA32_SYSENTER_EIP.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IA32_SYSENTER_EIP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C12</span>;
    <span class="doccomment">/// Host RSP.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RSP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C14</span>;
    <span class="doccomment">/// Host RIP.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RIP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6C16</span>;
}

<span class="doccomment">/// VM-exit information fields.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ro</span> {
    <span class="comment">// B.2.2.: 64-bit read-only data fields</span>
    <span class="doccomment">/// Guest-physical address (full).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GUEST_PHYSICAL_ADDR_FULL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2400</span>;
    <span class="doccomment">/// Guest-physical address (high).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GUEST_PHYSICAL_ADDR_HIGH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2401</span>;

    <span class="comment">// B.3.2.: 32-bit read-only data fields</span>
    <span class="doccomment">/// VM-instruction error.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VM_INSTRUCTION_ERROR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4400</span>;
    <span class="doccomment">/// Exit reason.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EXIT_REASON</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4402</span>;
    <span class="doccomment">/// VM-exit interruption information.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_INTERRUPTION_INFO</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4404</span>;
    <span class="doccomment">/// VM-exit interruption error code.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_INTERRUPTION_ERR_CODE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4406</span>;
    <span class="doccomment">/// IDT-vectoring information field.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IDT_VECTORING_INFO</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4408</span>;
    <span class="doccomment">/// IDT-vectoring error code.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IDT_VECTORING_ERR_CODE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x440A</span>;
    <span class="doccomment">/// VM-exit instruction length.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_INSTRUCTION_LEN</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x440C</span>;
    <span class="doccomment">/// VM-exit instruction information.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VMEXIT_INSTRUCTION_INFO</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x440E</span>;

    <span class="comment">// B.4.2.: natural-width read-only data fields</span>
    <span class="doccomment">/// Exit qualification.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EXIT_QUALIFICATION</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6400</span>;
    <span class="doccomment">/// I/O RCX.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IO_RCX</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6402</span>;
    <span class="doccomment">/// I/O RSI.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IO_RSI</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6404</span>;
    <span class="doccomment">/// I/O RDI.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IO_RDI</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6406</span>;
    <span class="doccomment">/// I/O RIP.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IO_RIP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6408</span>;
    <span class="doccomment">/// Guest-linear address.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GUEST_LINEAR_ADDR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x640A</span>;
}
</code></pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="x86" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.59.0-nightly (532d2b14c 2021-12-03)" ></div>
</body></html>