
---------- Begin Simulation Statistics ----------
final_tick                               161954684375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1242                       # Simulator instruction rate (inst/s)
host_mem_usage                               26318660                       # Number of bytes of host memory used
host_op_rate                                     1272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                111747.93                       # Real time elapsed on the host
host_tick_rate                                 447444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   138782292                       # Number of instructions simulated
sim_ops                                     142192107                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050001                       # Number of seconds simulated
sim_ticks                                 50000904375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.906312                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  387112                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               490597                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4499                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30335                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            526514                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49130                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           58701                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9571                       # Number of indirect misses.
system.cpu.branchPred.lookups                  893672                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  148296                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6967                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5844172                       # Number of instructions committed
system.cpu.committedOps                       6245598                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.577455                       # CPI: cycles per instruction
system.cpu.discardedOps                         91510                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4248476                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            852179                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           369024                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8122336                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387980                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4260                       # number of quiesce instructions executed
system.cpu.numCycles                         15063092                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4260                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4704821     75.33%     75.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                  17869      0.29%     75.62% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 933633     14.95%     90.56% # Class of committed instruction
system.cpu.op_class_0::MemWrite                589275      9.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6245598                       # Class of committed instruction
system.cpu.quiesceCycles                     64938355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6940756                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          361                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1927713                       # Transaction distribution
system.membus.trans_dist::ReadResp            1948672                       # Transaction distribution
system.membus.trans_dist::WriteReq            1138803                       # Transaction distribution
system.membus.trans_dist::WriteResp           1138803                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3645                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18806                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1658                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16558                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4401                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        49508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        49508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        67906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       103308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6047900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6047900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6200716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1059712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1059712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        40704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       580352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        94757                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       750265                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    193531788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    193531788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195341765                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3092661                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000130                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011415                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3092258     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     403      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3092661                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8214550030                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85920750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            50272637                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16867373                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           81258156                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11894048188                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82798250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3932089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       983022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4915111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       983022                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3932089                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4915111                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4915111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4915111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9830222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2278400                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2278400                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3958069                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3958069                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           50                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        67906                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       155768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       204920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12038150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12115974                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12472938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27610                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        64724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           55                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        94757                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2491756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3278188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    192610316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    193855500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        84500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        84500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    198574513                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21186501625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         13769937                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          738                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17003566814                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10797109000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1228800                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       327680                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       245760                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       245760                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       276480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        81920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         7680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        89600                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11796267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      1310696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4915111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6553481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     24575555                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6553481                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4915111                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11468593                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11796267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      1310696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11468593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11468593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36044148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       245760                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       573440                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       245760                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        84500                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       330260                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         7680                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       573440                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       581120                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       245760                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2645                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       248405                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4915111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11468593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16383704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4915111                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1689969                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6605081                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4915111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16383704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1689969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22988784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1923406                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1923406                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1100544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1100544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        53308                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5980166                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        10240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6047900                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1705324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    191365132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        84500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    193531788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3790691                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3790691    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3790691                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8947583620                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10717531000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44711264                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1245184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     47136096                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1245184                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1246572                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2491756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11177816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11253592                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       311296                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        38972                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       350268                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    894209106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24903230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23592533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    942704869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     24903230                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     24930989                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     49834219                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    919112336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     49834219                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23592533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    992539087                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    141230092                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     68812800                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    210436108                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82247680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    123797516                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    206045196                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35307523                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2150400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37470211                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20561920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3868675                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24430595                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3932089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2824550751                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1376231107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3932089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4208646036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1644923847                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2475905537                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4120829384                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3932089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4469474598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3852136644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3932089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8329475421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1059712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        40704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1100416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1059712                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1059712                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16558                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          636                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        17194                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     21193857                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       814065                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22007922                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     21193857                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     21193857                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     21193857                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       814065                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22007922                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    122552332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        84500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         347008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          123443980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       233280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1245184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     68812800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70668096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1914883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1928828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3645                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        19456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1075200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1104189                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9202634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2451002307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1689969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6940034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2468834945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4665516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24903230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1376231107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6553481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       983022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1413336356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4665516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     34105863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3827233415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6553481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       983022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1689969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6940034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3882171301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     26654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2988058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      5120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242826250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3459002                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1175647                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1928828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1104189                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1928828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1104189                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            120368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            120407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            120614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            120375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            120415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            120381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           120367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           120421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           120330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           120400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           120402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           120354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             69083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             69004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             69021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            69002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            69055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68982                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  63469211180                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9633550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            114045348680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32941.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59191.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3493                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1796515                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1027101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1928820                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1104189                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1694411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   68638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   67386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 185584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 177247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9633                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       207283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.810153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.990785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.865373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5795      2.80%      2.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4824      2.33%      5.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3255      1.57%      6.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3494      1.69%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4284      2.07%     10.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2965      1.43%     11.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2870      1.38%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3190      1.54%     14.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       176606     85.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       207283                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     799.632738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    998.917128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1339     55.63%     55.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.25%     55.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     55.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     56.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     56.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     56.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.17%     56.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          351     14.58%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.21%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.17%     71.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.08%     71.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.21%     71.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     71.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           11      0.46%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          549     22.81%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           61      2.53%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           59      2.45%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2407                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     458.739510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    106.219841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    497.865178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1264     52.51%     52.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            46      1.91%     54.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.50%     54.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           12      0.50%     55.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.12%     55.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.42%     55.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.21%     56.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.12%     56.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     56.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     56.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.08%     56.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     56.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     56.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     56.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     56.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.12%     56.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           55      2.29%     59.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          985     40.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2407                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              123309440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  135552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70667904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               123443980                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70668096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2466.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1413.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2468.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1413.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49999936250                       # Total gap between requests
system.mem_ctrls.avgGap                      16485.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    122422732                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        84500                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       341056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       234176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1245184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     68811712                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9202633.547365712002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2448410354.377715110779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1689969.432677886449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6820996.625223540701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4683435.288364221342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24903229.562835279852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1376209347.813421249390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6553481.463904021308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 983022.219585603219                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1914883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3645                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        19456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1075200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    549129505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 113140956030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    113315640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    241947505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25868074000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19121432525                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 933270507445                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4376444255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1408912195                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76289.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59085.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85521.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44623.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7096865.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    982803.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    867997.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    854774.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1834521.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         102279107.699992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         71388265.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3504216543.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1534542493.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478668455.999897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     983961061.649958                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     257835215.100011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6932891142.900218                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        138.655315                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13072729790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2704800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34223928585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8520                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4260                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9527831.807512                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2623546.381927                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4260    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        67000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19433625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4260                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    121366120875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40588563500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1807762                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1807762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1807762                       # number of overall hits
system.cpu.icache.overall_hits::total         1807762                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16558                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16558                       # number of overall misses
system.cpu.icache.overall_misses::total         16558                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    716835625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    716835625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    716835625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    716835625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1824320                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1824320                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1824320                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1824320                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43292.403974                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43292.403974                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43292.403974                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43292.403974                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16558                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16558                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16558                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16558                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    691165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    691165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    691165000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    691165000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41742.058220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41742.058220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41742.058220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41742.058220                       # average overall mshr miss latency
system.cpu.icache.replacements                  16392                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1807762                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1807762                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16558                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16558                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    716835625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    716835625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1824320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1824320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43292.403974                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43292.403974                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16558                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16558                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    691165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    691165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41742.058220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41742.058220                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           456.786406                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11063182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            674.913494                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   456.786406                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.892161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.892161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3665198                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3665198                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1479351                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1479351                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1479351                       # number of overall hits
system.cpu.dcache.overall_hits::total         1479351                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7537                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7537                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7537                       # number of overall misses
system.cpu.dcache.overall_misses::total          7537                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    559427625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    559427625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    559427625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    559427625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1486888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1486888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1486888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1486888                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005069                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005069                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74224.177392                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74224.177392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74224.177392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74224.177392                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3645                       # number of writebacks
system.cpu.dcache.writebacks::total              3645                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1479                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1479                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42566                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42566                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    445888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    445888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    445888000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    445888000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     93535250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     93535250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004074                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004074                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004074                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73603.169363                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73603.169363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73603.169363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73603.169363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2197.416952                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2197.416952                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       932282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          932282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    330665875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    330665875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       936695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       936695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74929.951280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74929.951280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4307                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4307                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    323364125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    323364125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     93535250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     93535250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73475.147694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73475.147694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.030416                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.030416                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       547069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         547069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    228761750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    228761750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       550193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       550193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73227.192702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73227.192702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38259                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38259                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    122523875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    122523875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73943.195534                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73943.195534                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6059                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.351378                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5953611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5953611                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161954684375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               161956493750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1242                       # Simulator instruction rate (inst/s)
host_mem_usage                               26318660                       # Number of bytes of host memory used
host_op_rate                                     1272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                111749.36                       # Real time elapsed on the host
host_tick_rate                                 447454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   138783660                       # Number of instructions simulated
sim_ops                                     142193793                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050003                       # Number of seconds simulated
sim_ticks                                 50002713750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.896695                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  387195                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               490762                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4499                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30355                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            526555                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49130                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           58701                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9571                       # Number of indirect misses.
system.cpu.branchPred.lookups                  893911                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  148364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6967                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5845540                       # Number of instructions committed
system.cpu.committedOps                       6247284                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.577347                       # CPI: cycles per instruction
system.cpu.discardedOps                         91559                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4249367                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            852548                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           369160                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8123471                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387996                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4260                       # number of quiesce instructions executed
system.cpu.numCycles                         15065987                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4260                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4705804     75.33%     75.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                  17870      0.29%     75.61% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.61% # Class of committed instruction
system.cpu.op_class_0::MemRead                 934015     14.95%     90.56% # Class of committed instruction
system.cpu.op_class_0::MemWrite                589594      9.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6247284                       # Class of committed instruction
system.cpu.quiesceCycles                     64938355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6942516                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          361                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1927713                       # Transaction distribution
system.membus.trans_dist::ReadResp            1948685                       # Transaction distribution
system.membus.trans_dist::WriteReq            1138803                       # Transaction distribution
system.membus.trans_dist::WriteResp           1138803                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3653                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18811                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1658                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16562                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4410                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        49520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        49520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        67906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       103335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6047900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6047900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6200755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1059968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1059968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        40768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       581376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        94757                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       751353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    193531788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    193531788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195343109                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3092674                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000131                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011429                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3092270     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     404      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3092674                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8214605905                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85920750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            50287012                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16867373                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           81309906                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11894048188                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82818250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982987                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931947                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914933                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9829866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2278400                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2278400                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3958069                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3958069                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           50                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        67906                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       155768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       204920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12038150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12115974                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12472938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27610                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        64724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           55                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        94757                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2491756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3278188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    192610316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    193855500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        84500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        84500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    198574513                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21186501625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         13769937                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          738                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17003566814                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10797109000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1228800                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       327680                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       245760                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       245760                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       276480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        81920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         7680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        89600                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11795840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      1310649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4914933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6553244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     24574666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6553244                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4914933                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11468178                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11795840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      1310649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11468178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11468178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36042844                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       245760                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       573440                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       245760                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        84500                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       330260                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         7680                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       573440                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       581120                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       245760                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2645                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       248405                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4914933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11468178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16383111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4914933                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1689908                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6604842                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4914933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16383111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1689908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22987952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1923406                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1923406                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1100544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1100544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        53308                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5980166                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        10240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6047900                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1705324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    191365132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        84500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    193531788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3790691                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3790691    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3790691                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8947583620                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10717531000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44711264                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1245184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     47136096                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1245184                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1246572                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2491756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11177816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11253592                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       311296                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        38972                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       350268                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    894176749                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24902328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23591680                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    942670757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     24902328                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     24930087                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     49832415                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    919079077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     49832415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23591680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    992503172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    141230092                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     68812800                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    210436108                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82247680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    123797516                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    206045196                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35307523                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2150400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37470211                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20561920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3868675                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24430595                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3931947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2824448543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1376181308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4208493744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1644864325                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2475815945                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4120680270                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3931947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4469312868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3851997253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8329174014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1059968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        40768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1100736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1059968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1059968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16562                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          637                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        17199                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     21198209                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       815316                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22013525                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     21198209                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     21198209                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     21198209                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       815316                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22013525                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    122552332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        84500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         347520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          123444492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       233792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1245184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     68812800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70668608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1914883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1928836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3653                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        19456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1075200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1104197                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9202301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2450913617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1689908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6950023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2468755848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4675586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24902328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1376181308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6553244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1413295453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4675586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     34104629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3827094924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6553244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1689908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6950023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3882051302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     26654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2988058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      5120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242826250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3459026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1175647                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1928836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1104197                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1928836                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1104197                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            120368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            120408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            120614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            120376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            120416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            120381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           120367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           120421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           120330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           120400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           120402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           120354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             69083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             69004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             69021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            69002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            69055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68982                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  63469301180                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9633590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            114045648680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32941.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59191.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3493                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1796518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1027101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1928828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1104197                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1694411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   68638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   67386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 185584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 177247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9633                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       207283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.810153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.990785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.865373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5795      2.80%      2.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4824      2.33%      5.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3255      1.57%      6.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3494      1.69%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4284      2.07%     10.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2965      1.43%     11.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2870      1.38%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3190      1.54%     14.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       176606     85.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       207283                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     799.632738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    998.917128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1339     55.63%     55.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.25%     55.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     55.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     56.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     56.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     56.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.17%     56.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          351     14.58%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.21%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.17%     71.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.08%     71.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.21%     71.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     71.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           11      0.46%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          549     22.81%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           61      2.53%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           59      2.45%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2407                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     458.739510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    106.219841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    497.865178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1264     52.51%     52.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            46      1.91%     54.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.50%     54.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           12      0.50%     55.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.12%     55.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.42%     55.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.21%     56.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.12%     56.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     56.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     56.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.08%     56.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     56.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     56.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     56.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     56.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.12%     56.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           55      2.29%     59.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          985     40.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2407                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              123309952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  135552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70667904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               123444492                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70668608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2466.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1413.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2468.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1413.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50002711250                       # Total gap between requests
system.mem_ctrls.avgGap                      16486.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    122422732                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        84500                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       341568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       234176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1245184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     68811712                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9202300.545137913898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2448321757.336620807648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1689908.280228090705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6830989.248058562167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4683265.815747850575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24902328.426124673337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1376159548.940481424332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6553244.322664387524                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982986.648399658152                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1914883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3653                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        19456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1075200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    549129505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 113140956030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    113315640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    242247505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25868074000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19121432525                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 933270507445                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4376444255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1408912195                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76289.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59085.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85521.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44612.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7081323.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    982803.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    867997.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    854774.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1834521.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         102281574.824992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         71388265.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3504231093.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1534542493.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478668455.999897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     984009952.162458                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     257835215.100011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6932957050.537718                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        138.651616                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13072729790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2704800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34225737960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8520                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4260                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9527831.807512                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2623546.381927                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4260    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        67000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19433625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4260                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    121367930250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40588563500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1808228                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1808228                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1808228                       # number of overall hits
system.cpu.icache.overall_hits::total         1808228                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16562                       # number of overall misses
system.cpu.icache.overall_misses::total         16562                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    717007500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    717007500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    717007500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    717007500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1824790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1824790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1824790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1824790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43292.325806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43292.325806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43292.325806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43292.325806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16562                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16562                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16562                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16562                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    691331750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    691331750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    691331750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    691331750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41742.045043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41742.045043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41742.045043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41742.045043                       # average overall mshr miss latency
system.cpu.icache.replacements                  16396                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1808228                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1808228                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16562                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    717007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    717007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1824790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1824790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43292.325806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43292.325806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16562                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16562                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    691331750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    691331750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41742.045043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41742.045043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           456.786486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41843413                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2482.551943                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   456.786486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.892161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.892161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3666142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3666142                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1480060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1480060                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1480060                       # number of overall hits
system.cpu.dcache.overall_hits::total         1480060                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7546                       # number of overall misses
system.cpu.dcache.overall_misses::total          7546                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    560049500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    560049500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    560049500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    560049500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1487606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1487606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1487606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1487606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005073                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74218.062550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74218.062550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74218.062550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74218.062550                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3653                       # number of writebacks
system.cpu.dcache.writebacks::total              3653                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1479                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1479                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42566                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42566                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    446495125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    446495125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    446495125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    446495125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     93535250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     93535250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004078                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73594.053898                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73594.053898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73594.053898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73594.053898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2197.416952                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2197.416952                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6068                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       932672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          932672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    331287750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    331287750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       937094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       937094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74918.080054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74918.080054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4307                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4307                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    323971250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    323971250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     93535250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     93535250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73462.868481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73462.868481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.030416                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.030416                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       547388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         547388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    228761750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    228761750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       550512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       550512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73227.192702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73227.192702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38259                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38259                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    122523875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    122523875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73943.195534                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73943.195534                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1498390                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6580                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            227.718845                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5956492                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5956492                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161956493750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
