m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/simulation/modelsim
vclk16Mhz
Z1 !s110 1727942016
!i10b 1
!s100 LcL9K<S@N>m1A]YGP31Fc0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
If:57Xll63o2A4`X:E6;YO0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1727936193
8C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz_sim/clk16Mhz.vo
FC:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz_sim/clk16Mhz.vo
!i122 2
Z4 L0 32 264
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1727942016.000000
!s107 C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz_sim/clk16Mhz.vo|
!s90 -reportprogress|300|C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz_sim/clk16Mhz.vo|
!i113 1
Z7 tCvgOpt 0
nclk16@mhz
vdesclk16Mhz
!s110 1727942017
!i10b 1
!s100 [j_QGOGgH^m]G4oFc01P62
R2
I:607TNIGEg@ALQn27H@^k3
R3
R0
Z8 w1727840800
8C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz_sim/desclk16Mhz.vo
FC:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz_sim/desclk16Mhz.vo
!i122 3
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz_sim/desclk16Mhz.vo|
!s90 -reportprogress|300|C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz_sim/desclk16Mhz.vo|
!i113 1
R7
ndesclk16@mhz
vsecond_clk
R1
!i10b 1
!s100 Jn6g[Vlc7]47KcHz]`cnB1
R2
IEjQnQ`MR<TX5:>KY8^JX[0
R3
R0
w1727931168
8C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk_sim/second_clk.vo
FC:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk_sim/second_clk.vo
!i122 1
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk_sim/second_clk.vo|
!s90 -reportprogress|300|C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk_sim/second_clk.vo|
!i113 1
R7
vvga_pll
R1
!i10b 1
!s100 f;jjXg^J3TUTfFaCWFN6C1
R2
IXL^D7c8NFJlk_]`DBfMz73
R3
R0
R8
8C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll_sim/vga_pll.vo
FC:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll_sim/vga_pll.vo
!i122 0
R4
R5
r1
!s85 0
31
!s108 1727942015.000000
!s107 C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll_sim/vga_pll.vo|
!s90 -reportprogress|300|C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll_sim/vga_pll.vo|
!i113 1
R7
