set a(0-976) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1232 {}}} SUCCS {{258 0 0 0-970 {}} {256 0 0 0-1232 {}}} CYCLES {}}
set a(0-977) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1229 {}}} SUCCS {{258 0 0 0-970 {}} {256 0 0 0-1229 {}}} CYCLES {}}
set a(0-978) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:i:asn(STAGE_MAIN_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-970 {}}} SUCCS {{259 0 0 0-970 {}}} CYCLES {}}
set a(0-979) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-23 LOC {0 1.0 1 0.9065624999999999 1 0.9065624999999999 1 0.9065624999999999 1 0.9065624999999999} PREDS {{774 0 0 0-1227 {}}} SUCCS {{259 0 0 0-980 {}} {130 0 0 0-971 {}} {256 0 0 0-1227 {}}} CYCLES {}}
set a(0-980) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-24 LOC {1 0.0 1 0.9065624999999999 1 0.9065624999999999 1 0.9656249374999999 1 0.9656249374999999} PREDS {{259 0 0 0-979 {}}} SUCCS {{259 0 0 0-981 {}} {130 0 0 0-971 {}} {258 0 0 0-1224 {}} {258 0 0 0-1227 {}}} CYCLES {}}
set a(0-981) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_MAIN_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-25 LOC {1 0.0590625 1 0.965625 1 0.965625 1 0.9999999374999999 1 0.9999999374999999} PREDS {{259 0 0 0-980 {}}} SUCCS {{258 0 0 0-983 {}} {130 0 0 0-971 {}} {258 0 0 0-972 {}}} CYCLES {}}
set a(0-982) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {1.84 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-26 LOC {1 0.0 1 0.8846875 1 0.8846875 1 0.9999999374999999 1 0.9999999374999999} PREDS {} SUCCS {{259 0 0 0-983 {}} {130 0 0 0-971 {}}} CYCLES {}}
set a(0-983) {AREA_SCORE 1210.40 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_div(64,10,0) QUANTITY 1 MULTICYCLE mgc_div(64,10,0) NAME STAGE_MAIN_LOOP:div TYPE DIV DELAY {3cy+10.40 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-27 LOC {1 1.0 1 1.0 1 1.0 5 0.6499701875000001 5 0.6499701875000001} PREDS {{259 0 0 0-982 {}} {258 0 0 0-981 {}}} SUCCS {{259 0 0 0-984 {}} {130 0 0 0-971 {}}} CYCLES {}}
set a(0-984) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-28 LOC {5 0.64997025 5 0.64997025 5 0.64997025 5 0.64997025 5 0.8837499999999999} PREDS {{259 0 0 0-983 {}} {772 0 0 0-971 {}}} SUCCS {{258 0 0 0-986 {}} {258 0 0 0-971 {}}} CYCLES {}}
set a(0-985) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-29 LOC {0 1.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{772 0 0 0-972 {}} {772 0 0 0-971 {}}} SUCCS {{258 0 0 0-971 {}}} CYCLES {}}
set a(0-986) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-30 LOC {5 0.64997025 5 0.8837499999999999 5 0.8837499999999999 5 0.8837499999999999 5 0.8837499999999999} PREDS {{258 0 0 0-984 {}}} SUCCS {{259 0 0 0-987 {}} {130 0 0 0-971 {}}} CYCLES {}}
set a(0-987) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-31 LOC {5 0.64997025 5 0.8837499999999999 5 0.8837499999999999 5 0.8837499999999999} PREDS {{259 0 0 0-986 {}}} SUCCS {{259 0 0 0-988 {}} {130 0 0 0-971 {}}} CYCLES {}}
set a(0-988) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-32 LOC {5 0.64997025 5 0.8837499999999999 5 0.8837499999999999 5 0.8837499999999999} PREDS {{259 0 0 0-987 {}}} SUCCS {{259 0 0 0-989 {}} {130 0 0 0-971 {}}} CYCLES {}}
set a(0-989) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {1.86 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-33 LOC {5 0.64997025 5 0.8837499999999999 5 0.8837499999999999 5 0.9999999374999999 5 0.9999999374999999} PREDS {{259 0 0 0-988 {}}} SUCCS {{259 0 0 0-990 {}} {130 0 0 0-971 {}}} CYCLES {}}
set a(0-990) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-34 LOC {5 0.7662202499999999 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-989 {}}} SUCCS {{259 0 0 0-991 {}} {130 0 0 0-971 {}}} CYCLES {}}
set a(0-991) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-35 LOC {5 0.7662202499999999 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-990 {}}} SUCCS {{259 0 0 0-992 {}} {130 0 0 0-971 {}}} CYCLES {}}
set a(0-992) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-36 LOC {5 0.7662202499999999 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-991 {}} {772 0 0 0-971 {}}} SUCCS {{259 0 0 0-971 {}}} CYCLES {}}
set a(0-993) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-37 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1007 {}}} SUCCS {{259 0 0 0-994 {}} {256 0 0 0-1007 {}}} CYCLES {}}
set a(0-994) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-38 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-993 {}}} SUCCS {{128 0 0 0-997 {}} {128 0 0 0-1001 {}} {128 0 0 0-1007 {}}} CYCLES {}}
set a(0-995) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-39 LOC {0 1.0 1 0.7684375 1 0.7684375 1 0.7684375 12 0.7684375} PREDS {{774 0 0 0-997 {}}} SUCCS {{259 0 0 0-996 {}} {256 0 0 0-997 {}}} CYCLES {}}
set a(0-996) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {1.84 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-40 LOC {1 0.0 1 0.7684375 1 0.7684375 1 0.8837499375 12 0.8837499375} PREDS {{259 0 0 0-995 {}}} SUCCS {{259 0 0 0-997 {}} {258 0 0 0-1002 {}}} CYCLES {}}
set a(0-997) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-41 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.8837499999999999 12 1.0} PREDS {{772 0 0 0-997 {}} {259 0 0 0-996 {}} {256 0 0 0-995 {}} {128 0 0 0-994 {}}} SUCCS {{774 0 0 0-995 {}} {772 0 0 0-997 {}}} CYCLES {}}
set a(0-998) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-42 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {{774 0 0 0-1001 {}}} SUCCS {{259 0 0 0-999 {}} {256 0 0 0-1001 {}}} CYCLES {}}
set a(0-999) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {6.68 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-43 LOC {1 0.0 1 0.582487175 1 0.582487175 1 0.9999999530000001 1 0.9999999530000001} PREDS {{259 0 0 0-998 {}}} SUCCS {{259 0 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {AREA_SCORE 7499.81 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME modExp_dev:while:rem TYPE REM DELAY {10cy+0.00 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-44 LOC {1 1.0 1 1.0 1 1.0 11 0.9999 11 0.9999} PREDS {{259 0 0 0-999 {}}} SUCCS {{259 0 0 0-1001 {}}} CYCLES {}}
set a(0-1001) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-45 LOC {12 0.0 12 0.0 12 0.0 12 0.0 12 1.0} PREDS {{772 0 0 0-1001 {}} {259 0 0 0-1000 {}} {256 0 0 0-998 {}} {128 0 0 0-994 {}}} SUCCS {{774 0 0 0-998 {}} {772 0 0 0-1001 {}}} CYCLES {}}
set a(0-1002) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-46 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{258 0 0 0-996 {}}} SUCCS {{259 0 0 0-1003 {}}} CYCLES {}}
set a(0-1003) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-47 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{259 0 0 0-1002 {}}} SUCCS {{259 0 0 0-1004 {}}} CYCLES {}}
set a(0-1004) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {1.86 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-48 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.9999999374999999 12 0.9999999374999999} PREDS {{259 0 0 0-1003 {}}} SUCCS {{259 0 0 0-1005 {}}} CYCLES {}}
set a(0-1005) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-49 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1004 {}}} SUCCS {{259 0 0 0-1006 {}}} CYCLES {}}
set a(0-1006) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-50 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1005 {}}} SUCCS {{259 0 0 0-1007 {}}} CYCLES {}}
set a(0-1007) {AREA_SCORE {} NAME modExp_dev:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-971 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-51 LOC {1 0.23156249999999998 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1007 {}} {259 0 0 0-1006 {}} {128 0 0 0-994 {}} {256 0 0 0-993 {}}} SUCCS {{774 0 0 0-993 {}} {772 0 0 0-1007 {}}} CYCLES {}}
set a(0-971) {CHI {0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {120 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 120 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 120 NAME modExp_dev:while TYPE LOOP DELAY {2420.00 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-52 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-992 {}} {130 0 0 0-991 {}} {130 0 0 0-990 {}} {130 0 0 0-989 {}} {130 0 0 0-988 {}} {130 0 0 0-987 {}} {130 0 0 0-986 {}} {258 0 0 0-985 {}} {258 0 0 0-984 {}} {130 0 0 0-983 {}} {130 0 0 0-982 {}} {130 0 0 0-981 {}} {130 0 0 0-980 {}} {130 0 0 0-979 {}}} SUCCS {{772 0 0 0-984 {}} {772 0 0 0-985 {}} {772 0 0 0-992 {}} {131 0 0 0-1008 {}} {258 0 0 0-972 {}}} CYCLES {}}
set a(0-1008) {AREA_SCORE {} NAME STAGE_VEC_LOOP:j:asn(STAGE_VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-53 LOC {5 1.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{131 0 0 0-971 {}} {772 0 0 0-972 {}}} SUCCS {{259 0 0 0-972 {}}} CYCLES {}}
set a(0-1009) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-973 {}}} SUCCS {{258 0 0 0-973 {}}} CYCLES {}}
set a(0-1010) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1)#1 TYPE READSLICE PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-55 LOC {0 1.0 1 0.8846875 1 0.8846875 1 0.8846875} PREDS {} SUCCS {{259 0 0 0-1011 {}} {130 0 0 0-973 {}}} CYCLES {}}
set a(0-1011) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not#1 TYPE NOT PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-56 LOC {0 1.0 1 0.8846875 1 0.8846875 1 0.8846875} PREDS {{259 0 0 0-1010 {}}} SUCCS {{259 0 0 0-1012 {}} {130 0 0 0-973 {}}} CYCLES {}}
set a(0-1012) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc#1 TYPE CONCATENATE PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-57 LOC {0 1.0 1 0.8846875 1 0.8846875 1 0.8846875} PREDS {{259 0 0 0-1011 {}}} SUCCS {{259 0 0 0-1013 {}} {130 0 0 0-973 {}}} CYCLES {}}
set a(0-1013) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,2,1,64) QUANTITY 1 NAME COMP_LOOP-1:operator<<64,false>:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-58 LOC {1 0.0 1 0.8846875 1 0.8846875 1 0.9999999374999999 1 0.9999999374999999} PREDS {{259 0 0 0-1012 {}}} SUCCS {{259 0 0 0-1014 {}} {130 0 0 0-973 {}}} CYCLES {}}
set a(0-1014) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63)#1 TYPE READSLICE PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-59 LOC {1 0.1153125 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1013 {}}} SUCCS {{259 0 0 0-1015 {}} {130 0 0 0-973 {}}} CYCLES {}}
set a(0-1015) {AREA_SCORE {} NAME COMP_LOOP-1:not#2 TYPE NOT PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-60 LOC {1 0.1153125 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1014 {}}} SUCCS {{259 0 0 0-1016 {}} {130 0 0 0-973 {}}} CYCLES {}}
set a(0-1016) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-61 LOC {1 0.1153125 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1015 {}} {772 0 0 0-973 {}}} SUCCS {{259 0 0 0-973 {}}} CYCLES {}}
set a(0-1017) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-62 LOC {0 1.0 47 0.15 47 0.15 47 0.15 47 0.3484375} PREDS {} SUCCS {{258 0 0 0-1152 {}}} CYCLES {}}
set a(0-1018) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-63 LOC {0 1.0 47 0.15 47 0.15 47 0.15 47 0.3484375} PREDS {} SUCCS {{258 0 0 0-1152 {}}} CYCLES {}}
set a(0-1019) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-64 LOC {0 1.0 46 0.15 46 0.15 46 0.15 47 0.3484375} PREDS {} SUCCS {{258 0 0 0-1136 {}}} CYCLES {}}
set a(0-1020) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-65 LOC {0 1.0 46 0.15 46 0.15 46 0.15 47 0.3484375} PREDS {} SUCCS {{258 0 0 0-1136 {}}} CYCLES {}}
set a(0-1021) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-66 LOC {0 1.0 2 0.15 2 0.15 2 0.15 4 0.3484375} PREDS {} SUCCS {{258 0 0 0-1055 {}}} CYCLES {}}
set a(0-1022) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-67 LOC {0 1.0 2 0.15 2 0.15 2 0.15 4 0.3484375} PREDS {} SUCCS {{258 0 0 0-1055 {}}} CYCLES {}}
set a(0-1023) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-68 LOC {0 1.0 3 0.15 3 0.15 3 0.15 4 0.3484375} PREDS {} SUCCS {{258 0 0 0-1039 {}}} CYCLES {}}
set a(0-1024) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-69 LOC {0 1.0 3 0.15 3 0.15 3 0.15 4 0.3484375} PREDS {} SUCCS {{258 0 0 0-1039 {}}} CYCLES {}}
set a(0-1025) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-70 LOC {0 1.0 0 1.0 0 1.0 0 1.0 17 1.0} PREDS {{774 0 0 0-1215 {}}} SUCCS {{259 0 0 0-1026 {}} {256 0 0 0-1215 {}}} CYCLES {}}
set a(0-1026) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-71 LOC {0 1.0 0 1.0 0 1.0 17 1.0} PREDS {{259 0 0 0-1025 {}}} SUCCS {{128 0 0 0-1064 {}} {128 0 0 0-1065 {}} {128 0 0 0-1069 {}} {128 0 0 0-1070 {}} {128 0 0 0-1078 {}} {64 0 0 0-974 {}}} CYCLES {}}
set a(0-1027) {AREA_SCORE {} NAME COMP_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-72 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8112499999999999} PREDS {} SUCCS {{259 0 0 0-1028 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1028) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-73 LOC {0 1.0 1 0.0 1 0.0 3 0.8112499999999999} PREDS {{259 0 0 0-1027 {}}} SUCCS {{258 0 0 0-1031 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1029) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-74 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8112499999999999} PREDS {{774 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1030 {}} {130 0 0 0-974 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-1030) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-75 LOC {0 1.0 1 0.0 1 0.0 3 0.8112499999999999} PREDS {{259 0 0 0-1029 {}}} SUCCS {{259 0 0 0-1031 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1031) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-76 LOC {1 0.0 1 0.9362499999999999 1 0.9362499999999999 1 0.9999999374999999 3 0.8749999374999999} PREDS {{259 0 0 0-1030 {}} {258 0 0 0-1028 {}}} SUCCS {{258 0 1.500 0-1035 {}} {258 0 1.500 0-1036 {}} {258 0 1.500 0-1064 {}} {258 0 1.500 0-1065 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1032) {AREA_SCORE {} NAME COMP_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-77 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 0.96875} PREDS {} SUCCS {{259 0 0 0-1033 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1033) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#3 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-78 LOC {0 1.0 0 1.0 0 1.0 3 0.96875} PREDS {{259 0 0 0-1032 {}}} SUCCS {{259 0 0 0-1034 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1034) {AREA_SCORE {} NAME COMP_LOOP:select TYPE SELECT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-79 LOC {0 1.0 0 1.0 0 1.0 3 0.96875} PREDS {{259 0 0 0-1033 {}}} SUCCS {{146 0 0 0-1035 {}} {146 0 0 0-1036 {}}} CYCLES {}}
set a(0-1035) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-80 LOC {1 1.0 2 0.975 2 1.0 3 0.14999993750000007 4 0.14999993750000007} PREDS {{146 0 0 0-1034 {}} {258 0 1.500 0-1031 {}} {774 0 1.500 0-1201 {}} {774 0 1.500 0-1161 {}} {774 0 1.500 0-1110 {}} {774 0 1.500 0-1064 {}}} SUCCS {{258 0 0 0-1039 {}} {256 0 0 0-1064 {}} {130 0 0 0-974 {}} {256 0 0 0-1110 {}} {256 0 0 0-1161 {}} {256 0 0 0-1201 {}}} CYCLES {}}
set a(0-1036) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-81 LOC {1 1.0 2 0.975 2 1.0 3 0.14999993750000007 4 0.14999993750000007} PREDS {{146 0 0 0-1034 {}} {258 0 1.500 0-1031 {}} {774 0 1.500 0-1203 {}} {774 0 1.500 0-1163 {}} {774 0 1.500 0-1112 {}} {774 0 1.500 0-1065 {}}} SUCCS {{258 0 0 0-1039 {}} {256 0 0 0-1065 {}} {130 0 0 0-974 {}} {256 0 0 0-1112 {}} {256 0 0 0-1163 {}} {256 0 0 0-1203 {}}} CYCLES {}}
set a(0-1037) {AREA_SCORE {} NAME COMP_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-82 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.3484375} PREDS {} SUCCS {{259 0 0 0-1038 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1038) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-83 LOC {0 1.0 3 0.0 3 0.0 4 0.3484375} PREDS {{259 0 0 0-1037 {}}} SUCCS {{259 0 0 0-1039 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1039) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#13 TYPE MUX DELAY {0.08 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-84 LOC {2 0.15 3 0.3484375 3 0.3484375 3 0.3534374375 4 0.3534374375} PREDS {{259 0 0 0-1038 {}} {258 0 0 0-1036 {}} {258 0 0 0-1035 {}} {258 0 0 0-1024 {}} {258 0 0 0-1023 {}}} SUCCS {{258 0 0 0-1056 {}} {130 0 0 0-974 {}} {258 0 0 0-1096 {}}} CYCLES {}}
set a(0-1040) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-85 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.7465625} PREDS {{774 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1041 {}} {130 0 0 0-974 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-1041) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#1 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-86 LOC {0 1.0 1 0.0 1 0.0 3 0.7465625} PREDS {{259 0 0 0-1040 {}}} SUCCS {{259 0 0 0-1042 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1042) {AREA_SCORE {} NAME COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-87 LOC {0 1.0 1 0.7465625 1 0.7465625 3 0.7465625} PREDS {{259 0 0 0-1041 {}}} SUCCS {{258 0 0 0-1044 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1043) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-88 LOC {0 1.0 1 0.7465625 1 0.7465625 3 0.7465625} PREDS {} SUCCS {{259 0 0 0-1044 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1044) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 2 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.02 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-89 LOC {1 0.0 1 0.7465625 1 0.7465625 1 0.8103124375 3 0.8103124375} PREDS {{259 0 0 0-1043 {}} {258 0 0 0-1042 {}}} SUCCS {{258 0 0 0-1047 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1045) {AREA_SCORE {} NAME operator+<64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-90 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8103125} PREDS {} SUCCS {{259 0 0 0-1046 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1046) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-91 LOC {0 1.0 1 0.0 1 0.0 3 0.8103125} PREDS {{259 0 0 0-1045 {}}} SUCCS {{259 0 0 0-1047 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1047) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:operator+<64,false>:acc TYPE ACCU DELAY {1.03 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-92 LOC {1 0.06375 1 0.8103125 1 0.8103125 1 0.8749999374999999 3 0.8749999374999999} PREDS {{259 0 0 0-1046 {}} {258 0 0 0-1044 {}}} SUCCS {{259 0 0 0-1048 {}} {258 0 0 0-1050 {}} {258 0 0 0-1052 {}} {258 0 0 0-1054 {}} {130 0 0 0-974 {}} {258 0 0 0-1107 {}} {258 0 0 0-1109 {}} {258 0 0 0-1111 {}}} CYCLES {}}
set a(0-1048) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(0)#3 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-93 LOC {1 0.12843749999999998 1 0.875 1 0.875 3 0.875} PREDS {{259 0 0 0-1047 {}}} SUCCS {{259 0 0 0-1049 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1049) {AREA_SCORE {} NAME COMP_LOOP:select#1 TYPE SELECT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-94 LOC {1 0.12843749999999998 1 0.875 1 0.875 3 0.875} PREDS {{259 0 0 0-1048 {}}} SUCCS {{146 0 0 0-1050 {}} {146 0 0 0-1051 {}} {146 0 0 0-1052 {}} {146 0 0 0-1053 {}}} CYCLES {}}
set a(0-1050) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-1)#2 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-95 LOC {1 0.12843749999999998 1 0.875 1 0.875 3 0.875} PREDS {{146 0 0 0-1049 {}} {258 0 0 0-1047 {}}} SUCCS {{259 0 1.500 0-1051 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1051) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-96 LOC {1 1.0 1 0.975 1 1.0 2 0.14999993750000007 4 0.14999993750000007} PREDS {{259 0 1.500 0-1050 {}} {146 0 0 0-1049 {}} {774 0 1.500 0-1201 {}} {774 0 1.500 0-1161 {}} {774 0 1.500 0-1110 {}} {774 0 1.500 0-1064 {}}} SUCCS {{258 0 0 0-1055 {}} {256 0 0 0-1064 {}} {130 0 0 0-974 {}} {256 0 0 0-1110 {}} {256 0 0 0-1161 {}} {256 0 0 0-1201 {}}} CYCLES {}}
set a(0-1052) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-1) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-97 LOC {1 0.12843749999999998 1 0.875 1 0.875 3 0.875} PREDS {{146 0 0 0-1049 {}} {258 0 0 0-1047 {}}} SUCCS {{259 0 1.500 0-1053 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1053) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-98 LOC {1 1.0 1 0.975 1 1.0 2 0.14999993750000007 4 0.14999993750000007} PREDS {{259 0 1.500 0-1052 {}} {146 0 0 0-1049 {}} {774 0 1.500 0-1203 {}} {774 0 1.500 0-1163 {}} {774 0 1.500 0-1112 {}} {774 0 1.500 0-1065 {}}} SUCCS {{258 0 0 0-1055 {}} {256 0 0 0-1065 {}} {130 0 0 0-974 {}} {256 0 0 0-1112 {}} {256 0 0 0-1163 {}} {256 0 0 0-1203 {}}} CYCLES {}}
set a(0-1054) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(0) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-99 LOC {1 0.12843749999999998 2 0.995 2 0.995 4 0.3484375} PREDS {{258 0 0 0-1047 {}}} SUCCS {{259 0 0 0-1055 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1055) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#1 TYPE MUX DELAY {0.08 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-100 LOC {2 0.15 2 0.995 2 0.995 2 0.9999999375 4 0.3534374375} PREDS {{259 0 0 0-1054 {}} {258 0 0 0-1053 {}} {258 0 0 0-1051 {}} {258 0 0 0-1022 {}} {258 0 0 0-1021 {}}} SUCCS {{259 0 0 0-1056 {}} {130 0 0 0-974 {}} {258 0 0 0-1095 {}}} CYCLES {}}
set a(0-1056) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-1:acc#3 TYPE ACCU DELAY {1.84 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-101 LOC {2 0.155 3 0.35343749999999996 3 0.35343749999999996 3 0.46874993749999994 4 0.46874993749999994} PREDS {{259 0 0 0-1055 {}} {258 0 0 0-1039 {}}} SUCCS {{259 0 0 0-1057 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1057) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-102 LOC {2 0.2703125 3 0.46875 3 0.46875 4 0.46875} PREDS {{259 0 0 0-1056 {}} {128 0 0 0-1059 {}}} SUCCS {{258 0 0 0-1059 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1058) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-103 LOC {2 0.0 3 0.46875 3 0.46875 4 0.46875} PREDS {{128 0 0 0-1059 {}}} SUCCS {{259 0 0 0-1059 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1059) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-1:modulo_dev() TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-104 LOC {2 1.0 3 0.575 3 1.0 16 0.019999937499999954 17 0.019999937499999954} PREDS {{259 0 0 0-1058 {}} {258 0 0 0-1057 {}}} SUCCS {{128 0 0 0-1057 {}} {128 0 0 0-1058 {}} {259 0 0 0-1060 {}}} CYCLES {}}
set a(0-1060) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-105 LOC {15 0.02 16 0.875 16 0.875 17 0.875} PREDS {{259 0 0 0-1059 {}}} SUCCS {{258 0 1.500 0-1064 {}} {258 0 1.500 0-1065 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1061) {AREA_SCORE {} NAME COMP_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-106 LOC {0 1.0 0 1.0 0 1.0 0 1.0 17 0.96875} PREDS {} SUCCS {{259 0 0 0-1062 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1062) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-107 LOC {0 1.0 0 1.0 0 1.0 17 0.96875} PREDS {{259 0 0 0-1061 {}}} SUCCS {{259 0 0 0-1063 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1063) {AREA_SCORE {} NAME COMP_LOOP:select#4 TYPE SELECT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-108 LOC {0 1.0 0 1.0 0 1.0 17 0.96875} PREDS {{259 0 0 0-1062 {}}} SUCCS {{131 0 0 0-1064 {}} {131 0 0 0-1065 {}}} CYCLES {}}
set a(0-1064) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-109 LOC {15 1.0 16 0.975 16 1.0 17 0.006249937500000025 18 0.006249937500000025} PREDS {{774 0 0 0-1064 {}} {131 0 0 0-1063 {}} {258 0 1.500 0-1060 {}} {256 0 0 0-1051 {}} {256 0 0 0-1035 {}} {258 0 1.500 0-1031 {}} {128 0 0 0-1026 {}} {774 0 0 0-1201 {}} {774 0 0 0-1161 {}} {772 0 0 0-1148 {}} {772 0 0 0-1132 {}} {774 0 0 0-1110 {}}} SUCCS {{774 0 1.500 0-1035 {}} {774 0 1.500 0-1051 {}} {774 0 0 0-1064 {}} {130 0 0 0-974 {}} {258 0 0 0-1110 {}} {258 0 1.500 0-1132 {}} {258 0 1.500 0-1148 {}} {258 0 0 0-1161 {}} {258 0 0 0-1201 {}}} CYCLES {}}
set a(0-1065) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-110 LOC {15 1.0 16 0.975 16 1.0 17 0.006249937500000025 18 0.006249937500000025} PREDS {{774 0 0 0-1065 {}} {131 0 0 0-1063 {}} {258 0 1.500 0-1060 {}} {256 0 0 0-1053 {}} {256 0 0 0-1036 {}} {258 0 1.500 0-1031 {}} {128 0 0 0-1026 {}} {774 0 0 0-1203 {}} {774 0 0 0-1163 {}} {772 0 0 0-1150 {}} {772 0 0 0-1134 {}} {774 0 0 0-1112 {}}} SUCCS {{774 0 1.500 0-1036 {}} {774 0 1.500 0-1053 {}} {774 0 0 0-1065 {}} {130 0 0 0-974 {}} {258 0 0 0-1112 {}} {258 0 1.500 0-1134 {}} {258 0 1.500 0-1150 {}} {258 0 0 0-1163 {}} {258 0 0 0-1203 {}}} CYCLES {}}
set a(0-1066) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-111 LOC {0 1.0 17 0.0 17 0.0 17 0.0 18 1.0} PREDS {{774 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1067 {}} {130 0 0 0-974 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-1067) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#2 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-112 LOC {0 1.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-1066 {}}} SUCCS {{259 0 0 0-1068 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1068) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-113 LOC {0 1.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-1067 {}}} SUCCS {{259 0 0 0-1069 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1069) {AREA_SCORE {} NAME COMP_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-114 LOC {0 1.0 17 0.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-1068 {}} {128 0 0 0-1026 {}} {772 0 0 0-974 {}}} SUCCS {{258 0 0 0-974 {}}} CYCLES {}}
set a(0-1070) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-115 LOC {0 1.0 17 1.0 17 1.0 17 1.0 18 1.0} PREDS {{128 0 0 0-1026 {}} {772 0 0 0-1101 {}} {772 0 0 0-974 {}}} SUCCS {{258 0 0 0-974 {}}} CYCLES {}}
set a(0-1071) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.9362499999999999} PREDS {{774 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1072 {}} {130 0 0 0-974 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-1072) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#8 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-117 LOC {0 1.0 1 0.0 1 0.0 18 0.9362499999999999} PREDS {{259 0 0 0-1071 {}}} SUCCS {{259 0 0 0-1073 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1073) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-118 LOC {0 1.0 1 0.9362499999999999 1 0.9362499999999999 18 0.9362499999999999} PREDS {{259 0 0 0-1072 {}}} SUCCS {{259 0 0 0-1074 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1074) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-119 LOC {0 1.0 1 0.9362499999999999 1 0.9362499999999999 18 0.9362499999999999} PREDS {{259 0 0 0-1073 {}}} SUCCS {{259 0 0 0-1075 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1075) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,9) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {1.02 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-120 LOC {1 0.0 1 0.9362499999999999 1 0.9362499999999999 1 0.9999999374999999 18 0.9999999374999999} PREDS {{259 0 0 0-1074 {}}} SUCCS {{259 0 0 0-1076 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1076) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(8) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-121 LOC {1 0.06375 1 1.0 1 1.0 18 1.0} PREDS {{259 0 0 0-1075 {}}} SUCCS {{259 0 0 0-1077 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1077) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-122 LOC {1 0.06375 2 0.0 2 0.0 18 1.0} PREDS {{259 0 0 0-1076 {}}} SUCCS {{259 0 0 0-1078 {}} {130 0 0 0-974 {}}} CYCLES {}}
set a(0-1078) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-123 LOC {1 0.06375 17 0.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-1077 {}} {128 0 0 0-1026 {}} {772 0 0 0-974 {}}} SUCCS {{259 0 0 0-974 {}}} CYCLES {}}
set a(0-1079) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-124 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1094 {}}} SUCCS {{259 0 0 0-1080 {}} {256 0 0 0-1094 {}}} CYCLES {}}
set a(0-1080) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-125 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1079 {}}} SUCCS {{128 0 0 0-1083 {}} {128 0 0 0-1088 {}} {128 0 0 0-1094 {}}} CYCLES {}}
set a(0-1081) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-126 LOC {0 1.0 1 0.7684375 1 0.7684375 1 0.7684375 12 0.7684375} PREDS {{774 0 0 0-1083 {}}} SUCCS {{259 0 0 0-1082 {}} {256 0 0 0-1083 {}}} CYCLES {}}
set a(0-1082) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {1.84 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-127 LOC {1 0.0 1 0.7684375 1 0.7684375 1 0.8837499375 12 0.8837499375} PREDS {{259 0 0 0-1081 {}}} SUCCS {{259 0 0 0-1083 {}} {258 0 0 0-1089 {}}} CYCLES {}}
set a(0-1083) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-128 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.8837499999999999 12 1.0} PREDS {{772 0 0 0-1083 {}} {259 0 0 0-1082 {}} {256 0 0 0-1081 {}} {128 0 0 0-1080 {}}} SUCCS {{774 0 0 0-1081 {}} {772 0 0 0-1083 {}}} CYCLES {}}
set a(0-1084) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-129 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {{774 0 0 0-1088 {}}} SUCCS {{258 0 0 0-1086 {}} {256 0 0 0-1088 {}}} CYCLES {}}
set a(0-1085) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-130 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {} SUCCS {{259 0 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {6.68 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-131 LOC {1 0.0 1 0.582487175 1 0.582487175 1 0.9999999530000001 1 0.9999999530000001} PREDS {{259 0 0 0-1085 {}} {258 0 0 0-1084 {}}} SUCCS {{259 0 0 0-1087 {}}} CYCLES {}}
set a(0-1087) {AREA_SCORE 7499.81 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-1:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.00 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-132 LOC {1 1.0 1 1.0 1 1.0 11 0.9999 11 0.9999} PREDS {{259 0 0 0-1086 {}}} SUCCS {{259 0 0 0-1088 {}}} CYCLES {}}
set a(0-1088) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-133 LOC {12 0.0 12 0.0 12 0.0 12 0.0 12 1.0} PREDS {{772 0 0 0-1088 {}} {259 0 0 0-1087 {}} {256 0 0 0-1084 {}} {128 0 0 0-1080 {}}} SUCCS {{774 0 0 0-1084 {}} {772 0 0 0-1088 {}}} CYCLES {}}
set a(0-1089) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-134 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{258 0 0 0-1082 {}}} SUCCS {{259 0 0 0-1090 {}}} CYCLES {}}
set a(0-1090) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-135 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{259 0 0 0-1089 {}}} SUCCS {{259 0 0 0-1091 {}}} CYCLES {}}
set a(0-1091) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {1.86 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-136 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.9999999374999999 12 0.9999999374999999} PREDS {{259 0 0 0-1090 {}}} SUCCS {{259 0 0 0-1092 {}}} CYCLES {}}
set a(0-1092) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-137 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1091 {}}} SUCCS {{259 0 0 0-1093 {}}} CYCLES {}}
set a(0-1093) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-138 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1092 {}}} SUCCS {{259 0 0 0-1094 {}}} CYCLES {}}
set a(0-1094) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-974 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-139 LOC {1 0.23156249999999998 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1094 {}} {259 0 0 0-1093 {}} {128 0 0 0-1080 {}} {256 0 0 0-1079 {}}} SUCCS {{774 0 0 0-1079 {}} {772 0 0 0-1094 {}}} CYCLES {}}
set a(0-974) {CHI {0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {30840 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 30840 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 30840 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {616820.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-140 LOC {16 1.0 17 1.0 17 1.0 18 1.0} PREDS {{259 0 0 0-1078 {}} {130 0 0 0-1077 {}} {130 0 0 0-1076 {}} {130 0 0 0-1075 {}} {130 0 0 0-1074 {}} {130 0 0 0-1073 {}} {130 0 0 0-1072 {}} {130 0 0 0-1071 {}} {258 0 0 0-1070 {}} {258 0 0 0-1069 {}} {130 0 0 0-1068 {}} {130 0 0 0-1067 {}} {130 0 0 0-1066 {}} {130 0 0 0-1065 {}} {130 0 0 0-1064 {}} {130 0 0 0-1062 {}} {130 0 0 0-1061 {}} {130 0 0 0-1060 {}} {130 0 0 0-1058 {}} {130 0 0 0-1057 {}} {130 0 0 0-1056 {}} {130 0 0 0-1055 {}} {130 0 0 0-1054 {}} {130 0 0 0-1053 {}} {130 0 0 0-1052 {}} {130 0 0 0-1051 {}} {130 0 0 0-1050 {}} {130 0 0 0-1048 {}} {130 0 0 0-1047 {}} {130 0 0 0-1046 {}} {130 0 0 0-1045 {}} {130 0 0 0-1044 {}} {130 0 0 0-1043 {}} {130 0 0 0-1042 {}} {130 0 0 0-1041 {}} {130 0 0 0-1040 {}} {130 0 0 0-1039 {}} {130 0 0 0-1038 {}} {130 0 0 0-1037 {}} {130 0 0 0-1036 {}} {130 0 0 0-1035 {}} {130 0 0 0-1033 {}} {130 0 0 0-1032 {}} {130 0 0 0-1031 {}} {130 0 0 0-1030 {}} {130 0 0 0-1029 {}} {130 0 0 0-1028 {}} {130 0 0 0-1027 {}} {64 0 0 0-1026 {}}} SUCCS {{772 0 0 0-1069 {}} {772 0 0 0-1070 {}} {772 0 0 0-1078 {}} {131 0 0 0-1095 {}} {130 0 0 0-1096 {}} {130 0 0 0-1097 {}} {130 0 0 0-1098 {}} {130 0 0 0-1100 {}} {258 0 0 0-1101 {}} {130 0 0 0-1102 {}} {130 0 0 0-1103 {}} {130 0 0 0-1104 {}} {130 0 0 0-1106 {}} {130 0 0 0-1107 {}} {130 0 0 0-1109 {}} {130 0 0 0-1110 {}} {130 0 0 0-1111 {}} {130 0 0 0-1112 {}} {130 0 0 0-1113 {}} {130 0 0 0-1114 {}} {130 0 0 0-1115 {}} {130 0 0 0-1116 {}} {130 0 0 0-1117 {}} {130 0 0 0-1118 {}} {130 0 0 0-1119 {}} {130 0 0 0-1120 {}} {130 0 0 0-1121 {}} {130 0 0 0-1122 {}} {64 0 0 0-975 {}}} CYCLES {}}
set a(0-1095) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-141 LOC {16 1.0 18 0.35343749999999996 18 0.35343749999999996 19 0.35343749999999996} PREDS {{131 0 0 0-974 {}} {258 0 0 0-1055 {}}} SUCCS {{259 0 0 0-1096 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1096) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {1.84 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-142 LOC {17 0.0 18 0.35343749999999996 18 0.35343749999999996 18 0.46874993749999994 19 0.46874993749999994} PREDS {{259 0 0 0-1095 {}} {130 0 0 0-974 {}} {258 0 0 0-1039 {}}} SUCCS {{259 0 0 0-1097 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1097) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-143 LOC {17 0.1153125 18 0.46875 18 0.46875 19 0.46875} PREDS {{259 0 0 0-1096 {}} {130 0 0 0-974 {}} {128 0 0 0-1099 {}}} SUCCS {{258 0 0 0-1099 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1098) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-144 LOC {17 0.0 18 0.46875 18 0.46875 19 0.46875} PREDS {{130 0 0 0-974 {}} {128 0 0 0-1099 {}}} SUCCS {{259 0 0 0-1099 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1099) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-145 LOC {17 1.0 18 0.575 18 1.0 31 0.019999937499999954 32 0.019999937499999954} PREDS {{259 0 0 0-1098 {}} {258 0 0 0-1097 {}}} SUCCS {{128 0 0 0-1097 {}} {128 0 0 0-1098 {}} {259 0 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-146 LOC {30 0.02 31 0.051237174999999996 31 0.051237174999999996 32 0.051237174999999996} PREDS {{259 0 0 0-1099 {}} {130 0 0 0-974 {}}} SUCCS {{258 0 0 0-1102 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1101) {AREA_SCORE {} NAME COMP_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-147 LOC {16 1.0 31 0.051237174999999996 31 0.051237174999999996 31 0.051237174999999996 32 0.051237174999999996} PREDS {{258 0 0 0-974 {}}} SUCCS {{772 0 0 0-1070 {}} {259 0 0 0-1102 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1102) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {6.68 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-148 LOC {30 0.02 31 0.051237174999999996 31 0.051237174999999996 31 0.468749953 32 0.468749953} PREDS {{259 0 0 0-1101 {}} {258 0 0 0-1100 {}} {130 0 0 0-974 {}}} SUCCS {{259 0 0 0-1103 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1103) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-149 LOC {30 0.437512825 31 0.46875 31 0.46875 32 0.46875} PREDS {{259 0 0 0-1102 {}} {130 0 0 0-974 {}} {128 0 0 0-1105 {}}} SUCCS {{258 0 0 0-1105 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1104) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-150 LOC {30 0.0 31 0.46875 31 0.46875 32 0.46875} PREDS {{130 0 0 0-974 {}} {128 0 0 0-1105 {}}} SUCCS {{259 0 0 0-1105 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1105) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-151 LOC {30 1.0 31 0.575 31 1.0 44 0.019999937499999954 45 0.019999937499999954} PREDS {{259 0 0 0-1104 {}} {258 0 0 0-1103 {}}} SUCCS {{128 0 0 0-1103 {}} {128 0 0 0-1104 {}} {259 0 0 0-1106 {}}} CYCLES {}}
set a(0-1106) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-152 LOC {43 0.02 44 0.875 44 0.875 45 0.875} PREDS {{259 0 0 0-1105 {}} {130 0 0 0-974 {}}} SUCCS {{258 0 1.500 0-1110 {}} {258 0 1.500 0-1112 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1107) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(0)#1 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-153 LOC {16 1.0 17 1.0 17 1.0 45 0.875} PREDS {{130 0 0 0-974 {}} {258 0 0 0-1047 {}}} SUCCS {{259 0 0 0-1108 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1108) {AREA_SCORE {} NAME COMP_LOOP:select#5 TYPE SELECT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-154 LOC {16 1.0 17 1.0 17 1.0 45 0.875} PREDS {{259 0 0 0-1107 {}}} SUCCS {{146 0 0 0-1109 {}} {130 0 0 0-1110 {}} {146 0 0 0-1111 {}} {130 0 0 0-1112 {}}} CYCLES {}}
set a(0-1109) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-1)#3 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-155 LOC {16 1.0 44 0.0 44 0.0 45 0.875} PREDS {{146 0 0 0-1108 {}} {130 0 0 0-974 {}} {258 0 0 0-1047 {}}} SUCCS {{259 0 1.500 0-1110 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1110) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-156 LOC {43 1.0 44 0.975 44 1.0 45 0.006249937500000025 46 0.006249937500000025} PREDS {{774 0 0 0-1110 {}} {259 0 1.500 0-1109 {}} {130 0 0 0-1108 {}} {258 0 1.500 0-1106 {}} {130 0 0 0-974 {}} {258 0 0 0-1064 {}} {256 0 0 0-1051 {}} {256 0 0 0-1035 {}} {774 0 0 0-1201 {}} {774 0 0 0-1161 {}} {772 0 0 0-1148 {}} {772 0 0 0-1132 {}}} SUCCS {{774 0 1.500 0-1035 {}} {774 0 1.500 0-1051 {}} {774 0 0 0-1064 {}} {774 0 0 0-1110 {}} {130 0 0 0-1122 {}} {258 0 1.500 0-1132 {}} {258 0 1.500 0-1148 {}} {258 0 0 0-1161 {}} {258 0 0 0-1201 {}}} CYCLES {}}
set a(0-1111) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-1)#1 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-157 LOC {16 1.0 44 0.0 44 0.0 45 0.875} PREDS {{146 0 0 0-1108 {}} {130 0 0 0-974 {}} {258 0 0 0-1047 {}}} SUCCS {{259 0 1.500 0-1112 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1112) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-158 LOC {43 1.0 44 0.975 44 1.0 45 0.006249937500000025 46 0.006249937500000025} PREDS {{774 0 0 0-1112 {}} {259 0 1.500 0-1111 {}} {130 0 0 0-1108 {}} {258 0 1.500 0-1106 {}} {130 0 0 0-974 {}} {258 0 0 0-1065 {}} {256 0 0 0-1053 {}} {256 0 0 0-1036 {}} {774 0 0 0-1203 {}} {774 0 0 0-1163 {}} {772 0 0 0-1150 {}} {772 0 0 0-1134 {}}} SUCCS {{774 0 1.500 0-1036 {}} {774 0 1.500 0-1053 {}} {774 0 0 0-1065 {}} {774 0 0 0-1112 {}} {130 0 0 0-1122 {}} {258 0 1.500 0-1134 {}} {258 0 1.500 0-1150 {}} {258 0 0 0-1163 {}} {258 0 0 0-1203 {}}} CYCLES {}}
set a(0-1113) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-159 LOC {16 1.0 18 0.8846875 18 0.8846875 60 0.8846875} PREDS {{130 0 0 0-974 {}}} SUCCS {{259 0 0 0-1114 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1114) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:not TYPE NOT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-160 LOC {16 1.0 18 0.8846875 18 0.8846875 60 0.8846875} PREDS {{259 0 0 0-1113 {}} {130 0 0 0-974 {}}} SUCCS {{259 0 0 0-1115 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1115) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:conc TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-161 LOC {16 1.0 18 0.8846875 18 0.8846875 60 0.8846875} PREDS {{259 0 0 0-1114 {}} {130 0 0 0-974 {}}} SUCCS {{258 0 0 0-1119 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1116) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-162 LOC {16 1.0 18 0.0 18 0.0 18 0.0 60 0.8846875} PREDS {{130 0 0 0-974 {}} {774 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1117 {}} {130 0 0 0-1122 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-1117) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#4 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-163 LOC {16 1.0 18 0.0 18 0.0 60 0.8846875} PREDS {{259 0 0 0-1116 {}} {130 0 0 0-974 {}}} SUCCS {{259 0 0 0-1118 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1118) {AREA_SCORE {} NAME operator<<64,false>:conc#1 TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-164 LOC {16 1.0 18 0.8846875 18 0.8846875 60 0.8846875} PREDS {{259 0 0 0-1117 {}} {130 0 0 0-974 {}}} SUCCS {{259 0 0 0-1119 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1119) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-2:operator<<64,false>:acc TYPE ACCU DELAY {1.84 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-165 LOC {17 0.0 18 0.8846875 18 0.8846875 18 0.9999999374999999 60 0.9999999374999999} PREDS {{259 0 0 0-1118 {}} {258 0 0 0-1115 {}} {130 0 0 0-974 {}}} SUCCS {{259 0 0 0-1120 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1120) {AREA_SCORE {} NAME COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-166 LOC {17 0.1153125 18 1.0 18 1.0 60 1.0} PREDS {{259 0 0 0-1119 {}} {130 0 0 0-974 {}}} SUCCS {{259 0 0 0-1121 {}} {130 0 0 0-1122 {}}} CYCLES {}}
set a(0-1121) {AREA_SCORE {} NAME COMP_LOOP-2:not#1 TYPE NOT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-167 LOC {17 0.1153125 45 1.0 45 1.0 60 1.0} PREDS {{259 0 0 0-1120 {}} {130 0 0 0-974 {}}} SUCCS {{259 0 0 0-1122 {}}} CYCLES {}}
set a(0-1122) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-168 LOC {44 0.0062499999999999995 45 1.0 45 1.0 60 1.0} PREDS {{259 0 0 0-1121 {}} {130 0 0 0-1120 {}} {130 0 0 0-1119 {}} {130 0 0 0-1118 {}} {130 0 0 0-1117 {}} {130 0 0 0-1116 {}} {130 0 0 0-1115 {}} {130 0 0 0-1114 {}} {130 0 0 0-1113 {}} {130 0 0 0-1112 {}} {130 0 0 0-1111 {}} {130 0 0 0-1110 {}} {130 0 0 0-1109 {}} {130 0 0 0-1107 {}} {130 0 0 0-1106 {}} {130 0 0 0-1104 {}} {130 0 0 0-1103 {}} {130 0 0 0-1102 {}} {130 0 0 0-1101 {}} {130 0 0 0-1100 {}} {130 0 0 0-1098 {}} {130 0 0 0-1097 {}} {130 0 0 0-1096 {}} {130 0 0 0-1095 {}} {130 0 0 0-974 {}}} SUCCS {{128 0 0 0-1161 {}} {128 0 0 0-1163 {}} {128 0 0 0-1167 {}} {128 0 0 0-1168 {}} {128 0 0 0-1169 {}} {64 0 0 0-975 {}}} CYCLES {}}
set a(0-1123) {AREA_SCORE {} NAME COMP_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-169 LOC {0 1.0 1 0.0 1 0.0 1 0.0 46 0.8103125} PREDS {} SUCCS {{259 0 0 0-1124 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1124) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-170 LOC {0 1.0 1 0.0 1 0.0 46 0.8103125} PREDS {{259 0 0 0-1123 {}}} SUCCS {{258 0 0 0-1128 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1125) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-171 LOC {0 1.0 1 0.0 1 0.0 1 0.0 46 0.8103125} PREDS {{774 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1126 {}} {130 0 0 0-975 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-1126) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#5 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-172 LOC {0 1.0 1 0.0 1 0.0 46 0.8103125} PREDS {{259 0 0 0-1125 {}}} SUCCS {{259 0 0 0-1127 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1127) {AREA_SCORE {} NAME COMP_LOOP:conc#5 TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-173 LOC {0 1.0 1 0.9353125 1 0.9353125 46 0.8103125} PREDS {{259 0 0 0-1126 {}}} SUCCS {{259 0 0 0-1128 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1128) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.03 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-174 LOC {1 0.0 1 0.9353125 1 0.9353125 1 0.9999999374999999 46 0.8749999374999999} PREDS {{259 0 0 0-1127 {}} {258 0 0 0-1124 {}}} SUCCS {{259 0 0 0-1129 {}} {258 0 0 0-1131 {}} {258 0 0 0-1133 {}} {258 0 0 0-1135 {}} {258 0 0 0-1158 {}} {258 0 0 0-1160 {}} {258 0 0 0-1162 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1129) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(0)#3 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-175 LOC {1 0.0646875 1 1.0 1 1.0 46 0.875} PREDS {{259 0 0 0-1128 {}}} SUCCS {{259 0 0 0-1130 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1130) {AREA_SCORE {} NAME COMP_LOOP:select#2 TYPE SELECT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-176 LOC {1 0.0646875 1 1.0 1 1.0 46 0.875} PREDS {{259 0 0 0-1129 {}}} SUCCS {{146 0 0 0-1131 {}} {146 0 0 0-1132 {}} {146 0 0 0-1133 {}} {146 0 0 0-1134 {}}} CYCLES {}}
set a(0-1131) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-1)#2 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-177 LOC {1 0.0646875 45 0.0 45 0.0 46 0.875} PREDS {{146 0 0 0-1130 {}} {258 0 0 0-1128 {}}} SUCCS {{259 0 1.500 0-1132 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1132) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-178 LOC {44 1.0 45 0.975 45 1.0 46 0.14999993750000007 47 0.14999993750000007} PREDS {{259 0 1.500 0-1131 {}} {146 0 0 0-1130 {}} {258 0 1.500 0-1110 {}} {258 0 1.500 0-1064 {}} {774 0 1.500 0-1201 {}} {774 0 1.500 0-1161 {}}} SUCCS {{772 0 0 0-1064 {}} {772 0 0 0-1110 {}} {258 0 0 0-1136 {}} {256 0 0 0-1161 {}} {130 0 0 0-975 {}} {256 0 0 0-1201 {}}} CYCLES {}}
set a(0-1133) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-1) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-179 LOC {1 0.0646875 45 0.0 45 0.0 46 0.875} PREDS {{146 0 0 0-1130 {}} {258 0 0 0-1128 {}}} SUCCS {{259 0 1.500 0-1134 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1134) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-180 LOC {44 1.0 45 0.975 45 1.0 46 0.14999993750000007 47 0.14999993750000007} PREDS {{259 0 1.500 0-1133 {}} {146 0 0 0-1130 {}} {258 0 1.500 0-1112 {}} {258 0 1.500 0-1065 {}} {774 0 1.500 0-1203 {}} {774 0 1.500 0-1163 {}}} SUCCS {{772 0 0 0-1065 {}} {772 0 0 0-1112 {}} {258 0 0 0-1136 {}} {256 0 0 0-1163 {}} {130 0 0 0-975 {}} {256 0 0 0-1203 {}}} CYCLES {}}
set a(0-1135) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(0) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-181 LOC {1 0.0646875 46 0.0 46 0.0 47 0.3484375} PREDS {{258 0 0 0-1128 {}}} SUCCS {{259 0 0 0-1136 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1136) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#2 TYPE MUX DELAY {0.08 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-182 LOC {45 0.15 46 0.995 46 0.995 46 0.9999999375 47 0.3534374375} PREDS {{259 0 0 0-1135 {}} {258 0 0 0-1134 {}} {258 0 0 0-1132 {}} {258 0 0 0-1020 {}} {258 0 0 0-1019 {}}} SUCCS {{258 0 0 0-1153 {}} {130 0 0 0-975 {}} {258 0 0 0-1187 {}}} CYCLES {}}
set a(0-1137) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-183 LOC {0 1.0 1 0.0 1 0.0 1 0.0 46 0.7465625} PREDS {{774 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1138 {}} {130 0 0 0-975 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-1138) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#6 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-184 LOC {0 1.0 1 0.0 1 0.0 46 0.7465625} PREDS {{259 0 0 0-1137 {}}} SUCCS {{259 0 0 0-1139 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1139) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-185 LOC {0 1.0 1 0.8715624999999999 1 0.8715624999999999 46 0.7465625} PREDS {{259 0 0 0-1138 {}}} SUCCS {{258 0 0 0-1141 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1140) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-186 LOC {0 1.0 1 0.8715624999999999 1 0.8715624999999999 46 0.7465625} PREDS {} SUCCS {{259 0 0 0-1141 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1141) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 2 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {1.02 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-187 LOC {1 0.0 1 0.8715624999999999 1 0.8715624999999999 1 0.9353124374999999 46 0.8103124375} PREDS {{259 0 0 0-1140 {}} {258 0 0 0-1139 {}}} SUCCS {{258 0 0 0-1144 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1142) {AREA_SCORE {} NAME operator+<64,false>:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-188 LOC {0 1.0 1 0.0 1 0.0 1 0.0 46 0.8103125} PREDS {} SUCCS {{259 0 0 0-1143 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1143) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-189 LOC {0 1.0 1 0.0 1 0.0 46 0.8103125} PREDS {{259 0 0 0-1142 {}}} SUCCS {{259 0 0 0-1144 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1144) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:operator+<64,false>:acc TYPE ACCU DELAY {1.03 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-190 LOC {1 0.06375 1 0.9353125 1 0.9353125 1 0.9999999374999999 46 0.8749999374999999} PREDS {{259 0 0 0-1143 {}} {258 0 0 0-1141 {}}} SUCCS {{259 0 0 0-1145 {}} {258 0 0 0-1147 {}} {258 0 0 0-1149 {}} {258 0 0 0-1151 {}} {130 0 0 0-975 {}} {258 0 0 0-1198 {}} {258 0 0 0-1200 {}} {258 0 0 0-1202 {}}} CYCLES {}}
set a(0-1145) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(0)#3 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-191 LOC {1 0.12843749999999998 1 1.0 1 1.0 46 0.875} PREDS {{259 0 0 0-1144 {}}} SUCCS {{259 0 0 0-1146 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1146) {AREA_SCORE {} NAME COMP_LOOP:select#3 TYPE SELECT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-192 LOC {1 0.12843749999999998 1 1.0 1 1.0 46 0.875} PREDS {{259 0 0 0-1145 {}}} SUCCS {{146 0 0 0-1147 {}} {146 0 0 0-1148 {}} {146 0 0 0-1149 {}} {146 0 0 0-1150 {}}} CYCLES {}}
set a(0-1147) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-1)#2 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-193 LOC {1 0.12843749999999998 46 0.875 46 0.875 46 0.875} PREDS {{146 0 0 0-1146 {}} {258 0 0 0-1144 {}}} SUCCS {{259 0 1.500 0-1148 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1148) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-194 LOC {44 1.0 46 0.975 46 1.0 47 0.14999993750000007 47 0.14999993750000007} PREDS {{259 0 1.500 0-1147 {}} {146 0 0 0-1146 {}} {258 0 1.500 0-1110 {}} {258 0 1.500 0-1064 {}} {774 0 1.500 0-1201 {}} {774 0 1.500 0-1161 {}}} SUCCS {{772 0 0 0-1064 {}} {772 0 0 0-1110 {}} {258 0 0 0-1152 {}} {256 0 0 0-1161 {}} {130 0 0 0-975 {}} {256 0 0 0-1201 {}}} CYCLES {}}
set a(0-1149) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-1) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-195 LOC {1 0.12843749999999998 46 0.875 46 0.875 46 0.875} PREDS {{146 0 0 0-1146 {}} {258 0 0 0-1144 {}}} SUCCS {{259 0 1.500 0-1150 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1150) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-196 LOC {44 1.0 46 0.975 46 1.0 47 0.14999993750000007 47 0.14999993750000007} PREDS {{259 0 1.500 0-1149 {}} {146 0 0 0-1146 {}} {258 0 1.500 0-1112 {}} {258 0 1.500 0-1065 {}} {774 0 1.500 0-1203 {}} {774 0 1.500 0-1163 {}}} SUCCS {{772 0 0 0-1065 {}} {772 0 0 0-1112 {}} {258 0 0 0-1152 {}} {256 0 0 0-1163 {}} {130 0 0 0-975 {}} {256 0 0 0-1203 {}}} CYCLES {}}
set a(0-1151) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(0) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-197 LOC {1 0.12843749999999998 47 0.3484375 47 0.3484375 47 0.3484375} PREDS {{258 0 0 0-1144 {}}} SUCCS {{259 0 0 0-1152 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1152) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#3 TYPE MUX DELAY {0.08 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-198 LOC {45 0.15 47 0.3484375 47 0.3484375 47 0.3534374375 47 0.3534374375} PREDS {{259 0 0 0-1151 {}} {258 0 0 0-1150 {}} {258 0 0 0-1148 {}} {258 0 0 0-1018 {}} {258 0 0 0-1017 {}}} SUCCS {{259 0 0 0-1153 {}} {130 0 0 0-975 {}} {258 0 0 0-1186 {}}} CYCLES {}}
set a(0-1153) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-2:acc#3 TYPE ACCU DELAY {1.84 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-199 LOC {45 0.155 47 0.35343749999999996 47 0.35343749999999996 47 0.46874993749999994 47 0.46874993749999994} PREDS {{259 0 0 0-1152 {}} {258 0 0 0-1136 {}}} SUCCS {{259 0 0 0-1154 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1154) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-200 LOC {45 0.2703125 47 0.46875 47 0.46875 47 0.46875} PREDS {{259 0 0 0-1153 {}} {128 0 0 0-1156 {}}} SUCCS {{258 0 0 0-1156 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1155) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-201 LOC {45 0.0 47 0.46875 47 0.46875 47 0.46875} PREDS {{128 0 0 0-1156 {}}} SUCCS {{259 0 0 0-1156 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1156) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-2:modulo_dev() TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-202 LOC {45 1.0 47 0.575 47 1.0 60 0.019999937499999954 60 0.019999937499999954} PREDS {{259 0 0 0-1155 {}} {258 0 0 0-1154 {}}} SUCCS {{128 0 0 0-1154 {}} {128 0 0 0-1155 {}} {259 0 0 0-1157 {}}} CYCLES {}}
set a(0-1157) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-203 LOC {58 0.02 60 0.875 60 0.875 60 0.875} PREDS {{259 0 0 0-1156 {}}} SUCCS {{258 0 1.500 0-1161 {}} {258 0 1.500 0-1163 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1158) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(0)#1 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-204 LOC {1 0.0646875 1 1.0 1 1.0 60 0.875} PREDS {{258 0 0 0-1128 {}}} SUCCS {{259 0 0 0-1159 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1159) {AREA_SCORE {} NAME COMP_LOOP:select#6 TYPE SELECT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-205 LOC {1 0.0646875 1 1.0 1 1.0 60 0.875} PREDS {{259 0 0 0-1158 {}}} SUCCS {{146 0 0 0-1160 {}} {130 0 0 0-1161 {}} {146 0 0 0-1162 {}} {130 0 0 0-1163 {}}} CYCLES {}}
set a(0-1160) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-1)#3 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-206 LOC {1 0.0646875 60 0.0 60 0.0 60 0.875} PREDS {{146 0 0 0-1159 {}} {258 0 0 0-1128 {}}} SUCCS {{259 0 1.500 0-1161 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1161) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-207 LOC {58 1.0 60 0.975 60 1.0 61 0.006249937500000025 61 0.006249937500000025} PREDS {{774 0 0 0-1161 {}} {259 0 1.500 0-1160 {}} {130 0 0 0-1159 {}} {258 0 1.500 0-1157 {}} {256 0 0 0-1148 {}} {256 0 0 0-1132 {}} {128 0 0 0-1122 {}} {258 0 0 0-1110 {}} {258 0 0 0-1064 {}} {256 0 0 0-1051 {}} {256 0 0 0-1035 {}} {774 0 0 0-1201 {}}} SUCCS {{774 0 1.500 0-1035 {}} {774 0 1.500 0-1051 {}} {774 0 0 0-1064 {}} {774 0 0 0-1110 {}} {774 0 1.500 0-1132 {}} {774 0 1.500 0-1148 {}} {774 0 0 0-1161 {}} {130 0 0 0-975 {}} {258 0 0 0-1201 {}}} CYCLES {}}
set a(0-1162) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-1)#1 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-208 LOC {1 0.0646875 60 0.0 60 0.0 60 0.875} PREDS {{146 0 0 0-1159 {}} {258 0 0 0-1128 {}}} SUCCS {{259 0 1.500 0-1163 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1163) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-209 LOC {58 1.0 60 0.975 60 1.0 61 0.006249937500000025 61 0.006249937500000025} PREDS {{774 0 0 0-1163 {}} {259 0 1.500 0-1162 {}} {130 0 0 0-1159 {}} {258 0 1.500 0-1157 {}} {256 0 0 0-1150 {}} {256 0 0 0-1134 {}} {128 0 0 0-1122 {}} {258 0 0 0-1112 {}} {258 0 0 0-1065 {}} {256 0 0 0-1053 {}} {256 0 0 0-1036 {}} {774 0 0 0-1203 {}}} SUCCS {{774 0 1.500 0-1036 {}} {774 0 1.500 0-1053 {}} {774 0 0 0-1065 {}} {774 0 0 0-1112 {}} {774 0 1.500 0-1134 {}} {774 0 1.500 0-1150 {}} {774 0 0 0-1163 {}} {130 0 0 0-975 {}} {258 0 0 0-1203 {}}} CYCLES {}}
set a(0-1164) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-210 LOC {0 1.0 61 0.0 61 0.0 61 0.0 61 1.0} PREDS {{774 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1165 {}} {130 0 0 0-975 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-1165) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#7 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-211 LOC {0 1.0 61 0.0 61 0.0 61 1.0} PREDS {{259 0 0 0-1164 {}}} SUCCS {{259 0 0 0-1166 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1166) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-212 LOC {0 1.0 61 0.0 61 0.0 61 1.0} PREDS {{259 0 0 0-1165 {}}} SUCCS {{259 0 0 0-1167 {}} {130 0 0 0-975 {}}} CYCLES {}}
set a(0-1167) {AREA_SCORE {} NAME COMP_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-213 LOC {44 0.0 61 0.0 61 0.0 61 0.0 61 1.0} PREDS {{259 0 0 0-1166 {}} {128 0 0 0-1122 {}} {772 0 0 0-975 {}}} SUCCS {{258 0 0 0-975 {}}} CYCLES {}}
set a(0-1168) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-214 LOC {44 0.0 61 1.0 61 1.0 61 1.0 61 1.0} PREDS {{128 0 0 0-1122 {}} {772 0 0 0-1192 {}} {772 0 0 0-975 {}}} SUCCS {{258 0 0 0-975 {}}} CYCLES {}}
set a(0-1169) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-215 LOC {44 0.0 61 1.0 61 1.0 61 1.0 61 1.0} PREDS {{128 0 0 0-1122 {}} {772 0 0 0-975 {}}} SUCCS {{259 0 0 0-975 {}}} CYCLES {}}
set a(0-1170) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-216 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1185 {}}} SUCCS {{259 0 0 0-1171 {}} {256 0 0 0-1185 {}}} CYCLES {}}
set a(0-1171) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-217 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1170 {}}} SUCCS {{128 0 0 0-1174 {}} {128 0 0 0-1179 {}} {128 0 0 0-1185 {}}} CYCLES {}}
set a(0-1172) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-218 LOC {0 1.0 1 0.7684375 1 0.7684375 1 0.7684375 12 0.7684375} PREDS {{774 0 0 0-1174 {}}} SUCCS {{259 0 0 0-1173 {}} {256 0 0 0-1174 {}}} CYCLES {}}
set a(0-1173) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {1.84 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-219 LOC {1 0.0 1 0.7684375 1 0.7684375 1 0.8837499375 12 0.8837499375} PREDS {{259 0 0 0-1172 {}}} SUCCS {{259 0 0 0-1174 {}} {258 0 0 0-1180 {}}} CYCLES {}}
set a(0-1174) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-220 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.8837499999999999 12 1.0} PREDS {{772 0 0 0-1174 {}} {259 0 0 0-1173 {}} {256 0 0 0-1172 {}} {128 0 0 0-1171 {}}} SUCCS {{774 0 0 0-1172 {}} {772 0 0 0-1174 {}}} CYCLES {}}
set a(0-1175) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-221 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {{774 0 0 0-1179 {}}} SUCCS {{258 0 0 0-1177 {}} {256 0 0 0-1179 {}}} CYCLES {}}
set a(0-1176) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-222 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {} SUCCS {{259 0 0 0-1177 {}}} CYCLES {}}
set a(0-1177) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {6.68 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-223 LOC {1 0.0 1 0.582487175 1 0.582487175 1 0.9999999530000001 1 0.9999999530000001} PREDS {{259 0 0 0-1176 {}} {258 0 0 0-1175 {}}} SUCCS {{259 0 0 0-1178 {}}} CYCLES {}}
set a(0-1178) {AREA_SCORE 7499.81 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-2:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.00 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-224 LOC {1 1.0 1 1.0 1 1.0 11 0.9999 11 0.9999} PREDS {{259 0 0 0-1177 {}}} SUCCS {{259 0 0 0-1179 {}}} CYCLES {}}
set a(0-1179) {AREA_SCORE {} NAME modExp_dev#1:while:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-225 LOC {12 0.0 12 0.0 12 0.0 12 0.0 12 1.0} PREDS {{772 0 0 0-1179 {}} {259 0 0 0-1178 {}} {256 0 0 0-1175 {}} {128 0 0 0-1171 {}}} SUCCS {{774 0 0 0-1175 {}} {772 0 0 0-1179 {}}} CYCLES {}}
set a(0-1180) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-226 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{258 0 0 0-1173 {}}} SUCCS {{259 0 0 0-1181 {}}} CYCLES {}}
set a(0-1181) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-227 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{259 0 0 0-1180 {}}} SUCCS {{259 0 0 0-1182 {}}} CYCLES {}}
set a(0-1182) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {1.86 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-228 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.9999999374999999 12 0.9999999374999999} PREDS {{259 0 0 0-1181 {}}} SUCCS {{259 0 0 0-1183 {}}} CYCLES {}}
set a(0-1183) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-229 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1182 {}}} SUCCS {{259 0 0 0-1184 {}}} CYCLES {}}
set a(0-1184) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-230 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1183 {}}} SUCCS {{259 0 0 0-1185 {}}} CYCLES {}}
set a(0-1185) {AREA_SCORE {} NAME modExp_dev#1:while:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-975 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-231 LOC {1 0.23156249999999998 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1185 {}} {259 0 0 0-1184 {}} {128 0 0 0-1171 {}} {256 0 0 0-1170 {}}} SUCCS {{774 0 0 0-1170 {}} {772 0 0 0-1185 {}}} CYCLES {}}
set a(0-975) {CHI {0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {30840 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 30840 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 30840 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {616820.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-232 LOC {59 1.0 61 1.0 61 1.0 61 1.0} PREDS {{259 0 0 0-1169 {}} {258 0 0 0-1168 {}} {258 0 0 0-1167 {}} {130 0 0 0-1166 {}} {130 0 0 0-1165 {}} {130 0 0 0-1164 {}} {130 0 0 0-1163 {}} {130 0 0 0-1162 {}} {130 0 0 0-1161 {}} {130 0 0 0-1160 {}} {130 0 0 0-1158 {}} {130 0 0 0-1157 {}} {130 0 0 0-1155 {}} {130 0 0 0-1154 {}} {130 0 0 0-1153 {}} {130 0 0 0-1152 {}} {130 0 0 0-1151 {}} {130 0 0 0-1150 {}} {130 0 0 0-1149 {}} {130 0 0 0-1148 {}} {130 0 0 0-1147 {}} {130 0 0 0-1145 {}} {130 0 0 0-1144 {}} {130 0 0 0-1143 {}} {130 0 0 0-1142 {}} {130 0 0 0-1141 {}} {130 0 0 0-1140 {}} {130 0 0 0-1139 {}} {130 0 0 0-1138 {}} {130 0 0 0-1137 {}} {130 0 0 0-1136 {}} {130 0 0 0-1135 {}} {130 0 0 0-1134 {}} {130 0 0 0-1133 {}} {130 0 0 0-1132 {}} {130 0 0 0-1131 {}} {130 0 0 0-1129 {}} {130 0 0 0-1128 {}} {130 0 0 0-1127 {}} {130 0 0 0-1126 {}} {130 0 0 0-1125 {}} {130 0 0 0-1124 {}} {130 0 0 0-1123 {}} {64 0 0 0-1122 {}} {64 0 0 0-974 {}}} SUCCS {{772 0 0 0-1167 {}} {772 0 0 0-1168 {}} {772 0 0 0-1169 {}} {131 0 0 0-1186 {}} {130 0 0 0-1187 {}} {130 0 0 0-1188 {}} {130 0 0 0-1189 {}} {130 0 0 0-1191 {}} {258 0 0 0-1192 {}} {130 0 0 0-1193 {}} {130 0 0 0-1194 {}} {130 0 0 0-1195 {}} {130 0 0 0-1197 {}} {130 0 0 0-1198 {}} {130 0 0 0-1200 {}} {130 0 0 0-1201 {}} {130 0 0 0-1202 {}} {130 0 0 0-1203 {}} {130 0 0 0-1204 {}} {130 0 0 0-1205 {}} {130 0 0 0-1206 {}} {130 0 0 0-1207 {}} {130 0 0 0-1208 {}} {130 0 0 0-1209 {}} {130 0 0 0-1210 {}} {130 0 0 0-1211 {}} {130 0 0 0-1212 {}} {130 0 0 0-1213 {}} {130 0 0 0-1214 {}} {130 0 0 0-1215 {}}} CYCLES {}}
set a(0-1186) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-233 LOC {59 1.0 62 0.35343749999999996 62 0.35343749999999996 62 0.35343749999999996} PREDS {{131 0 0 0-975 {}} {258 0 0 0-1152 {}}} SUCCS {{259 0 0 0-1187 {}}} CYCLES {}}
set a(0-1187) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {1.84 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-234 LOC {60 0.0 62 0.35343749999999996 62 0.35343749999999996 62 0.46874993749999994 62 0.46874993749999994} PREDS {{259 0 0 0-1186 {}} {130 0 0 0-975 {}} {258 0 0 0-1136 {}}} SUCCS {{259 0 0 0-1188 {}}} CYCLES {}}
set a(0-1188) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-235 LOC {60 0.1153125 62 0.46875 62 0.46875 62 0.46875} PREDS {{259 0 0 0-1187 {}} {130 0 0 0-975 {}} {128 0 0 0-1190 {}}} SUCCS {{258 0 0 0-1190 {}}} CYCLES {}}
set a(0-1189) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-236 LOC {60 0.0 62 0.46875 62 0.46875 62 0.46875} PREDS {{130 0 0 0-975 {}} {128 0 0 0-1190 {}}} SUCCS {{259 0 0 0-1190 {}}} CYCLES {}}
set a(0-1190) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-237 LOC {60 1.0 62 0.575 62 1.0 75 0.019999937499999954 75 0.019999937499999954} PREDS {{259 0 0 0-1189 {}} {258 0 0 0-1188 {}}} SUCCS {{128 0 0 0-1188 {}} {128 0 0 0-1189 {}} {259 0 0 0-1191 {}}} CYCLES {}}
set a(0-1191) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-238 LOC {73 0.02 75 0.051237174999999996 75 0.051237174999999996 75 0.051237174999999996} PREDS {{259 0 0 0-1190 {}} {130 0 0 0-975 {}}} SUCCS {{258 0 0 0-1193 {}}} CYCLES {}}
set a(0-1192) {AREA_SCORE {} NAME COMP_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-239 LOC {59 1.0 75 0.051237174999999996 75 0.051237174999999996 75 0.051237174999999996 75 0.051237174999999996} PREDS {{258 0 0 0-975 {}}} SUCCS {{772 0 0 0-1168 {}} {259 0 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {6.68 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-240 LOC {73 0.02 75 0.051237174999999996 75 0.051237174999999996 75 0.468749953 75 0.468749953} PREDS {{259 0 0 0-1192 {}} {258 0 0 0-1191 {}} {130 0 0 0-975 {}}} SUCCS {{259 0 0 0-1194 {}}} CYCLES {}}
set a(0-1194) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-241 LOC {73 0.437512825 75 0.46875 75 0.46875 75 0.46875} PREDS {{259 0 0 0-1193 {}} {130 0 0 0-975 {}} {128 0 0 0-1196 {}}} SUCCS {{258 0 0 0-1196 {}}} CYCLES {}}
set a(0-1195) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-242 LOC {73 0.0 75 0.46875 75 0.46875 75 0.46875} PREDS {{130 0 0 0-975 {}} {128 0 0 0-1196 {}}} SUCCS {{259 0 0 0-1196 {}}} CYCLES {}}
set a(0-1196) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-243 LOC {73 1.0 75 0.575 75 1.0 88 0.019999937499999954 88 0.019999937499999954} PREDS {{259 0 0 0-1195 {}} {258 0 0 0-1194 {}}} SUCCS {{128 0 0 0-1194 {}} {128 0 0 0-1195 {}} {259 0 0 0-1197 {}}} CYCLES {}}
set a(0-1197) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-244 LOC {86 0.02 88 0.875 88 0.875 88 0.875} PREDS {{259 0 0 0-1196 {}} {130 0 0 0-975 {}}} SUCCS {{258 0 1.500 0-1201 {}} {258 0 1.500 0-1203 {}}} CYCLES {}}
set a(0-1198) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(0)#1 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-245 LOC {59 1.0 61 1.0 61 1.0 88 0.875} PREDS {{130 0 0 0-975 {}} {258 0 0 0-1144 {}}} SUCCS {{259 0 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {AREA_SCORE {} NAME COMP_LOOP:select#7 TYPE SELECT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-246 LOC {59 1.0 61 1.0 61 1.0 88 0.875} PREDS {{259 0 0 0-1198 {}}} SUCCS {{146 0 0 0-1200 {}} {130 0 0 0-1201 {}} {146 0 0 0-1202 {}} {130 0 0 0-1203 {}}} CYCLES {}}
set a(0-1200) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-1)#3 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-247 LOC {59 1.0 88 0.0 88 0.0 88 0.875} PREDS {{146 0 0 0-1199 {}} {130 0 0 0-975 {}} {258 0 0 0-1144 {}}} SUCCS {{259 0 1.500 0-1201 {}}} CYCLES {}}
set a(0-1201) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-248 LOC {86 1.0 88 0.975 88 1.0 89 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-1201 {}} {259 0 1.500 0-1200 {}} {130 0 0 0-1199 {}} {258 0 1.500 0-1197 {}} {130 0 0 0-975 {}} {258 0 0 0-1161 {}} {256 0 0 0-1148 {}} {256 0 0 0-1132 {}} {258 0 0 0-1110 {}} {258 0 0 0-1064 {}} {256 0 0 0-1051 {}} {256 0 0 0-1035 {}}} SUCCS {{774 0 1.500 0-1035 {}} {774 0 1.500 0-1051 {}} {774 0 0 0-1064 {}} {774 0 0 0-1110 {}} {774 0 1.500 0-1132 {}} {774 0 1.500 0-1148 {}} {774 0 0 0-1161 {}} {774 0 0 0-1201 {}}} CYCLES {}}
set a(0-1202) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-1)#1 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-249 LOC {59 1.0 88 0.0 88 0.0 88 0.875} PREDS {{146 0 0 0-1199 {}} {130 0 0 0-975 {}} {258 0 0 0-1144 {}}} SUCCS {{259 0 1.500 0-1203 {}}} CYCLES {}}
set a(0-1203) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-250 LOC {86 1.0 88 0.975 88 1.0 89 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-1203 {}} {259 0 1.500 0-1202 {}} {130 0 0 0-1199 {}} {258 0 1.500 0-1197 {}} {130 0 0 0-975 {}} {258 0 0 0-1163 {}} {256 0 0 0-1150 {}} {256 0 0 0-1134 {}} {258 0 0 0-1112 {}} {258 0 0 0-1065 {}} {256 0 0 0-1053 {}} {256 0 0 0-1036 {}}} SUCCS {{774 0 1.500 0-1036 {}} {774 0 1.500 0-1053 {}} {774 0 0 0-1065 {}} {774 0 0 0-1112 {}} {774 0 1.500 0-1134 {}} {774 0 1.500 0-1150 {}} {774 0 0 0-1163 {}} {774 0 0 0-1203 {}}} CYCLES {}}
set a(0-1204) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-251 LOC {59 1.0 61 1.0 61 1.0 61 1.0 89 0.8218749999999999} PREDS {{130 0 0 0-975 {}} {774 0 0 0-1207 {}}} SUCCS {{259 0 0 0-1205 {}} {256 0 0 0-1207 {}}} CYCLES {}}
set a(0-1205) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#3 TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-252 LOC {59 1.0 61 1.0 61 1.0 89 0.8218749999999999} PREDS {{259 0 0 0-1204 {}} {130 0 0 0-975 {}}} SUCCS {{259 0 0 0-1206 {}}} CYCLES {}}
set a(0-1206) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:slc(COMP_LOOP-2:COMP_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-253 LOC {60 0.0 62 0.8218749999999999 62 0.8218749999999999 62 0.8846874374999999 89 0.8846874374999999} PREDS {{259 0 0 0-1205 {}} {130 0 0 0-975 {}}} SUCCS {{259 0 0 0-1207 {}} {258 0 0 0-1211 {}}} CYCLES {}}
set a(0-1207) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-254 LOC {60 0.0628125 62 0.8846875 62 0.8846875 62 0.8846875 89 1.0} PREDS {{772 0 0 0-1207 {}} {259 0 0 0-1206 {}} {256 0 0 0-1204 {}} {130 0 0 0-975 {}} {256 0 0 0-1164 {}} {256 0 0 0-1137 {}} {256 0 0 0-1125 {}} {256 0 0 0-1116 {}} {256 0 0 0-1071 {}} {256 0 0 0-1066 {}} {256 0 0 0-1040 {}} {256 0 0 0-1029 {}}} SUCCS {{774 0 0 0-1029 {}} {774 0 0 0-1040 {}} {774 0 0 0-1066 {}} {774 0 0 0-1071 {}} {774 0 0 0-1116 {}} {774 0 0 0-1125 {}} {774 0 0 0-1137 {}} {774 0 0 0-1164 {}} {774 0 0 0-1204 {}} {772 0 0 0-1207 {}}} CYCLES {}}
set a(0-1208) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-255 LOC {59 1.0 62 0.8846875 62 0.8846875 89 0.8846875} PREDS {{130 0 0 0-975 {}}} SUCCS {{259 0 0 0-1209 {}}} CYCLES {}}
set a(0-1209) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not TYPE NOT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-256 LOC {59 1.0 62 0.8846875 62 0.8846875 89 0.8846875} PREDS {{259 0 0 0-1208 {}} {130 0 0 0-975 {}}} SUCCS {{259 0 0 0-1210 {}}} CYCLES {}}
set a(0-1210) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-257 LOC {59 1.0 62 0.8846875 62 0.8846875 89 0.8846875} PREDS {{259 0 0 0-1209 {}} {130 0 0 0-975 {}}} SUCCS {{258 0 0 0-1212 {}}} CYCLES {}}
set a(0-1211) {AREA_SCORE {} NAME operator<<64,false>:conc TYPE CONCATENATE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-258 LOC {60 0.0628125 62 0.8846875 62 0.8846875 89 0.8846875} PREDS {{258 0 0 0-1206 {}} {130 0 0 0-975 {}}} SUCCS {{259 0 0 0-1212 {}}} CYCLES {}}
set a(0-1212) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-1:operator<<64,false>:acc TYPE ACCU DELAY {1.84 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-259 LOC {60 0.0628125 62 0.8846875 62 0.8846875 62 0.9999999374999999 89 0.9999999374999999} PREDS {{259 0 0 0-1211 {}} {258 0 0 0-1210 {}} {130 0 0 0-975 {}}} SUCCS {{259 0 0 0-1213 {}}} CYCLES {}}
set a(0-1213) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-260 LOC {60 0.178125 62 1.0 62 1.0 89 1.0} PREDS {{259 0 0 0-1212 {}} {130 0 0 0-975 {}}} SUCCS {{259 0 0 0-1214 {}}} CYCLES {}}
set a(0-1214) {AREA_SCORE {} NAME COMP_LOOP-1:not#1 TYPE NOT PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-261 LOC {60 0.178125 62 1.0 62 1.0 89 1.0} PREDS {{259 0 0 0-1213 {}} {130 0 0 0-975 {}}} SUCCS {{259 0 0 0-1215 {}}} CYCLES {}}
set a(0-1215) {AREA_SCORE {} NAME COMP_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-973 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-262 LOC {60 0.178125 62 1.0 62 1.0 62 1.0 89 1.0} PREDS {{772 0 0 0-1215 {}} {259 0 0 0-1214 {}} {130 0 0 0-975 {}} {256 0 0 0-1025 {}}} SUCCS {{774 0 0 0-1025 {}} {772 0 0 0-1215 {}}} CYCLES {}}
set a(0-973) {CHI {0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-974 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-975 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 89 UNROLL 2 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290410 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 22873 TOTAL_CYCLES_IN 228730 TOTAL_CYCLES_UNDER 61680 TOTAL_CYCLES 290410 NAME COMP_LOOP TYPE LOOP DELAY {5808220.00 ns} PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-263 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1016 {}} {130 0 0 0-1015 {}} {130 0 0 0-1014 {}} {130 0 0 0-1013 {}} {130 0 0 0-1012 {}} {130 0 0 0-1011 {}} {130 0 0 0-1010 {}} {258 0 0 0-1009 {}} {774 0 0 0-1223 {}}} SUCCS {{772 0 0 0-1009 {}} {772 0 0 0-1016 {}} {131 0 0 0-1216 {}} {130 0 0 0-1217 {}} {130 0 0 0-1218 {}} {130 0 0 0-1219 {}} {130 0 0 0-1220 {}} {130 0 0 0-1221 {}} {130 0 0 0-1222 {}} {256 0 0 0-1223 {}}} CYCLES {}}
set a(0-1216) {AREA_SCORE {} NAME STAGE_VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-264 LOC {1 1.0 2 0.83875 2 0.83875 2 0.83875 2 0.83875} PREDS {{131 0 0 0-973 {}} {774 0 0 0-1223 {}}} SUCCS {{259 0 0 0-1217 {}} {130 0 0 0-1222 {}} {256 0 0 0-1223 {}}} CYCLES {}}
set a(0-1217) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME STAGE_VEC_LOOP:acc#1 TYPE ACCU DELAY {1.36 ns} PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-265 LOC {2 0.0 2 0.83875 2 0.83875 2 0.9240624375 2 0.9240624375} PREDS {{259 0 0 0-1216 {}} {130 0 0 0-973 {}}} SUCCS {{259 0 0 0-1218 {}} {130 0 0 0-1222 {}} {258 0 0 0-1223 {}}} CYCLES {}}
set a(0-1218) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-266 LOC {2 0.0853125 2 0.9240625 2 0.9240625 2 0.9240625} PREDS {{259 0 0 0-1217 {}} {130 0 0 0-973 {}}} SUCCS {{259 0 0 0-1219 {}} {130 0 0 0-1222 {}}} CYCLES {}}
set a(0-1219) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME STAGE_VEC_LOOP:acc TYPE ACCU DELAY {1.22 ns} PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-267 LOC {2 0.0853125 2 0.9240625 2 0.9240625 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-1218 {}} {130 0 0 0-973 {}}} SUCCS {{259 0 0 0-1220 {}} {130 0 0 0-1222 {}}} CYCLES {}}
set a(0-1220) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-268 LOC {2 0.16125 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1219 {}} {130 0 0 0-973 {}}} SUCCS {{259 0 0 0-1221 {}} {130 0 0 0-1222 {}}} CYCLES {}}
set a(0-1221) {AREA_SCORE {} NAME STAGE_VEC_LOOP:not TYPE NOT PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-269 LOC {2 0.16125 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1220 {}} {130 0 0 0-973 {}}} SUCCS {{259 0 0 0-1222 {}}} CYCLES {}}
set a(0-1222) {AREA_SCORE {} NAME STAGE_VEC_LOOP:break(STAGE_VEC_LOOP) TYPE TERMINATE PAR 0-972 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-270 LOC {2 0.16125 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1221 {}} {130 0 0 0-1220 {}} {130 0 0 0-1219 {}} {130 0 0 0-1218 {}} {130 0 0 0-1217 {}} {130 0 0 0-1216 {}} {130 0 0 0-973 {}}} SUCCS {{129 0 0 0-1223 {}}} CYCLES {}}
set a(0-1223) {AREA_SCORE {} NAME asn(STAGE_VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-972 LOC {2 0.0853125 2 0.9240625 2 0.9240625 2 0.9240625 2 1.0} PREDS {{772 0 0 0-1223 {}} {129 0 0 0-1222 {}} {258 0 0 0-1217 {}} {256 0 0 0-1216 {}} {256 0 0 0-973 {}}} SUCCS {{774 0 0 0-973 {}} {774 0 0 0-1216 {}} {772 0 0 0-1223 {}}} CYCLES {}}
set a(0-972) {CHI {0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-973 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290430 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 290410 TOTAL_CYCLES 290430 NAME STAGE_VEC_LOOP TYPE LOOP DELAY {5808620.00 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-271 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1008 {}} {258 0 0 0-971 {}} {258 0 0 0-981 {}}} SUCCS {{772 0 0 0-985 {}} {772 0 0 0-1008 {}} {131 0 0 0-1224 {}} {130 0 0 0-1225 {}} {130 0 0 0-1226 {}}} CYCLES {}}
set a(0-1224) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc TYPE ACCU DELAY {0.95 ns} PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-272 LOC {6 0.0 6 0.9409375 6 0.9409375 6 0.9999999374999999 6 0.9999999374999999} PREDS {{131 0 0 0-972 {}} {258 0 0 0-980 {}}} SUCCS {{259 0 0 0-1225 {}} {130 0 0 0-1226 {}}} CYCLES {}}
set a(0-1225) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:slc(STAGE_MAIN_LOOP:acc)(4) TYPE READSLICE PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-273 LOC {6 0.0590625 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1224 {}} {130 0 0 0-972 {}}} SUCCS {{259 0 0 0-1226 {}}} CYCLES {}}
set a(0-1226) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:break(STAGE_MAIN_LOOP) TYPE TERMINATE PAR 0-970 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-274 LOC {6 0.0590625 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1225 {}} {130 0 0 0-1224 {}} {130 0 0 0-972 {}}} SUCCS {{129 0 0 0-1227 {}}} CYCLES {}}
set a(0-1227) {AREA_SCORE {} NAME asn(STAGE_MAIN_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-970 LOC {6 0.0 6 0.0 6 0.0 6 0.0 6 1.0} PREDS {{772 0 0 0-1227 {}} {129 0 0 0-1226 {}} {258 0 0 0-980 {}} {256 0 0 0-979 {}}} SUCCS {{774 0 0 0-979 {}} {772 0 0 0-1227 {}}} CYCLES {}}
set a(0-970) {CHI {0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-971 0-1008 0-972 0-1224 0-1225 0-1226 0-1227} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 6 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 60 TOTAL_CYCLES_IN 60 TOTAL_CYCLES_UNDER 290550 TOTAL_CYCLES 290610 NAME STAGE_MAIN_LOOP TYPE LOOP DELAY {5812220.00 ns} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-275 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-978 {}} {258 0 0 0-977 {}} {258 0 0 0-976 {}}} SUCCS {{772 0 0 0-978 {}} {131 0 0 0-1228 {}} {130 0 0 0-1229 {}} {130 0 0 0-1230 {}} {130 0 0 0-1231 {}} {130 0 0 0-1232 {}} {130 0 0 0-1233 {}} {130 0 0 0-1234 {}} {130 0 0 0-1235 {}} {130 0 0 0-1236 {}} {130 0 0 0-1237 {}} {130 0 0 0-1238 {}} {130 0 0 0-1239 {}}} CYCLES {}}
set a(0-1228) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-276 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-970 {}} {128 0 0 0-1229 {}}} SUCCS {{259 0 0 0-1229 {}}} CYCLES {}}
set a(0-1229) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-277 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1229 {}} {259 0 0 0-1228 {}} {130 0 0 0-970 {}} {256 0 0 0-977 {}}} SUCCS {{774 0 0 0-977 {}} {128 0 0 0-1228 {}} {772 0 0 0-1229 {}} {259 0 0 0-1230 {}}} CYCLES {}}
set a(0-1230) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-278 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1229 {}} {130 0 0 0-970 {}}} SUCCS {} CYCLES {}}
set a(0-1231) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-279 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-970 {}} {128 0 0 0-1232 {}}} SUCCS {{259 0 0 0-1232 {}}} CYCLES {}}
set a(0-1232) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-280 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1232 {}} {259 0 0 0-1231 {}} {130 0 0 0-970 {}} {256 0 0 0-976 {}}} SUCCS {{774 0 0 0-976 {}} {128 0 0 0-1231 {}} {772 0 0 0-1232 {}} {259 0 0 0-1233 {}}} CYCLES {}}
set a(0-1233) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-281 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1232 {}} {130 0 0 0-970 {}}} SUCCS {} CYCLES {}}
set a(0-1234) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-282 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-970 {}} {128 0 0 0-1235 {}}} SUCCS {{259 0 0 0-1235 {}}} CYCLES {}}
set a(0-1235) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-283 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1235 {}} {259 0 0 0-1234 {}} {130 0 0 0-970 {}}} SUCCS {{128 0 0 0-1234 {}} {772 0 0 0-1235 {}} {259 0 0 0-1236 {}}} CYCLES {}}
set a(0-1236) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-284 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1235 {}} {130 0 0 0-970 {}}} SUCCS {} CYCLES {}}
set a(0-1237) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-285 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-970 {}} {128 0 0 0-1238 {}}} SUCCS {{259 0 0 0-1238 {}}} CYCLES {}}
set a(0-1238) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-286 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1238 {}} {259 0 0 0-1237 {}} {130 0 0 0-970 {}}} SUCCS {{128 0 0 0-1237 {}} {772 0 0 0-1238 {}} {259 0 0 0-1239 {}}} CYCLES {}}
set a(0-1239) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-969 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-287 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1238 {}} {130 0 0 0-970 {}}} SUCCS {} CYCLES {}}
set a(0-969) {CHI {0-976 0-977 0-978 0-970 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239} ITERATIONS Infinite LATENCY {290607 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290612 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 290610 TOTAL_CYCLES 290612 NAME main TYPE LOOP DELAY {5812260.00 ns} PAR 0-968 XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-288 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-968) {CHI 0-969 ITERATIONS Infinite LATENCY {290607 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290612 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 290612 TOTAL_CYCLES 290612 NAME core:rlp TYPE LOOP DELAY {5812260.00 ns} PAR {} XREFS 033c2729-dd4a-4764-8973-9d948f8731a0-289 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-968-TOTALCYCLES) {290612}
set a(0-968-QMOD) {ccs_in(5,64) 0-976 ccs_in(6,64) 0-977 mgc_add(4,0,1,1,4) 0-980 mgc_shift_l(1,0,4,10) 0-981 mgc_add(64,0,1,1,64) {0-982 0-996 0-1082 0-1173} mgc_div(64,10,0) 0-983 mgc_add(65,0,2,1,65) {0-989 0-1004 0-1091 0-1182} mgc_mul(64,0,64,0,64) {0-999 0-1086 0-1102 0-1177 0-1193} mgc_rem(64,64,0) {0-1000 0-1087 0-1178} mgc_add(64,0,2,1,64) 0-1013 mgc_add(9,0,8,0,9) 0-1031 BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) {0-1035 0-1051 0-1064 0-1110 0-1132 0-1148 0-1161 0-1201} BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) {0-1036 0-1053 0-1065 0-1112 0-1134 0-1150 0-1163 0-1203} mgc_mux(64,1,2) {0-1039 0-1055 0-1136 0-1152} mgc_add(9,0,9,0,10) {0-1044 0-1141} mgc_add(10,0,10,0,10) {0-1047 0-1128 0-1144} mgc_add(64,0,64,0,64) {0-1056 0-1096 0-1119 0-1153 0-1187 0-1212} modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() {0-1059 0-1099 0-1105 0-1156 0-1190 0-1196} mgc_add(9,0,2,1,9) 0-1075 mgc_add(8,0,2,1,9) 0-1206 mgc_add(32,0,10,0,32) 0-1217 mgc_add(22,0,1,1,23) 0-1219 mgc_add(4,0,1,1,5) 0-1224 mgc_io_sync(0) {0-1229 0-1232 0-1235 0-1238}}
set a(0-968-PROC_NAME) {core}
set a(0-968-HIER_NAME) {/inPlaceNTT_DIF/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-968}

