// Seed: 3414441943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = {1{1}};
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4
);
  always_latch @(posedge 1) begin
    $display(1);
  end
  wire id_6;
  assign id_0 = id_2++;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6
  );
  wire id_8, id_9, id_10;
  logic [7:0] id_11, id_12;
  assign id_12[1] = 1;
endmodule
