{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632230709483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632230709494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 21 20:25:09 2021 " "Processing started: Tue Sep 21 20:25:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632230709494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230709494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230709494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632230710676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632230710677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_code_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file morse_code_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_code_ver2 " "Found entity 1: morse_code_ver2" {  } { { "morse_code_ver2.v" "" { Text "C:/intelFPGA_lite/lab5/morse_code_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_morse.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_morse.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_morse " "Found entity 1: interface_morse" {  } { { "interface_morse.v" "" { Text "C:/intelFPGA_lite/lab5/interface_morse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/lab5/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onehotfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file onehotfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 onehotfsm " "Found entity 1: onehotfsm" {  } { { "onehotfsm.v" "" { Text "C:/intelFPGA_lite/lab5/onehotfsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_one_zero_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_one_zero_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_one_zero_detector " "Found entity 1: zero_one_zero_detector" {  } { { "zero_one_zero_detector.v" "" { Text "C:/intelFPGA_lite/lab5/zero_one_zero_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_2 " "Found entity 1: testbench_2" {  } { { "testbench_2.v" "" { Text "C:/intelFPGA_lite/lab5/testbench_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_onehot.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_onehot.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_onehot " "Found entity 1: interface_onehot" {  } { { "interface_onehot.v" "" { Text "C:/intelFPGA_lite/lab5/interface_onehot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_010_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_010_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_010_detector " "Found entity 1: interface_010_detector" {  } { { "interface_010_detector.v" "" { Text "C:/intelFPGA_lite/lab5/interface_010_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mealy_010_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mealy_010_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_010_detector " "Found entity 1: mealy_010_detector" {  } { { "output_files/mealy_010_detector.v" "" { Text "C:/intelFPGA_lite/lab5/output_files/mealy_010_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_mealy.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_mealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_mealy " "Found entity 1: interface_mealy" {  } { { "interface_mealy.v" "" { Text "C:/intelFPGA_lite/lab5/interface_mealy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mealy_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_testbench " "Found entity 1: mealy_testbench" {  } { { "mealy_testbench.v" "" { Text "C:/intelFPGA_lite/lab5/mealy_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632230726724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_morse " "Elaborating entity \"interface_morse\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632230726899 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] interface_morse.v(5) " "Output port \"LEDR\[1\]\" at interface_morse.v(5) has no driver" {  } { { "interface_morse.v" "" { Text "C:/intelFPGA_lite/lab5/interface_morse.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632230726931 "|interface_morse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_code_ver2 morse_code_ver2:uut " "Elaborating entity \"morse_code_ver2\" for hierarchy \"morse_code_ver2:uut\"" {  } { { "interface_morse.v" "uut" { Text "C:/intelFPGA_lite/lab5/interface_morse.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632230726937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 morse_code_ver2.v(25) " "Verilog HDL assignment warning at morse_code_ver2.v(25): truncated value with size 32 to match size of target (25)" {  } { { "morse_code_ver2.v" "" { Text "C:/intelFPGA_lite/lab5/morse_code_ver2.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632230726959 "|interface_morse|morse_code_ver2:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 morse_code_ver2.v(27) " "Verilog HDL assignment warning at morse_code_ver2.v(27): truncated value with size 32 to match size of target (1)" {  } { { "morse_code_ver2.v" "" { Text "C:/intelFPGA_lite/lab5/morse_code_ver2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632230726959 "|interface_morse|morse_code_ver2:uut"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in morse_code_ver2.v(71) " "Verilog HDL Always Construct warning at morse_code_ver2.v(71): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "morse_code_ver2.v" "" { Text "C:/intelFPGA_lite/lab5/morse_code_ver2.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632230726959 "|interface_morse|morse_code_ver2:uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en morse_code_ver2.v(69) " "Verilog HDL Always Construct warning at morse_code_ver2.v(69): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "morse_code_ver2.v" "" { Text "C:/intelFPGA_lite/lab5/morse_code_ver2.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632230726959 "|interface_morse|morse_code_ver2:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en morse_code_ver2.v(71) " "Inferred latch for \"en\" at morse_code_ver2.v(71)" {  } { { "morse_code_ver2.v" "" { Text "C:/intelFPGA_lite/lab5/morse_code_ver2.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230726959 "|interface_morse|morse_code_ver2:uut"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "interface_morse.v" "" { Text "C:/intelFPGA_lite/lab5/interface_morse.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632230728310 "|interface_morse|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632230728310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632230728473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632230730153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632230730153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632230730566 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632230730566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632230730566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632230730566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632230730618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 21 20:25:30 2021 " "Processing ended: Tue Sep 21 20:25:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632230730618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632230730618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632230730618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632230730618 ""}
