Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 16 07:02:06 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_stopwatch_control_sets_placed.rpt
| Design       : top_stopwatch
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             208 |           61 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              73 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|              Clock Signal             |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  U_FND_CTRL/U_clk_divider/r_clk_reg_0 |                                             | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                        | U_FSM/current_state[1]_i_1_n_0              | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                        | U_CLOCK/o_hour[4]_i_1_n_0                   | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                        | U_STOPWATCH_CU/FSM_onehot_state_reg[2]_1[0] | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                        | U_Btn_DB_RUN/E[0]                           | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                        | U_Btn_DB_SEC/E[0]                           | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                        | U_STOPWATCH_CU/E[0]                         | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                        | U_STOPWATCH_CU/FSM_onehot_state_reg[2]_0[0] | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                        | U_CLOCK/o_msec[6]_i_1_n_0                   | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                        | U_STOPWATCH_DP/U_clk_div/E[0]               | reset_IBUF       |                3 |              7 |         2.33 |
|  U_Btn_DB_CLEAR/r_1khz                |                                             | reset_IBUF       |                2 |              8 |         4.00 |
|  U_Btn_DB_MIN/r_1khz                  |                                             | reset_IBUF       |                3 |              8 |         2.67 |
|  U_Btn_DB_RUN/r_1khz                  |                                             | reset_IBUF       |                1 |              8 |         8.00 |
|  U_Btn_DB_SEC/r_1khz                  |                                             | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                        | U_STOPWATCH_CU/FSM_onehot_state_reg[2]_2[0] | reset_IBUF       |                5 |             23 |         4.60 |
|  clk_IBUF_BUFG                        |                                             | reset_IBUF       |               52 |            174 |         3.35 |
+---------------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+


