-- Project:   UD3_QFN
-- Generated: 01/13/2026 15:59:08
-- PSoC Creator  4.4

ENTITY UD3_QFN IS
    PORT(
        GD2A(0)_PAD : OUT std_ulogic;
        UVLO(0)_PAD : IN std_ulogic;
        TP6(0)_PAD : OUT std_ulogic;
        LED_int(0)_PAD : OUT std_ulogic;
        Fan(0)_PAD : OUT std_ulogic;
        GD1A(0)_PAD : OUT std_ulogic;
        LED_sysfault(0)_PAD : OUT std_ulogic;
        LED_com(0)_PAD : OUT std_ulogic;
        Relay2(0)_PAD : OUT std_ulogic;
        Relay1(0)_PAD : OUT std_ulogic;
        LED_OCD(0)_PAD : OUT std_ulogic;
        GD2B(0)_PAD : OUT std_ulogic;
        GD1B(0)_PAD : OUT std_ulogic;
        Rx(0)_PAD : IN std_ulogic;
        Tx(0)_PAD : OUT std_ulogic;
        Relay3(0)_PAD : OUT std_ulogic;
        Relay4(0)_PAD : OUT std_ulogic;
        Ext_Interrupter(0)_PAD : IN std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        digipot_clk(0)_PAD : OUT std_ulogic;
        digipot_data(0)_PAD : OUT std_ulogic;
        digipot_ncs(0)_PAD : OUT std_ulogic;
        dcdc_ena(0)_PAD : OUT std_ulogic;
        ZCD_Debug(0)_PAD : OUT std_ulogic;
        button_input(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END UD3_QFN;

ARCHITECTURE __DEFAULT__ OF UD3_QFN IS
    SIGNAL AMuxHw_1_Decoder_old_id_0 : bit;
    SIGNAL AMuxHw_1_Decoder_old_id_1 : bit;
    SIGNAL AMuxHw_1_Decoder_one_hot_0 : bit;
    SIGNAL AMuxHw_1_Decoder_one_hot_1 : bit;
    SIGNAL AMuxHw_1_Decoder_one_hot_2 : bit;
    SIGNAL AMuxHw_1_Decoder_one_hot_3 : bit;
    SIGNAL CTout(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_INTCLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_INTCLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_INTCLK : SIGNAL IS true;
    SIGNAL ClockBlock_INTCLK_local : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_PWMCLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_PWMCLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_PWMCLK : SIGNAL IS true;
    SIGNAL ClockBlock_PWMCLK_local : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL ClockBlock_samp_clk : bit;
    ATTRIBUTE global_signal OF ClockBlock_samp_clk : SIGNAL IS true;
    SIGNAL ClockBlock_samp_clk_local : bit;
    SIGNAL DEBUG_DA(0)__PA : bit;
    SIGNAL DEBUG_ILIM(0)__PA : bit;
    SIGNAL Dedicated_Output__PA : bit;
    SIGNAL Ext_Interrupter(0)__PA : bit;
    SIGNAL FB_STABLE : bit;
    SIGNAL Fan(0)__PA : bit;
    SIGNAL GD1A(0)__PA : bit;
    SIGNAL GD1B(0)__PA : bit;
    SIGNAL GD2A(0)__PA : bit;
    SIGNAL GD2B(0)__PA : bit;
    SIGNAL Ibus(0)__PA : bit;
    SIGNAL LED_OCD(0)__PA : bit;
    SIGNAL LED_com(0)__PA : bit;
    SIGNAL LED_int(0)__PA : bit;
    SIGNAL LED_sysfault(0)__PA : bit;
    SIGNAL NOT_interrupter : bit;
    SIGNAL Net_11581 : bit;
    SIGNAL Net_11638 : bit;
    SIGNAL Net_11723 : bit;
    SIGNAL Net_11879 : bit;
    SIGNAL Net_11931 : bit;
    SIGNAL Net_12147 : bit;
    SIGNAL Net_12187 : bit;
    SIGNAL Net_12206 : bit;
    SIGNAL Net_12220 : bit;
    SIGNAL Net_12231 : bit;
    SIGNAL Net_12235 : bit;
    SIGNAL Net_12256 : bit;
    SIGNAL Net_12286 : bit;
    SIGNAL Net_12287 : bit;
    SIGNAL Net_12291 : bit;
    SIGNAL Net_12420_0 : bit;
    SIGNAL Net_12420_1 : bit;
    SIGNAL Net_12472 : bit;
    SIGNAL Net_12574 : bit;
    SIGNAL Net_12592 : bit;
    SIGNAL Net_12930 : bit;
    SIGNAL Net_12937 : bit;
    SIGNAL Net_12965 : bit;
    SIGNAL Net_13009 : bit;
    SIGNAL Net_13025 : bit;
    SIGNAL Net_13073 : bit;
    SIGNAL Net_13080 : bit;
    SIGNAL Net_13092 : bit;
    SIGNAL Net_13144 : bit;
    SIGNAL Net_13152 : bit;
    SIGNAL Net_13158 : bit;
    SIGNAL Net_13196 : bit;
    SIGNAL Net_13198 : bit;
    SIGNAL Net_13204 : bit;
    SIGNAL Net_13576 : bit;
    SIGNAL Net_13720 : bit;
    SIGNAL Net_13728 : bit;
    SIGNAL Net_14368 : bit;
    SIGNAL Net_14813 : bit;
    ATTRIBUTE global_signal OF Net_14813 : SIGNAL IS true;
    SIGNAL Net_14813_local : bit;
    SIGNAL Net_14885 : bit;
    SIGNAL Net_14937 : bit;
    SIGNAL Net_15573 : bit;
    SIGNAL Net_15574 : bit;
    SIGNAL Net_16095 : bit;
    SIGNAL Net_16103 : bit;
    SIGNAL Net_16104 : bit;
    SIGNAL Net_16145 : bit;
    SIGNAL Net_16155 : bit;
    SIGNAL Net_16156 : bit;
    SIGNAL Net_16264 : bit;
    SIGNAL Net_16389 : bit;
    SIGNAL Net_16488 : bit;
    SIGNAL Net_16490 : bit;
    SIGNAL Net_16497 : bit;
    SIGNAL Net_16498 : bit;
    SIGNAL Net_16500 : bit;
    SIGNAL Net_16501 : bit;
    SIGNAL Net_16503 : bit;
    SIGNAL Net_16504 : bit;
    SIGNAL Net_16573 : bit;
    SIGNAL Net_16573__SYNC_OUT : bit;
    SIGNAL Net_16573__SYNC_OUT_1 : bit;
    SIGNAL Net_16816 : bit;
    SIGNAL Net_16817 : bit;
    SIGNAL Net_16894 : bit;
    SIGNAL Net_16898 : bit;
    SIGNAL Net_16919 : bit;
    SIGNAL Net_16922 : bit;
    SIGNAL Net_17282 : bit;
    SIGNAL Net_18015 : bit;
    SIGNAL Net_18696 : bit;
    SIGNAL Net_18725 : bit;
    SIGNAL Net_18729 : bit;
    SIGNAL Net_18735 : bit;
    SIGNAL Net_18750 : bit;
    SIGNAL Net_18873 : bit;
    SIGNAL Net_18966 : bit;
    SIGNAL Net_19152 : bit;
    SIGNAL Net_19331 : bit;
    SIGNAL Net_19521 : bit;
    SIGNAL Net_19529 : bit;
    SIGNAL Net_19634 : bit;
    SIGNAL Net_19641 : bit;
    SIGNAL Net_19645 : bit;
    SIGNAL Net_29 : bit;
    ATTRIBUTE udbclken_assigned OF Net_29 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_29 : SIGNAL IS true;
    SIGNAL Net_29_local : bit;
    SIGNAL Net_412 : bit;
    SIGNAL Net_4423 : bit;
    SIGNAL Net_6996 : bit;
    SIGNAL Net_7037 : bit;
    SIGNAL Net_820 : bit;
    SIGNAL Net_820_SYNCOUT : bit;
    SIGNAL PWMB_trig : bit;
    SIGNAL QCW_enable_sig : bit;
    SIGNAL Relay1(0)__PA : bit;
    SIGNAL Relay2(0)__PA : bit;
    SIGNAL Relay3(0)__PA : bit;
    SIGNAL Relay4(0)__PA : bit;
    SIGNAL Rx(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL ST : bit;
    ATTRIBUTE soft OF ST : SIGNAL IS 1;
    SIGNAL TP6(0)__PA : bit;
    SIGNAL Tselect : bit;
    SIGNAL Tx(0)__PA : bit;
    SIGNAL UVLO(0)__PA : bit;
    SIGNAL Vbus(0)__PA : bit;
    SIGNAL Vdriver(0)__PA : bit;
    SIGNAL Vin(0)__PA : bit;
    SIGNAL ZCDA(0)__PA : bit;
    SIGNAL ZCDB(0)__PA : bit;
    SIGNAL ZCD_Debug(0)__PA : bit;
    SIGNAL ZCD_pulse : bit;
    SIGNAL \\\ADC:Bypass(0)\\__PA\ : bit;
    SIGNAL \ADC:Net_207_0\ : bit;
    SIGNAL \ADC:Net_207_10\ : bit;
    SIGNAL \ADC:Net_207_11\ : bit;
    SIGNAL \ADC:Net_207_1\ : bit;
    SIGNAL \ADC:Net_207_2\ : bit;
    SIGNAL \ADC:Net_207_3\ : bit;
    SIGNAL \ADC:Net_207_4\ : bit;
    SIGNAL \ADC:Net_207_5\ : bit;
    SIGNAL \ADC:Net_207_6\ : bit;
    SIGNAL \ADC:Net_207_7\ : bit;
    SIGNAL \ADC:Net_207_8\ : bit;
    SIGNAL \ADC:Net_207_9\ : bit;
    SIGNAL \ADC:Net_252\ : bit;
    SIGNAL \ADC:Net_381\ : bit;
    SIGNAL \ADC:Net_381_local\ : bit;
    SIGNAL \ADC:Net_385\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_385\ : SIGNAL IS true;
    SIGNAL \ADC:Net_385_local\ : bit;
    SIGNAL \\\ADC_peak:Bypass(0)\\__PA\ : bit;
    SIGNAL \ADC_peak:Net_207_0\ : bit;
    SIGNAL \ADC_peak:Net_207_10\ : bit;
    SIGNAL \ADC_peak:Net_207_11\ : bit;
    SIGNAL \ADC_peak:Net_207_1\ : bit;
    SIGNAL \ADC_peak:Net_207_2\ : bit;
    SIGNAL \ADC_peak:Net_207_3\ : bit;
    SIGNAL \ADC_peak:Net_207_4\ : bit;
    SIGNAL \ADC_peak:Net_207_5\ : bit;
    SIGNAL \ADC_peak:Net_207_6\ : bit;
    SIGNAL \ADC_peak:Net_207_7\ : bit;
    SIGNAL \ADC_peak:Net_207_8\ : bit;
    SIGNAL \ADC_peak:Net_207_9\ : bit;
    SIGNAL \ADC_peak:Net_252\ : bit;
    SIGNAL \ADC_peak:Net_381\ : bit;
    SIGNAL \ADC_peak:Net_381_local\ : bit;
    SIGNAL \ADC_peak:Net_385\ : bit;
    ATTRIBUTE global_signal OF \ADC_peak:Net_385\ : SIGNAL IS true;
    SIGNAL \ADC_peak:Net_385_local\ : bit;
    SIGNAL \ADC_therm:Net_245_0\ : bit;
    SIGNAL \ADC_therm:Net_245_1\ : bit;
    SIGNAL \ADC_therm:Net_245_2\ : bit;
    SIGNAL \ADC_therm:Net_245_3\ : bit;
    SIGNAL \ADC_therm:Net_245_4\ : bit;
    SIGNAL \ADC_therm:Net_245_5\ : bit;
    SIGNAL \ADC_therm:Net_245_6\ : bit;
    SIGNAL \ADC_therm:Net_245_7\ : bit;
    SIGNAL \ADC_therm:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_therm:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_therm:Net_488_adig\ : bit;
    SIGNAL \ADC_therm:Net_488_adig_local\ : bit;
    SIGNAL \ADC_therm:Net_488_local\ : bit;
    SIGNAL \ADC_therm:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_therm:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_therm:Net_93_local\ : bit;
    SIGNAL \ADC_therm:aclock\ : bit;
    SIGNAL \ADC_therm:mod_dat_0\ : bit;
    SIGNAL \ADC_therm:mod_dat_1\ : bit;
    SIGNAL \ADC_therm:mod_dat_2\ : bit;
    SIGNAL \ADC_therm:mod_dat_3\ : bit;
    SIGNAL \ADC_therm:mod_reset\ : bit;
    SIGNAL \Amux_Ctrl:control_2\ : bit;
    SIGNAL \Amux_Ctrl:control_3\ : bit;
    SIGNAL \Amux_Ctrl:control_4\ : bit;
    SIGNAL \Amux_Ctrl:control_5\ : bit;
    SIGNAL \Amux_Ctrl:control_6\ : bit;
    SIGNAL \Amux_Ctrl:control_7\ : bit;
    SIGNAL \Comp_1:Net_1\ : bit;
    SIGNAL \FB_Filter:Net_8\ : bit;
    SIGNAL \FB_Filter:Net_9\ : bit;
    SIGNAL \FB_capture:Net_261\ : bit;
    SIGNAL \FB_capture:Net_51\ : bit;
    SIGNAL \FB_capture:Net_57\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:cmp1_less\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:cmp2_less\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:control_0\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:control_1\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:control_2\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:control_3\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:control_4\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:control_5\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:control_6\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:control_7\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:prevCompare1\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:prevCompare2\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:runmode_enable\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:status_0\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:status_1\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:status_2\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:status_3\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:tc_i\ : bit;
    SIGNAL \FB_glitch_detect:PWMUDB:trig_disable\ : bit;
    SIGNAL \I2C:Net_1109_0\ : bit;
    SIGNAL \I2C:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_1109_1\ : bit;
    SIGNAL \I2C:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_643_0\ : bit;
    SIGNAL \I2C:Net_697\ : bit;
    SIGNAL \I2C:sda_x_wire\ : bit;
    SIGNAL \IVO:control_3\ : bit;
    SIGNAL \IVO:control_4\ : bit;
    SIGNAL \IVO:control_5\ : bit;
    SIGNAL \IVO:control_6\ : bit;
    SIGNAL \IVO:control_7\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:control_0\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:control_1\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:control_2\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:control_3\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:control_4\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:control_5\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:control_6\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:control_7\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:per_zero\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:status_2\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:status_3\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:status_tc\ : bit;
    SIGNAL \PWMA:Net_54\ : bit;
    SIGNAL \PWMA:Net_63\ : bit;
    SIGNAL \PWMB:Net_54\ : bit;
    SIGNAL \PWMB:Net_63\ : bit;
    SIGNAL \QCW_enable:control_1\ : bit;
    SIGNAL \QCW_enable:control_2\ : bit;
    SIGNAL \QCW_enable:control_3\ : bit;
    SIGNAL \QCW_enable:control_4\ : bit;
    SIGNAL \QCW_enable:control_5\ : bit;
    SIGNAL \QCW_enable:control_6\ : bit;
    SIGNAL \QCW_enable:control_7\ : bit;
    SIGNAL \Sample_Hold_1:Net_56\ : bit;
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    SIGNAL \UART:BUART:pollcount_0\ : bit;
    SIGNAL \UART:BUART:pollcount_1\ : bit;
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_count_3\ : bit;
    SIGNAL \UART:BUART:rx_count_4\ : bit;
    SIGNAL \UART:BUART:rx_count_5\ : bit;
    SIGNAL \UART:BUART:rx_count_6\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    SIGNAL \UART:BUART:rx_fifofull\ : bit;
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE soft OF \UART:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    SIGNAL \UART:BUART:txn\ : bit;
    SIGNAL \\\USBUART_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART_1:Net_1010\ : bit;
    SIGNAL \USBUART_1:Net_1876\ : bit;
    SIGNAL \USBUART_1:Net_1889\ : bit;
    SIGNAL \USBUART_1:Net_95\ : bit;
    SIGNAL \USBUART_1:dma_request_0\ : bit;
    SIGNAL \USBUART_1:dma_request_1\ : bit;
    SIGNAL \USBUART_1:dma_request_2\ : bit;
    SIGNAL \USBUART_1:dma_request_3\ : bit;
    SIGNAL \USBUART_1:dma_request_4\ : bit;
    SIGNAL \USBUART_1:dma_request_5\ : bit;
    SIGNAL \USBUART_1:dma_request_6\ : bit;
    SIGNAL \USBUART_1:dma_request_7\ : bit;
    SIGNAL \USBUART_1:dma_terminate\ : bit;
    SIGNAL \USBUART_1:ep_int_0\ : bit;
    SIGNAL \USBUART_1:ep_int_1\ : bit;
    SIGNAL \USBUART_1:ep_int_2\ : bit;
    SIGNAL \USBUART_1:ep_int_3\ : bit;
    SIGNAL \USBUART_1:ep_int_4\ : bit;
    SIGNAL \USBUART_1:ep_int_5\ : bit;
    SIGNAL \USBUART_1:ep_int_6\ : bit;
    SIGNAL \USBUART_1:ep_int_7\ : bit;
    SIGNAL \USBUART_1:ep_int_8\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:cmp_equal\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:cmp_less\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:control_0\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:control_1\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:control_2\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:control_3\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:control_4\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:control_5\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:control_6\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:control_7\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:count_enable\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:count_stored_i\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:disable_run_i\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:prevCompare\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:status_0\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:status_1\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:status_5\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:status_6\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \ZCD_counter:CounterUDB:underflow_status\ : bit;
    SIGNAL \interrupter1:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \interrupter1:PWMUDB:cmp1_less\ : bit;
    SIGNAL \interrupter1:PWMUDB:cmp2_less\ : bit;
    SIGNAL \interrupter1:PWMUDB:control_0\ : bit;
    SIGNAL \interrupter1:PWMUDB:control_1\ : bit;
    SIGNAL \interrupter1:PWMUDB:control_2\ : bit;
    SIGNAL \interrupter1:PWMUDB:control_3\ : bit;
    SIGNAL \interrupter1:PWMUDB:control_4\ : bit;
    SIGNAL \interrupter1:PWMUDB:control_5\ : bit;
    SIGNAL \interrupter1:PWMUDB:control_6\ : bit;
    SIGNAL \interrupter1:PWMUDB:control_7\ : bit;
    SIGNAL \interrupter1:PWMUDB:runmode_enable\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:tc_i\ : bit;
    SIGNAL \interrupter1:PWMUDB:trig_disable\ : bit;
    SIGNAL \interrupter1_control:control_4\ : bit;
    SIGNAL \interrupter1_control:control_5\ : bit;
    SIGNAL \interrupter1_control:control_6\ : bit;
    SIGNAL \interrupter1_control:control_7\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:cmp_less\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:control_0\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:control_1\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:control_2\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:control_3\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:control_4\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:control_5\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:control_6\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:control_7\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:count_enable\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:count_stored_i\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:per_equal\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:prevCompare\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:status_0\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:status_1\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:status_2\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:status_5\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:status_6\ : bit;
    SIGNAL \system_fault:control_2\ : bit;
    SIGNAL \system_fault:control_3\ : bit;
    SIGNAL \system_fault:control_4\ : bit;
    SIGNAL \system_fault:control_5\ : bit;
    SIGNAL \system_fault:control_6\ : bit;
    SIGNAL \system_fault:control_7\ : bit;
    SIGNAL \temp_pwm:PWMUDB:cmp1_less\ : bit;
    SIGNAL \temp_pwm:PWMUDB:cmp2_less\ : bit;
    SIGNAL \temp_pwm:PWMUDB:control_0\ : bit;
    SIGNAL \temp_pwm:PWMUDB:control_1\ : bit;
    SIGNAL \temp_pwm:PWMUDB:control_2\ : bit;
    SIGNAL \temp_pwm:PWMUDB:control_3\ : bit;
    SIGNAL \temp_pwm:PWMUDB:control_4\ : bit;
    SIGNAL \temp_pwm:PWMUDB:control_5\ : bit;
    SIGNAL \temp_pwm:PWMUDB:control_6\ : bit;
    SIGNAL \temp_pwm:PWMUDB:control_7\ : bit;
    SIGNAL \temp_pwm:PWMUDB:prevCompare1\ : bit;
    SIGNAL \temp_pwm:PWMUDB:prevCompare2\ : bit;
    SIGNAL \temp_pwm:PWMUDB:runmode_enable\ : bit;
    SIGNAL \temp_pwm:PWMUDB:status_0\ : bit;
    SIGNAL \temp_pwm:PWMUDB:status_1\ : bit;
    SIGNAL \temp_pwm:PWMUDB:status_2\ : bit;
    SIGNAL \temp_pwm:PWMUDB:status_3\ : bit;
    SIGNAL \temp_pwm:PWMUDB:tc_i\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL button_input(0)__PA : bit;
    SIGNAL cy_srff_1 : bit;
    SIGNAL cydff_10 : bit;
    SIGNAL cydff_11 : bit;
    SIGNAL cydff_13 : bit;
    SIGNAL cydff_17 : bit;
    SIGNAL cydff_19 : bit;
    SIGNAL cydff_21 : bit;
    SIGNAL cydff_22 : bit;
    SIGNAL cydff_23 : bit;
    SIGNAL cydff_24 : bit;
    SIGNAL cydff_25 : bit;
    SIGNAL cydff_3 : bit;
    SIGNAL cydff_7 : bit;
    SIGNAL dcdc_ena(0)__PA : bit;
    SIGNAL digipot_clk(0)__PA : bit;
    SIGNAL digipot_data(0)__PA : bit;
    SIGNAL digipot_ncs(0)__PA : bit;
    SIGNAL fb_nGlitchFilter : bit;
    SIGNAL int1 : bit;
    SIGNAL int1_reset : bit;
    SIGNAL interrupter : bit;
    SIGNAL ivo_led : bit;
    SIGNAL kill_no_fb : bit;
    SIGNAL nZCDp : bit;
    SIGNAL no_fb : bit;
    SIGNAL pwm_reset : bit;
    ATTRIBUTE soft OF pwm_reset : SIGNAL IS 1;
    SIGNAL therm1(0)__PA : bit;
    SIGNAL therm2(0)__PA : bit;
    SIGNAL tmpOE__GD2A_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__GD2A_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_1__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_2__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF GD2A(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF GD2A(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF therm2(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF therm2(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF UVLO(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF UVLO(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF TP6(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF TP6(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF LED_int(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF LED_int(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Fan(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Fan(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF CTout(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF CTout(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \ADC:Bypass(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \ADC:Bypass(0)\ : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF therm1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF therm1(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF GD1A(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF GD1A(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF ZCDB(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF ZCDB(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF LED_sysfault(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF LED_sysfault(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF LED_com(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF LED_com(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Relay2(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Relay2(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF Relay1(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Relay1(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF LED_OCD(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF LED_OCD(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF GD2B(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF GD2B(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF DEBUG_DA(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF DEBUG_DA(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Ibus(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Ibus(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Vbus(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Vbus(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF GD1B(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF GD1B(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Vin(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Vin(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF ZCDA(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF ZCDA(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF DEBUG_ILIM(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF DEBUG_ILIM(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF \USBUART_1:Dm(0)\ : LABEL IS "iocell25";
    ATTRIBUTE Location OF \USBUART_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART_1:Dp(0)\ : LABEL IS "iocell26";
    ATTRIBUTE Location OF \USBUART_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF Vdriver(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Vdriver(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Rx(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Rx(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Tx(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Tx(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF \ADC_peak:Bypass(0)\ : LABEL IS "iocell30";
    ATTRIBUTE Location OF \ADC_peak:Bypass(0)\ : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Ext_Interrupter(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF Ext_Interrupter(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF digipot_clk(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF digipot_clk(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF button_input(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF button_input(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF nZCDp : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF Net_16497 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF Net_13080 : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF Net_16488 : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF Net_16503 : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF Net_16500 : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF NOT_interrupter : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF pwm_reset : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF int1_reset : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_13009 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF Net_13196 : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF Net_11931 : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF Net_11581 : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF Net_12592 : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF Net_12206 : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF Net_13144 : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:status_2\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF Net_12220 : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF Net_18735 : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF Net_13576 : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:status_0\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:underflow_status\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:count_enable\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF ST : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF Net_16922 : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF Net_18966 : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF Net_16898 : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF Net_16389 : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:status_0\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:status_2\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:count_enable\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF Net_18750 : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \OnTimeCounter:TimerUDB:status_tc\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF Net_16573 : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \temp_pwm:PWMUDB:status_2\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF Net_13720 : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF no_fb : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF ZCD_pulse : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF Net_19331 : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF fram_to_PWMA_DMA : LABEL IS "drqcell1";
    ATTRIBUTE lib_model OF ADC_DMA : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \ADC:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF filter_to_fram_DMA : LABEL IS "drqcell3";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \interrupter1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \interrupter1:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \interrupter1:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF ram_to_filter_DMA : LABEL IS "drqcell4";
    ATTRIBUTE lib_model OF FBC_to_ram_DMA : LABEL IS "drqcell5";
    ATTRIBUTE Location OF \ZCD_compB:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE lib_model OF \interrupter1_control:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF int1_dma : LABEL IS "drqcell6";
    ATTRIBUTE Location OF \FB_THRSH_DAC:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE lib_model OF PWMB_PSB_DMA : LABEL IS "drqcell7";
    ATTRIBUTE lib_model OF \QCW_enable:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \ZCDref:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE lib_model OF QCW_CL_DMA : LABEL IS "drqcell8";
    ATTRIBUTE lib_model OF TR1_CL_DMA : LABEL IS "drqcell9";
    ATTRIBUTE lib_model OF \system_fault:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF MUX_DMA : LABEL IS "drqcell10";
    ATTRIBUTE Location OF \IDAC_therm:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \ADC_therm:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE lib_model OF PWMA_init_DMA : LABEL IS "drqcell11";
    ATTRIBUTE Location OF \CT1_dac:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \ZCD_compA:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE lib_model OF PSBINIT_DMA : LABEL IS "drqcell12";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \USBUART_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \Opamp_2:ABuf\ : LABEL IS "F(OpAmp,0)";
    ATTRIBUTE Location OF \Opamp_1:ABuf\ : LABEL IS "F(OpAmp,3)";
    ATTRIBUTE lib_model OF \Amux_Ctrl:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \no_fb_reg:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \IVO:Sync:ctrl_reg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell9";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF ADC_DMA_peak : LABEL IS "drqcell13";
    ATTRIBUTE Location OF \ADC_peak:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF \OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell10";
    ATTRIBUTE lib_model OF \OnTimeCounter:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \OnTimeCounter:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \OnTimeCounter:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \OnTimeCounter:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \temp_pwm:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell11";
    ATTRIBUTE lib_model OF \temp_pwm:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \temp_pwm:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \CT1_comp:ctComp\ : LABEL IS "F(Comparator,1)";
    ATTRIBUTE Location OF \Sample_Hold_1:SC\ : LABEL IS "F(SC,1)";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,3)";
    ATTRIBUTE lib_model OF cydff_11 : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF Net_12937 : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF Net_4423 : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \interrupter1:PWMUDB:runmode_enable\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \interrupter1:PWMUDB:trig_disable\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF int1 : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF Net_7037 : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF Net_12930 : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF cydff_7 : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF interrupter : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF fb_nGlitchFilter : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF cydff_10 : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF Net_12965 : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:runmode_enable\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:trig_disable\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:prevCompare1\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:prevCompare2\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:status_0\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \FB_glitch_detect:PWMUDB:status_1\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF Net_12147 : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF cydff_17 : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF cy_srff_1 : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF cydff_3 : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF Tselect : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF AMuxHw_1_Decoder_old_id_1 : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF AMuxHw_1_Decoder_old_id_0 : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF AMuxHw_1_Decoder_one_hot_0 : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF AMuxHw_1_Decoder_one_hot_1 : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF AMuxHw_1_Decoder_one_hot_2 : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF AMuxHw_1_Decoder_one_hot_3 : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF cydff_24 : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF Net_12256 : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:disable_run_i\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:prevCompare\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \ZCD_counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF cydff_22 : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF Net_13025 : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF Net_13092 : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF Net_13204 : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_1\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_0\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF cydff_23 : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF FB_STABLE : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF cydff_13 : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:prevCompare\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \interrupterTimebase:CounterUDB:count_stored_i\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF Net_16894 : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \temp_pwm:PWMUDB:runmode_enable\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF Dedicated_Output : LABEL IS "iocell34";
    ATTRIBUTE Location OF Dedicated_Output : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF \temp_pwm:PWMUDB:prevCompare1\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \temp_pwm:PWMUDB:prevCompare2\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \temp_pwm:PWMUDB:status_0\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \temp_pwm:PWMUDB:status_1\ : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF Net_16816 : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF Net_16817 : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF cydff_19 : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF Net_18729 : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF Net_13073 : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF cydff_21 : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF Net_18873 : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF Net_13728 : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF cydff_25 : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF Net_19641 : LABEL IS "macrocell125";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => ClockBlock_PWMCLK,
            dclk_0 => ClockBlock_PWMCLK_local,
            dclk_glb_1 => ClockBlock_samp_clk,
            dclk_1 => ClockBlock_samp_clk_local,
            dclk_glb_2 => ClockBlock_INTCLK,
            dclk_2 => ClockBlock_INTCLK_local,
            dclk_glb_3 => Net_29,
            dclk_3 => Net_29_local,
            dclk_glb_4 => \ADC_therm:Net_93\,
            dclk_4 => \ADC_therm:Net_93_local\,
            aclk_glb_0 => \ADC_therm:Net_488\,
            aclk_0 => \ADC_therm:Net_488_local\,
            clk_a_dig_glb_0 => \ADC_therm:Net_488_adig\,
            clk_a_dig_0 => \ADC_therm:Net_488_adig_local\,
            aclk_glb_1 => \ADC_peak:Net_385\,
            aclk_1 => \ADC_peak:Net_385_local\,
            clk_a_dig_glb_1 => \ADC_peak:Net_381\,
            clk_a_dig_1 => \ADC_peak:Net_381_local\,
            aclk_glb_2 => \ADC:Net_385\,
            aclk_2 => \ADC:Net_385_local\,
            clk_a_dig_glb_2 => \ADC:Net_381\,
            clk_a_dig_2 => \ADC:Net_381_local\,
            dclk_glb_5 => Net_14813,
            dclk_5 => Net_14813_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            aclk_glb_ff_1 => \ClockBlock.aclk_glb_ff_1__sig\,
            aclk_glb_ff_2 => \ClockBlock.aclk_glb_ff_2__sig\);

    GD2A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ef67386f-6004-4f68-bee5-5150f41b270c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GD2A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GD2A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GD2A(0)__PA,
            oe => open,
            pin_input => Net_16504,
            pad_out => GD2A(0)_PAD,
            pad_in => GD2A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    therm2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4e0ba977-981e-4aa2-a3bc-c02da9d2f7c6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    therm2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "therm2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => therm2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    UVLO:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5c1decb5-69e3-4a8d-bb0c-281221d15217",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "1",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    UVLO(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "UVLO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000100101")
        PORT MAP(
            pa_out => UVLO(0)__PA,
            oe => open,
            pad_in => UVLO(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TP6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "183169da-5db0-456e-85f3-54d1ef93695d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TP6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TP6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TP6(0)__PA,
            oe => open,
            pin_input => int1,
            pad_out => TP6(0)_PAD,
            pad_in => TP6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_int:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_int(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_int",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_int(0)__PA,
            oe => open,
            pin_input => Net_16922,
            pad_out => LED_int(0)_PAD,
            pad_in => LED_int(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Fan:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2a56a967-49dc-4a52-85f0-7949b6f5e960",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Fan(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Fan",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Fan(0)__PA,
            oe => open,
            pad_in => Fan(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CTout:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "299df0a5-d2ed-4b72-b3d7-ae900bca29ed",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CTout(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CTout",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => CTout(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7ea88270-49e6-43be-82b7-63948e7960a3/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    therm1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e92e0d69-8885-4c0d-a0b4-208d2aa95cb7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    therm1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "therm1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => therm1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GD1A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "64d2766f-7fd2-455b-88c8-2fabd65c34c4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GD1A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GD1A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GD1A(0)__PA,
            oe => open,
            pin_input => Net_16490,
            pad_out => GD1A(0)_PAD,
            pad_in => GD1A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ZCDB:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "0",
            id => "a2257d0d-8c7b-45f0-af4f-8a67896d6b11",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ZCDB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ZCDB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => ZCDB(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_sysfault:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e4c8597c-026f-4cf9-a17f-7d69962e088d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_sysfault(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_sysfault",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_sysfault(0)__PA,
            oe => open,
            pad_in => LED_sysfault(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_com:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4af5aad7-f42e-46eb-a353-83d53c26ab07",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_com(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_com",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_com(0)__PA,
            oe => open,
            pad_in => LED_com(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Relay2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "df864acb-3838-45e6-8b11-23d8f35057fe",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Relay2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Relay2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Relay2(0)__PA,
            oe => open,
            pad_in => Relay2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Relay1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "06d4fcad-2164-4492-9838-df946d446c53",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Relay1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Relay1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Relay1(0)__PA,
            oe => open,
            pad_in => Relay1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_OCD:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a33d362e-32d3-4bd2-a4e3-6ca8b8e69c1f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_OCD(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_OCD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_OCD(0)__PA,
            oe => open,
            pin_input => Net_16898,
            pad_out => LED_OCD(0)_PAD,
            pad_in => LED_OCD(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GD2B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8ecba497-612c-422e-8426-91832f4dc07d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GD2B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GD2B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GD2B(0)__PA,
            oe => open,
            pin_input => Net_16501,
            pad_out => GD2B(0)_PAD,
            pad_in => GD2B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DEBUG_DA:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d860acf-4e4e-45f2-a96e-1fb75a566e08",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DEBUG_DA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DEBUG_DA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000111")
        PORT MAP(
            pa_out => DEBUG_DA(0)__PA,
            oe => open,
            fb => Net_18696,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Ibus:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "13d5721e-017e-4f36-866d-01a4b6a3504a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Ibus(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Ibus",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Ibus(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_1_Decoder_one_hot_2,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vbus:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a1af635c-2735-4a6b-8435-ff30029b58ef",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vbus(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vbus",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Vbus(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_1_Decoder_one_hot_1,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GD1B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0ee38e66-4293-4d64-b304-31655fd93ab0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GD1B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GD1B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GD1B(0)__PA,
            oe => open,
            pin_input => Net_16498,
            pad_out => GD1B(0)_PAD,
            pad_in => GD1B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vin:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "958e9411-0a95-4df9-865e-f68273cf2d90",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Vin(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_1_Decoder_one_hot_0,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ZCDA:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "0",
            id => "05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ZCDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ZCDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => ZCDA(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DEBUG_ILIM:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "7032b027-bddc-4ad3-a771-6f617c94d2f5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DEBUG_ILIM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DEBUG_ILIM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DEBUG_ILIM(0)__PA,
            oe => NOT_interrupter,
            in_clock => open,
            pin_input => interrupter,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART_1:Net_1010\,
            in_clock => open);

    \USBUART_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vdriver:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "9ddc42ab-facd-495c-962a-8d45bfc4862c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vdriver(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vdriver",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Vdriver(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_1_Decoder_one_hot_3,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3a960253-138e-4757-af7c-c31e478282fd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx(0)__PA,
            oe => open,
            fb => Net_820,
            pad_in => Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a4c246a0-55f8-4012-a160-95210e380870",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx(0)__PA,
            oe => open,
            pin_input => Net_16389,
            pad_out => Tx(0)_PAD,
            pad_in => Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Relay3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "549a4e41-b717-44bb-b13e-c01052667238",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Relay3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Relay3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Relay3(0)__PA,
            oe => open,
            pin_input => Net_16816,
            pad_out => Relay3(0)_PAD,
            pad_in => Relay3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Relay4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7be81f30-0a4e-48ab-ac8f-aba3ac57abb0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Relay4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Relay4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Relay4(0)__PA,
            oe => open,
            pin_input => Net_16817,
            pad_out => Relay4(0)_PAD,
            pad_in => Relay4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_peak:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6533b513-81b1-46af-8e19-d98fd9cc0e1c/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_peak:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_peak:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_peak:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Ext_Interrupter:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Ext_Interrupter(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Ext_Interrupter",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Ext_Interrupter(0)__PA,
            oe => open,
            fb => Net_16104,
            pad_in => Ext_Interrupter(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_1\,
            pin_input => \I2C:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_0\,
            pin_input => \I2C:Net_643_0\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    digipot_clk:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    digipot_clk(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "digipot_clk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => digipot_clk(0)__PA,
            oe => open,
            pad_in => digipot_clk(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    digipot_data:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "42a69613-7e63-4dba-a260-65eb97f2b91b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    digipot_data(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "digipot_data",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => digipot_data(0)__PA,
            oe => open,
            pad_in => digipot_data(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    digipot_ncs:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "411f99db-5ed2-4369-9793-9bae11298441",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    digipot_ncs(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "digipot_ncs",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => digipot_ncs(0)__PA,
            oe => open,
            pad_in => digipot_ncs(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    dcdc_ena:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "64771f96-2472-47b5-997d-0adfb7ac011f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    dcdc_ena(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "dcdc_ena",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => dcdc_ena(0)__PA,
            oe => open,
            pad_in => dcdc_ena(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ZCD_Debug:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4107d955-094b-44ec-b878-732d04118082",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ZCD_Debug(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ZCD_Debug",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ZCD_Debug(0)__PA,
            oe => open,
            pin_input => Net_18966,
            pad_out => ZCD_Debug(0)_PAD,
            pad_in => ZCD_Debug(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    button_input:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "eaff527f-e225-457d-a43e-93a6be746f44",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    button_input(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "button_input",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => button_input(0)__PA,
            oe => open,
            pad_in => button_input(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    nZCDp:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => nZCDp,
            main_0 => FB_STABLE,
            main_1 => cy_srff_1,
            main_2 => Net_12256);

    Net_16497:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3) + (main_0 * main_1 * !main_2 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16497,
            main_0 => Net_4423,
            main_1 => Net_12965,
            main_2 => pwm_reset,
            main_3 => cydff_10,
            main_4 => cydff_25);

    Net_13080:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13080,
            main_0 => interrupter,
            main_1 => Net_13092,
            main_2 => Net_11879);

    Net_16488:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16488,
            main_0 => Net_4423,
            main_1 => Net_12965,
            main_2 => pwm_reset,
            main_3 => cydff_10,
            main_4 => cydff_25);

    Net_16503:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3) + (main_0 * main_1 * !main_2 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16503,
            main_0 => Net_12930,
            main_1 => Net_12965,
            main_2 => pwm_reset,
            main_3 => cydff_10,
            main_4 => cydff_25);

    Net_16500:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * !main_2 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16500,
            main_0 => Net_12930,
            main_1 => Net_12965,
            main_2 => pwm_reset,
            main_3 => cydff_10,
            main_4 => cydff_25);

    Net_16573__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_16573,
            out => Net_16573__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    SCL_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_1109_0\,
            out => \I2C:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    NOT_interrupter:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => NOT_interrupter,
            main_0 => interrupter);

    pwm_reset:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => pwm_reset,
            main_0 => interrupter,
            main_1 => int1,
            main_2 => Net_18729,
            main_3 => Net_18725,
            main_4 => QCW_enable_sig);

    int1_reset:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2) + (main_3 * !main_4 * main_5) + (main_3 * main_4 * !main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => int1_reset,
            main_0 => cydff_11,
            main_1 => Net_7037,
            main_2 => Net_6996,
            main_3 => Net_16095,
            main_4 => Net_16103,
            main_5 => Net_16104);

    Net_13009:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13009,
            main_0 => ST,
            main_1 => PWMB_trig,
            main_2 => Tselect,
            main_3 => cydff_17);

    Net_13196:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4) + (!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5) + (!main_0 * main_2 * main_3 * main_4 * !main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13196,
            main_0 => Net_12291,
            main_1 => PWMB_trig,
            main_2 => FB_STABLE,
            main_3 => cy_srff_1,
            main_4 => Net_12256,
            main_5 => Net_18873);

    Net_11931:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_11931,
            main_0 => ST,
            main_1 => PWMB_trig,
            main_2 => Tselect,
            main_3 => cydff_17);

    Net_11581:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_11581,
            main_0 => ST,
            main_1 => pwm_reset,
            main_2 => FB_STABLE,
            main_3 => QCW_enable_sig);

    Net_12592:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_12592,
            main_0 => Net_11879,
            main_1 => pwm_reset,
            main_2 => FB_STABLE);

    Net_12206:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_12206,
            main_0 => pwm_reset,
            main_1 => FB_STABLE,
            main_2 => cy_srff_1,
            main_3 => Net_12256);

    Net_13144:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13144,
            main_0 => ST,
            main_1 => FB_STABLE,
            main_2 => QCW_enable_sig);

    SDA_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_1109_1\,
            out => \I2C:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \FB_glitch_detect:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FB_glitch_detect:PWMUDB:status_2\,
            main_0 => \FB_glitch_detect:PWMUDB:runmode_enable\,
            main_1 => \FB_glitch_detect:PWMUDB:tc_i\);

    Net_12220:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_12220,
            main_0 => int1,
            main_1 => QCW_enable_sig);

    Net_18735:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_18735,
            main_0 => int1,
            main_1 => QCW_enable_sig);

    Net_13576:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_5) + (main_2 * !main_3 * main_4) + (main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13576,
            main_0 => pwm_reset,
            main_1 => PWMB_trig,
            main_2 => FB_STABLE,
            main_3 => cy_srff_1,
            main_4 => Net_12256,
            main_5 => Net_18873);

    \ZCD_counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ZCD_counter:CounterUDB:status_0\,
            main_0 => \ZCD_counter:CounterUDB:cmp_less\,
            main_1 => \ZCD_counter:CounterUDB:cmp_equal\,
            main_2 => \ZCD_counter:CounterUDB:prevCompare\);

    \ZCD_counter:CounterUDB:underflow_status\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ZCD_counter:CounterUDB:underflow_status\,
            main_0 => \ZCD_counter:CounterUDB:status_1\,
            main_1 => \ZCD_counter:CounterUDB:underflow_reg_i\);

    \ZCD_counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ZCD_counter:CounterUDB:count_enable\,
            main_0 => PWMB_trig,
            main_1 => \ZCD_counter:CounterUDB:control_7\,
            main_2 => \ZCD_counter:CounterUDB:disable_run_i\,
            main_3 => \ZCD_counter:CounterUDB:count_stored_i\);

    ST:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5) + (main_1 * !main_5 * main_6) + (main_2 * !main_3 * main_4 * !main_5) + (main_2 * main_3 * !main_4 * !main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => ST,
            main_0 => Net_12291,
            main_1 => PWMB_trig,
            main_2 => FB_STABLE,
            main_3 => cy_srff_1,
            main_4 => Net_12256,
            main_5 => cydff_22,
            main_6 => Net_18873);

    Net_16922:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16922,
            main_0 => interrupter,
            main_1 => ivo_led);

    Net_18966:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_4) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_18966,
            main_0 => PWMB_trig,
            main_1 => FB_STABLE,
            main_2 => cy_srff_1,
            main_3 => Net_12256,
            main_4 => Net_18873);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => \UART:BUART:pollcount_1\,
            main_1 => \UART:BUART:pollcount_0\,
            main_2 => Net_16919,
            main_3 => Net_820_SYNCOUT);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => \UART:BUART:rx_fifofull\);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    Net_16898:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16898,
            main_0 => ivo_led,
            main_1 => Net_16894);

    Net_16389:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16389,
            main_0 => \UART:BUART:txn\,
            main_1 => Net_412);

    \interrupterTimebase:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \interrupterTimebase:CounterUDB:status_0\,
            main_0 => \interrupterTimebase:CounterUDB:cmp_less\,
            main_1 => \interrupterTimebase:CounterUDB:prevCompare\);

    \interrupterTimebase:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \interrupterTimebase:CounterUDB:status_2\,
            main_0 => \interrupterTimebase:CounterUDB:per_equal\,
            main_1 => \interrupterTimebase:CounterUDB:overflow_reg_i\);

    \interrupterTimebase:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \interrupterTimebase:CounterUDB:count_enable\,
            main_0 => \interrupterTimebase:CounterUDB:control_7\,
            main_1 => \interrupterTimebase:CounterUDB:count_stored_i\,
            main_2 => ClockBlock_PWMCLK_local);

    Net_18750:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_18750,
            main_0 => interrupter,
            main_1 => FB_STABLE,
            main_2 => kill_no_fb,
            main_3 => \ZCD_counter:CounterUDB:underflow_reg_i\);

    \OnTimeCounter:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \OnTimeCounter:TimerUDB:status_tc\,
            main_0 => \OnTimeCounter:TimerUDB:control_7\,
            main_1 => \OnTimeCounter:TimerUDB:per_zero\);

    Net_16573:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16573,
            main_0 => interrupter,
            main_1 => ClockBlock_INTCLK_local);

    Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_820,
            out => Net_820_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \temp_pwm:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \temp_pwm:PWMUDB:status_2\,
            main_0 => \temp_pwm:PWMUDB:runmode_enable\,
            main_1 => \temp_pwm:PWMUDB:tc_i\);

    Net_13720:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13720,
            main_0 => Net_13728,
            main_1 => \Comp_1:Net_1\);

    no_fb:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => no_fb,
            main_0 => interrupter,
            main_1 => FB_STABLE,
            main_2 => \ZCD_counter:CounterUDB:underflow_reg_i\);

    ZCD_pulse:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => ZCD_pulse,
            main_0 => FB_STABLE,
            main_1 => cy_srff_1,
            main_2 => Net_12256);

    Net_19331:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_19331,
            main_0 => Net_12937,
            main_1 => ST,
            main_2 => QCW_enable_sig);

    fram_to_PWMA_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_13196,
            termin => '0',
            termout => Net_13198,
            clock => ClockBlock_BUS_CLK);

    ADC_data_ready:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_14885,
            clock => ClockBlock_BUS_CLK);

    ADC_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_16155,
            termin => '0',
            termout => Net_14885,
            clock => ClockBlock_BUS_CLK);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_16155,
            clock => ClockBlock_BUS_CLK);

    \ADC:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_2__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_2__sig\,
            sof_udb => ClockBlock_samp_clk_local,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC:Net_252\,
            next => Net_16156,
            data_out_udb_11 => \ADC:Net_207_11\,
            data_out_udb_10 => \ADC:Net_207_10\,
            data_out_udb_9 => \ADC:Net_207_9\,
            data_out_udb_8 => \ADC:Net_207_8\,
            data_out_udb_7 => \ADC:Net_207_7\,
            data_out_udb_6 => \ADC:Net_207_6\,
            data_out_udb_5 => \ADC:Net_207_5\,
            data_out_udb_4 => \ADC:Net_207_4\,
            data_out_udb_3 => \ADC:Net_207_3\,
            data_out_udb_2 => \ADC:Net_207_2\,
            data_out_udb_1 => \ADC:Net_207_1\,
            data_out_udb_0 => \ADC:Net_207_0\,
            eof_udb => Net_16155);

    filter_to_fram_DMA:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_11638,
            termin => '0',
            termout => Net_12472,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \interrupter1:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_INTCLK,
            control_7 => \interrupter1:PWMUDB:control_7\,
            control_6 => \interrupter1:PWMUDB:control_6\,
            control_5 => \interrupter1:PWMUDB:control_5\,
            control_4 => \interrupter1:PWMUDB:control_4\,
            control_3 => \interrupter1:PWMUDB:control_3\,
            control_2 => \interrupter1:PWMUDB:control_2\,
            control_1 => \interrupter1:PWMUDB:control_1\,
            control_0 => \interrupter1:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \interrupter1:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_INTCLK,
            cs_addr_2 => \interrupter1:PWMUDB:tc_i\,
            cs_addr_1 => \interrupter1:PWMUDB:runmode_enable\,
            cs_addr_0 => int1_reset,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \interrupter1:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \interrupter1:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \interrupter1:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \interrupter1:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \interrupter1:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \interrupter1:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \interrupter1:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \interrupter1:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \interrupter1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \interrupter1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \interrupter1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \interrupter1:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \interrupter1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \interrupter1:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_INTCLK,
            cs_addr_2 => \interrupter1:PWMUDB:tc_i\,
            cs_addr_1 => \interrupter1:PWMUDB:runmode_enable\,
            cs_addr_0 => int1_reset,
            ce0_comb => \interrupter1:PWMUDB:cmp1_eq\,
            cl0_comb => \interrupter1:PWMUDB:cmp1_less\,
            z0_comb => \interrupter1:PWMUDB:tc_i\,
            cl1_comb => \interrupter1:PWMUDB:cmp2_less\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \interrupter1:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \interrupter1:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \interrupter1:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \interrupter1:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \interrupter1:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \interrupter1:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \interrupter1:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \interrupter1:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \interrupter1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \interrupter1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \interrupter1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \interrupter1:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \interrupter1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWMB:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_11581,
            tc => \PWMB:Net_63\,
            cmp => PWMB_trig,
            irq => \PWMB:Net_54\);

    ram_to_filter_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_13080,
            termin => '0',
            termout => Net_12187,
            clock => ClockBlock_BUS_CLK);

    \FB_Filter:DFB\:dfbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            in_1 => open,
            in_2 => open,
            out_1 => \FB_Filter:Net_8\,
            out_2 => \FB_Filter:Net_9\,
            dmareq_1 => Net_11638,
            dmareq_2 => Net_12286,
            interrupt => Net_12287);

    FBC_to_ram_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => nZCDp,
            termin => '0',
            termout => Net_11879,
            clock => ClockBlock_BUS_CLK);

    \ZCD_compB:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_BUS_CLK_local,
            out => Net_12574);

    \interrupter1_control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \interrupter1_control:control_7\,
            control_6 => \interrupter1_control:control_6\,
            control_5 => \interrupter1_control:control_5\,
            control_4 => \interrupter1_control:control_4\,
            control_3 => Net_16103,
            control_2 => Net_16095,
            control_1 => Net_6996,
            control_0 => Net_16264,
            busclk => ClockBlock_BUS_CLK);

    int1_dma:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => int1_reset,
            termin => '0',
            termout => Net_11723,
            clock => ClockBlock_BUS_CLK);

    \FB_capture:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => ZCD_pulse,
            timer_reset => Net_12592,
            tc => \FB_capture:Net_51\,
            cmp => \FB_capture:Net_261\,
            irq => \FB_capture:Net_57\);

    \FB_THRSH_DAC:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    PWMB_PSB_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_13144,
            termin => '0',
            termout => Net_13158,
            clock => ClockBlock_BUS_CLK);

    \QCW_enable:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \QCW_enable:control_7\,
            control_6 => \QCW_enable:control_6\,
            control_5 => \QCW_enable:control_5\,
            control_4 => \QCW_enable:control_4\,
            control_3 => \QCW_enable:control_3\,
            control_2 => \QCW_enable:control_2\,
            control_1 => \QCW_enable:control_1\,
            control_0 => QCW_enable_sig,
            busclk => ClockBlock_BUS_CLK);

    \FB_glitch_detect:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_PWMCLK,
            control_7 => \FB_glitch_detect:PWMUDB:control_7\,
            control_6 => \FB_glitch_detect:PWMUDB:control_6\,
            control_5 => \FB_glitch_detect:PWMUDB:control_5\,
            control_4 => \FB_glitch_detect:PWMUDB:control_4\,
            control_3 => \FB_glitch_detect:PWMUDB:control_3\,
            control_2 => \FB_glitch_detect:PWMUDB:control_2\,
            control_1 => \FB_glitch_detect:PWMUDB:control_1\,
            control_0 => \FB_glitch_detect:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \FB_glitch_detect:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_12206,
            clock => ClockBlock_PWMCLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \FB_glitch_detect:PWMUDB:status_3\,
            status_2 => \FB_glitch_detect:PWMUDB:status_2\,
            status_1 => \FB_glitch_detect:PWMUDB:status_1\,
            status_0 => \FB_glitch_detect:PWMUDB:status_0\);

    \FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_PWMCLK,
            cs_addr_2 => \FB_glitch_detect:PWMUDB:tc_i\,
            cs_addr_1 => \FB_glitch_detect:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_12206,
            ce0_comb => \FB_glitch_detect:PWMUDB:cmp1_eq\,
            cl0_comb => \FB_glitch_detect:PWMUDB:cmp1_less\,
            z0_comb => \FB_glitch_detect:PWMUDB:tc_i\,
            cl1_comb => \FB_glitch_detect:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \FB_glitch_detect:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \ZCDref:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    ADC_peak_ready:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_19521,
            clock => ClockBlock_BUS_CLK);

    QCW_CL_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => QCW_enable_sig,
            termin => '0',
            termout => Net_12231,
            clock => ClockBlock_BUS_CLK);

    TR1_CL_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_12220,
            termin => '0',
            termout => Net_12235,
            clock => ClockBlock_BUS_CLK);

    \system_fault:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \system_fault:control_7\,
            control_6 => \system_fault:control_6\,
            control_5 => \system_fault:control_5\,
            control_4 => \system_fault:control_4\,
            control_3 => \system_fault:control_3\,
            control_2 => \system_fault:control_2\,
            control_1 => kill_no_fb,
            control_0 => Net_18725,
            busclk => ClockBlock_BUS_CLK);

    MUX_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_16156,
            termin => '0',
            termout => Net_14368,
            clock => ClockBlock_BUS_CLK);

    \IDAC_therm:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \ADC_therm:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 12)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC_therm:mod_reset\,
            extclk_cp_udb => \ADC_therm:Net_93_local\,
            dec_clock => \ADC_therm:aclock\,
            mod_dat_3 => \ADC_therm:mod_dat_3\,
            mod_dat_2 => \ADC_therm:mod_dat_2\,
            mod_dat_1 => \ADC_therm:mod_dat_1\,
            mod_dat_0 => \ADC_therm:mod_dat_0\,
            dout_udb_7 => \ADC_therm:Net_245_7\,
            dout_udb_6 => \ADC_therm:Net_245_6\,
            dout_udb_5 => \ADC_therm:Net_245_5\,
            dout_udb_4 => \ADC_therm:Net_245_4\,
            dout_udb_3 => \ADC_therm:Net_245_3\,
            dout_udb_2 => \ADC_therm:Net_245_2\,
            dout_udb_1 => \ADC_therm:Net_245_1\,
            dout_udb_0 => \ADC_therm:Net_245_0\);

    \ADC_therm:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_therm:aclock\,
            mod_dat_3 => \ADC_therm:mod_dat_3\,
            mod_dat_2 => \ADC_therm:mod_dat_2\,
            mod_dat_1 => \ADC_therm:mod_dat_1\,
            mod_dat_0 => \ADC_therm:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_therm:mod_reset\,
            interrupt => Net_16145);

    PWMA_init_DMA:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => pwm_reset,
            termin => '0',
            termout => Net_14937,
            clock => ClockBlock_BUS_CLK);

    \PWMA:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_13576,
            tc => \PWMA:Net_63\,
            cmp => Net_12291,
            irq => \PWMA:Net_54\);

    \CT1_dac:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \ZCD_counter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_PWMCLK,
            control_7 => \ZCD_counter:CounterUDB:control_7\,
            control_6 => \ZCD_counter:CounterUDB:control_6\,
            control_5 => \ZCD_counter:CounterUDB:control_5\,
            control_4 => \ZCD_counter:CounterUDB:control_4\,
            control_3 => \ZCD_counter:CounterUDB:control_3\,
            control_2 => \ZCD_counter:CounterUDB:control_2\,
            control_1 => \ZCD_counter:CounterUDB:control_1\,
            control_0 => \ZCD_counter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \ZCD_counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => pwm_reset,
            clock => ClockBlock_PWMCLK,
            status_6 => \ZCD_counter:CounterUDB:status_6\,
            status_5 => \ZCD_counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \ZCD_counter:CounterUDB:underflow_status\,
            status_2 => open,
            status_1 => \ZCD_counter:CounterUDB:status_1\,
            status_0 => \ZCD_counter:CounterUDB:status_0\);

    \ZCD_counter:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_PWMCLK,
            cs_addr_1 => \ZCD_counter:CounterUDB:count_enable\,
            cs_addr_0 => pwm_reset,
            z0_comb => \ZCD_counter:CounterUDB:status_1\,
            ce1_comb => \ZCD_counter:CounterUDB:cmp_equal\,
            cl1_comb => \ZCD_counter:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \ZCD_counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \ZCD_counter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \ZCD_compA:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_BUS_CLK_local,
            out => Net_18015);

    PSBINIT_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => FB_STABLE,
            termin => '0',
            termout => Net_13152,
            clock => ClockBlock_BUS_CLK);

    \UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_15573,
            clock => ClockBlock_BUS_CLK);

    \UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_15574,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_29,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_29,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_29,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\,
            interrupt => Net_15573);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_29,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_29,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART:BUART:rx_count_6\,
            count_5 => \UART:BUART:rx_count_5\,
            count_4 => \UART:BUART:rx_count_4\,
            count_3 => \UART:BUART:rx_count_3\,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_29,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_15574);

    \USBUART_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_19645,
            arb_int => \USBUART_1:Net_1889\,
            usb_int => \USBUART_1:Net_1876\,
            ept_int_8 => \USBUART_1:ep_int_8\,
            ept_int_7 => \USBUART_1:ep_int_7\,
            ept_int_6 => \USBUART_1:ep_int_6\,
            ept_int_5 => \USBUART_1:ep_int_5\,
            ept_int_4 => \USBUART_1:ep_int_4\,
            ept_int_3 => \USBUART_1:ep_int_3\,
            ept_int_2 => \USBUART_1:ep_int_2\,
            ept_int_1 => \USBUART_1:ep_int_1\,
            ept_int_0 => \USBUART_1:ep_int_0\,
            ord_int => \USBUART_1:Net_95\,
            dma_req_7 => \USBUART_1:dma_request_7\,
            dma_req_6 => \USBUART_1:dma_request_6\,
            dma_req_5 => \USBUART_1:dma_request_5\,
            dma_req_4 => \USBUART_1:dma_request_4\,
            dma_req_3 => \USBUART_1:dma_request_3\,
            dma_req_2 => \USBUART_1:dma_request_2\,
            dma_req_1 => \USBUART_1:dma_request_1\,
            dma_req_0 => \USBUART_1:dma_request_0\,
            dma_termin => \USBUART_1:dma_terminate\);

    \USBUART_1:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_19645,
            clock => ClockBlock_BUS_CLK);

    \Opamp_2:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \Opamp_1:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \Amux_Ctrl:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Amux_Ctrl:control_7\,
            control_6 => \Amux_Ctrl:control_6\,
            control_5 => \Amux_Ctrl:control_5\,
            control_4 => \Amux_Ctrl:control_4\,
            control_3 => \Amux_Ctrl:control_3\,
            control_2 => \Amux_Ctrl:control_2\,
            control_1 => Net_12420_1,
            control_0 => Net_12420_0,
            busclk => ClockBlock_BUS_CLK);

    uart_rx:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_15574,
            clock => ClockBlock_BUS_CLK);

    uart_tx:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_15573,
            clock => ClockBlock_BUS_CLK);

    isr_midi:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_14813_local,
            clock => ClockBlock_BUS_CLK);

    \no_fb_reg:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => no_fb);

    \IVO:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \IVO:control_7\,
            control_6 => \IVO:control_6\,
            control_5 => \IVO:control_5\,
            control_4 => \IVO:control_4\,
            control_3 => \IVO:control_3\,
            control_2 => ivo_led,
            control_1 => Net_16919,
            control_0 => Net_412,
            busclk => ClockBlock_BUS_CLK);

    \interrupterTimebase:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \interrupterTimebase:CounterUDB:control_7\,
            control_6 => \interrupterTimebase:CounterUDB:control_6\,
            control_5 => \interrupterTimebase:CounterUDB:control_5\,
            control_4 => \interrupterTimebase:CounterUDB:control_4\,
            control_3 => \interrupterTimebase:CounterUDB:control_3\,
            control_2 => \interrupterTimebase:CounterUDB:control_2\,
            control_1 => \interrupterTimebase:CounterUDB:control_1\,
            control_0 => \interrupterTimebase:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \interrupterTimebase:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \interrupterTimebase:CounterUDB:status_6\,
            status_5 => \interrupterTimebase:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \interrupterTimebase:CounterUDB:status_2\,
            status_1 => \interrupterTimebase:CounterUDB:status_1\,
            status_0 => \interrupterTimebase:CounterUDB:status_0\,
            interrupt => Net_19152);

    \interrupterTimebase:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\,
            cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \interrupterTimebase:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\,
            cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \interrupterTimebase:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \interrupterTimebase:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\,
            cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \interrupterTimebase:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \interrupterTimebase:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \interrupterTimebase:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \interrupterTimebase:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\,
            cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\,
            ce0_comb => \interrupterTimebase:CounterUDB:per_equal\,
            z0_comb => \interrupterTimebase:CounterUDB:status_1\,
            cl1_comb => \interrupterTimebase:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \interrupterTimebase:CounterUDB:status_6\,
            f0_blk_stat_comb => \interrupterTimebase:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \interrupterTimebase:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \interrupterTimebase:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \interrupterTimebase:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    ADC_DMA_peak:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_17282,
            termin => '0',
            termout => Net_19521,
            clock => ClockBlock_BUS_CLK);

    \ADC_peak:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_17282,
            clock => ClockBlock_BUS_CLK);

    \ADC_peak:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_1__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_1__sig\,
            sof_udb => NOT_interrupter,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_peak:Net_252\,
            next => Net_19529,
            data_out_udb_11 => \ADC_peak:Net_207_11\,
            data_out_udb_10 => \ADC_peak:Net_207_10\,
            data_out_udb_9 => \ADC_peak:Net_207_9\,
            data_out_udb_8 => \ADC_peak:Net_207_8\,
            data_out_udb_7 => \ADC_peak:Net_207_7\,
            data_out_udb_6 => \ADC_peak:Net_207_6\,
            data_out_udb_5 => \ADC_peak:Net_207_5\,
            data_out_udb_4 => \ADC_peak:Net_207_4\,
            data_out_udb_3 => \ADC_peak:Net_207_3\,
            data_out_udb_2 => \ADC_peak:Net_207_2\,
            data_out_udb_1 => \ADC_peak:Net_207_1\,
            data_out_udb_0 => \ADC_peak:Net_207_0\,
            eof_udb => Net_17282);

    interrupterIRQ:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_19152,
            clock => ClockBlock_BUS_CLK);

    \I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C:Net_1109_0\,
            sda_in => \I2C:Net_1109_1\,
            scl_out => \I2C:Net_643_0\,
            sda_out => \I2C:sda_x_wire\,
            interrupt => \I2C:Net_697\);

    \Sync_1:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_PWMCLK,
            in => Net_16488,
            out => Net_16490);

    \Sync_2:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_PWMCLK,
            in => Net_16497,
            out => Net_16498);

    \Sync_3:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_PWMCLK,
            in => Net_16500,
            out => Net_16501);

    \Sync_4:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_PWMCLK,
            in => Net_16503,
            out => Net_16504);

    \OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \OnTimeCounter:TimerUDB:control_7\,
            control_6 => \OnTimeCounter:TimerUDB:control_6\,
            control_5 => \OnTimeCounter:TimerUDB:control_5\,
            control_4 => \OnTimeCounter:TimerUDB:control_4\,
            control_3 => \OnTimeCounter:TimerUDB:control_3\,
            control_2 => \OnTimeCounter:TimerUDB:control_2\,
            control_1 => \OnTimeCounter:TimerUDB:control_1\,
            control_0 => \OnTimeCounter:TimerUDB:control_0\,
            clk_en => Net_16573__SYNC_OUT_1,
            busclk => ClockBlock_BUS_CLK);

    \OnTimeCounter:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \OnTimeCounter:TimerUDB:status_3\,
            status_2 => \OnTimeCounter:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \OnTimeCounter:TimerUDB:status_tc\,
            clk_en => Net_16573__SYNC_OUT);

    \OnTimeCounter:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \OnTimeCounter:TimerUDB:control_7\,
            cs_addr_0 => \OnTimeCounter:TimerUDB:per_zero\,
            clk_en => Net_16573__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \OnTimeCounter:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \OnTimeCounter:TimerUDB:control_7\,
            cs_addr_0 => \OnTimeCounter:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_16573__SYNC_OUT,
            ce0i => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \OnTimeCounter:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \OnTimeCounter:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \OnTimeCounter:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \OnTimeCounter:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \OnTimeCounter:TimerUDB:control_7\,
            cs_addr_0 => \OnTimeCounter:TimerUDB:per_zero\,
            z0_comb => \OnTimeCounter:TimerUDB:per_zero\,
            f0_bus_stat_comb => \OnTimeCounter:TimerUDB:status_3\,
            f0_blk_stat_comb => \OnTimeCounter:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_16573__SYNC_OUT,
            ce0i => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \OnTimeCounter:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \OnTimeCounter:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \OnTimeCounter:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \temp_pwm:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_INTCLK,
            control_7 => \temp_pwm:PWMUDB:control_7\,
            control_6 => \temp_pwm:PWMUDB:control_6\,
            control_5 => \temp_pwm:PWMUDB:control_5\,
            control_4 => \temp_pwm:PWMUDB:control_4\,
            control_3 => \temp_pwm:PWMUDB:control_3\,
            control_2 => \temp_pwm:PWMUDB:control_2\,
            control_1 => \temp_pwm:PWMUDB:control_1\,
            control_0 => \temp_pwm:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \temp_pwm:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_INTCLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \temp_pwm:PWMUDB:status_3\,
            status_2 => \temp_pwm:PWMUDB:status_2\,
            status_1 => \temp_pwm:PWMUDB:status_1\,
            status_0 => \temp_pwm:PWMUDB:status_0\);

    \temp_pwm:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_INTCLK,
            cs_addr_2 => \temp_pwm:PWMUDB:tc_i\,
            cs_addr_1 => \temp_pwm:PWMUDB:runmode_enable\,
            cl0_comb => \temp_pwm:PWMUDB:cmp1_less\,
            z0_comb => \temp_pwm:PWMUDB:tc_i\,
            cl1_comb => \temp_pwm:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \temp_pwm:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \CT1_comp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_PWMCLK_local,
            out => Net_19634);

    \Sample_Hold_1:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => Net_13720,
            modout => \Sample_Hold_1:Net_56\);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => \Comp_1:Net_1\);

    cydff_11:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_11,
            clock_0 => ClockBlock_INTCLK,
            ap_0 => Net_16264);

    Net_12937:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            q => Net_12937,
            clk_en => ST,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => pwm_reset);

    Net_4423:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            q => Net_4423,
            clk_en => Net_13009,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => pwm_reset);

    \interrupter1:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_3) + (main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \interrupter1:PWMUDB:runmode_enable\,
            clock_0 => ClockBlock_INTCLK,
            ar_0 => int1_reset,
            main_0 => \interrupter1:PWMUDB:control_7\,
            main_1 => \interrupter1:PWMUDB:runmode_enable\,
            main_2 => \interrupter1:PWMUDB:tc_i\,
            main_3 => \interrupter1:PWMUDB:trig_disable\);

    \interrupter1:PWMUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \interrupter1:PWMUDB:trig_disable\,
            clock_0 => ClockBlock_INTCLK,
            ar_0 => int1_reset,
            main_0 => \interrupter1:PWMUDB:control_7\,
            main_1 => \interrupter1:PWMUDB:runmode_enable\,
            main_2 => \interrupter1:PWMUDB:tc_i\,
            main_3 => \interrupter1:PWMUDB:trig_disable\);

    int1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => int1,
            clock_0 => ClockBlock_INTCLK,
            main_0 => \interrupter1:PWMUDB:runmode_enable\,
            main_1 => \interrupter1:PWMUDB:cmp1_eq\,
            main_2 => \interrupter1:PWMUDB:cmp1_less\);

    Net_7037:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_7037,
            clock_0 => ClockBlock_INTCLK,
            main_0 => \interrupter1:PWMUDB:runmode_enable\,
            main_1 => \interrupter1:PWMUDB:tc_i\);

    Net_12930:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            q => Net_12930,
            clk_en => Net_11931,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => pwm_reset);

    cydff_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_7,
            clock_0 => ClockBlock_INTCLK,
            main_0 => int1,
            main_1 => Net_18729,
            main_2 => Net_18725,
            main_3 => QCW_enable_sig);

    interrupter:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => interrupter,
            clock_0 => ClockBlock_INTCLK,
            main_0 => cydff_7);

    fb_nGlitchFilter:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '1',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            q => fb_nGlitchFilter,
            clk_en => Net_12147,
            clock_0 => ClockBlock_PWMCLK,
            ar_0 => ZCD_pulse);

    cydff_10:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cydff_10,
            clk_en => ST,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => cydff_23,
            main_1 => cydff_13);

    Net_12965:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '1',
            clken_mode => 2)
        PORT MAP(
            q => Net_12965,
            clk_en => Net_12937,
            clock_0 => ClockBlock_BUS_CLK,
            ap_0 => pwm_reset,
            main_0 => interrupter,
            main_1 => Net_19641);

    \FB_glitch_detect:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_3) + (main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \FB_glitch_detect:PWMUDB:runmode_enable\,
            clock_0 => ClockBlock_PWMCLK,
            ar_0 => Net_12206,
            main_0 => \FB_glitch_detect:PWMUDB:control_7\,
            main_1 => \FB_glitch_detect:PWMUDB:runmode_enable\,
            main_2 => \FB_glitch_detect:PWMUDB:tc_i\,
            main_3 => \FB_glitch_detect:PWMUDB:trig_disable\);

    \FB_glitch_detect:PWMUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \FB_glitch_detect:PWMUDB:trig_disable\,
            clock_0 => ClockBlock_PWMCLK,
            ar_0 => Net_12206,
            main_0 => \FB_glitch_detect:PWMUDB:control_7\,
            main_1 => \FB_glitch_detect:PWMUDB:runmode_enable\,
            main_2 => \FB_glitch_detect:PWMUDB:tc_i\,
            main_3 => \FB_glitch_detect:PWMUDB:trig_disable\);

    \FB_glitch_detect:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FB_glitch_detect:PWMUDB:prevCompare1\,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => \FB_glitch_detect:PWMUDB:cmp1_eq\,
            main_1 => \FB_glitch_detect:PWMUDB:cmp1_less\);

    \FB_glitch_detect:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FB_glitch_detect:PWMUDB:prevCompare2\,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => \FB_glitch_detect:PWMUDB:cmp2_less\);

    \FB_glitch_detect:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \FB_glitch_detect:PWMUDB:status_0\,
            clock_0 => ClockBlock_PWMCLK,
            ar_0 => Net_12206,
            main_0 => \FB_glitch_detect:PWMUDB:prevCompare1\,
            main_1 => \FB_glitch_detect:PWMUDB:cmp1_eq\,
            main_2 => \FB_glitch_detect:PWMUDB:cmp1_less\);

    \FB_glitch_detect:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \FB_glitch_detect:PWMUDB:status_1\,
            clock_0 => ClockBlock_PWMCLK,
            ar_0 => Net_12206,
            main_0 => \FB_glitch_detect:PWMUDB:prevCompare2\,
            main_1 => \FB_glitch_detect:PWMUDB:cmp2_less\);

    Net_12147:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12147,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => \FB_glitch_detect:PWMUDB:runmode_enable\,
            main_1 => \FB_glitch_detect:PWMUDB:cmp1_eq\,
            main_2 => \FB_glitch_detect:PWMUDB:cmp1_less\,
            main_3 => \FB_glitch_detect:PWMUDB:cmp2_less\);

    cydff_17:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => cydff_17,
            clk_en => open,
            clock_0 => Net_13158,
            ar_0 => pwm_reset,
            main_0 => Net_13204);

    cy_srff_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3) + (main_0 * main_1 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => fb_nGlitchFilter,
            main_1 => Net_12574,
            main_2 => Net_18015,
            main_3 => cy_srff_1);

    cydff_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            q => cydff_3,
            clk_en => ST,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => pwm_reset,
            main_0 => Tselect);

    Tselect:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            q => Tselect,
            clk_en => ST,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => pwm_reset,
            main_0 => cydff_3);

    AMuxHw_1_Decoder_old_id_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_1_Decoder_old_id_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_12420_1);

    AMuxHw_1_Decoder_old_id_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_1_Decoder_old_id_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_12420_0);

    AMuxHw_1_Decoder_one_hot_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_1_Decoder_one_hot_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_1_Decoder_old_id_1,
            main_1 => Net_12420_1,
            main_2 => AMuxHw_1_Decoder_old_id_0,
            main_3 => Net_12420_0);

    AMuxHw_1_Decoder_one_hot_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_1_Decoder_one_hot_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_1_Decoder_old_id_1,
            main_1 => Net_12420_1,
            main_2 => AMuxHw_1_Decoder_old_id_0,
            main_3 => Net_12420_0);

    AMuxHw_1_Decoder_one_hot_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_1_Decoder_one_hot_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_1_Decoder_old_id_1,
            main_1 => Net_12420_1,
            main_2 => AMuxHw_1_Decoder_old_id_0,
            main_3 => Net_12420_0);

    AMuxHw_1_Decoder_one_hot_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_1_Decoder_one_hot_3,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_1_Decoder_old_id_1,
            main_1 => Net_12420_1,
            main_2 => AMuxHw_1_Decoder_old_id_0,
            main_3 => Net_12420_0);

    cydff_24:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_24,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => cy_srff_1);

    Net_12256:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_12256,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => cydff_24);

    \ZCD_counter:CounterUDB:disable_run_i\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ZCD_counter:CounterUDB:disable_run_i\,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => pwm_reset,
            main_1 => \ZCD_counter:CounterUDB:disable_run_i\,
            main_2 => \ZCD_counter:CounterUDB:status_1\,
            main_3 => \ZCD_counter:CounterUDB:underflow_reg_i\);

    \ZCD_counter:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ZCD_counter:CounterUDB:underflow_reg_i\,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => \ZCD_counter:CounterUDB:status_1\);

    \ZCD_counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ZCD_counter:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => \ZCD_counter:CounterUDB:cmp_less\,
            main_1 => \ZCD_counter:CounterUDB:cmp_equal\);

    \ZCD_counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ZCD_counter:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => PWMB_trig);

    cydff_22:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_22,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_13025);

    Net_13025:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_5) + (main_2 * !main_3 * main_4) + (main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_13025,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_12291,
            main_1 => PWMB_trig,
            main_2 => FB_STABLE,
            main_3 => cy_srff_1,
            main_4 => Net_12256,
            main_5 => Net_18873);

    Net_13092:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '1')
        PORT MAP(
            q => Net_13092,
            clk_en => ZCD_pulse,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => FB_STABLE,
            main_0 => Net_13073);

    Net_13204:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => Net_13204,
            clk_en => open,
            clock_0 => Net_13158,
            ar_0 => pwm_reset);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_ctrl_mark_last\,
            clock_0 => Net_29);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\,
            main_6 => \UART:BUART:rx_count_6\,
            main_7 => \UART:BUART:rx_count_5\,
            main_8 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9 * !main_10) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * main_9 * main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\,
            main_8 => \UART:BUART:rx_last\,
            main_9 => Net_16919,
            main_10 => Net_820_SYNCOUT);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:rx_count_0\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * !main_4 * main_5) + (!main_0 * !main_1 * main_3 * main_4 * !main_5) + (main_0 * main_2) + (main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_1\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_1\,
            main_3 => \UART:BUART:pollcount_0\,
            main_4 => Net_16919,
            main_5 => Net_820_SYNCOUT);

    \UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4) + (!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_0\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_0\,
            main_3 => Net_16919,
            main_4 => Net_820_SYNCOUT);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => Net_29,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => Net_29,
            main_0 => Net_16919,
            main_1 => Net_820_SYNCOUT);

    cydff_23:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cydff_23,
            clk_en => ST,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => cydff_23,
            main_1 => cydff_13);

    FB_STABLE:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => FB_STABLE,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => pwm_reset,
            main_1 => FB_STABLE,
            main_2 => Net_18696);

    cydff_13:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cydff_13,
            clk_en => Net_19331,
            clock_0 => ClockBlock_BUS_CLK,
            ap_0 => Net_19634);

    \interrupterTimebase:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \interrupterTimebase:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \interrupterTimebase:CounterUDB:per_equal\);

    \interrupterTimebase:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \interrupterTimebase:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \interrupterTimebase:CounterUDB:cmp_less\);

    \interrupterTimebase:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \interrupterTimebase:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => ClockBlock_PWMCLK_local);

    Net_16894:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => Net_16894,
            clk_en => open,
            clock_0 => Net_19634,
            ar_0 => pwm_reset);

    \temp_pwm:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \temp_pwm:PWMUDB:runmode_enable\,
            clock_0 => ClockBlock_INTCLK,
            main_0 => \temp_pwm:PWMUDB:control_7\);

    Dedicated_Output:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dedicated_Output__PA,
            in_clock => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \temp_pwm:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \temp_pwm:PWMUDB:prevCompare1\,
            clock_0 => ClockBlock_INTCLK,
            main_0 => \temp_pwm:PWMUDB:cmp1_less\);

    \temp_pwm:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \temp_pwm:PWMUDB:prevCompare2\,
            clock_0 => ClockBlock_INTCLK,
            main_0 => \temp_pwm:PWMUDB:cmp2_less\);

    \temp_pwm:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \temp_pwm:PWMUDB:status_0\,
            clock_0 => ClockBlock_INTCLK,
            main_0 => \temp_pwm:PWMUDB:prevCompare1\,
            main_1 => \temp_pwm:PWMUDB:cmp1_less\);

    \temp_pwm:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \temp_pwm:PWMUDB:status_1\,
            clock_0 => ClockBlock_INTCLK,
            main_0 => \temp_pwm:PWMUDB:prevCompare2\,
            main_1 => \temp_pwm:PWMUDB:cmp2_less\);

    Net_16816:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_16816,
            clock_0 => ClockBlock_INTCLK,
            main_0 => \temp_pwm:PWMUDB:runmode_enable\,
            main_1 => \temp_pwm:PWMUDB:cmp1_less\);

    Net_16817:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_16817,
            clock_0 => ClockBlock_INTCLK,
            main_0 => \temp_pwm:PWMUDB:runmode_enable\,
            main_1 => \temp_pwm:PWMUDB:cmp2_less\);

    Net_16573__SYNC_1:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_16573,
            out => Net_16573__SYNC_OUT_1,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    cydff_19:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cydff_19,
            clk_en => Net_18966,
            clock_0 => ClockBlock_BUS_CLK,
            ap_0 => pwm_reset,
            main_0 => FB_STABLE);

    Net_18729:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            q => Net_18729,
            clk_en => Net_18735,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => Net_18750);

    Net_13073:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '1')
        PORT MAP(
            q => Net_13073,
            clk_en => ZCD_pulse,
            clock_0 => ClockBlock_BUS_CLK,
            ar_0 => FB_STABLE);

    cydff_21:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_21,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => cydff_19);

    Net_18873:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_18873,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => cydff_21);

    Net_13728:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_4) + (main_1 * main_2 * main_3 * !main_4) + (!main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_13728,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => int1,
            main_1 => Net_18729,
            main_2 => Net_18725,
            main_3 => QCW_enable_sig,
            main_4 => Net_17282,
            main_5 => Net_13728);

    cydff_25:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cydff_25,
            clk_en => ST,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => cydff_23);

    Net_19641:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_19641,
            clock_0 => ClockBlock_PWMCLK,
            main_0 => cydff_23);

END __DEFAULT__;
