//   Ordt 190725.01 autogenerated file 
//   Input: ./rdl_hier_01/test.rdl
//   Parms: ./rdl_hier_01/test.parms
//   Date: Sun Nov 17 17:02:50 EST 2019
//

0x0              size: 32   fields: 2    bits: 32        base_regs.config_regs_0
0x4              size: 32   fields: 2    bits: 32        base_regs.config_regs_1
0x8              size: 32   fields: 2    bits: 32        base_regs.config_regs_2
0xc              size: 32   fields: 2    bits: 32        base_regs.config_regs_3
0x10             size: 32   fields: 2    bits: 32        base_regs.config_regs_4
0x14             size: 32   fields: 2    bits: 32        base_regs.config_regs_5
0x18             size: 32   fields: 2    bits: 32        base_regs.config_regs_6
0x1c             size: 32   fields: 2    bits: 32        base_regs.config_regs_7
0x100            size: 32   fields: 1    bits: 16        base_regs.state_regs_0
0x104            size: 32   fields: 1    bits: 16        base_regs.state_regs_1
0x108            size: 32   fields: 1    bits: 16        base_regs.state_regs_2
0x10c            size: 32   fields: 1    bits: 16        base_regs.state_regs_3
0x110            size: 32   fields: 1    bits: 16        base_regs.state_regs_4
0x114            size: 32   fields: 1    bits: 16        base_regs.state_regs_5
0x118            size: 32   fields: 1    bits: 16        base_regs.state_regs_6
0x11c            size: 32   fields: 1    bits: 16        base_regs.state_regs_7
0x10000          size: 32   fields: 2    bits: 32        ext_base_regs.config_regs_0
0x10004          size: 32   fields: 2    bits: 32        ext_base_regs.config_regs_1
0x10008          size: 32   fields: 2    bits: 32        ext_base_regs.config_regs_2
0x1000c          size: 32   fields: 2    bits: 32        ext_base_regs.config_regs_3
0x10010          size: 32   fields: 2    bits: 32        ext_base_regs.config_regs_4
0x10014          size: 32   fields: 2    bits: 32        ext_base_regs.config_regs_5
0x10018          size: 32   fields: 2    bits: 32        ext_base_regs.config_regs_6
0x1001c          size: 32   fields: 2    bits: 32        ext_base_regs.config_regs_7
0x10100          size: 32   fields: 1    bits: 16        ext_base_regs.state_regs_0
0x10104          size: 32   fields: 1    bits: 16        ext_base_regs.state_regs_1
0x10108          size: 32   fields: 1    bits: 16        ext_base_regs.state_regs_2
0x1010c          size: 32   fields: 1    bits: 16        ext_base_regs.state_regs_3
0x10110          size: 32   fields: 1    bits: 16        ext_base_regs.state_regs_4
0x10114          size: 32   fields: 1    bits: 16        ext_base_regs.state_regs_5
0x10118          size: 32   fields: 1    bits: 16        ext_base_regs.state_regs_6
0x1011c          size: 32   fields: 1    bits: 16        ext_base_regs.state_regs_7
0x20000          size: 32   fields: 2    bits: 32        l2_r16_child.base_regs.config_regs_0
0x20004          size: 32   fields: 2    bits: 32        l2_r16_child.base_regs.config_regs_1
0x20008          size: 32   fields: 2    bits: 32        l2_r16_child.base_regs.config_regs_2
0x2000c          size: 32   fields: 2    bits: 32        l2_r16_child.base_regs.config_regs_3
0x20010          size: 32   fields: 2    bits: 32        l2_r16_child.base_regs.config_regs_4
0x20014          size: 32   fields: 2    bits: 32        l2_r16_child.base_regs.config_regs_5
0x20018          size: 32   fields: 2    bits: 32        l2_r16_child.base_regs.config_regs_6
0x2001c          size: 32   fields: 2    bits: 32        l2_r16_child.base_regs.config_regs_7
0x20100          size: 32   fields: 1    bits: 16        l2_r16_child.base_regs.state_regs_0
0x20104          size: 32   fields: 1    bits: 16        l2_r16_child.base_regs.state_regs_1
0x20108          size: 32   fields: 1    bits: 16        l2_r16_child.base_regs.state_regs_2
0x2010c          size: 32   fields: 1    bits: 16        l2_r16_child.base_regs.state_regs_3
0x20110          size: 32   fields: 1    bits: 16        l2_r16_child.base_regs.state_regs_4
0x20114          size: 32   fields: 1    bits: 16        l2_r16_child.base_regs.state_regs_5
0x20118          size: 32   fields: 1    bits: 16        l2_r16_child.base_regs.state_regs_6
0x2011c          size: 32   fields: 1    bits: 16        l2_r16_child.base_regs.state_regs_7
0x21000          size: 32   fields: 2    bits: 32        l2_r16_child.ext_base_regs.config_regs_0
0x21004          size: 32   fields: 2    bits: 32        l2_r16_child.ext_base_regs.config_regs_1
0x21008          size: 32   fields: 2    bits: 32        l2_r16_child.ext_base_regs.config_regs_2
0x2100c          size: 32   fields: 2    bits: 32        l2_r16_child.ext_base_regs.config_regs_3
0x21010          size: 32   fields: 2    bits: 32        l2_r16_child.ext_base_regs.config_regs_4
0x21014          size: 32   fields: 2    bits: 32        l2_r16_child.ext_base_regs.config_regs_5
0x21018          size: 32   fields: 2    bits: 32        l2_r16_child.ext_base_regs.config_regs_6
0x2101c          size: 32   fields: 2    bits: 32        l2_r16_child.ext_base_regs.config_regs_7
0x21100          size: 32   fields: 1    bits: 16        l2_r16_child.ext_base_regs.state_regs_0
0x21104          size: 32   fields: 1    bits: 16        l2_r16_child.ext_base_regs.state_regs_1
0x21108          size: 32   fields: 1    bits: 16        l2_r16_child.ext_base_regs.state_regs_2
0x2110c          size: 32   fields: 1    bits: 16        l2_r16_child.ext_base_regs.state_regs_3
0x21110          size: 32   fields: 1    bits: 16        l2_r16_child.ext_base_regs.state_regs_4
0x21114          size: 32   fields: 1    bits: 16        l2_r16_child.ext_base_regs.state_regs_5
0x21118          size: 32   fields: 1    bits: 16        l2_r16_child.ext_base_regs.state_regs_6
0x2111c          size: 32   fields: 1    bits: 16        l2_r16_child.ext_base_regs.state_regs_7
0x22000          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.base_regs.config_regs_0
0x22004          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.base_regs.config_regs_1
0x22008          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.base_regs.config_regs_2
0x2200c          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.base_regs.config_regs_3
0x22010          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.base_regs.config_regs_4
0x22014          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.base_regs.config_regs_5
0x22018          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.base_regs.config_regs_6
0x2201c          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.base_regs.config_regs_7
0x22100          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.base_regs.state_regs_0
0x22104          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.base_regs.state_regs_1
0x22108          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.base_regs.state_regs_2
0x2210c          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.base_regs.state_regs_3
0x22110          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.base_regs.state_regs_4
0x22114          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.base_regs.state_regs_5
0x22118          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.base_regs.state_regs_6
0x2211c          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.base_regs.state_regs_7
0x22800          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.ext_base_regs.config_regs_0
0x22804          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.ext_base_regs.config_regs_1
0x22808          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.ext_base_regs.config_regs_2
0x2280c          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.ext_base_regs.config_regs_3
0x22810          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.ext_base_regs.config_regs_4
0x22814          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.ext_base_regs.config_regs_5
0x22818          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.ext_base_regs.config_regs_6
0x2281c          size: 32   fields: 2    bits: 32        l2_r16_child.l3_child.ext_base_regs.config_regs_7
0x22900          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.ext_base_regs.state_regs_0
0x22904          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.ext_base_regs.state_regs_1
0x22908          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.ext_base_regs.state_regs_2
0x2290c          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.ext_base_regs.state_regs_3
0x22910          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.ext_base_regs.state_regs_4
0x22914          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.ext_base_regs.state_regs_5
0x22918          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.ext_base_regs.state_regs_6
0x2291c          size: 32   fields: 1    bits: 16        l2_r16_child.l3_child.ext_base_regs.state_regs_7
0x30000          size: 32   fields: 2    bits: 32        l2_s8_child.base_regs.config_regs_0
0x30004          size: 32   fields: 2    bits: 32        l2_s8_child.base_regs.config_regs_1
0x30008          size: 32   fields: 2    bits: 32        l2_s8_child.base_regs.config_regs_2
0x3000c          size: 32   fields: 2    bits: 32        l2_s8_child.base_regs.config_regs_3
0x30010          size: 32   fields: 2    bits: 32        l2_s8_child.base_regs.config_regs_4
0x30014          size: 32   fields: 2    bits: 32        l2_s8_child.base_regs.config_regs_5
0x30018          size: 32   fields: 2    bits: 32        l2_s8_child.base_regs.config_regs_6
0x3001c          size: 32   fields: 2    bits: 32        l2_s8_child.base_regs.config_regs_7
0x30100          size: 32   fields: 1    bits: 16        l2_s8_child.base_regs.state_regs_0
0x30104          size: 32   fields: 1    bits: 16        l2_s8_child.base_regs.state_regs_1
0x30108          size: 32   fields: 1    bits: 16        l2_s8_child.base_regs.state_regs_2
0x3010c          size: 32   fields: 1    bits: 16        l2_s8_child.base_regs.state_regs_3
0x30110          size: 32   fields: 1    bits: 16        l2_s8_child.base_regs.state_regs_4
0x30114          size: 32   fields: 1    bits: 16        l2_s8_child.base_regs.state_regs_5
0x30118          size: 32   fields: 1    bits: 16        l2_s8_child.base_regs.state_regs_6
0x3011c          size: 32   fields: 1    bits: 16        l2_s8_child.base_regs.state_regs_7
0x31000          size: 32   fields: 2    bits: 32        l2_s8_child.ext_base_regs.config_regs_0
0x31004          size: 32   fields: 2    bits: 32        l2_s8_child.ext_base_regs.config_regs_1
0x31008          size: 32   fields: 2    bits: 32        l2_s8_child.ext_base_regs.config_regs_2
0x3100c          size: 32   fields: 2    bits: 32        l2_s8_child.ext_base_regs.config_regs_3
0x31010          size: 32   fields: 2    bits: 32        l2_s8_child.ext_base_regs.config_regs_4
0x31014          size: 32   fields: 2    bits: 32        l2_s8_child.ext_base_regs.config_regs_5
0x31018          size: 32   fields: 2    bits: 32        l2_s8_child.ext_base_regs.config_regs_6
0x3101c          size: 32   fields: 2    bits: 32        l2_s8_child.ext_base_regs.config_regs_7
0x31100          size: 32   fields: 1    bits: 16        l2_s8_child.ext_base_regs.state_regs_0
0x31104          size: 32   fields: 1    bits: 16        l2_s8_child.ext_base_regs.state_regs_1
0x31108          size: 32   fields: 1    bits: 16        l2_s8_child.ext_base_regs.state_regs_2
0x3110c          size: 32   fields: 1    bits: 16        l2_s8_child.ext_base_regs.state_regs_3
0x31110          size: 32   fields: 1    bits: 16        l2_s8_child.ext_base_regs.state_regs_4
0x31114          size: 32   fields: 1    bits: 16        l2_s8_child.ext_base_regs.state_regs_5
0x31118          size: 32   fields: 1    bits: 16        l2_s8_child.ext_base_regs.state_regs_6
0x3111c          size: 32   fields: 1    bits: 16        l2_s8_child.ext_base_regs.state_regs_7
0x32000          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.base_regs.config_regs_0
0x32004          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.base_regs.config_regs_1
0x32008          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.base_regs.config_regs_2
0x3200c          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.base_regs.config_regs_3
0x32010          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.base_regs.config_regs_4
0x32014          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.base_regs.config_regs_5
0x32018          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.base_regs.config_regs_6
0x3201c          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.base_regs.config_regs_7
0x32100          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.base_regs.state_regs_0
0x32104          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.base_regs.state_regs_1
0x32108          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.base_regs.state_regs_2
0x3210c          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.base_regs.state_regs_3
0x32110          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.base_regs.state_regs_4
0x32114          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.base_regs.state_regs_5
0x32118          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.base_regs.state_regs_6
0x3211c          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.base_regs.state_regs_7
0x32800          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.ext_base_regs.config_regs_0
0x32804          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.ext_base_regs.config_regs_1
0x32808          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.ext_base_regs.config_regs_2
0x3280c          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.ext_base_regs.config_regs_3
0x32810          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.ext_base_regs.config_regs_4
0x32814          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.ext_base_regs.config_regs_5
0x32818          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.ext_base_regs.config_regs_6
0x3281c          size: 32   fields: 2    bits: 32        l2_s8_child.l3_child.ext_base_regs.config_regs_7
0x32900          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.ext_base_regs.state_regs_0
0x32904          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.ext_base_regs.state_regs_1
0x32908          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.ext_base_regs.state_regs_2
0x3290c          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.ext_base_regs.state_regs_3
0x32910          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.ext_base_regs.state_regs_4
0x32914          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.ext_base_regs.state_regs_5
0x32918          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.ext_base_regs.state_regs_6
0x3291c          size: 32   fields: 1    bits: 16        l2_s8_child.l3_child.ext_base_regs.state_regs_7
0x40000          size: 32   fields: 1    bits: 16        no_opt_reg
0x40010          size: 32   fields: 1    bits: 16        opt_reg
