
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120030                       # Number of seconds simulated
sim_ticks                                120029782208                       # Number of ticks simulated
final_tick                               1177888603521                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73175                       # Simulator instruction rate (inst/s)
host_op_rate                                    92520                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3982281                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886740                       # Number of bytes of host memory used
host_seconds                                 30140.96                       # Real time elapsed on the host
sim_insts                                  2205566195                       # Number of instructions simulated
sim_ops                                    2788630400                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2801280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1324160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4128512                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1222144                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1222144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21885                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10345                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32254                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9548                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9548                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23338208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11031929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34395730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14930                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10182006                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10182006                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10182006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23338208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11031929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44577736                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144093377                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23176199                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085884                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932537                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9391694                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670327                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438155                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87574                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104512644                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128069870                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23176199                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108482                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27196491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6265471                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5349141                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107607                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573358                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141359186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114162695     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783545      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366578      1.67%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381061      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266135      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125429      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779042      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979835      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514866      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141359186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160842                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.888798                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103336085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6771055                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26847710                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109880                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294447                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730618                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6464                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154473846                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51171                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294447                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103850998                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4156156                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1447598                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26432469                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1177510                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153023919                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1737                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400345                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622674                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        28444                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214094869                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713262662                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713262662                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45835644                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33617                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17595                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3799991                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309721                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690373                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149164343                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139227237                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108585                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25225338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57153687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1571                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141359186                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.984918                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582912                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83962774     59.40%     59.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23732749     16.79%     76.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11963846      8.46%     84.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812862      5.53%     90.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6899168      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706515      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065981      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119251      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96040      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141359186                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976891     74.81%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156333     11.97%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172613     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114989404     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013631      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364418     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843762      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139227237                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.966229                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305837                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009379                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421228082                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174423971                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135113167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140533074                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977563                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158666                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          599                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294447                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3460664                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       250634                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149197958                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189692                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900336                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17593                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13081                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234874                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136853206                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113358                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374031                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955476                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293738                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842118                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.949754                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135119352                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135113167                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81547389                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221218674                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.937678                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368628                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26783800                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957567                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137064739                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.893169                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710048                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87965298     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505836     16.42%     80.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810012      7.89%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815781      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766158      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536248      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562209      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095989      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007208      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137064739                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007208                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283263247                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302706135                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2734191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.440934                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.440934                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.693994                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.693994                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618442573                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186443009                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145844403                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144093377                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24038763                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19493745                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2050804                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9851804                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9248975                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2587320                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95498                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105006766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131445437                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24038763                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11836295                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28925938                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6675790                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3064343                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12265664                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1611525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141595831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.540589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112669893     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2036836      1.44%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3724970      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3381296      2.39%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2151110      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1764098      1.25%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1023008      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1068986      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13775634      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141595831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166828                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912224                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103940983                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4456280                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28553799                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48171                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4596592                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4158381                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2196                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159065479                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        17023                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4596592                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104779136                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1080855                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2187786                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27744779                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1206677                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157291093                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        226565                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       522669                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    222496088                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    732427150                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    732427150                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176192419                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46303630                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34696                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17348                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4344163                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14906961                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7401488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84312                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1649585                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154316847                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143430787                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       161830                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27015091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59265593                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    141595831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.012959                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559621                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81518176     57.57%     57.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24726013     17.46%     75.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13003411      9.18%     84.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7509853      5.30%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8316938      5.87%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3085650      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2743832      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       526265      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165693      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141595831                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         574362     68.85%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118254     14.18%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141590     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120779643     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2030119      1.42%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17348      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13240057      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7363620      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143430787                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.995402                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             834206                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    429453437                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181366849                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140279664                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144264993                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       277615                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3421012                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       125234                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4596592                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         703166                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106445                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154351543                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14906961                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7401488                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17348                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         92175                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144696                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1146789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2291485                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141064519                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12715892                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2366264                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20079144                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20075858                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7363252                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.978980                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140408359                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140279664                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81857796                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229867511                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.973533                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356109                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102613968                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126347704                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28004301                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34696                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2074634                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136999239                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.922251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693079                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85026065     62.06%     62.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24076285     17.57%     79.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11961381      8.73%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4068475      2.97%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5008070      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1755775      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1235386      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1022655      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2845147      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136999239                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102613968                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126347704                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18762199                       # Number of memory references committed
system.switch_cpus1.commit.loads             11485945                       # Number of loads committed
system.switch_cpus1.commit.membars              17348                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18236901                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113829571                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2605893                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2845147                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288506097                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313300805                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2497546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102613968                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126347704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102613968                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.404228                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.404228                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712135                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712135                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       635157928                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196360522                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148218555                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34696                       # number of misc regfile writes
system.l2.replacements                          32257                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           877114                       # Total number of references to valid blocks.
system.l2.sampled_refs                          40449                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.684442                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            49.362013                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.078485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3968.384029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.441744                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1943.894003                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1407.188573                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            818.651154                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006026                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.484422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.237292                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.171776                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.099933                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        76116                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29603                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  105719                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27534                       # number of Writeback hits
system.l2.Writeback_hits::total                 27534                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        76116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29603                       # number of demand (read+write) hits
system.l2.demand_hits::total                   105719                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        76116                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29603                       # number of overall hits
system.l2.overall_hits::total                  105719                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21885                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10345                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32254                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21885                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10345                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32254                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21885                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10345                       # number of overall misses
system.l2.overall_misses::total                 32254                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1698915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4519306331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2551121                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2130037699                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6653594066                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1698915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4519306331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2551121                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2130037699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6653594066                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1698915                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4519306331                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2551121                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2130037699                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6653594066                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        98001                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              137973                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27534                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27534                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        98001                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39948                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               137973                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        98001                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39948                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              137973                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.223314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.258962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.233770                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.223314                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.258962                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.233770                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.223314                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.258962                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.233770                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169891.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206502.459721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 182222.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 205900.212566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 206287.408259                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169891.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206502.459721                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 182222.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 205900.212566                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 206287.408259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169891.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206502.459721                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 182222.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 205900.212566                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 206287.408259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9548                       # number of writebacks
system.l2.writebacks::total                      9548                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21885                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32254                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32254                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32254                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1117560                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3245241895                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1735765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1527484719                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4775579939                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1117560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3245241895                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1735765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1527484719                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4775579939                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1117560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3245241895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1735765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1527484719                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4775579939                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.223314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258962                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.233770                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.223314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.258962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.223314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.258962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233770                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       111756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148286.127256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123983.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 147654.395263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 148061.633875                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst       111756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148286.127256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 123983.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 147654.395263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 148061.633875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst       111756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148286.127256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 123983.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 147654.395263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 148061.633875                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941088                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115258                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840209.560000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941088                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015931                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107597                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107597                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107597                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107597                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107597                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107597                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1886915                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1886915                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1886915                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1886915                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1886915                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1886915                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107607                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107607                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107607                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107607                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107607                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107607                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 188691.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 188691.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 188691.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 188691.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 188691.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 188691.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1782115                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1782115                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1782115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1782115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1782115                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1782115                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178211.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178211.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178211.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178211.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178211.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178211.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98001                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227760                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98257                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1946.199864                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.498031                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.501969                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916008                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083992                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963305                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17186                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17186                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672730                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672730                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672730                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672730                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       403406                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       403406                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       403506                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        403506                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       403506                       # number of overall misses
system.cpu0.dcache.overall_misses::total       403506                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42809128602                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42809128602                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9948845                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9948845                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42819077447                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42819077447                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42819077447                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42819077447                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366711                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366711                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076236                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076236                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076236                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076236                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035490                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021152                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021152                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021152                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021152                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106119.216378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106119.216378                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99488.450000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99488.450000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106117.573089                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106117.573089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106117.573089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106117.573089                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17907                       # number of writebacks
system.cpu0.dcache.writebacks::total            17907                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305405                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305405                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305505                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305505                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305505                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305505                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98001                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98001                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98001                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98001                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98001                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98001                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9741622023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9741622023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9741622023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9741622023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9741622023                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9741622023                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005137                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005137                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005137                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005137                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99403.292038                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99403.292038                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99403.292038                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99403.292038                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99403.292038                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99403.292038                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996695                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015225521                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192711.708423                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996695                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12265647                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12265647                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12265647                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12265647                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12265647                       # number of overall hits
system.cpu1.icache.overall_hits::total       12265647                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3294759                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3294759                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3294759                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3294759                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3294759                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3294759                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12265664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12265664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12265664                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12265664                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12265664                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12265664                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193809.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193809.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193809.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193809.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193809.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193809.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2667321                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2667321                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2667321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2667321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2667321                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2667321                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 190522.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 190522.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 190522.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 190522.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 190522.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 190522.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39948                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168940523                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40204                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4202.082454                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.877022                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.122978                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905770                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094230                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9563935                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9563935                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7242128                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7242128                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17348                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17348                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17348                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16806063                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16806063                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16806063                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16806063                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120946                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120946                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120946                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120946                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120946                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15006303547                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15006303547                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15006303547                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15006303547                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15006303547                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15006303547                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9684881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9684881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7242128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7242128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16927009                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16927009                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16927009                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16927009                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012488                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007145                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007145                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007145                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007145                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124074.409629                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124074.409629                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124074.409629                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124074.409629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124074.409629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124074.409629                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9627                       # number of writebacks
system.cpu1.dcache.writebacks::total             9627                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80998                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80998                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80998                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80998                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39948                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39948                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39948                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39948                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4147018177                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4147018177                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4147018177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4147018177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4147018177                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4147018177                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103810.407955                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103810.407955                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 103810.407955                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103810.407955                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 103810.407955                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103810.407955                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
