<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="HT_8SO_8L7D_8DP_8ENA.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HT_8SO_8L7D_8DP_8ENA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ht_8so_8l7d_8dp_8ena.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ht_8so_8l7d_8dp_8ena.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ht_8so_8l7d_8dp_8ena.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1691462790" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1691462790">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1691462790" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2765608653418387946" xil_pn:start_ts="1691462790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1691462790" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-726223196280598182" xil_pn:start_ts="1691462790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1691462790" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1691462790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1691462790" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2080813360397325716" xil_pn:start_ts="1691462790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1691462790" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1691462790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1691462790" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3557374166782152100" xil_pn:start_ts="1691462790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1691467108" xil_pn:in_ck="-8174350631623371864" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6993327128104509901" xil_pn:start_ts="1691467103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.lso"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ngc"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ngr"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.prj"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.stx"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.syr"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.xst"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1691466765" xil_pn:in_ck="5078817571116" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4829772101215353121" xil_pn:start_ts="1691466765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1691467112" xil_pn:in_ck="-9026045941881495077" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="43399574418974117" xil_pn:start_ts="1691467108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.bld"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ngd"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1691467118" xil_pn:in_ck="-9026044535472876836" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1691467112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.pcf"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.map"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.mrp"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.ncd"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.ngm"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_map.xrpt"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_summary.xml"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1691467126" xil_pn:in_ck="-8527664510436850955" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1691467118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ncd"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.pad"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.par"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ptwx"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.unroutes"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.xpi"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_pad.csv"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_pad.txt"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1691467183" xil_pn:in_ck="-4876477464868822740" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1691467177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ht_8so_8l7d_8dp_8ena.bgn"/>
      <outfile xil_pn:name="ht_8so_8l7d_8dp_8ena.bit"/>
      <outfile xil_pn:name="ht_8so_8l7d_8dp_8ena.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1691466797" xil_pn:in_ck="-273907331792277418" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1691466797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1691467126" xil_pn:in_ck="-9026230181410484648" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1691467123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.twr"/>
      <outfile xil_pn:name="HT_8SO_8L7D_8DP_8ENA.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
