<stg><name>DebayerRatBorBatR</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
entry:1 %p_0_0_09501402_lcssa1454_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_09501402_lcssa1454_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %p_0_0_09491405_lcssa1456_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_09491405_lcssa1456_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:3 %p_0_0_09481408_lcssa1458_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_09481408_lcssa1458_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
entry:4 %p_0_0_0950_21432_lcssa1466_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0950_21432_lcssa1466_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32">
<![CDATA[
entry:5 %p_0_0_0949_21435_lcssa1468_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0949_21435_lcssa1468_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32">
<![CDATA[
entry:6 %p_0_0_0948_21438_lcssa1470_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0948_21438_lcssa1470_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="32">
<![CDATA[
entry:7 %p_0_0_0_0_09141499_lcssa1536_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09141499_lcssa1536_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32">
<![CDATA[
entry:8 %p_0_1_0_0_09151501_lcssa1538_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09151501_lcssa1538_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32">
<![CDATA[
entry:9 %p_0_2_0_0_09161503_lcssa1540_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09161503_lcssa1540_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32">
<![CDATA[
entry:10 %p_0_0_0950_114941506_lcssa1542_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0950_114941506_lcssa1542_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
entry:11 %p_0_0_0949_114961508_lcssa1544_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0949_114961508_lcssa1544_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32">
<![CDATA[
entry:12 %p_0_0_0948_114981510_lcssa1546_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0948_114981510_lcssa1546_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32">
<![CDATA[
entry:13 %p_0_0_0_0_09081511_lcssa1548_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09081511_lcssa1548_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32">
<![CDATA[
entry:14 %p_0_1_0_0_09091513_lcssa1550_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09091513_lcssa1550_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32">
<![CDATA[
entry:15 %p_0_2_0_0_09101515_lcssa1552_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09101515_lcssa1552_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:16 %width_read = read i11 @_ssdm_op_Read.ap_stable.i11, i11 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:17 %height_read = read i11 @_ssdm_op_Read.ap_stable.i11, i11 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %bayerPhase_c1_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %bayerPhase_c1

]]></Node>
<StgValue><ssdm name="bayerPhase_c1_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:21 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %bayerPhase_c, i16 %bayerPhase_c1_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRB, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgG, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:26 %loopHeight = add i11 %height_read, i11 1

]]></Node>
<StgValue><ssdm name="loopHeight"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:27 %loopWidth = add i11 %width_read, i11 1

]]></Node>
<StgValue><ssdm name="loopWidth"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="16">
<![CDATA[
entry:28 %x_phase = trunc i16 %bayerPhase_c1_read

]]></Node>
<StgValue><ssdm name="x_phase"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %trunc_ln622_1_i = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %bayerPhase_c1_read, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln622_1_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:30 %store_ln603 = store i11 0, i11 %y

]]></Node>
<StgValue><ssdm name="store_ln603"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
entry:31 %br_ln630 = br void %VITIS_LOOP_633_2.i

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_633_2.i:0 %y_3 = load i11 %y

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_633_2.i:1 %icmp_ln630 = icmp_eq  i11 %y_3, i11 %loopHeight

]]></Node>
<StgValue><ssdm name="icmp_ln630"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_633_2.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1081, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_633_2.i:3 %y_4 = add i11 %y_3, i11 1

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_633_2.i:4 %br_ln630 = br i1 %icmp_ln630, void %VITIS_LOOP_633_2.split.i, void %DebayerRatBorBatR.exit

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:0 %p_0_0_09501402_lcssa1454_i_load = load i10 %p_0_0_09501402_lcssa1454_i

]]></Node>
<StgValue><ssdm name="p_0_0_09501402_lcssa1454_i_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:1 %p_0_0_09491405_lcssa1456_i_load = load i10 %p_0_0_09491405_lcssa1456_i

]]></Node>
<StgValue><ssdm name="p_0_0_09491405_lcssa1456_i_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:2 %p_0_0_09481408_lcssa1458_i_load = load i10 %p_0_0_09481408_lcssa1458_i

]]></Node>
<StgValue><ssdm name="p_0_0_09481408_lcssa1458_i_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:3 %p_0_0_0950_21432_lcssa1466_i_load = load i10 %p_0_0_0950_21432_lcssa1466_i

]]></Node>
<StgValue><ssdm name="p_0_0_0950_21432_lcssa1466_i_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:4 %p_0_0_0949_21435_lcssa1468_i_load = load i10 %p_0_0_0949_21435_lcssa1468_i

]]></Node>
<StgValue><ssdm name="p_0_0_0949_21435_lcssa1468_i_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:5 %p_0_0_0948_21438_lcssa1470_i_load = load i10 %p_0_0_0948_21438_lcssa1470_i

]]></Node>
<StgValue><ssdm name="p_0_0_0948_21438_lcssa1470_i_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:6 %p_0_0_0_0_09141499_lcssa1536_i_load = load i10 %p_0_0_0_0_09141499_lcssa1536_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09141499_lcssa1536_i_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:7 %p_0_1_0_0_09151501_lcssa1538_i_load = load i10 %p_0_1_0_0_09151501_lcssa1538_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09151501_lcssa1538_i_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:8 %p_0_2_0_0_09161503_lcssa1540_i_load = load i10 %p_0_2_0_0_09161503_lcssa1540_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09161503_lcssa1540_i_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:9 %p_0_0_0950_114941506_lcssa1542_i_load = load i10 %p_0_0_0950_114941506_lcssa1542_i

]]></Node>
<StgValue><ssdm name="p_0_0_0950_114941506_lcssa1542_i_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:10 %p_0_0_0949_114961508_lcssa1544_i_load = load i10 %p_0_0_0949_114961508_lcssa1544_i

]]></Node>
<StgValue><ssdm name="p_0_0_0949_114961508_lcssa1544_i_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:11 %p_0_0_0948_114981510_lcssa1546_i_load = load i10 %p_0_0_0948_114981510_lcssa1546_i

]]></Node>
<StgValue><ssdm name="p_0_0_0948_114981510_lcssa1546_i_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:12 %p_0_0_0_0_09081511_lcssa1548_i_load = load i10 %p_0_0_0_0_09081511_lcssa1548_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_09081511_lcssa1548_i_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:13 %p_0_1_0_0_09091513_lcssa1550_i_load = load i10 %p_0_1_0_0_09091513_lcssa1550_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_09091513_lcssa1550_i_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_633_2.split.i:14 %p_0_2_0_0_09101515_lcssa1552_i_load = load i10 %p_0_2_0_0_09101515_lcssa1552_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_09101515_lcssa1552_i_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="11">
<![CDATA[
VITIS_LOOP_633_2.split.i:15 %trunc_ln630 = trunc i11 %y_3

]]></Node>
<StgValue><ssdm name="trunc_ln630"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_633_2.split.i:21 %cmp59_i = icmp_ult  i11 %y_3, i11 %height_read

]]></Node>
<StgValue><ssdm name="cmp59_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_633_2.split.i:22 %cmp203_i = icmp_ne  i11 %y_3, i11 0

]]></Node>
<StgValue><ssdm name="cmp203_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_633_2.split.i:23 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_633_2.split.i:25 %store_ln603 = store i11 %y_4, i11 %y

]]></Node>
<StgValue><ssdm name="store_ln603"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
DebayerRatBorBatR.exit:0 %ret_ln1072 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1072"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_633_2.split.i:17 %and310_i = xor i1 %trunc_ln630, i1 1

]]></Node>
<StgValue><ssdm name="and310_i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="1">
<![CDATA[
VITIS_LOOP_633_2.split.i:18 %and310_cast_i = zext i1 %and310_i

]]></Node>
<StgValue><ssdm name="and310_cast_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_633_2.split.i:19 %xor_i = xor i15 %trunc_ln622_1_i, i15 %and310_cast_i

]]></Node>
<StgValue><ssdm name="xor_i"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_633_2.split.i:20 %red_i = icmp_eq  i15 %and310_cast_i, i15 %trunc_ln622_1_i

]]></Node>
<StgValue><ssdm name="red_i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="11" op_17_bw="1" op_18_bw="1" op_19_bw="15" op_20_bw="11" op_21_bw="1" op_22_bw="30" op_23_bw="1" op_24_bw="30" op_25_bw="10" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="10" op_31_bw="10" op_32_bw="10" op_33_bw="10" op_34_bw="10" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10" op_39_bw="10" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0">
<![CDATA[
VITIS_LOOP_633_2.split.i:24 %call_ln607 = call void @DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2, i10 %p_0_2_0_0_09101515_lcssa1552_i_load, i10 %p_0_1_0_0_09091513_lcssa1550_i_load, i10 %p_0_0_0_0_09081511_lcssa1548_i_load, i10 %p_0_0_0948_114981510_lcssa1546_i_load, i10 %p_0_0_0949_114961508_lcssa1544_i_load, i10 %p_0_0_0950_114941506_lcssa1542_i_load, i10 %p_0_2_0_0_09161503_lcssa1540_i_load, i10 %p_0_1_0_0_09151501_lcssa1538_i_load, i10 %p_0_0_0_0_09141499_lcssa1536_i_load, i10 %p_0_0_0948_21438_lcssa1470_i_load, i10 %p_0_0_0949_21435_lcssa1468_i_load, i10 %p_0_0_0950_21432_lcssa1466_i_load, i10 %p_0_0_09481408_lcssa1458_i_load, i10 %p_0_0_09491405_lcssa1456_i_load, i10 %p_0_0_09501402_lcssa1454_i_load, i11 %loopWidth, i1 %cmp203_i, i1 %x_phase, i15 %xor_i, i11 %width_read, i1 %cmp59_i, i30 %imgG, i1 %red_i, i30 %imgRB, i10 %p_0_2_0_0_09101515_lcssa1552_i, i10 %p_0_1_0_0_09091513_lcssa1550_i, i10 %p_0_0_0_0_09081511_lcssa1548_i, i10 %p_0_0_0948_114981510_lcssa1546_i, i10 %p_0_0_0949_114961508_lcssa1544_i, i10 %p_0_0_0950_114941506_lcssa1542_i, i10 %p_0_2_0_0_09161503_lcssa1540_i, i10 %p_0_1_0_0_09151501_lcssa1538_i, i10 %p_0_0_0_0_09141499_lcssa1536_i, i10 %p_0_0_0948_21438_lcssa1470_i, i10 %p_0_0_0949_21435_lcssa1468_i, i10 %p_0_0_0950_21432_lcssa1466_i, i10 %p_0_0_09481408_lcssa1458_i, i10 %p_0_0_09491405_lcssa1456_i, i10 %p_0_0_09501402_lcssa1454_i

]]></Node>
<StgValue><ssdm name="call_ln607"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_633_2.split.i:16 %specloopname_ln630 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln630"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="11" op_17_bw="1" op_18_bw="1" op_19_bw="15" op_20_bw="11" op_21_bw="1" op_22_bw="30" op_23_bw="1" op_24_bw="30" op_25_bw="10" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="10" op_31_bw="10" op_32_bw="10" op_33_bw="10" op_34_bw="10" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10" op_39_bw="10" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0">
<![CDATA[
VITIS_LOOP_633_2.split.i:24 %call_ln607 = call void @DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2, i10 %p_0_2_0_0_09101515_lcssa1552_i_load, i10 %p_0_1_0_0_09091513_lcssa1550_i_load, i10 %p_0_0_0_0_09081511_lcssa1548_i_load, i10 %p_0_0_0948_114981510_lcssa1546_i_load, i10 %p_0_0_0949_114961508_lcssa1544_i_load, i10 %p_0_0_0950_114941506_lcssa1542_i_load, i10 %p_0_2_0_0_09161503_lcssa1540_i_load, i10 %p_0_1_0_0_09151501_lcssa1538_i_load, i10 %p_0_0_0_0_09141499_lcssa1536_i_load, i10 %p_0_0_0948_21438_lcssa1470_i_load, i10 %p_0_0_0949_21435_lcssa1468_i_load, i10 %p_0_0_0950_21432_lcssa1466_i_load, i10 %p_0_0_09481408_lcssa1458_i_load, i10 %p_0_0_09491405_lcssa1456_i_load, i10 %p_0_0_09501402_lcssa1454_i_load, i11 %loopWidth, i1 %cmp203_i, i1 %x_phase, i15 %xor_i, i11 %width_read, i1 %cmp59_i, i30 %imgG, i1 %red_i, i30 %imgRB, i10 %p_0_2_0_0_09101515_lcssa1552_i, i10 %p_0_1_0_0_09091513_lcssa1550_i, i10 %p_0_0_0_0_09081511_lcssa1548_i, i10 %p_0_0_0948_114981510_lcssa1546_i, i10 %p_0_0_0949_114961508_lcssa1544_i, i10 %p_0_0_0950_114941506_lcssa1542_i, i10 %p_0_2_0_0_09161503_lcssa1540_i, i10 %p_0_1_0_0_09151501_lcssa1538_i, i10 %p_0_0_0_0_09141499_lcssa1536_i, i10 %p_0_0_0948_21438_lcssa1470_i, i10 %p_0_0_0949_21435_lcssa1468_i, i10 %p_0_0_0950_21432_lcssa1466_i, i10 %p_0_0_09481408_lcssa1458_i, i10 %p_0_0_09491405_lcssa1456_i, i10 %p_0_0_09501402_lcssa1454_i

]]></Node>
<StgValue><ssdm name="call_ln607"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_633_2.split.i:26 %br_ln630 = br void %VITIS_LOOP_633_2.i

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
