ef="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d71df41ef791745448cbd0aaaad6e38">CAN_TSR_RQCP0_Msk</a></td></tr>
<tr class="separator:ga4a4809b8908618df57e6393cc7fe0f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83553d6d8a8baa6d29b9df2e97689281"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TXOK0_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga83553d6d8a8baa6d29b9df2e97689281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13bd0e217ec398f9ac7c605b03eaa566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13bd0e217ec398f9ac7c605b03eaa566">CAN_TSR_TXOK0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_TXOK0_Pos)</td></tr>
<tr class="separator:ga13bd0e217ec398f9ac7c605b03eaa566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacedb237b31d29aef7f38475e9a6b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13bd0e217ec398f9ac7c605b03eaa566">CAN_TSR_TXOK0_Msk</a></td></tr>
<tr class="separator:gaacedb237b31d29aef7f38475e9a6b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b96c96a75628fa3b50f792e68b2b27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_ALST0_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91b96c96a75628fa3b50f792e68b2b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2ee6ceab2eab0f30a108d406855c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d2ee6ceab2eab0f30a108d406855c7e">CAN_TSR_ALST0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_ALST0_Pos)</td></tr>
<tr class="separator:ga9d2ee6ceab2eab0f30a108d406855c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b94ea5001d70a26ec32d9dc6ff76e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d2ee6ceab2eab0f30a108d406855c7e">CAN_TSR_ALST0_Msk</a></td></tr>
<tr class="separator:ga9b94ea5001d70a26ec32d9dc6ff76e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52966440e5d87a89726c19d62645a27c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TERR0_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga52966440e5d87a89726c19d62645a27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58999cde45dd10f2f351be5cc8ec1a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58999cde45dd10f2f351be5cc8ec1a8b">CAN_TSR_TERR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_TERR0_Pos)</td></tr>
<tr class="separator:ga58999cde45dd10f2f351be5cc8ec1a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805d2dab5b1d4618492b1cf2a3f5e1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58999cde45dd10f2f351be5cc8ec1a8b">CAN_TSR_TERR0_Msk</a></td></tr>
<tr class="separator:ga805d2dab5b1d4618492b1cf2a3f5e1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56679e8aea1650e19f2baf79b35be24f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_ABRQ0_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga56679e8aea1650e19f2baf79b35be24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78f950ccfd5a5a906c03de00a311047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa78f950ccfd5a5a906c03de00a311047">CAN_TSR_ABRQ0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_ABRQ0_Pos)</td></tr>
<tr class="separator:gaa78f950ccfd5a5a906c03de00a311047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdac6b87a303b0d0ec9b0d94a54ae31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa78f950ccfd5a5a906c03de00a311047">CAN_TSR_ABRQ0_Msk</a></td></tr>
<tr class="separator:gafdac6b87a303b0d0ec9b0d94a54ae31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd31c6bc75f595b504cc521280752259"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_RQCP1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabd31c6bc75f595b504cc521280752259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fdee112d3e6e2b5f6bad6c9d95cb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27fdee112d3e6e2b5f6bad6c9d95cb2b">CAN_TSR_RQCP1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_RQCP1_Pos)</td></tr>
<tr class="separator:ga27fdee112d3e6e2b5f6bad6c9d95cb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3118dec59c3a45d2f262b090699538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27fdee112d3e6e2b5f6bad6c9d95cb2b">CAN_TSR_RQCP1_Msk</a></td></tr>
<tr class="separator:gabd3118dec59c3a45d2f262b090699538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf7c2bb1371409780b6aa677d30505d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TXOK1_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaabf7c2bb1371409780b6aa677d30505d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d08d43b83ebfa8f93c1ac842ccb1e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d08d43b83ebfa8f93c1ac842ccb1e31">CAN_TSR_TXOK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_TXOK1_Pos)</td></tr>
<tr class="separator:ga5d08d43b83ebfa8f93c1ac842ccb1e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea918e510c5471b1ac797350b7950151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d08d43b83ebfa8f93c1ac842ccb1e31">CAN_TSR_TXOK1_Msk</a></td></tr>
<tr class="separator:gaea918e510c5471b1ac797350b7950151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3647d7d831be09723b38baaf9011fe0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_ALST1_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gad3647d7d831be09723b38baaf9011fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffcef1919cf06d2874bff8879d69c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffcef1919cf06d2874bff8879d69c23">CAN_TSR_ALST1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_ALST1_Pos)</td></tr>
<tr class="separator:ga9ffcef1919cf06d2874bff8879d69c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a34d996177f23148c9b4cd6b0a80529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffcef1919cf06d2874bff8879d69c23">CAN_TSR_ALST1_Msk</a></td></tr>
<tr class="separator:ga7a34d996177f23148c9b4cd6b0a80529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c91415cb60af76367c9c03ddb9d1791"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TERR1_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga0c91415cb60af76367c9c03ddb9d1791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd5d4653c34defa63b29c42292358dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cd5d4653c34defa63b29c42292358dd">CAN_TSR_TERR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_TERR1_Pos)</td></tr>
<tr class="separator:ga5cd5d4653c34defa63b29c42292358dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b01eca562bdb60e5416840fca47fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cd5d4653c34defa63b29c42292358dd">CAN_TSR_TERR1_Msk</a></td></tr>
<tr class="separator:ga9b01eca562bdb60e5416840fca47fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2254de573340c2b341cecb12bb6ead4e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_ABRQ1_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2254de573340c2b341cecb12bb6ead4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca8d9c91c9b53a361a07cea552fe847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadca8d9c91c9b53a361a07cea552fe847">CAN_TSR_ABRQ1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_ABRQ1_Pos)</td></tr>
<tr class="separator:gadca8d9c91c9b53a361a07cea552fe847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c44a4e585b3ab1c37a6c2c28c90d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadca8d9c91c9b53a361a07cea552fe847">CAN_TSR_ABRQ1_Msk</a></td></tr>
<tr class="separator:ga4c44a4e585b3ab1c37a6c2c28c90d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32ff69b06375749e0a00c17c010f1fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_RQCP2_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac32ff69b06375749e0a00c17c010f1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8137af39f29d789c1794527149da1e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8137af39f29d789c1794527149da1e70">CAN_TSR_RQCP2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_RQCP2_Pos)</td></tr>
<tr class="separator:ga8137af39f29d789c1794527149da1e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf9e83cec96164f1dadf4e43411ebf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8137af39f29d789c1794527149da1e70">CAN_TSR_RQCP2_Msk</a></td></tr>
<tr class="separator:ga3cf9e83cec96164f1dadf4e43411ebf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1c09375222011c0dba1bdb1cf56fd2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TXOK2_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga5c1c09375222011c0dba1bdb1cf56fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26c50058879d92619cbc4bef2e9d492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab26c50058879d92619cbc4bef2e9d492">CAN_TSR_TXOK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_TXOK2_Pos)</td></tr>
<tr class="separator:gab26c50058879d92619cbc4bef2e9d492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782c591bb204d751b470dd53a37d240e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab26c50058879d92619cbc4bef2e9d492">CAN_TSR_TXOK2_Msk</a></td></tr>
<tr class="separator:ga782c591bb204d751b470dd53a37d240e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435fe7e72dd93d43d2a3f1bd89a89c44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_ALST2_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga435fe7e72dd93d43d2a3f1bd89a89c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a24da79f81578dafc2126d5f731d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a24da79f81578dafc2126d5f731d4a">CAN_TSR_ALST2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_ALST2_Pos)</td></tr>
<tr class="separator:gac5a24da79f81578dafc2126d5f731d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75db1172038ebd72db1ed2fedc6108ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5a24da79f81578dafc2126d5f731d4a">CAN_TSR_ALST2_Msk</a></td></tr>
<tr class="separator:ga75db1172038ebd72db1ed2fedc6108ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b204977a683ed30b391720352e3260"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TERR2_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga99b204977a683ed30b391720352e3260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1cf1551625e3972c4942983a394acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd1cf1551625e3972c4942983a394acc">CAN_TSR_TERR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_TERR2_Pos)</td></tr>
<tr class="separator:gabd1cf1551625e3972c4942983a394acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a85626eb26bf99413ba80c676d0af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd1cf1551625e3972c4942983a394acc">CAN_TSR_TERR2_Msk</a></td></tr>
<tr class="separator:ga26a85626eb26bf99413ba80c676d0af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad0f8e1da30d1f2b0c6713ae0cc2793"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_ABRQ2_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga5ad0f8e1da30d1f2b0c6713ae0cc2793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba8518081068f7375284a1e07873417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba8518081068f7375284a1e07873417">CAN_TSR_ABRQ2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_ABRQ2_Pos)</td></tr>
<tr class="separator:gafba8518081068f7375284a1e07873417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3b7e4be7cebb35ad66cb85b82901bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba8518081068f7375284a1e07873417">CAN_TSR_ABRQ2_Msk</a></td></tr>
<tr class="separator:ga2a3b7e4be7cebb35ad66cb85b82901bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca63bcf7a21cf13d7fcd42d49ee2a59f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_CODE_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaca63bcf7a21cf13d7fcd42d49ee2a59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f9f007576f8a12578052bdbd224681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f9f007576f8a12578052bdbd224681">CAN_TSR_CODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; CAN_TSR_CODE_Pos)</td></tr>
<tr class="separator:ga13f9f007576f8a12578052bdbd224681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00145ea43822f362f3d473bba62fa13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f9f007576f8a12578052bdbd224681">CAN_TSR_CODE_Msk</a></td></tr>
<tr class="separator:gac00145ea43822f362f3d473bba62fa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4348cbdeed004189582a35db2ff12d74"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TME_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga4348cbdeed004189582a35db2ff12d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635aef2e8090ae256c1251a3a1736965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga635aef2e8090ae256c1251a3a1736965">CAN_TSR_TME_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; CAN_TSR_TME_Pos)</td></tr>
<tr class="separator:ga635aef2e8090ae256c1251a3a1736965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ab11e97b42c5210109516e30af9b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga635aef2e8090ae256c1251a3a1736965">CAN_TSR_TME_Msk</a></td></tr>
<tr class="separator:ga61ab11e97b42c5210109516e30af9b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b566e4628d2f032e393c1b86748f2c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TME0_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga37b566e4628d2f032e393c1b86748f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440056199033e966155a795be606acdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga440056199033e966155a795be606acdc">CAN_TSR_TME0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_TME0_Pos)</td></tr>
<tr class="separator:ga440056199033e966155a795be606acdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7500e491fe82e67ed5d40759e8a50f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga440056199033e966155a795be606acdc">CAN_TSR_TME0_Msk</a></td></tr>
<tr class="separator:gad7500e491fe82e67ed5d40759e8a50f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad799e75ed3dad61e73e34781df0f87f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TME1_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gad799e75ed3dad61e73e34781df0f87f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39fa95bef47ce6b3631b924d25556454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39fa95bef47ce6b3631b924d25556454">CAN_TSR_TME1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_TME1_Pos)</td></tr>
<tr class="separator:ga39fa95bef47ce6b3631b924d25556454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba2b51def4b1683fd050e43045306ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39fa95bef47ce6b3631b924d25556454">CAN_TSR_TME1_Msk</a></td></tr>
<tr class="separator:ga5ba2b51def4b1683fd050e43045306ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1884d523a48ffedf27bb137b34ac6c78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_TME2_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga1884d523a48ffedf27bb137b34ac6c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4977ccde238489d3291b2fe91434c713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4977ccde238489d3291b2fe91434c713">CAN_TSR_TME2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_TME2_Pos)</td></tr>
<tr class="separator:ga4977ccde238489d3291b2fe91434c713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6523fac51d3aed2e36de4c2f07c2a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4977ccde238489d3291b2fe91434c713">CAN_TSR_TME2_Msk</a></td></tr>
<tr class="separator:gaf6523fac51d3aed2e36de4c2f07c2a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702291f34c1368501b753d7af3d553fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_LOW_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga702291f34c1368501b753d7af3d553fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd34530d99bc8ff61a5e6ce04caf7d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd34530d99bc8ff61a5e6ce04caf7d67">CAN_TSR_LOW_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; CAN_TSR_LOW_Pos)</td></tr>
<tr class="separator:gacd34530d99bc8ff61a5e6ce04caf7d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c6453caa447cc4a9961d6ee5dea74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd34530d99bc8ff61a5e6ce04caf7d67">CAN_TSR_LOW_Msk</a></td></tr>
<tr class="separator:ga96c6453caa447cc4a9961d6ee5dea74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4490d8d7d5ccfdf3200cf4be7d6641"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_LOW0_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaca4490d8d7d5ccfdf3200cf4be7d6641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae04ec8ef32d4f5aa583628114cb54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae04ec8ef32d4f5aa583628114cb54e">CAN_TSR_LOW0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_LOW0_Pos)</td></tr>
<tr class="separator:ga0ae04ec8ef32d4f5aa583628114cb54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ff582efea1d7be2d1de7a1fd1a2b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae04ec8ef32d4f5aa583628114cb54e">CAN_TSR_LOW0_Msk</a></td></tr>
<tr class="separator:ga79ff582efea1d7be2d1de7a1fd1a2b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb85fb2c45304df1a329b7d2320c511"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_LOW1_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga6cb85fb2c45304df1a329b7d2320c511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5f0c70b09a3395c07d6b2287210b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b5f0c70b09a3395c07d6b2287210b7d">CAN_TSR_LOW1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_LOW1_Pos)</td></tr>
<tr class="separator:ga4b5f0c70b09a3395c07d6b2287210b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e550c2e6a5f8425322f9943fd7c7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b5f0c70b09a3395c07d6b2287210b7d">CAN_TSR_LOW1_Msk</a></td></tr>
<tr class="separator:gac1e550c2e6a5f8425322f9943fd7c7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822557268b20255c2be98727a357202"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TSR_LOW2_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa822557268b20255c2be98727a357202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987f19b94125300653186bb50bb43ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987f19b94125300653186bb50bb43ca6">CAN_TSR_LOW2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TSR_LOW2_Pos)</td></tr>
<tr class="separator:ga987f19b94125300653186bb50bb43ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1db2c2ce76b732fdb71df65fb8124f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga987f19b94125300653186bb50bb43ca6">CAN_TSR_LOW2_Msk</a></td></tr>
<tr class="separator:gadd1db2c2ce76b732fdb71df65fb8124f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab868d2c9f9b9e52d7d3b3e8227b8e862"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_RF0R_FMP0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab868d2c9f9b9e52d7d3b3e8227b8e862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74fc3f4e266805779daf7f69194bd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad74fc3f4e266805779daf7f69194bd97">CAN_RF0R_FMP0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; CAN_RF0R_FMP0_Pos)</td></tr>
<tr class="separator:gad74fc3f4e266805779daf7f69194bd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e23f3d7947e58531524d77b5c4741cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad74fc3f4e266805779daf7f69194bd97">CAN_RF0R_FMP0_Msk</a></td></tr>
<tr class="separator:ga9e23f3d7947e58531524d77b5c4741cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab168d7bfdd89ac5e7654804ff6c16d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_RF0R_FULL0_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaab168d7bfdd89ac5e7654804ff6c16d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27305e8a2d6f381b6d0ff05d6d0c74ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27305e8a2d6f381b6d0ff05d6d0c74ba">CAN_RF0R_FULL0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_RF0R_FULL0_Pos)</td></tr>
<tr class="separator:ga27305e8a2d6f381b6d0ff05d6d0c74ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae934674f6e22a758e430f32cfc386d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27305e8a2d6f381b6d0ff05d6d0c74ba">CAN_RF0R_FULL0_Msk</a></td></tr>
<tr class="separator:gae934674f6e22a758e430f32cfc386d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0aad54077e9896ec6f7599d126e54e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_RF0R_FOVR0_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae0aad54077e9896ec6f7599d126e54e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0699f23293ca0bc417c7c1a343f53ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0699f23293ca0bc417c7c1a343f53ba">CAN_RF0R_FOVR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_RF0R_FOVR0_Pos)</td></tr>
<tr class="separator:gaa0699f23293ca0bc417c7c1a343f53ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3d15b3abab8199c16e26a3dffdc8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0699f23293ca0bc417c7c1a343f53ba">CAN_RF0R_FOVR0_Msk</a></td></tr>
<tr class="separator:ga2a3d15b3abab8199c16e26a3dffdc8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75e432559ee49ae55397f529f199ad0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_RF0R_RFOM0_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae75e432559ee49ae55397f529f199ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c768b2f6a6c8b8b434991528110467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c768b2f6a6c8b8b434991528110467">CAN_RF0R_RFOM0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_RF0R_RFOM0_Pos)</td></tr>
<tr class="separator:gae3c768b2f6a6c8b8b434991528110467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d2db4b9b7d52712e47557dcc61964d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3c768b2f6a6c8b8b434991528110467">CAN_RF0R_RFOM0_Msk</a></td></tr>
<tr class="separator:ga74d2db4b9b7d52712e47557dcc61964d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00fcf8bdc5087d5ff6d55c5206b346f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_RF1R_FMP1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga00fcf8bdc5087d5ff6d55c5206b346f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b08002573d35c943f136ab6c667f363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b08002573d35c943f136ab6c667f363">CAN_RF1R_FMP1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; CAN_RF1R_FMP1_Pos)</td></tr>
<tr class="separator:ga2b08002573d35c943f136ab6c667f363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f9254d05043df6f21bf96234a03f72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b08002573d35c943f136ab6c667f363">CAN_RF1R_FMP1_Msk</a></td></tr>
<tr class="separator:ga8f9254d05043df6f21bf96234a03f72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6bab0544e01fcd1bcf0487139f729e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_RF1R_FULL1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadc6bab0544e01fcd1bcf0487139f729e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ac244ab1c525913bfcc3d03b9ab06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0ac244ab1c525913bfcc3d03b9ab06f">CAN_RF1R_FULL1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_RF1R_FULL1_Pos)</td></tr>
<tr class="separator:gae0ac244ab1c525913bfcc3d03b9ab06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdaa12fe4d14254cc4a6a4de749a7d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0ac244ab1c525913bfcc3d03b9ab06f">CAN_RF1R_FULL1_Msk</a></td></tr>
<tr class="separator:gabdaa12fe4d14254cc4a6a4de749a7d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9faad05fc13813a198405bb5f064fb05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_RF1R_FOVR1_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9faad05fc13813a198405bb5f064fb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee8c5b572eb85447912dcbc62aac97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacee8c5b572eb85447912dcbc62aac97c">CAN_RF1R_FOVR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_RF1R_FOVR1_Pos)</td></tr>
<tr class="separator:gacee8c5b572eb85447912dcbc62aac97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5eeaabd4db3825bc53d860aca8d7590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacee8c5b572eb85447912dcbc62aac97c">CAN_RF1R_FOVR1_Msk</a></td></tr>
<tr class="separator:gab5eeaabd4db3825bc53d860aca8d7590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e95cc6d93830acc8669871fff26939"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_RF1R_RFOM1_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa2e95cc6d93830acc8669871fff26939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec98a01deaf5464a0ba9052a028bf483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec98a01deaf5464a0ba9052a028bf483">CAN_RF1R_RFOM1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_RF1R_RFOM1_Pos)</td></tr>
<tr class="separator:gaec98a01deaf5464a0ba9052a028bf483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6930f860de4a90e3344e63fbc209b9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec98a01deaf5464a0ba9052a028bf483">CAN_RF1R_RFOM1_Msk</a></td></tr>
<tr class="separator:ga6930f860de4a90e3344e63fbc209b9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8fc846d9892de7b30d31bdf6b54edb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_TMEIE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaea8fc846d9892de7b30d31bdf6b54edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38696874c8fbbd05b6413ac11746d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38696874c8fbbd05b6413ac11746d6b">CAN_IER_TMEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_TMEIE_Pos)</td></tr>
<tr class="separator:gac38696874c8fbbd05b6413ac11746d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe027af7acd051f5a52db78608a36e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac38696874c8fbbd05b6413ac11746d6b">CAN_IER_TMEIE_Msk</a></td></tr>
<tr class="separator:gafe027af7acd051f5a52db78608a36e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3325defd7e318b63baa1f78b50394280"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_FMPIE0_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3325defd7e318b63baa1f78b50394280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6885c5945dc4db64d46aa83bd8367e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6885c5945dc4db64d46aa83bd8367e83">CAN_IER_FMPIE0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_FMPIE0_Pos)</td></tr>
<tr class="separator:ga6885c5945dc4db64d46aa83bd8367e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59eecd1bb7d1d0e17422a26ae89cf39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6885c5945dc4db64d46aa83bd8367e83">CAN_IER_FMPIE0_Msk</a></td></tr>
<tr class="separator:ga59eecd1bb7d1d0e17422a26ae89cf39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411ce03315531b3f90698b7e9224b93a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_FFIE0_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga411ce03315531b3f90698b7e9224b93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8885a2f34117d17dfb78fb78fb18b7a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8885a2f34117d17dfb78fb78fb18b7a7">CAN_IER_FFIE0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_FFIE0_Pos)</td></tr>
<tr class="separator:ga8885a2f34117d17dfb78fb78fb18b7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf926ae29d98a8b72ef48f001fda07fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8885a2f34117d17dfb78fb78fb18b7a7">CAN_IER_FFIE0_Msk</a></td></tr>
<tr class="separator:gaf926ae29d98a8b72ef48f001fda07fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cded06b69c3ab261928a1b48ece5f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_FOVIE0_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab7cded06b69c3ab261928a1b48ece5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7859520258dfc8c61eca8da04ff180f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7859520258dfc8c61eca8da04ff180f9">CAN_IER_FOVIE0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_FOVIE0_Pos)</td></tr>
<tr class="separator:ga7859520258dfc8c61eca8da04ff180f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c423699fdcd2ddddb3046a368505679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7859520258dfc8c61eca8da04ff180f9">CAN_IER_FOVIE0_Msk</a></td></tr>
<tr class="separator:ga0c423699fdcd2ddddb3046a368505679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b904e14bd25a2d2e155364c2ebb5c7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_FMPIE1_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8b904e14bd25a2d2e155364c2ebb5c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66a68cb8bc52e699f9d83673515c3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac66a68cb8bc52e699f9d83673515c3b9">CAN_IER_FMPIE1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_FMPIE1_Pos)</td></tr>
<tr class="separator:gac66a68cb8bc52e699f9d83673515c3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8492d1b8ce13fead7869a0e4ef39ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac66a68cb8bc52e699f9d83673515c3b9">CAN_IER_FMPIE1_Msk</a></td></tr>
<tr class="separator:ga4b8492d1b8ce13fead7869a0e4ef39ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c5e16c335ad2459a1726d123b8f720"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_FFIE1_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae0c5e16c335ad2459a1726d123b8f720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cba05b98222a9ce8bf5b5804c78ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20cba05b98222a9ce8bf5b5804c78ead">CAN_IER_FFIE1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_FFIE1_Pos)</td></tr>
<tr class="separator:ga20cba05b98222a9ce8bf5b5804c78ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a7e9d13e8d96bef2ac1972520b1c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20cba05b98222a9ce8bf5b5804c78ead">CAN_IER_FFIE1_Msk</a></td></tr>
<tr class="separator:gaf5a7e9d13e8d96bef2ac1972520b1c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210db948ed64aa24bc8176041966f934"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_FOVIE1_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga210db948ed64aa24bc8176041966f934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0256723529d4c2adf64c0f5b6da56e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0256723529d4c2adf64c0f5b6da56e7a">CAN_IER_FOVIE1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_FOVIE1_Pos)</td></tr>
<tr class="separator:ga0256723529d4c2adf64c0f5b6da56e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3734d9bf5cd08ff219b2d8c2f8300dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0256723529d4c2adf64c0f5b6da56e7a">CAN_IER_FOVIE1_Msk</a></td></tr>
<tr class="separator:ga3734d9bf5cd08ff219b2d8c2f8300dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed2cabb36a1f1b250a8d344896b1c9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_EWGIE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5ed2cabb36a1f1b250a8d344896b1c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15046ca7a384201773a9dfeb03deabc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac15046ca7a384201773a9dfeb03deabc">CAN_IER_EWGIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_EWGIE_Pos)</td></tr>
<tr class="separator:gac15046ca7a384201773a9dfeb03deabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80103eca53d74a2b047f761336918e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac15046ca7a384201773a9dfeb03deabc">CAN_IER_EWGIE_Msk</a></td></tr>
<tr class="separator:gaa80103eca53d74a2b047f761336918e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f52eb0782253e0623c7bdd27823743"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_EPVIE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad9f52eb0782253e0623c7bdd27823743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababf833052c2a6ffbd6ce2aa5960a61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababf833052c2a6ffbd6ce2aa5960a61b">CAN_IER_EPVIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_EPVIE_Pos)</td></tr>
<tr class="separator:gababf833052c2a6ffbd6ce2aa5960a61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3307992cabee858287305a64e5031b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gababf833052c2a6ffbd6ce2aa5960a61b">CAN_IER_EPVIE_Msk</a></td></tr>
<tr class="separator:ga9e3307992cabee858287305a64e5031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa110152ba07d311efc4c513a0e39eb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_BOFIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafa110152ba07d311efc4c513a0e39eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f02d794157dc9684f6c15096d4e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748f02d794157dc9684f6c15096d4e75">CAN_IER_BOFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_BOFIE_Pos)</td></tr>
<tr class="separator:ga748f02d794157dc9684f6c15096d4e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d953fd5b625af04f95f5414259769ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga748f02d794157dc9684f6c15096d4e75">CAN_IER_BOFIE_Msk</a></td></tr>
<tr class="separator:ga7d953fd5b625af04f95f5414259769ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccd7e2e333c2dae013674b5bac0ecbc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_LECIE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4ccd7e2e333c2dae013674b5bac0ecbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386f61a3f7ef21600969ef0c936e255c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386f61a3f7ef21600969ef0c936e255c">CAN_IER_LECIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_LECIE_Pos)</td></tr>
<tr class="separator:ga386f61a3f7ef21600969ef0c936e255c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81514ecf1b6596e9930906779c4bdf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga386f61a3f7ef21600969ef0c936e255c">CAN_IER_LECIE_Msk</a></td></tr>
<tr class="separator:ga81514ecf1b6596e9930906779c4bdf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a98a5d7ea27cfd207b83364fb3b8e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_ERRIE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf5a98a5d7ea27cfd207b83364fb3b8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df7133242e3ff1636bb946649faa8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3df7133242e3ff1636bb946649faa8d0">CAN_IER_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_ERRIE_Pos)</td></tr>
<tr class="separator:ga3df7133242e3ff1636bb946649faa8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962968c3ee1f70c714a5b12442369d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3df7133242e3ff1636bb946649faa8d0">CAN_IER_ERRIE_Msk</a></td></tr>
<tr class="separator:ga962968c3ee1f70c714a5b12442369d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf233f7c7c686ed81c4bc295143eb3a4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_WKUIE_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf233f7c7c686ed81c4bc295143eb3a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181d122c65769851c2cc82f4bd764d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga181d122c65769851c2cc82f4bd764d80">CAN_IER_WKUIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_WKUIE_Pos)</td></tr>
<tr class="separator:ga181d122c65769851c2cc82f4bd764d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f3438e80288c1791de27042df9838e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga181d122c65769851c2cc82f4bd764d80">CAN_IER_WKUIE_Msk</a></td></tr>
<tr class="separator:ga37f3438e80288c1791de27042df9838e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7b49f18204d00911b39f940b63e0f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_IER_SLKIE_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gafa7b49f18204d00911b39f940b63e0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34b93be0df4cfdaad8dbb99f4fa1bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34b93be0df4cfdaad8dbb99f4fa1bc7">CAN_IER_SLKIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_IER_SLKIE_Pos)</td></tr>
<tr class="separator:gaf34b93be0df4cfdaad8dbb99f4fa1bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82389b79f21410f5d5f6bef38d192812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34b93be0df4cfdaad8dbb99f4fa1bc7">CAN_IER_SLKIE_Msk</a></td></tr>
<tr class="separator:ga82389b79f21410f5d5f6bef38d192812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecadeaf7d9cadf19529cab6314ccc5e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_ESR_EWGF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaecadeaf7d9cadf19529cab6314ccc5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace0e3b331bea3a3f35a3bdf88a40b86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaace0e3b331bea3a3f35a3bdf88a40b86">CAN_ESR_EWGF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_ESR_EWGF_Pos)</td></tr>
<tr class="separator:gaace0e3b331bea3a3f35a3bdf88a40b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0c02829fb41ac2a1b1852c19931de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaace0e3b331bea3a3f35a3bdf88a40b86">CAN_ESR_EWGF_Msk</a></td></tr>
<tr class="separator:ga2c0c02829fb41ac2a1b1852c19931de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c53494946cb6ee312e947da2e4329b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_ESR_EPVF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6c53494946cb6ee312e947da2e4329b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80e2d629b9aaf329dee50e9e4ee4a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80e2d629b9aaf329dee50e9e4ee4a3e">CAN_ESR_EPVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_ESR_EPVF_Pos)</td></tr>
<tr class="separator:gab80e2d629b9aaf329dee50e9e4ee4a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633c961d528cbf8093b0e05e92225ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab80e2d629b9aaf329dee50e9e4ee4a3e">CAN_ESR_EPVF_Msk</a></td></tr>
<tr class="separator:ga633c961d528cbf8093b0e05e92225ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe022d4e68fb0eca8278904fcfe3c783"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_ESR_BOFF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabe022d4e68fb0eca8278904fcfe3c783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6607245f6b97f83691b9f9d9a3cf592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6607245f6b97f83691b9f9d9a3cf592">CAN_ESR_BOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_ESR_BOFF_Pos)</td></tr>
<tr class="separator:gaa6607245f6b97f83691b9f9d9a3cf592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619d49f67f1835a7efc457205fea1225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6607245f6b97f83691b9f9d9a3cf592">CAN_ESR_BOFF_Msk</a></td></tr>
<tr class="separator:ga619d49f67f1835a7efc457205fea1225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2dfedaf48ce2f4787afd43cad691bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_ESR_LEC_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0d2dfedaf48ce2f4787afd43cad691bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88ad0a905fbbe60fa2900f2cec42f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad88ad0a905fbbe60fa2900f2cec42f5c">CAN_ESR_LEC_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; CAN_ESR_LEC_Pos)</td></tr>
<tr class="separator:gad88ad0a905fbbe60fa2900f2cec42f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f86741dd89034900e300499ae2272e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad88ad0a905fbbe60fa2900f2cec42f5c">CAN_ESR_LEC_Msk</a></td></tr>
<tr class="separator:gab9f86741dd89034900e300499ae2272e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054ebb41578d890d4d9dffb4828f02e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_ESR_LEC_Pos)</td></tr>
<tr class="separator:ga054ebb41578d890d4d9dffb4828f02e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae570e9ba39dbe11808db929392250cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; CAN_ESR_LEC_Pos)</td></tr>
<tr class="separator:gae570e9ba39dbe11808db929392250cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4998e7bfd002999413c68107911c6e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; CAN_ESR_LEC_Pos)</td></tr>
<tr class="separator:ga4998e7bfd002999413c68107911c6e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fde56e8a41fc98f69d84636121a361"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_ESR_TEC_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga11fde56e8a41fc98f69d84636121a361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c7759712292904bf0d15c2d968bbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c7759712292904bf0d15c2d968bbad">CAN_ESR_TEC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_ESR_TEC_Pos)</td></tr>
<tr class="separator:ga56c7759712292904bf0d15c2d968bbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3de2080f48cc851c20d920acfd1737d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56c7759712292904bf0d15c2d968bbad">CAN_ESR_TEC_Msk</a></td></tr>
<tr class="separator:gae3de2080f48cc851c20d920acfd1737d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804f28bce21721cd4e9fcabf772f0f9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_ESR_REC_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga804f28bce21721cd4e9fcabf772f0f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0143dc7eea1099168ef7fef24192949e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0143dc7eea1099168ef7fef24192949e">CAN_ESR_REC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_ESR_REC_Pos)</td></tr>
<tr class="separator:ga0143dc7eea1099168ef7fef24192949e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df5b2ea3f419182e9bd885f55ee5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0143dc7eea1099168ef7fef24192949e">CAN_ESR_REC_Msk</a></td></tr>
<tr class="separator:ga0df5b2ea3f419182e9bd885f55ee5dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a0f2dc6767c5297f2f3475fdea8bef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_BTR_BRP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac3a0f2dc6767c5297f2f3475fdea8bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad530ac34faa377b770d56624f009934d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad530ac34faa377b770d56624f009934d">CAN_BTR_BRP_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; CAN_BTR_BRP_Pos)</td></tr>
<tr class="separator:gad530ac34faa377b770d56624f009934d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a5522b4c06551856f7185bdd448b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad530ac34faa377b770d56624f009934d">CAN_BTR_BRP_Msk</a></td></tr>
<tr class="separator:ga96a5522b4c06551856f7185bdd448b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00e3a010662ce93bd9e67f340bd2646"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_BTR_TS1_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac00e3a010662ce93bd9e67f340bd2646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97266c03c918c7ff4a0d90b9f80b4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf97266c03c918c7ff4a0d90b9f80b4f2">CAN_BTR_TS1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; CAN_BTR_TS1_Pos)</td></tr>
<tr class="separator:gaf97266c03c918c7ff4a0d90b9f80b4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7ae8f06f8fbbf5dcfbbbb887057be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf97266c03c918c7ff4a0d90b9f80b4f2">CAN_BTR_TS1_Msk</a></td></tr>
<tr class="separator:ga4d7ae8f06f8fbbf5dcfbbbb887057be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164ffd2240a76982894ce41143a12d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82">CAN_BTR_TS1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_BTR_TS1_Pos)</td></tr>
<tr class="separator:ga164ffd2240a76982894ce41143a12d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4365204ebb29eb5595027a4ee9c5f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d">CAN_BTR_TS1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; CAN_BTR_TS1_Pos)</td></tr>
<tr class="separator:gae4365204ebb29eb5595027a4ee9c5f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43dc43f11ee173cf07f77aa6e41f1275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275">CAN_BTR_TS1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; CAN_BTR_TS1_Pos)</td></tr>
<tr class="separator:ga43dc43f11ee173cf07f77aa6e41f1275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5cd639329fe3eef8cde846247a4be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9">CAN_BTR_TS1_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; CAN_BTR_TS1_Pos)</td></tr>
<tr class="separator:ga7a5cd639329fe3eef8cde846247a4be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80e236530969bf1f520e8e0dd7b7e79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_BTR_TS2_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac80e236530969bf1f520e8e0dd7b7e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c657a3c97363915a9d739defa0f516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7c657a3c97363915a9d739defa0f516">CAN_BTR_TS2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; CAN_BTR_TS2_Pos)</td></tr>
<tr class="separator:gaf7c657a3c97363915a9d739defa0f516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac006aa2ab26c50227ccaa18e0a79bff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7c657a3c97363915a9d739defa0f516">CAN_BTR_TS2_Msk</a></td></tr>
<tr class="separator:gac006aa2ab26c50227ccaa18e0a79bff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee307fe50e8d3cfdc9513da803808880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880">CAN_BTR_TS2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_BTR_TS2_Pos)</td></tr>
<tr class="separator:gaee307fe50e8d3cfdc9513da803808880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33265730e1d25198d9fb4347bdce8019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019">CAN_BTR_TS2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; CAN_BTR_TS2_Pos)</td></tr>
<tr class="separator:ga33265730e1d25198d9fb4347bdce8019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4720d91283fc1fc74c1f0baaa8a3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da">CAN_BTR_TS2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; CAN_BTR_TS2_Pos)</td></tr>
<tr class="separator:gaac4720d91283fc1fc74c1f0baaa8a3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc4270d185b17bd0ce09ebb14c30121"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_BTR_SJW_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6cc4270d185b17bd0ce09ebb14c30121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf7f2fb84354e7e4756bdc25569d6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf7f2fb84354e7e4756bdc25569d6cc">CAN_BTR_SJW_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; CAN_BTR_SJW_Pos)</td></tr>
<tr class="separator:gaddf7f2fb84354e7e4756bdc25569d6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c8b91ddacdcbb779bae42398c94cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddf7f2fb84354e7e4756bdc25569d6cc">CAN_BTR_SJW_Msk</a></td></tr>
<tr class="separator:ga04c8b91ddacdcbb779bae42398c94cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae9e8258ef5c241733f6d58eb2a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4">CAN_BTR_SJW_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_BTR_SJW_Pos)</td></tr>
<tr class="separator:ga08ae9e8258ef5c241733f6d58eb2a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8178f0abe0f854f4503ded1ad1adb531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531">CAN_BTR_SJW_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; CAN_BTR_SJW_Pos)</td></tr>
<tr class="separator:ga8178f0abe0f854f4503ded1ad1adb531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6dac3caae5bf3f69716d7417e920d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_BTR_LBKM_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga4d6dac3caae5bf3f69716d7417e920d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32a82ff55c8008f4c0a1e16c0492d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa32a82ff55c8008f4c0a1e16c0492d6c">CAN_BTR_LBKM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_BTR_LBKM_Pos)</td></tr>
<tr class="separator:gaa32a82ff55c8008f4c0a1e16c0492d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c0a81d8dcde61a1f2772232f5343b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa32a82ff55c8008f4c0a1e16c0492d6c">CAN_BTR_LBKM_Msk</a></td></tr>
<tr class="separator:gac6c0a81d8dcde61a1f2772232f5343b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19407ed54b60ae709840db37855a0a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_BTR_SILM_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gac19407ed54b60ae709840db37855a0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7f4e5e22b9959994c790ac9c7f03d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a7f4e5e22b9959994c790ac9c7f03d3">CAN_BTR_SILM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_BTR_SILM_Pos)</td></tr>
<tr class="separator:ga8a7f4e5e22b9959994c790ac9c7f03d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36bc23e833190cbee9b8cf5cf49159d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a7f4e5e22b9959994c790ac9c7f03d3">CAN_BTR_SILM_Msk</a></td></tr>
<tr class="separator:gaa36bc23e833190cbee9b8cf5cf49159d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255ce6dd558937c9b33efa43d01b7029"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI0R_TXRQ_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga255ce6dd558937c9b33efa43d01b7029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53cf2d76df5b85e7363ca6fb45e71c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53cf2d76df5b85e7363ca6fb45e71c4a">CAN_TI0R_TXRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TI0R_TXRQ_Pos)</td></tr>
<tr class="separator:ga53cf2d76df5b85e7363ca6fb45e71c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b79cbb7ebb7f3419aa6ac04bd76899a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53cf2d76df5b85e7363ca6fb45e71c4a">CAN_TI0R_TXRQ_Msk</a></td></tr>
<tr class="separator:ga7b79cbb7ebb7f3419aa6ac04bd76899a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b5217c83959ca007cb09ba59f1c182"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI0R_RTR_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga98b5217c83959ca007cb09ba59f1c182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab713759c47fadc25119dd265c413f771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab713759c47fadc25119dd265c413f771">CAN_TI0R_RTR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TI0R_RTR_Pos)</td></tr>
<tr class="separator:gab713759c47fadc25119dd265c413f771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5556f2ceb5b71b8afa76a18a31cbb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab713759c47fadc25119dd265c413f771">CAN_TI0R_RTR_Msk</a></td></tr>
<tr class="separator:gad5556f2ceb5b71b8afa76a18a31cbb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b3ea5dc6c4d2f6d3925debfc2ba267"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI0R_IDE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga10b3ea5dc6c4d2f6d3925debfc2ba267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080d97de6d25618d06b2d0a453c692b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga080d97de6d25618d06b2d0a453c692b6">CAN_TI0R_IDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TI0R_IDE_Pos)</td></tr>
<tr class="separator:ga080d97de6d25618d06b2d0a453c692b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f761a877f8ad39f878284f69119c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga080d97de6d25618d06b2d0a453c692b6">CAN_TI0R_IDE_Msk</a></td></tr>
<tr class="separator:ga06f761a877f8ad39f878284f69119c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e738c64e396face3bbc9c5011e6b0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI0R_EXID_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae4e738c64e396face3bbc9c5011e6b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2138165e39efac11d31381e1d7c72bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2138165e39efac11d31381e1d7c72bfa">CAN_TI0R_EXID_Msk</a>&#160;&#160;&#160;(0x3FFFFUL &lt;&lt; CAN_TI0R_EXID_Pos)</td></tr>
<tr class="separator:ga2138165e39efac11d31381e1d7c72bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894df6ad0d2976fe643dcb77052672f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2138165e39efac11d31381e1d7c72bfa">CAN_TI0R_EXID_Msk</a></td></tr>
<tr class="separator:ga894df6ad0d2976fe643dcb77052672f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e827ddbaa36f5651329cc61375221f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI0R_STID_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gab9e827ddbaa36f5651329cc61375221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b180d9e1ecf00b104d18670496a8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b180d9e1ecf00b104d18670496a8db">CAN_TI0R_STID_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; CAN_TI0R_STID_Pos)</td></tr>
<tr class="separator:gad4b180d9e1ecf00b104d18670496a8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3b5882e1f9f76f5cfebffb5bc2f717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b180d9e1ecf00b104d18670496a8db">CAN_TI0R_STID_Msk</a></td></tr>
<tr class="separator:ga4d3b5882e1f9f76f5cfebffb5bc2f717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba7824b92498610f685f712c1075702"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDT0R_DLC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4ba7824b92498610f685f712c1075702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06a3a47edaaf175482a18feccbce3a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3a47edaaf175482a18feccbce3a61">CAN_TDT0R_DLC_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; CAN_TDT0R_DLC_Pos)</td></tr>
<tr class="separator:ga06a3a47edaaf175482a18feccbce3a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf812eaee11f12863773b3f8e95ae6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3a47edaaf175482a18feccbce3a61">CAN_TDT0R_DLC_Msk</a></td></tr>
<tr class="separator:gacf812eaee11f12863773b3f8e95ae6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac770efaeca5e93c9dbde1fa508ab79aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDT0R_TGT_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac770efaeca5e93c9dbde1fa508ab79aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394785c0a3d16b48d7bbcc524d2821a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394785c0a3d16b48d7bbcc524d2821a3">CAN_TDT0R_TGT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TDT0R_TGT_Pos)</td></tr>
<tr class="separator:ga394785c0a3d16b48d7bbcc524d2821a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d329960b527a62fab099a084bfa906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394785c0a3d16b48d7bbcc524d2821a3">CAN_TDT0R_TGT_Msk</a></td></tr>
<tr class="separator:gad2d329960b527a62fab099a084bfa906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffd9f8d93bb7f96dfc8f2b202986ec5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDT0R_TIME_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5ffd9f8d93bb7f96dfc8f2b202986ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544adf091e79aa36d9d7a6e47bafcb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga544adf091e79aa36d9d7a6e47bafcb41">CAN_TDT0R_TIME_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; CAN_TDT0R_TIME_Pos)</td></tr>
<tr class="separator:ga544adf091e79aa36d9d7a6e47bafcb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104ba91151bf88edd44593b1690b879a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga544adf091e79aa36d9d7a6e47bafcb41">CAN_TDT0R_TIME_Msk</a></td></tr>
<tr class="separator:ga104ba91151bf88edd44593b1690b879a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2dfd1e20e5283d40302140066d527d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDL0R_DATA0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae2dfd1e20e5283d40302140066d527d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c0f147ab22439d7677e400651302c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21c0f147ab22439d7677e400651302c4">CAN_TDL0R_DATA0_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDL0R_DATA0_Pos)</td></tr>
<tr class="separator:ga21c0f147ab22439d7677e400651302c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec3350607b41410ddb6e00a71a4384e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21c0f147ab22439d7677e400651302c4">CAN_TDL0R_DATA0_Msk</a></td></tr>
<tr class="separator:gadec3350607b41410ddb6e00a71a4384e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebdc896d4816e5d5eee1c1700c7fb25"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDL0R_DATA1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1ebdc896d4816e5d5eee1c1700c7fb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03b879d3e573023038e211ea211ae9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae03b879d3e573023038e211ea211ae9f">CAN_TDL0R_DATA1_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDL0R_DATA1_Pos)</td></tr>
<tr class="separator:gae03b879d3e573023038e211ea211ae9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd20d218027e7432178c67414475830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae03b879d3e573023038e211ea211ae9f">CAN_TDL0R_DATA1_Msk</a></td></tr>
<tr class="separator:ga1cd20d218027e7432178c67414475830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46a5808e83c8ce1c6c2da8c3ee2898d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDL0R_DATA2_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad46a5808e83c8ce1c6c2da8c3ee2898d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc788dc5db08c074c7026e60d3af7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcc788dc5db08c074c7026e60d3af7cb">CAN_TDL0R_DATA2_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDL0R_DATA2_Pos)</td></tr>
<tr class="separator:gadcc788dc5db08c074c7026e60d3af7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04384f0a7c5026c91a33a005c755d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcc788dc5db08c074c7026e60d3af7cb">CAN_TDL0R_DATA2_Msk</a></td></tr>
<tr class="separator:gaa04384f0a7c5026c91a33a005c755d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d8189fd904326f4be09972047fda59"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDL0R_DATA3_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga66d8189fd904326f4be09972047fda59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782c6f20d550a56c15fe265a75105255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782c6f20d550a56c15fe265a75105255">CAN_TDL0R_DATA3_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDL0R_DATA3_Pos)</td></tr>
<tr class="separator:ga782c6f20d550a56c15fe265a75105255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283a1bfa52851ea4ee45f45817985752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga782c6f20d550a56c15fe265a75105255">CAN_TDL0R_DATA3_Msk</a></td></tr>
<tr class="separator:ga283a1bfa52851ea4ee45f45817985752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67239c62f07e5a4d0f348f9595d4fb0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDH0R_DATA4_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga67239c62f07e5a4d0f348f9595d4fb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2389e6393c4c90eac09ecadd67e77203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2389e6393c4c90eac09ecadd67e77203">CAN_TDH0R_DATA4_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDH0R_DATA4_Pos)</td></tr>
<tr class="separator:ga2389e6393c4c90eac09ecadd67e77203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0114ae75b33f978ca7825f7bcd836982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2389e6393c4c90eac09ecadd67e77203">CAN_TDH0R_DATA4_Msk</a></td></tr>
<tr class="separator:ga0114ae75b33f978ca7825f7bcd836982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19fa11ce4c6d4c00690d453a3b42354"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDH0R_DATA5_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac19fa11ce4c6d4c00690d453a3b42354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeaa64cd95a54957ee402f9edbd62411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeaa64cd95a54957ee402f9edbd62411">CAN_TDH0R_DATA5_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDH0R_DATA5_Pos)</td></tr>
<tr class="separator:gadeaa64cd95a54957ee402f9edbd62411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b6a0742ac1bcd5ef0408cb0f92ef75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeaa64cd95a54957ee402f9edbd62411">CAN_TDH0R_DATA5_Msk</a></td></tr>
<tr class="separator:gaf5b6a0742ac1bcd5ef0408cb0f92ef75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b1609d2ed4f6b59e9b175e022123b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDH0R_DATA6_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga19b1609d2ed4f6b59e9b175e022123b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80deb2e84b16aa300ba4b6dad03ced70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80deb2e84b16aa300ba4b6dad03ced70">CAN_TDH0R_DATA6_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDH0R_DATA6_Pos)</td></tr>
<tr class="separator:ga80deb2e84b16aa300ba4b6dad03ced70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ea7090da55c7cc9993235efa1c4a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80deb2e84b16aa300ba4b6dad03ced70">CAN_TDH0R_DATA6_Msk</a></td></tr>
<tr class="separator:gac8ea7090da55c7cc9993235efa1c4a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed76c2a3e8d2946eeed952bb2ff20e94"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDH0R_DATA7_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaed76c2a3e8d2946eeed952bb2ff20e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14d21df0b2b694450b769b900c1161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad14d21df0b2b694450b769b900c1161e">CAN_TDH0R_DATA7_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDH0R_DATA7_Pos)</td></tr>
<tr class="separator:gad14d21df0b2b694450b769b900c1161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6021a4045fbfd71817bf9aec6cbc731c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad14d21df0b2b694450b769b900c1161e">CAN_TDH0R_DATA7_Msk</a></td></tr>
<tr class="separator:ga6021a4045fbfd71817bf9aec6cbc731c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab1e199d262fd92f1702125a8e8f5b49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI1R_TXRQ_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab1e199d262fd92f1702125a8e8f5b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f8f9283cb55ff6427db96afb6ad799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f8f9283cb55ff6427db96afb6ad799">CAN_TI1R_TXRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TI1R_TXRQ_Pos)</td></tr>
<tr class="separator:ga89f8f9283cb55ff6427db96afb6ad799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adf4a08415673753fafedf463f93bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f8f9283cb55ff6427db96afb6ad799">CAN_TI1R_TXRQ_Msk</a></td></tr>
<tr class="separator:ga0adf4a08415673753fafedf463f93bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a4cc56a2487c645c3b318bfba5e8ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI1R_RTR_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga35a4cc56a2487c645c3b318bfba5e8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f27bd0f65fe4d7afe69a92c28bef94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f27bd0f65fe4d7afe69a92c28bef94e">CAN_TI1R_RTR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TI1R_RTR_Pos)</td></tr>
<tr class="separator:ga2f27bd0f65fe4d7afe69a92c28bef94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476cde56b1a2a13cde8477d5178ba34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f27bd0f65fe4d7afe69a92c28bef94e">CAN_TI1R_RTR_Msk</a></td></tr>
<tr class="separator:ga476cde56b1a2a13cde8477d5178ba34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176b1ffea4ad6af7a07044e30d9a210e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI1R_IDE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga176b1ffea4ad6af7a07044e30d9a210e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f905ac8ef34db338cd9b9e94ea7216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20f905ac8ef34db338cd9b9e94ea7216">CAN_TI1R_IDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TI1R_IDE_Pos)</td></tr>
<tr class="separator:ga20f905ac8ef34db338cd9b9e94ea7216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f338f3e295b7b512ed865b3f9a8d6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20f905ac8ef34db338cd9b9e94ea7216">CAN_TI1R_IDE_Msk</a></td></tr>
<tr class="separator:ga8f338f3e295b7b512ed865b3f9a8d6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab927997e1cb30013ce0c58a974a1ea55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI1R_EXID_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab927997e1cb30013ce0c58a974a1ea55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba8b24afd72b47c403129c09a6f295f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba8b24afd72b47c403129c09a6f295f">CAN_TI1R_EXID_Msk</a>&#160;&#160;&#160;(0x3FFFFUL &lt;&lt; CAN_TI1R_EXID_Pos)</td></tr>
<tr class="separator:ga8ba8b24afd72b47c403129c09a6f295f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c660943fa3c70c4974c2dacd3e4ca2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba8b24afd72b47c403129c09a6f295f">CAN_TI1R_EXID_Msk</a></td></tr>
<tr class="separator:ga6c660943fa3c70c4974c2dacd3e4ca2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5e1691eb28536f2773609a195e4cbf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI1R_STID_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga2a5e1691eb28536f2773609a195e4cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb9bb620f8051f9059d78eb2fd09cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb9bb620f8051f9059d78eb2fd09cd9">CAN_TI1R_STID_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; CAN_TI1R_STID_Pos)</td></tr>
<tr class="separator:ga2fb9bb620f8051f9059d78eb2fd09cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842071768c2f8f5eae11a764a77dd0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb9bb620f8051f9059d78eb2fd09cd9">CAN_TI1R_STID_Msk</a></td></tr>
<tr class="separator:ga842071768c2f8f5eae11a764a77dd0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b088fcd5a224ff04b87ca90fe4ad93a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDT1R_DLC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b088fcd5a224ff04b87ca90fe4ad93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cb2a08e7abfd8105acee53c2fe6957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78cb2a08e7abfd8105acee53c2fe6957">CAN_TDT1R_DLC_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; CAN_TDT1R_DLC_Pos)</td></tr>
<tr class="separator:ga78cb2a08e7abfd8105acee53c2fe6957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ef8b6cb43a80d29c5fc318a67acd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78cb2a08e7abfd8105acee53c2fe6957">CAN_TDT1R_DLC_Msk</a></td></tr>
<tr class="separator:ga68ef8b6cb43a80d29c5fc318a67acd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17aa4d8323302bc493c93d38be34b60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDT1R_TGT_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf17aa4d8323302bc493c93d38be34b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36274682f7c568c18db742816468f08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36274682f7c568c18db742816468f08d">CAN_TDT1R_TGT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TDT1R_TGT_Pos)</td></tr>
<tr class="separator:ga36274682f7c568c18db742816468f08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35757787e6481553885fdf4fd2738c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36274682f7c568c18db742816468f08d">CAN_TDT1R_TGT_Msk</a></td></tr>
<tr class="separator:ga35757787e6481553885fdf4fd2738c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37df5b75c3aedc37c37f308d32b178b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDT1R_TIME_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga37df5b75c3aedc37c37f308d32b178b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a341aceed7cefa4f144685b047b5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a341aceed7cefa4f144685b047b5aa">CAN_TDT1R_TIME_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; CAN_TDT1R_TIME_Pos)</td></tr>
<tr class="separator:ga96a341aceed7cefa4f144685b047b5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28ac334a59a6679c362611d65666910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96a341aceed7cefa4f144685b047b5aa">CAN_TDT1R_TIME_Msk</a></td></tr>
<tr class="separator:gad28ac334a59a6679c362611d65666910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9794992e11c29ba12088b41a9215cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDL1R_DATA0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a9794992e11c29ba12088b41a9215cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16520ea88ace96a458b0818d3e4d5cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16520ea88ace96a458b0818d3e4d5cf2">CAN_TDL1R_DATA0_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDL1R_DATA0_Pos)</td></tr>
<tr class="separator:ga16520ea88ace96a458b0818d3e4d5cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21abc05257bcdfa47fc824b4d806a105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16520ea88ace96a458b0818d3e4d5cf2">CAN_TDL1R_DATA0_Msk</a></td></tr>
<tr class="separator:ga21abc05257bcdfa47fc824b4d806a105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15870798808b9bf8e3b389d99f8205bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDL1R_DATA1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga15870798808b9bf8e3b389d99f8205bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d121d05d7faac3231ab8b0cc3fd4e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d121d05d7faac3231ab8b0cc3fd4e2">CAN_TDL1R_DATA1_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDL1R_DATA1_Pos)</td></tr>
<tr class="separator:ga22d121d05d7faac3231ab8b0cc3fd4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf459dee1be706b38141722be67e4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22d121d05d7faac3231ab8b0cc3fd4e2">CAN_TDL1R_DATA1_Msk</a></td></tr>
<tr class="separator:ga0bf459dee1be706b38141722be67e4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822b0dd09688ddb0241506b3657d3e76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDL1R_DATA2_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga822b0dd09688ddb0241506b3657d3e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06359cf64606bd479a4a5e074c5e70ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06359cf64606bd479a4a5e074c5e70ac">CAN_TDL1R_DATA2_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDL1R_DATA2_Pos)</td></tr>
<tr class="separator:ga06359cf64606bd479a4a5e074c5e70ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb92a65c225432fab0daa30808d5065c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06359cf64606bd479a4a5e074c5e70ac">CAN_TDL1R_DATA2_Msk</a></td></tr>
<tr class="separator:gaeb92a65c225432fab0daa30808d5065c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26002007d5645d59e1de29fecb91c906"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDL1R_DATA3_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga26002007d5645d59e1de29fecb91c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d98be9066ebe1cf701052043be89bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d98be9066ebe1cf701052043be89bc">CAN_TDL1R_DATA3_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDL1R_DATA3_Pos)</td></tr>
<tr class="separator:ga17d98be9066ebe1cf701052043be89bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482506faa59360c6a48aa9bc55a024c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17d98be9066ebe1cf701052043be89bc">CAN_TDL1R_DATA3_Msk</a></td></tr>
<tr class="separator:ga482506faa59360c6a48aa9bc55a024c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acd3f2aaf9f8a62bc486733feb4fba8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDH1R_DATA4_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4acd3f2aaf9f8a62bc486733feb4fba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d94c7419786e7bba7ec0a1b35395cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44d94c7419786e7bba7ec0a1b35395cb">CAN_TDH1R_DATA4_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDH1R_DATA4_Pos)</td></tr>
<tr class="separator:ga44d94c7419786e7bba7ec0a1b35395cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c3f19eea0d63211f643833da984c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44d94c7419786e7bba7ec0a1b35395cb">CAN_TDH1R_DATA4_Msk</a></td></tr>
<tr class="separator:ga41c3f19eea0d63211f643833da984c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2050d91710f0b977d984e164067f9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDH1R_DATA5_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7f2050d91710f0b977d984e164067f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa946d8a10e5f952a5c4eda78228042af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa946d8a10e5f952a5c4eda78228042af">CAN_TDH1R_DATA5_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDH1R_DATA5_Pos)</td></tr>
<tr class="separator:gaa946d8a10e5f952a5c4eda78228042af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cbe73d2ce87b6aaf19510818610d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa946d8a10e5f952a5c4eda78228042af">CAN_TDH1R_DATA5_Msk</a></td></tr>
<tr class="separator:ga35cbe73d2ce87b6aaf19510818610d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3a0e5d886a7db9accd6e2d1316174f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDH1R_DATA6_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga8f3a0e5d886a7db9accd6e2d1316174f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0a58abbdfa5e21213dbc2f82935250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff0a58abbdfa5e21213dbc2f82935250">CAN_TDH1R_DATA6_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDH1R_DATA6_Pos)</td></tr>
<tr class="separator:gaff0a58abbdfa5e21213dbc2f82935250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b731ca095cbad8e56ba4147c14d7128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff0a58abbdfa5e21213dbc2f82935250">CAN_TDH1R_DATA6_Msk</a></td></tr>
<tr class="separator:ga1b731ca095cbad8e56ba4147c14d7128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01db20e595c85191c3abd91a1f74717"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TDH1R_DATA7_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae01db20e595c85191c3abd91a1f74717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625d5b8e464b8dfc789e4191f55444cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625d5b8e464b8dfc789e4191f55444cf">CAN_TDH1R_DATA7_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CAN_TDH1R_DATA7_Pos)</td></tr>
<tr class="separator:ga625d5b8e464b8dfc789e4191f55444cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec56ce4aba46e836d44e2c034a9ed817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga625d5b8e464b8dfc789e4191f55444cf">CAN_TDH1R_DATA7_Msk</a></td></tr>
<tr class="separator:gaec56ce4aba46e836d44e2c034a9ed817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa18e2cbbb88117b1b6272c0c1ffea4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI2R_TXRQ_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5fa18e2cbbb88117b1b6272c0c1ffea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f8681c59cc25db5a1089ecfc20a2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f8681c59cc25db5a1089ecfc20a2ce">CAN_TI2R_TXRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TI2R_TXRQ_Pos)</td></tr>
<tr class="separator:ga76f8681c59cc25db5a1089ecfc20a2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4edd8438a684e353c497f80cb37365f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76f8681c59cc25db5a1089ecfc20a2ce">CAN_TI2R_TXRQ_Msk</a></td></tr>
<tr class="separator:gab4edd8438a684e353c497f80cb37365f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac8d95e007f7ca50f787eac4e08aa1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI2R_RTR_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7ac8d95e007f7ca50f787eac4e08aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe417e434f32c25426c52b68fb763c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe417e434f32c25426c52b68fb763c9f">CAN_TI2R_RTR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TI2R_RTR_Pos)</td></tr>
<tr class="separator:gafe417e434f32c25426c52b68fb763c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980cfab3daebb05da35b6166a051385d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe417e434f32c25426c52b68fb763c9f">CAN_TI2R_RTR_Msk</a></td></tr>
<tr class="separator:ga980cfab3daebb05da35b6166a051385d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade77331f4ecfa76912b1a1b439583b61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI2R_IDE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gade77331f4ecfa76912b1a1b439583b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5048adf1f603ea5d5170f3f9bcb92b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5048adf1f603ea5d5170f3f9bcb92b4">CAN_TI2R_IDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CAN_TI2R_IDE_Pos)</td></tr>
<tr class="separator:gab5048adf1f603ea5d5170f3f9bcb92b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d888a2225c77452f73bf66fb0e1b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5048adf1f603ea5d5170f3f9bcb92b4">CAN_TI2R_IDE_Msk</a></td></tr>
<tr class="separator:gac1d888a2225c77452f73bf66fb0e1b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2af643048de0df22426f9066d19223"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI2R_EXID_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gafd2af643048de0df22426f9066d19223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade10da0694545f61f922cc3679f719d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade10da0694545f61f922cc3679f719d1">CAN_TI2R_EXID_Msk</a>&#160;&#160;&#160;(0x3FFFFUL &lt;&lt; CAN_TI2R_EXID_Pos)</td></tr>
<tr class="separator:gade10da0694545f61f922cc3679f719d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62678bd1dc39aae5a153e9c9b3c3f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade10da0694545f61f922cc3679f719d1">CAN_TI2R_EXID_Msk</a></td></tr>
<tr class="separator:gae62678bd1dc39aae5a153e9c9b3c3f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa5a1ec336dd0151f1027aa25379708"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_TI2R_STID_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga2fa5a1ec336dd0151f1027aa25379708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78165cdc898ec9184cf14df3d1940a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78165cdc898ec9184cf14df3d1940a46">CAN_TI2R_STID_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; CAN_TI2R_STID_Pos)</td></tr>
<tr class="separator:ga78165cdc898ec9184cf14df3d1940a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c8bd734dd29caa40d34ced3981443a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___regi