16:43:03 INFO  : Registering command handlers for SDK TCF services
16:43:04 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/temp_xsdb_launch_script.tcl
16:43:07 INFO  : XSCT server has started successfully.
16:43:11 INFO  : Successfully done setting XSCT server connection channel  
16:43:11 INFO  : Successfully done setting SDK workspace  
16:43:11 INFO  : Processing command line option -hwspec /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/top_module.hdf.
19:40:15 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/BOOT.bin
19:40:15 INFO  : Creating new bif file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/fsbl.bif
19:40:16 INFO  : Bootgen command execution is done.
12:27:49 INFO  : Registering command handlers for SDK TCF services
12:27:51 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/temp_xsdb_launch_script.tcl
12:27:53 INFO  : XSCT server has started successfully.
12:27:53 INFO  : Successfully done setting XSCT server connection channel  
12:27:53 INFO  : Successfully done setting SDK workspace  
12:32:23 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/BOOT.bin -w on
12:32:24 INFO  : Bootgen command execution is done.
12:45:44 INFO  : Registering command handlers for SDK TCF services
12:45:45 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/temp_xsdb_launch_script.tcl
12:45:47 INFO  : XSCT server has started successfully.
12:45:47 INFO  : Successfully done setting XSCT server connection channel  
12:45:47 INFO  : Successfully done setting SDK workspace  
12:49:23 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/BOOT.bin
12:49:23 INFO  : Creating new bif file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/fsbl.bif
12:49:24 INFO  : Bootgen command execution is done.
13:01:05 INFO  : No changes in MSS file content so not generating sources.
13:10:09 INFO  : Invoking Bootgen: bootgen -image simple_led.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/BOOT.bin
13:10:09 INFO  : Creating new bif file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/simple_led.bif
13:10:10 INFO  : Bootgen command execution is done.
20:59:39 INFO  : Registering command handlers for SDK TCF services
20:59:41 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/temp_xsdb_launch_script.tcl
20:59:45 INFO  : XSCT server has started successfully.
20:59:45 INFO  : Successfully done setting XSCT server connection channel  
20:59:50 INFO  : Successfully done setting SDK workspace  
21:01:58 INFO  : Invoking Bootgen: bootgen -image simple_led.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/BOOT.bin -w on
21:01:59 INFO  : Bootgen command execution is done.
21:03:12 INFO  : Invoking Bootgen: bootgen -image simple_led.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/BOOT.bin -w on
21:03:13 INFO  : Bootgen command execution is done.
21:04:17 INFO  : Invoking Bootgen: bootgen -image simple_led.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/BOOT.bin
21:04:17 INFO  : Creating new bif file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/simple_led.bif
21:04:18 INFO  : Bootgen command execution is done.
21:08:54 INFO  : Invoking Bootgen: bootgen -image simple_led.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/BOOT.bin -w on
21:08:55 INFO  : Bootgen command execution is done.
03:27:18 INFO  : Invoking Bootgen: bootgen -image simple_led.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/BOOT.bin -w on
03:27:19 INFO  : Bootgen command execution is done.
03:28:20 INFO  : Invoking Bootgen: bootgen -image simple_led.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/BOOT.bin
03:28:20 INFO  : Creating new bif file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/simple_led.bif
03:28:21 INFO  : Bootgen command execution is done.
07:50:31 INFO  : Registering command handlers for SDK TCF services
07:50:32 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/temp_xsdb_launch_script.tcl
07:50:34 INFO  : XSCT server has started successfully.
07:50:34 INFO  : Successfully done setting XSCT server connection channel  
07:50:34 INFO  : Successfully done setting SDK workspace  
07:55:56 INFO  : Registering command handlers for SDK TCF services
07:55:57 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/temp_xsdb_launch_script.tcl
07:55:59 INFO  : XSCT server has started successfully.
07:55:59 INFO  : Successfully done setting XSCT server connection channel  
07:55:59 INFO  : Successfully done setting SDK workspace  
08:00:58 INFO  : Invoking Bootgen: bootgen -image simple_led.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/BOOT.bin -w on
08:00:59 INFO  : Bootgen command execution is done.
08:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 0000105cb57c01" && level==0} -index 1' command is executed.
08:13:07 INFO  : 'fpga -state' command is executed.
08:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:17 INFO  : Jtag cable 'Platform Cable USB 0000105cb57c01' is selected.
08:13:17 INFO  : 'jtag frequency' command is executed.
08:13:17 INFO  : Sourcing of '/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/top_module_hw_platform_0/ps7_init.tcl' is done.
08:13:17 INFO  : Context for 'APU' is selected.
08:13:17 INFO  : Hardware design information is loaded from '/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/top_module_hw_platform_0/system.hdf'.
08:13:17 INFO  : 'configparams force-mem-access 1' command is executed.
08:13:17 INFO  : Context for 'APU' is selected.
08:13:17 INFO  : 'stop' command is executed.
08:13:17 INFO  : 'ps7_init' command is executed.
08:13:17 INFO  : 'ps7_post_config' command is executed.
08:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:19 INFO  : The application '/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/Debug/simple_led.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
08:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/top_module_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 0000105cb57c01"} -index 0
loadhw -hw /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/top_module_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 0000105cb57c01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 0000105cb57c01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 0000105cb57c01"} -index 0
dow /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/Debug/simple_led.elf
configparams force-mem-access 0
----------------End of Script----------------

08:13:19 INFO  : Memory regions updated for context APU
08:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:19 INFO  : 'con' command is executed.
08:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 0000105cb57c01"} -index 0
con
----------------End of Script----------------

08:13:19 INFO  : Launch script is exported to file '/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_simple_led.elf_on_local.tcl'
08:15:27 INFO  : Disconnected from the channel tcfchan#1.
