Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jun  2 03:30:59 2023
| Host         : LAPTOP-4TN2N2PV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   248 |
|    Minimum number of control sets                        |   248 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   782 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   248 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |    47 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     2 |
| >= 16              |   118 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6469 |         1993 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |             253 |          109 |
| Yes          | No                    | No                     |            4002 |         1010 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             555 |          174 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                             Enable Signal                                                                                             |                                                                                                                       Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/nn_ctrl_0/inst/start_signal         |                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter3                                                                                                                | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_1_U/q0[12]_i_1_n_8                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/din1_buf1_reg[24]_0                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter12                                                                                                               | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_4_U/q0[19]_i_1_n_8                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                 |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter27                                                                                                               | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_9_U/q0[7]_i_1_n_8                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter33                                                                                                               | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_11_U/q0[3]_i_1_n_8                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter30                                                                                                               | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_10_U/q0[11]_i_1_n_8                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift |                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter15                                                                                                               | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_5_U/q0[7]_i_1_n_8                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                          |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                          |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U287/ap_CS_fsm_reg[41]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                           |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/flow_control_loop_pipe_sequential_init_U/i_fu_38                                                                                      |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/flow_control_loop_pipe_sequential_init_U/i_fu_340                                                                                     |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                         |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004/flow_control_loop_pipe_sequential_init_U/max_idx_1_fu_520                                                                            |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004/max_idx_fu_48[3]_i_1_n_8                                                                                                             | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004/flow_control_loop_pipe_sequential_init_U/SS[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796/flow_control_loop_pipe_sequential_init_U/icmp_ln60_fu_209_p2                                                            |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_6_fu_759/flow_control_loop_pipe_sequential_init_U/empty_fu_26                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_7_fu_765/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_8_fu_771/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                          |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                          |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/flow_control_loop_pipe_sequential_init_U/i_4_fu_1060                                                                                   |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                             |                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/flow_control_loop_pipe_sequential_init_U/i_fu_820                                                                                      |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_5_fu_753/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832/flow_control_loop_pipe_sequential_init_U/p_fu_300                                                                                      |                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/flow_control_loop_pipe_sequential_init_U/i_3_fu_1060                                                                                   |                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_4_fu_747/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/flow_control_loop_pipe_sequential_init_U/p_fu_600                                                                                       |                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_2_fu_735/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/flow_control_loop_pipe_sequential_init_U/k_fu_102                                                       | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/flow_control_loop_pipe_sequential_init_U/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg_reg_0                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/flow_control_loop_pipe_sequential_init_U/indvar_flatten69_fu_106_reg[2][0]                              |                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790/flow_control_loop_pipe_sequential_init_U/E[0]                                                                           |                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                            |                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_1_fu_729/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_9_fu_777/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]_1 |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783/flow_control_loop_pipe_sequential_init_U/E[0]                                                                           |                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_3_fu_741/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                          |                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                          |                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                       |                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                       |                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                       |                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                       |                                                                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796/flow_control_loop_pipe_sequential_init_U/E[0]                                                                           |                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                        |                                                                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                     |                                                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/flow_control_loop_pipe_sequential_init_U/E[0]                                                           | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/flow_control_loop_pipe_sequential_init_U/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg_reg_0                            |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                     |                                                                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                  |                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790/flow_control_loop_pipe_sequential_init_U/i_fu_861                                                                       |                                                                                                                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_600                                                          |                                                                                                                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                                                                                              |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |               11 |             21 |         1.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                    |                                                                                                                                                                                                                                                              |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                           |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter24                                                                                                               |                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter18                                                                                                               |                                                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter33                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter12                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter9                                                                                                                |                                                                                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter33                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter15                                                                                                               |                                                                                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter27                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter39                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter30                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter45                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter9                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter12                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter27                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter3                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter3                                                                                                                |                                                                                                                                                                                                                                                              |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                 |                                                                                                                                                                                                                                                              |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start_reg                                                                                                                           |                                                                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter27                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start_reg                                                                                                                           |                                                                                                                                                                                                                                                              |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter42                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter30                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter6                                                                                                                |                                                                                                                                                                                                                                                              |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter36                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter18                                                                                                               |                                                                                                                                                                                                                                                              |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter21                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                |                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter15                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter30                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter6                                                                                                                |                                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter33                                                                                                               |                                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter39                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter24                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter12                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start_reg                                                                                                                           |                                                                                                                                                                                                                                                              |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter6                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter15                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter18                                                                                                               |                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter3                                                                                                                |                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter24                                                                                                               |                                                                                                                                                                                                                                                              |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_enable_reg_pp0_iter21                                                                                                               |                                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter9                                                                                                                |                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter42                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter45                                                                                                               |                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_enable_reg_pp0_iter21                                                                                                               |                                                                                                                                                                                                                                                              |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_enable_reg_pp0_iter36                                                                                                               |                                                                                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/p_0_in__2                                                                                                                             |                                                                                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start_reg_reg[0]                                                                         |                                                                                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                   |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/p_0_in__3                                                                                                                               |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                         |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                               |                                                                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34[31]_i_2_n_8                                                                                                                   | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_i_31                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  |                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                     |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/fc1_output_U/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/fc2_output_U/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/flatten_output_U/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                       |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_ctrl_0/inst/sel                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_CS_fsm_reg[22][0]                                                                                                                   |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/flow_control_loop_pipe_sequential_init_U/p_0_in__1                                                                                    |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796/E[0]                                                                                                                    |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/din1_buf1_reg[30]      |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004/flow_control_loop_pipe_sequential_init_U/SS[0]                                                                                                                                              |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                              |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                   |                                                                                                                                                                                                                                                              |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                                              |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/S00_AXI_rready[0]                                                |                                                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                 |                                                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                   |                                                                                                                                                                                                                                                              |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                      |                                                                                                                                                                                                                                                              |               11 |             37 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                9 |             40 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |               24 |             42 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                9 |             43 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                               |                                                                                                                                                                                                                                                              |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                                                                                                              |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                                                                                                              |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state41                                                                                                                                                               |                                                                                                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state39                                                                                                                                                               |                                                                                                                                                                                                                                                              |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state31                                                                                                                                                               |                                                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state37                                                                                                                                                               |                                                                                                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/p_0_in                                                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/p_0_in__0                                                                                                                              |                                                                                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state28                                                                                                                                                               |                                                                                                                                                                                                                                                              |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state30                                                                                                                                                               |                                                                                                                                                                                                                                                              |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_4_fu_747/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                                                             |                                                                                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state29                                                                                                                                                               |                                                                                                                                                                                                                                                              |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state19                                                                                                                                                               |                                                                                                                                                                                                                                                              |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state18                                                                                                                                                               |                                                                                                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state27                                                                                                                                                               |                                                                                                                                                                                                                                                              |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state34                                                                                                                                                               |                                                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state32                                                                                                                                                               |                                                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state33                                                                                                                                                               |                                                                                                                                                                                                                                                              |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state21                                                                                                                                                               |                                                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state24                                                                                                                                                               |                                                                                                                                                                                                                                                              |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state40                                                                                                                                                               |                                                                                                                                                                                                                                                              |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state20                                                                                                                                                               |                                                                                                                                                                                                                                                              |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state23                                                                                                                                                               |                                                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state38                                                                                                                                                               |                                                                                                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state42                                                                                                                                                               |                                                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state17                                                                                                                                                               |                                                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/ap_CS_fsm_state22                                                                                                                                                               |                                                                                                                                                                                                                                                              |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg                                                                                            |                                                                                                                                                                                                                                                              |               50 |            239 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/pool1_output_U/pool1_output_ce8                                                                                                                                                 |                                                                                                                                                                                                                                                              |               48 |            256 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796/p_0_in__6                                                                                                               |                                                                                                                                                                                                                                                              |               47 |            372 |         7.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       |                                                                                                                                                                                                                                                              |             1993 |           7182 |         3.60 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


