$date
  Thu Oct 15 22:15:31 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex_6_tb $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 8 # c[7:0] $end
$var reg 8 $ rap[7:0] $end
$var reg 8 % rbp[7:0] $end
$var reg 1 & sel1 $end
$var reg 1 ' sel2 $end
$var reg 1 ( clk $end
$scope module exercise $end
$var reg 8 ) a[7:0] $end
$var reg 8 * b[7:0] $end
$var reg 8 + c[7:0] $end
$var reg 1 , sel1 $end
$var reg 1 - sel2 $end
$var reg 1 . clk $end
$var reg 8 / rap[7:0] $end
$var reg 8 0 rbp[7:0] $end
$var reg 8 1 d[7:0] $end
$var reg 2 2 e[1:0] $end
$scope module mux1 $end
$var reg 8 3 a[7:0] $end
$var reg 8 4 b[7:0] $end
$var reg 1 5 sel $end
$var reg 8 6 c[7:0] $end
$upscope $end
$scope module decode1 $end
$var reg 1 7 a $end
$var reg 2 8 b[1:0] $end
$upscope $end
$scope module rega $end
$var reg 8 9 a[7:0] $end
$var reg 1 : ld $end
$var reg 1 ; clk $end
$var reg 8 < b[7:0] $end
$upscope $end
$scope module regb $end
$var reg 8 = a[7:0] $end
$var reg 1 > ld $end
$var reg 1 ? clk $end
$var reg 8 @ b[7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b11111111 !
b00000000 "
b11110000 #
bUUUUUUUU $
bUUUUUUUU %
1&
1'
0(
b11111111 )
b00000000 *
b11110000 +
1,
1-
0.
bUUUUUUUU /
bUUUUUUUU 0
b11111111 1
b10 2
b11111111 3
b00000000 4
15
b11111111 6
17
b10 8
b11111111 9
1:
0;
bUUUUUUUU <
b11110000 =
0>
0?
bUUUUUUUU @
#1000000
b11111111 $
1(
1.
b11111111 /
1;
b11111111 <
1?
#2000000
0&
0'
0(
0,
0-
0.
b00000000 1
b01 2
05
b00000000 6
07
b01 8
b00000000 9
0:
0;
1>
0?
#3000000
b11110000 %
1(
1.
b11110000 0
1;
1?
b11110000 @
#4000000
1'
0(
1-
0.
b10 2
17
b10 8
1:
0;
0>
0?
#5000000
b00000000 $
1(
1.
b00000000 /
1;
b00000000 <
1?
#6000000
0(
0.
0;
0?
#7000000
