Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 14 14:32:38 2019
| Host         : smestaens14i.sme.utc running 64-bit Debian GNU/Linux 9.9 (stretch)
| Command      : report_timing_summary -max_paths 10 -file test_divider_timing_summary_routed.rpt -pb test_divider_timing_summary_routed.pb -rpx test_divider_timing_summary_routed.rpx -warn_on_violation
| Design       : test_divider
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.436        0.000                      0                   25        0.302        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
virtclk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.436        0.000                      0                   25        0.302        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.375ns (42.690%)  route 3.188ns (57.310%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  CD/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    CD/c_reg[12]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  CD/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    CD/c_reg[16]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  CD/c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    CD/c_reg[20]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.714 r  CD/c_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.714    CD/c_reg[24]_i_1_n_7
    SLICE_X0Y20          FDCE                                         r  CD/c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    CD/CLK
    SLICE_X0Y20          FDCE                                         r  CD/c_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.150    CD/c_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 2.372ns (42.659%)  route 3.188ns (57.341%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  CD/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    CD/c_reg[12]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  CD/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    CD/c_reg[16]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  CD/c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.711    CD/c_reg[20]_i_1_n_6
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    CD/CLK
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    CD/c_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.351ns (42.442%)  route 3.188ns (57.558%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  CD/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    CD/c_reg[12]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  CD/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    CD/c_reg[16]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.690 r  CD/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.690    CD/c_reg[20]_i_1_n_4
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    CD/CLK
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    CD/c_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 2.277ns (41.662%)  route 3.188ns (58.338%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  CD/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    CD/c_reg[12]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  CD/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    CD/c_reg[16]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.616 r  CD/c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.616    CD/c_reg[20]_i_1_n_5
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    CD/CLK
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    CD/c_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.261ns (41.491%)  route 3.188ns (58.509%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  CD/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    CD/c_reg[12]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  CD/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    CD/c_reg[16]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.600 r  CD/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.600    CD/c_reg[20]_i_1_n_7
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    CD/CLK
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    CD/c_reg[20]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.258ns (41.459%)  route 3.188ns (58.541%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  CD/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    CD/c_reg[12]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.597 r  CD/c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.597    CD/c_reg[16]_i_1_n_6
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    CD/CLK
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[17]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    CD/c_reg[17]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 2.237ns (41.232%)  route 3.188ns (58.768%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  CD/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    CD/c_reg[12]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.576 r  CD/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.576    CD/c_reg[16]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    CD/CLK
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[19]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    CD/c_reg[19]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 2.163ns (40.420%)  route 3.188ns (59.580%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  CD/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    CD/c_reg[12]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.502 r  CD/c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.502    CD/c_reg[16]_i_1_n_5
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    CD/CLK
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[18]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    CD/c_reg[18]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.147ns (40.241%)  route 3.188ns (59.759%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.263 r  CD/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    CD/c_reg[12]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.486 r  CD/c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.486    CD/c_reg[16]_i_1_n_7
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    CD/CLK
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    CD/c_reg[16]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 2.144ns (40.207%)  route 3.188ns (59.793%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.629     5.150    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.859     6.465    CD/c_reg[15]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.150     6.615 r  CD/c[0]_i_11/O
                         net (fo=1, routed)           0.940     7.555    CD/c[0]_i_11_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     7.881 r  CD/c[0]_i_7/O
                         net (fo=24, routed)          0.658     8.539    CD/c[0]_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.663 r  CD/c[0]_i_2/O
                         net (fo=1, routed)           0.732     9.395    CD/c[0]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.921 r  CD/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    CD/c_reg[0]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  CD/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    CD/c_reg[4]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  CD/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    CD/c_reg[8]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.483 r  CD/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.483    CD/c_reg[12]_i_1_n_6
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.852    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[13]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.062    15.177    CD/c_reg[13]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  4.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CD/c_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.529%)  route 0.171ns (40.471%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    CD/CLK
    SLICE_X0Y20          FDCE                                         r  CD/c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  CD/c_reg[24]/Q
                         net (fo=27, routed)          0.171     1.781    CD/c_reg[24]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  CD/c[20]_i_4/O
                         net (fo=1, routed)           0.000     1.826    CD/c[20]_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.891 r  CD/c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.891    CD/c_reg[20]_i_1_n_6
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    CD/CLK
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[21]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.589    CD/c_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CD/c_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.256ns (59.863%)  route 0.172ns (40.137%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    CD/CLK
    SLICE_X0Y20          FDCE                                         r  CD/c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  CD/c_reg[24]/Q
                         net (fo=27, routed)          0.172     1.782    CD/c_reg[24]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  CD/c[20]_i_5/O
                         net (fo=1, routed)           0.000     1.827    CD/c[20]_i_5_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  CD/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    CD/c_reg[20]_i_1_n_7
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    CD/CLK
    SLICE_X0Y19          FDCE                                         r  CD/c_reg[20]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.589    CD/c_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CD/c_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    CD/CLK
    SLICE_X0Y15          FDCE                                         r  CD/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  CD/c_reg[7]/Q
                         net (fo=3, routed)           0.172     1.787    CD/c_reg[7]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  CD/c[4]_i_2/O
                         net (fo=1, routed)           0.000     1.832    CD/c[4]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  CD/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    CD/c_reg[4]_i_1_n_4
    SLICE_X0Y15          FDCE                                         r  CD/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.987    CD/CLK
    SLICE_X0Y15          FDCE                                         r  CD/c_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    CD/c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 CD/c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    CD/CLK
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  CD/c_reg[19]/Q
                         net (fo=3, routed)           0.173     1.785    CD/c_reg[19]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  CD/c[16]_i_2/O
                         net (fo=1, routed)           0.000     1.830    CD/c[16]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  CD/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    CD/c_reg[16]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    CD/CLK
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    CD/c_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 CD/c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    CD/CLK
    SLICE_X0Y14          FDCE                                         r  CD/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  CD/c_reg[3]/Q
                         net (fo=3, routed)           0.173     1.788    CD/c_reg[3]
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  CD/c[0]_i_3/O
                         net (fo=1, routed)           0.000     1.833    CD/c[0]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  CD/c_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    CD/c_reg[0]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  CD/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    CD/CLK
    SLICE_X0Y14          FDCE                                         r  CD/c_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    CD/c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 CD/c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  CD/c_reg[15]/Q
                         net (fo=5, routed)           0.184     1.797    CD/c_reg[15]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  CD/c[12]_i_2/O
                         net (fo=1, routed)           0.000     1.842    CD/c[12]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.905 r  CD/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    CD/c_reg[12]_i_1_n_4
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    CD/c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 CD/c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    CD/CLK
    SLICE_X0Y14          FDCE                                         r  CD/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  CD/c_reg[0]/Q
                         net (fo=3, routed)           0.185     1.800    CD/c_reg[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  CD/c[0]_i_6/O
                         net (fo=1, routed)           0.000     1.845    CD/c[0]_i_6_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  CD/c_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    CD/c_reg[0]_i_1_n_7
    SLICE_X0Y14          FDCE                                         r  CD/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    CD/CLK
    SLICE_X0Y14          FDCE                                         r  CD/c_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    CD/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 CD/c_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    CD/CLK
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  CD/c_reg[16]/Q
                         net (fo=3, routed)           0.185     1.797    CD/c_reg[16]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  CD/c[16]_i_5/O
                         net (fo=1, routed)           0.000     1.842    CD/c[16]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  CD/c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    CD/c_reg[16]_i_1_n_7
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    CD/CLK
    SLICE_X0Y18          FDCE                                         r  CD/c_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    CD/c_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 CD/c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.256ns (56.787%)  route 0.195ns (43.213%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    CD/CLK
    SLICE_X0Y15          FDCE                                         r  CD/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  CD/c_reg[4]/Q
                         net (fo=3, routed)           0.195     1.810    CD/c_reg[4]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  CD/c[4]_i_5/O
                         net (fo=1, routed)           0.000     1.855    CD/c[4]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  CD/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    CD/c_reg[4]_i_1_n_7
    SLICE_X0Y15          FDCE                                         r  CD/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.987    CD/CLK
    SLICE_X0Y15          FDCE                                         r  CD/c_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    CD/c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 CD/c_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/c_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  CD/c_reg[12]/Q
                         net (fo=3, routed)           0.196     1.809    CD/c_reg[12]
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  CD/c[12]_i_5/O
                         net (fo=1, routed)           0.000     1.854    CD/c[12]_i_5_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  CD/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    CD/c_reg[12]_i_1_n_7
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    CD/CLK
    SLICE_X0Y17          FDCE                                         r  CD/c_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    CD/c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    CD/c_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    CD/c_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    CD/c_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    CD/c_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    CD/c_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    CD/c_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    CD/c_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    CD/c_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    CD/c_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    CD/c_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CD/c_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CD/c_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    CD/c_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    CD/c_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    CD/c_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    CD/c_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    CD/c_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    CD/c_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    CD/c_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CD/c_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CD/c_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CD/c_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CD/c_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    CD/c_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    CD/c_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    CD/c_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    CD/c_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    CD/c_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    CD/c_reg[5]/C



