module counter_10 (
  input   logic clk, rst, en,
  output  logic [3:0] count
);
  
  always_ff @(posedge clk) begin
    if (rst)          count <= 4'd0;
    else if (en) begin
      if (count == 4'd9) count <= 4'd0;
      else            count <= count + 4'd1;
    end
  end
endmodule