Analysis & Synthesis report for main
Sun Dec 02 19:47:28 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main|enjoy:joy|count
 11. State Machine - |main|enjoy:joy|UART2:uart|RXstate
 12. State Machine - |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver
 13. State Machine - |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 14. State Machine - |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 15. State Machine - |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver
 16. State Machine - |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 17. State Machine - |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated
 23. Source assignments for PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated
 24. Source assignments for PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component|altsyncram_qsj1:auto_generated
 25. Source assignments for PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component|altsyncram_83k1:auto_generated
 26. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out
 31. Parameter Settings for User Entity Instance: ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out
 32. Parameter Settings for User Entity Instance: enjoy:joy|UART2:uart
 33. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult0
 34. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult1
 35. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult2
 36. Parameter Settings for Inferred Entity Instance: buzzing:buz|lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult3
 38. Parameter Settings for Inferred Entity Instance: buzzing:buz|lpm_divide:Div1
 39. altsyncram Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "enjoy:joy|UART2:uart"
 42. Port Connectivity Checks: "buzzing:buz"
 43. Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit8"
 44. Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit1"
 45. Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11"
 46. Port Connectivity Checks: "ps2Mouse:mouse|mouse_Inner_controller:innerMouse"
 47. Port Connectivity Checks: "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In"
 48. Port Connectivity Checks: "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse"
 49. Port Connectivity Checks: "ps2Keyboard:keyboard"
 50. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rambouncer:bouncerram"
 51. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rampeter:peterram"
 52. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rameinstein:einsteinram"
 53. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 02 19:47:28 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; main                                        ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,479                                       ;
;     Total combinational functions  ; 4,423                                       ;
;     Dedicated logic registers      ; 544                                         ;
; Total registers                    ; 544                                         ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,949,120                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                    ; Library ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; GPIOTest.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v                          ;         ;
; PS2_Controller.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/PS2_Controller.v                    ;         ;
; mouse.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v                             ;         ;
; keyboard.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/keyboard.v                          ;         ;
; IH8Verilog_main.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v                   ;         ;
; main.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v                              ;         ;
; VGADriver.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/VGADriver.v                         ;         ;
; ramtimesTable.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/ramtimesTable.v                     ;         ;
; rameinstein.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rameinstein.v                       ;         ;
; rampeter.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rampeter.v                          ;         ;
; rambouncer.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rambouncer.v                        ;         ;
; UART2.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UART2.v                             ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal161.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                           ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_4dk1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_4dk1.tdf              ;         ;
; meminitialization/ramtimestable.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/meminitialization/ramtimestable.mif ;         ;
; db/decode_rsa.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/decode_rsa.tdf                   ;         ;
; db/decode_k8a.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/decode_k8a.tdf                   ;         ;
; db/mux_pob.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/mux_pob.tdf                      ;         ;
; db/altsyncram_p6k1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf              ;         ;
; meminitialization/rameinstein.mif   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/meminitialization/rameinstein.mif   ;         ;
; db/decode_msa.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/decode_msa.tdf                   ;         ;
; db/decode_f8a.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/decode_f8a.tdf                   ;         ;
; db/mux_kob.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/mux_kob.tdf                      ;         ;
; db/altsyncram_qsj1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_qsj1.tdf              ;         ;
; meminitialization/rampeter.mif      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/meminitialization/rampeter.mif      ;         ;
; db/altsyncram_83k1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_83k1.tdf              ;         ;
; meminitialization/rambouncer.mif    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/meminitialization/rambouncer.mif    ;         ;
; lpm_mult.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                             ;         ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;         ;
; multcore.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.inc                             ;         ;
; bypassff.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                             ;         ;
; altshift.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                             ;         ;
; multcore.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf                             ;         ;
; csa_add.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/csa_add.inc                              ;         ;
; mpar_add.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.inc                             ;         ;
; muleabz.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muleabz.inc                              ;         ;
; mul_lfrg.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_lfrg.inc                             ;         ;
; mul_boothc.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_boothc.inc                           ;         ;
; alt_ded_mult.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult.inc                         ;         ;
; alt_ded_mult_y.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                       ;         ;
; dffpipe.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc                              ;         ;
; mpar_add.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf                             ;         ;
; lpm_add_sub.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                          ;         ;
; addcore.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/addcore.inc                              ;         ;
; look_add.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/look_add.inc                             ;         ;
; alt_stratix_add_sub.inc             ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                  ;         ;
; db/add_sub_mgh.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_mgh.tdf                  ;         ;
; altshift.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.tdf                             ;         ;
; db/add_sub_lgh.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_lgh.tdf                  ;         ;
; db/add_sub_pgh.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_pgh.tdf                  ;         ;
; lpm_divide.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; db/lpm_divide_ikm.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/lpm_divide_ikm.tdf               ;         ;
; db/sign_div_unsign_7nh.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/sign_div_unsign_7nh.tdf          ;         ;
; db/alt_u_div_2af.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/alt_u_div_2af.tdf                ;         ;
; db/add_sub_7pc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_7pc.tdf                  ;         ;
; db/add_sub_8pc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_8pc.tdf                  ;         ;
; db/add_sub_qgh.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_qgh.tdf                  ;         ;
; db/lpm_divide_ajm.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/lpm_divide_ajm.tdf               ;         ;
; db/sign_div_unsign_2mh.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/sign_div_unsign_2mh.tdf          ;         ;
; db/alt_u_div_b7f.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/alt_u_div_b7f.tdf                ;         ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,479       ;
;                                             ;             ;
; Total combinational functions               ; 4423        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1450        ;
;     -- 3 input functions                    ; 1925        ;
;     -- <=2 input functions                  ; 1048        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2341        ;
;     -- arithmetic mode                      ; 2082        ;
;                                             ;             ;
; Total registers                             ; 544         ;
;     -- Dedicated logic registers            ; 544         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 80          ;
; Total memory bits                           ; 2949120     ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 833         ;
; Total fan-out                               ; 20952       ;
; Average fan-out                             ; 3.82        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Entity Name                 ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |main                                                ; 4423 (1)            ; 544 (0)                   ; 2949120     ; 0            ; 0       ; 0         ; 80   ; 0            ; |main                                                                                                                                                             ; main                        ; work         ;
;    |PP2VerilogDrawingController:drawings|            ; 1286 (576)          ; 82 (0)                    ; 2949120     ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings                                                                                                                        ; PP2VerilogDrawingController ; work         ;
;       |animations:anim1|                             ; 187 (187)           ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|animations:anim1                                                                                                       ; animations                  ; work         ;
;       |collsMod:mod|                                 ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|collsMod:mod                                                                                                           ; collsMod                    ; work         ;
;       |lpm_mult:Mult0|                               ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult0                                                                                                         ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 38 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_mgh:auto_generated|       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ; add_sub_mgh                 ; work         ;
;       |lpm_mult:Mult1|                               ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1                                                                                                         ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 48 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_lgh:auto_generated|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; add_sub_lgh                 ; work         ;
;                |lpm_add_sub:adder[1]|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_lgh:auto_generated|       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_lgh:auto_generated                      ; add_sub_lgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                 ; work         ;
;                      |add_sub_pgh:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ; add_sub_pgh                 ; work         ;
;       |lpm_mult:Mult2|                               ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2                                                                                                         ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 36 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2|multcore:mult_core                                                                                      ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_lgh:auto_generated|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; add_sub_lgh                 ; work         ;
;                |lpm_add_sub:adder[1]|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_lgh:auto_generated|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_lgh:auto_generated                      ; add_sub_lgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                 ; work         ;
;                      |add_sub_pgh:auto_generated|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ; add_sub_pgh                 ; work         ;
;       |lpm_mult:Mult3|                               ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3                                                                                                         ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 54 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core                                                                                      ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_mgh:auto_generated|       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ; add_sub_mgh                 ; work         ;
;                |lpm_add_sub:adder[1]|                ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_mgh:auto_generated|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_mgh:auto_generated                      ; add_sub_mgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                 ; work         ;
;                      |add_sub_qgh:auto_generated|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ; add_sub_qgh                 ; work         ;
;       |rambouncer:bouncerram|                        ; 83 (0)              ; 6 (0)                     ; 983040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rambouncer:bouncerram                                                                                                  ; rambouncer                  ; work         ;
;          |altsyncram:altsyncram_component|           ; 83 (0)              ; 6 (0)                     ; 983040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component                                                                  ; altsyncram                  ; work         ;
;             |altsyncram_83k1:auto_generated|         ; 83 (0)              ; 6 (6)                     ; 983040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component|altsyncram_83k1:auto_generated                                   ; altsyncram_83k1             ; work         ;
;                |decode_k8a:rden_decode|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component|altsyncram_83k1:auto_generated|decode_k8a:rden_decode            ; decode_k8a                  ; work         ;
;                |mux_pob:mux2|                        ; 75 (75)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component|altsyncram_83k1:auto_generated|mux_pob:mux2                      ; mux_pob                     ; work         ;
;       |rameinstein:einsteinram|                      ; 34 (0)              ; 4 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rameinstein:einsteinram                                                                                                ; rameinstein                 ; work         ;
;          |altsyncram:altsyncram_component|           ; 34 (0)              ; 4 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component                                                                ; altsyncram                  ; work         ;
;             |altsyncram_p6k1:auto_generated|         ; 34 (0)              ; 4 (4)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated                                 ; altsyncram_p6k1             ; work         ;
;                |decode_f8a:rden_decode|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated|decode_f8a:rden_decode          ; decode_f8a                  ; work         ;
;                |mux_kob:mux2|                        ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated|mux_kob:mux2                    ; mux_kob                     ; work         ;
;       |rampeter:peterram|                            ; 34 (0)              ; 4 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rampeter:peterram                                                                                                      ; rampeter                    ; work         ;
;          |altsyncram:altsyncram_component|           ; 34 (0)              ; 4 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component                                                                      ; altsyncram                  ; work         ;
;             |altsyncram_qsj1:auto_generated|         ; 34 (0)              ; 4 (4)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component|altsyncram_qsj1:auto_generated                                       ; altsyncram_qsj1             ; work         ;
;                |decode_f8a:rden_decode|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component|altsyncram_qsj1:auto_generated|decode_f8a:rden_decode                ; decode_f8a                  ; work         ;
;                |mux_kob:mux2|                        ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component|altsyncram_qsj1:auto_generated|mux_kob:mux2                          ; mux_kob                     ; work         ;
;       |ramtimesTable:timesTableram|                  ; 68 (0)              ; 6 (0)                     ; 983040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram                                                                                            ; ramtimesTable               ; work         ;
;          |altsyncram:altsyncram_component|           ; 68 (0)              ; 6 (0)                     ; 983040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component                                                            ; altsyncram                  ; work         ;
;             |altsyncram_4dk1:auto_generated|         ; 68 (0)              ; 6 (6)                     ; 983040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated                             ; altsyncram_4dk1             ; work         ;
;                |decode_k8a:rden_decode|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated|decode_k8a:rden_decode      ; decode_k8a                  ; work         ;
;                |mux_pob:mux2|                        ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated|mux_pob:mux2                ; mux_pob                     ; work         ;
;    |VGADriver:driver|                                ; 58 (58)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|VGADriver:driver                                                                                                                                            ; VGADriver                   ; work         ;
;    |buzzing:buz|                                     ; 2583 (237)          ; 123 (123)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz                                                                                                                                                 ; buzzing                     ; work         ;
;       |lpm_divide:Div0|                              ; 1679 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div0                                                                                                                                 ; lpm_divide                  ; work         ;
;          |lpm_divide_ikm:auto_generated|             ; 1679 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                                                   ; lpm_divide_ikm              ; work         ;
;             |sign_div_unsign_7nh:divider|            ; 1679 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_7nh:divider                                                                       ; sign_div_unsign_7nh         ; work         ;
;                |alt_u_div_2af:divider|               ; 1679 (1679)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                 ; alt_u_div_2af               ; work         ;
;       |lpm_divide:Div1|                              ; 667 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div1                                                                                                                                 ; lpm_divide                  ; work         ;
;          |lpm_divide_ajm:auto_generated|             ; 667 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div1|lpm_divide_ajm:auto_generated                                                                                                   ; lpm_divide_ajm              ; work         ;
;             |sign_div_unsign_2mh:divider|            ; 667 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div1|lpm_divide_ajm:auto_generated|sign_div_unsign_2mh:divider                                                                       ; sign_div_unsign_2mh         ; work         ;
;                |alt_u_div_b7f:divider|               ; 667 (667)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div1|lpm_divide_ajm:auto_generated|sign_div_unsign_2mh:divider|alt_u_div_b7f:divider                                                 ; alt_u_div_b7f               ; work         ;
;    |enjoy:joy|                                       ; 252 (132)           ; 149 (92)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|enjoy:joy                                                                                                                                                   ; enjoy                       ; work         ;
;       |UART2:uart|                                   ; 120 (120)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|enjoy:joy|UART2:uart                                                                                                                                        ; UART2                       ; work         ;
;    |ps2Keyboard:keyboard|                            ; 40 (23)             ; 39 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ps2Keyboard:keyboard                                                                                                                                        ; ps2Keyboard                 ; work         ;
;       |mouse_Inner_controller:innerMouse|            ; 17 (3)              ; 30 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse                                                                                                      ; mouse_Inner_controller      ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|         ; 14 (14)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In                                                                    ; Altera_UP_PS2_Data_In       ; work         ;
;    |ps2Mouse:mouse|                                  ; 203 (56)            ; 127 (30)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ps2Mouse:mouse                                                                                                                                              ; ps2Mouse                    ; work         ;
;       |mouse_Inner_controller:innerMouse|            ; 147 (9)             ; 97 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse                                                                                                            ; mouse_Inner_controller      ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out| ; 106 (106)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                  ; Altera_UP_PS2_Command_Out   ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|         ; 32 (32)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In                                                                          ; Altera_UP_PS2_Data_In       ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; Name                                                                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component|altsyncram_83k1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 65536        ; 15           ; --           ; --           ; 983040 ; ../memInitialization/rambouncer.mif    ;
; PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port ; 32768        ; 15           ; --           ; --           ; 491520 ; ../memInitialization/rameinstein.mif   ;
; PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component|altsyncram_qsj1:auto_generated|ALTSYNCRAM           ; AUTO ; Single Port ; 32768        ; 15           ; --           ; --           ; 491520 ; ../memInitialization/rampeter.mif      ;
; PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 15           ; --           ; --           ; 983040 ; ../memInitialization/ramtimesTable.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |main|PP2VerilogDrawingController:drawings|rambouncer:bouncerram       ; rambouncer.v    ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |main|PP2VerilogDrawingController:drawings|rameinstein:einsteinram     ; rameinstein.v   ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |main|PP2VerilogDrawingController:drawings|rampeter:peterram           ; rampeter.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |main|PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram ; ramtimesTable.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |main|enjoy:joy|count                 ;
+-------------+-------------+-------------+-------------+
; Name        ; count.00000 ; count.00010 ; count.00001 ;
+-------------+-------------+-------------+-------------+
; count.00000 ; 0           ; 0           ; 0           ;
; count.00001 ; 1           ; 0           ; 1           ;
; count.00010 ; 1           ; 1           ; 0           ;
+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |main|enjoy:joy|UART2:uart|RXstate                                  ;
+-----------------+----------------+---------------+-----------------+----------------+
; Name            ; RXstate.RXwait ; RXstate.RXget ; RXstate.RXstart ; RXstate.RXidle ;
+-----------------+----------------+---------------+-----------------+----------------+
; RXstate.RXidle  ; 0              ; 0             ; 0               ; 0              ;
; RXstate.RXstart ; 0              ; 0             ; 1               ; 1              ;
; RXstate.RXget   ; 0              ; 1             ; 0               ; 1              ;
; RXstate.RXwait  ; 1              ; 0             ; 0               ; 1              ;
+-----------------+----------------+---------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver                                                                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver                                                                                                                                                               ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                          ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en[1..7]                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en[1..7]                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; PP2VerilogDrawingController:drawings|animations:anim1|initilized                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[0..7]                                                                                   ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                           ;
; buzzing:buz|freq[39]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|init_done                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0..7]                                    ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Stuck at VCC due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                                                ;
; PP2VerilogDrawingController:drawings|animations:anim1|BasictransparencyY[0]                                                                           ; Merged with PP2VerilogDrawingController:drawings|animations:anim1|BasictransparencyX[0]                               ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4..7]                                          ; Merged with ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2] ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1,3]                                           ; Merged with ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; PP2VerilogDrawingController:drawings|animations:anim1|BasictransparencyX[0]                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|nonActivity[53..55]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                ;
; buzzing:buz|counter2[28,29]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|e0[2]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; buzzing:buz|echoStart[28,29]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|nonActivity[51,52]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                ;
; buzzing:buz|counter2[25..27]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                ;
; buzzing:buz|echoStart[25..27]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                ;
; enjoy:joy|count~7                                                                                                                                     ; Lost fanout                                                                                                           ;
; enjoy:joy|count~8                                                                                                                                     ; Lost fanout                                                                                                           ;
; enjoy:joy|count~9                                                                                                                                     ; Lost fanout                                                                                                           ;
; enjoy:joy|UART2:uart|RXstate~6                                                                                                                        ; Lost fanout                                                                                                           ;
; enjoy:joy|UART2:uart|RXstate~7                                                                                                                        ; Lost fanout                                                                                                           ;
; enjoy:joy|UART2:uart|RXstate~8                                                                                                                        ; Lost fanout                                                                                                           ;
; enjoy:joy|UART2:uart|RXstate~9                                                                                                                        ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver~2                                                                                  ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver~3                                                                                  ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                        ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                        ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                        ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                   ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                   ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|releasex                                                                                                                         ; Merged with ps2Keyboard:keyboard|releaseCK                                                                            ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                           ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|nonActivity[18..50]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                ;
; Total Number of Removed Registers = 194                                                                                                               ;                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ps2Mouse:mouse|nonActivity[55]                                                                                                                ; Stuck at GND              ; ps2Mouse:mouse|nonActivity[52], ps2Mouse:mouse|nonActivity[51],                                                                                   ;
;                                                                                                                                               ; due to stuck port data_in ; ps2Mouse:mouse|nonActivity[18], ps2Mouse:mouse|nonActivity[19],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[20], ps2Mouse:mouse|nonActivity[21],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[22], ps2Mouse:mouse|nonActivity[23],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[24], ps2Mouse:mouse|nonActivity[25],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[26], ps2Mouse:mouse|nonActivity[27],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[28], ps2Mouse:mouse|nonActivity[29],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[30], ps2Mouse:mouse|nonActivity[31],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[32], ps2Mouse:mouse|nonActivity[33],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[34], ps2Mouse:mouse|nonActivity[35],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[36], ps2Mouse:mouse|nonActivity[37],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[38], ps2Mouse:mouse|nonActivity[39],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[40], ps2Mouse:mouse|nonActivity[41],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[42], ps2Mouse:mouse|nonActivity[43],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[44], ps2Mouse:mouse|nonActivity[45],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[46], ps2Mouse:mouse|nonActivity[47],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[48], ps2Mouse:mouse|nonActivity[49],                                                                                   ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|nonActivity[50]                                                                                                                    ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; Stuck at GND              ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                              ;
;                                                                                                                                               ; due to stuck port data_in ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                              ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                              ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA,     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT, ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,   ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                             ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|init_done                                                                              ; Stuck at VCC              ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2],                                  ;
;                                                                                                                                               ; due to stuck port data_in ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[5],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[6],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[7],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13],                    ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                    ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                    ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12]                     ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[3]                                                                              ; Lost Fanouts              ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[4],                                                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[5],                                                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[6],                                                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[7]                                                                                  ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[3]                                                                        ; Lost Fanouts              ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[4],                                                                           ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[5],                                                                           ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[6],                                                                           ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[7]                                                                            ;
; buzzing:buz|counter2[27]                                                                                                                      ; Stuck at GND              ; buzzing:buz|echoStart[27], buzzing:buz|echoStart[26], buzzing:buz|echoStart[25]                                                                   ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                   ;
; buzzing:buz|counter2[29]                                                                                                                      ; Stuck at GND              ; buzzing:buz|echoStart[29]                                                                                                                         ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                   ;
; buzzing:buz|counter2[28]                                                                                                                      ; Stuck at GND              ; buzzing:buz|echoStart[28]                                                                                                                         ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                   ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                             ; Stuck at GND              ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                   ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                   ; Stuck at GND              ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                       ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 544   ;
; Number of registers using Synchronous Clear  ; 193   ;
; Number of registers using Synchronous Load   ; 46    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 244   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main|enjoy:joy|UART2:uart|watchgod[10]                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|VGADriver:driver|yPos[10]                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |main|VGADriver:driver|xPos[1]                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |main|PP2VerilogDrawingController:drawings|animations:anim1|BasictransparencyX[1]                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |main|PP2VerilogDrawingController:drawings|animations:anim1|BasictransparencyY[4]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |main|PP2VerilogDrawingController:drawings|animations:anim1|bouncerY[5]                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |main|PP2VerilogDrawingController:drawings|animations:anim1|bouncerX[6]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                         ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |main|ps2Mouse:mouse|nonActivity[30]                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9]         ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |main|enjoy:joy|timeout[37]                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[4]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12]      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |main|enjoy:joy|UART2:uart|data[5]                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |main|enjoy:joy|UART2:uart|RXdataBit[5]                                                                                            ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |main|enjoy:joy|UART2:uart|RXcount[4]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|VGADriver:driver|yPos[8]                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|PP2VerilogDrawingController:drawings|VGAr                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |main|PP2VerilogDrawingController:drawings|VGAr                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |main|PP2VerilogDrawingController:drawings|VGAr                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |main|enjoy:joy|UART2:uart|Selector0                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component|altsyncram_qsj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component|altsyncram_83k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                            ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                         ;
; WIDTH_A                            ; 15                                     ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 16                                     ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 65536                                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                                 ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                         ;
; WIDTH_B                            ; 1                                      ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                         ;
; INIT_FILE                          ; ../memInitialization/ramtimesTable.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                 ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                 ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_4dk1                        ; Untyped                                                         ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                          ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped                                                       ;
; WIDTH_A                            ; 15                                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 15                                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 32768                                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0                               ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                       ;
; INIT_FILE                          ; ../memInitialization/rameinstein.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_p6k1                      ; Untyped                                                       ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                       ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                                                    ;
; WIDTH_A                            ; 15                                ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                                ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32768                             ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; WIDTH_B                            ; 1                                 ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                    ;
; INIT_FILE                          ; ../memInitialization/rampeter.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qsj1                   ; Untyped                                                    ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                         ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                                      ;
; WIDTH_A                            ; 15                                  ; Signed Integer                                               ;
; WIDTHAD_A                          ; 16                                  ; Signed Integer                                               ;
; NUMWORDS_A                         ; 65536                               ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                      ;
; WIDTH_B                            ; 1                                   ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                      ;
; INIT_FILE                          ; ../memInitialization/rambouncer.mif ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_83k1                     ; Untyped                                                      ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                              ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                              ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                             ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                              ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                              ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                             ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                              ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                              ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                             ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                             ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                             ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                             ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                             ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                             ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                             ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                             ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enjoy:joy|UART2:uart ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; RXidle         ; 0000  ; Unsigned Binary                          ;
; RXstart        ; 0001  ; Unsigned Binary                          ;
; RXget          ; 0010  ; Unsigned Binary                          ;
; RXwait         ; 0011  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 8            ; Untyped                              ;
; LPM_WIDTHB                                     ; 9            ; Untyped                              ;
; LPM_WIDTHP                                     ; 17           ; Untyped                              ;
; LPM_WIDTHR                                     ; 17           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 15           ; Untyped                              ;
; LPM_WIDTHB                                     ; 8            ; Untyped                              ;
; LPM_WIDTHP                                     ; 23           ; Untyped                              ;
; LPM_WIDTHR                                     ; 23           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 15           ; Untyped                              ;
; LPM_WIDTHB                                     ; 8            ; Untyped                              ;
; LPM_WIDTHP                                     ; 23           ; Untyped                              ;
; LPM_WIDTHR                                     ; 23           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buzzing:buz|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                            ;
; LPM_WIDTHD             ; 40             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                              ;
; LPM_WIDTHB                                     ; 9            ; Untyped                              ;
; LPM_WIDTHP                                     ; 25           ; Untyped                              ;
; LPM_WIDTHR                                     ; 25           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buzzing:buz|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                            ;
; LPM_WIDTHD             ; 8              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ajm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 15                                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 15                                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 15                                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 15                                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                              ;
+---------------------------------------+-----------------------------------------------------+
; Name                                  ; Value                                               ;
+---------------------------------------+-----------------------------------------------------+
; Number of entity instances            ; 4                                                   ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                   ;
;     -- LPM_WIDTHB                     ; 9                                                   ;
;     -- LPM_WIDTHP                     ; 17                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                 ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 15                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                   ;
;     -- LPM_WIDTHP                     ; 23                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                 ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 15                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                   ;
;     -- LPM_WIDTHP                     ; 23                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                 ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                   ;
;     -- LPM_WIDTHP                     ; 25                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                 ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
+---------------------------------------+-----------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "enjoy:joy|UART2:uart" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; sendData ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buzzing:buz"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; leds ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit8"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit1" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11" ;
+-----------+-------+----------+---------------------------------------------+
; Port      ; Type  ; Severity ; Details                                     ;
+-----------+-------+----------+---------------------------------------------+
; in2[7..1] ; Input ; Info     ; Stuck at GND                                ;
; in2[0]    ; Input ; Info     ; Stuck at VCC                                ;
+-----------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Mouse:mouse|mouse_Inner_controller:innerMouse"                                                                                                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PS2_CLK                       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; PS2_DAT                       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; received_data_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In"                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; received_data_en ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "received_data_en[7..1]" have no fanouts ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse"                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Keyboard:keyboard"                                                                                                     ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; space ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "space[3..1]" have no fanouts ;
; enter ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "enter[3..1]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rambouncer:bouncerram"                                                                                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rampeter:peterram"                                                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (15 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rameinstein:einsteinram"                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (15 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram"                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 544                         ;
;     ENA               ; 163                         ;
;     ENA SCLR          ; 81                          ;
;     SCLR              ; 104                         ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 38                          ;
;     plain             ; 150                         ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 4423                        ;
;     arith             ; 2082                        ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 454                         ;
;         3 data inputs ; 1624                        ;
;     normal            ; 2341                        ;
;         0 data inputs ; 95                          ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 462                         ;
;         3 data inputs ; 301                         ;
;         4 data inputs ; 1450                        ;
; cycloneiii_ram_block  ; 360                         ;
;                       ;                             ;
; Max LUT depth         ; 167.10                      ;
; Average LUT depth     ; 74.29                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 02 19:47:13 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main
Warning (125092): Tcl Script File ram1test.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ram1test.qip
Warning (125092): Tcl Script File ramTEST.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramTEST.qip
Warning (125092): Tcl Script File ramsad.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramsad.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uarttest/uarttest_bb.v
    Info (12023): Found entity 1: UARTtest File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UARTtest/UARTtest_bb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file gpiotest.v
    Info (12023): Found entity 1: buzzing File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 1
Warning (12019): Can't analyze file -- file audioTest/unnamed_bb.v is missing
Info (12021): Found 3 design units, including 3 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: mouse_Inner_controller File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/PS2_Controller.v Line: 8
    Info (12023): Found entity 2: Altera_UP_PS2_Data_In File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/PS2_Controller.v Line: 152
    Info (12023): Found entity 3: Altera_UP_PS2_Command_Out File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/PS2_Controller.v Line: 225
Info (12021): Found 4 design units, including 4 entities, in source file mouse.v
    Info (12023): Found entity 1: ps2Mouse File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 19
    Info (12023): Found entity 2: twoComp File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 177
    Info (12023): Found entity 3: fullAdder File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 190
    Info (12023): Found entity 4: bit8Adder File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 209
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: ps2Keyboard File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/keyboard.v Line: 19
Info (12021): Found 3 design units, including 3 entities, in source file ih8verilog_main.v
    Info (12023): Found entity 1: PP2VerilogDrawingController File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 4
    Info (12023): Found entity 2: animations File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 100
    Info (12023): Found entity 3: collsMod File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 256
Info (12021): Found 2 design units, including 2 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 1
    Info (12023): Found entity 2: enjoy File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file vgadriver.v
    Info (12023): Found entity 1: VGADriver File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/VGADriver.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: UARTold File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UART.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ramtimestable.v
    Info (12023): Found entity 1: ramtimesTable File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/ramtimesTable.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rameinstein.v
    Info (12023): Found entity 1: rameinstein File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rameinstein.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rampeter.v
    Info (12023): Found entity 1: rampeter File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rampeter.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rambasic_transparency.v
    Info (12023): Found entity 1: ramBasic_transparency File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/ramBasic_transparency.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rambouncer.v
    Info (12023): Found entity 1: rambouncer File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rambouncer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file uart2.v
    Info (12023): Found entity 1: UART2 File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/UART2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file test/cao_fifo.v
    Info (12023): Found entity 1: cao_fifo File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/test/cao_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file test/cao_merge.v
    Info (12023): Found entity 1: cao_merge File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/test/cao_merge.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file test/cao_avalon.v
    Info (12023): Found entity 1: cao_avalon File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/test/cao_avalon.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file test/cao_registers.v
    Info (12023): Found entity 1: cao_registers File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/test/cao_registers.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file test/altera_cao_reset_synchronizer.v
    Info (12023): Found entity 1: altera_cao_reset_synchronizer File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/test/altera_cao_reset_synchronizer.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file test/clocked_audio_output.v
    Info (12023): Found entity 1: clocked_audio_output File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/test/clocked_audio_output.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(90): created implicit net for "timesTableY" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(90): created implicit net for "timesTableX" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 90
Critical Warning (10846): Verilog HDL Instantiation warning at mouse.v(185): instance has no name File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 185
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10034): Output port "leds[9]" at main.v(13) has no driver File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 13
Warning (10034): Output port "leds[7..6]" at main.v(13) has no driver File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 13
Warning (10034): Output port "leds[3..2]" at main.v(13) has no driver File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 13
Info (12128): Elaborating entity "VGADriver" for hierarchy "VGADriver:driver" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 46
Warning (10230): Verilog HDL assignment warning at VGADriver.v(27): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/VGADriver.v Line: 27
Warning (10230): Verilog HDL assignment warning at VGADriver.v(29): truncated value with size 11 to match size of target (9) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/VGADriver.v Line: 29
Warning (10230): Verilog HDL assignment warning at VGADriver.v(66): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/VGADriver.v Line: 66
Warning (10230): Verilog HDL assignment warning at VGADriver.v(70): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/VGADriver.v Line: 70
Info (12128): Elaborating entity "PP2VerilogDrawingController" for hierarchy "PP2VerilogDrawingController:drawings" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 49
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(36): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 36
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(37): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 37
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(38): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 38
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(43): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 43
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(44): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 44
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(45): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 45
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(52): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 52
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 53
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(54): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 54
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(65): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 65
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(66): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 66
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(67): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 67
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 72
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(73): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 73
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(74): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 74
Warning (10030): Net "timesTableY" at IH8Verilog_main.v(90) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 90
Warning (10030): Net "timesTableX" at IH8Verilog_main.v(90) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 90
Info (12128): Elaborating entity "animations" for hierarchy "PP2VerilogDrawingController:drawings|animations:anim1" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 87
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(157): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 157
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(158): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 158
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(159): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 159
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(160): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 160
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(172): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 172
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(183): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 183
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(194): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 194
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(205): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 205
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(213): truncated value with size 32 to match size of target (1) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 213
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(217): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 217
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(228): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 228
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(235): truncated value with size 32 to match size of target (1) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 235
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(239): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 239
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(250): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 250
Info (12128): Elaborating entity "collsMod" for hierarchy "PP2VerilogDrawingController:drawings|collsMod:mod" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 88
Info (12128): Elaborating entity "ramtimesTable" for hierarchy "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 90
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/ramtimesTable.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/ramtimesTable.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/ramtimesTable.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramtimesTable.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4dk1.tdf
    Info (12023): Found entity 1: altsyncram_4dk1 File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_4dk1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_4dk1" for hierarchy "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated|decode_rsa:decode3" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_4dk1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated|decode_k8a:rden_decode" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_4dk1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pob.tdf
    Info (12023): Found entity 1: mux_pob File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/mux_pob.tdf Line: 23
Info (12128): Elaborating entity "mux_pob" for hierarchy "PP2VerilogDrawingController:drawings|ramtimesTable:timesTableram|altsyncram:altsyncram_component|altsyncram_4dk1:auto_generated|mux_pob:mux2" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_4dk1.tdf Line: 47
Info (12128): Elaborating entity "rameinstein" for hierarchy "PP2VerilogDrawingController:drawings|rameinstein:einsteinram" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 92
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rameinstein.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rameinstein.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rameinstein.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/rameinstein.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6k1.tdf
    Info (12023): Found entity 1: altsyncram_p6k1 File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_p6k1" for hierarchy "PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated|decode_msa:decode3" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated|decode_f8a:rden_decode" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/mux_kob.tdf Line: 23
Info (12128): Elaborating entity "mux_kob" for hierarchy "PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated|mux_kob:mux2" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf Line: 47
Info (12128): Elaborating entity "rampeter" for hierarchy "PP2VerilogDrawingController:drawings|rampeter:peterram" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rampeter.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rampeter.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rampeter.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/rampeter.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsj1.tdf
    Info (12023): Found entity 1: altsyncram_qsj1 File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_qsj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_qsj1" for hierarchy "PP2VerilogDrawingController:drawings|rampeter:peterram|altsyncram:altsyncram_component|altsyncram_qsj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rambouncer" for hierarchy "PP2VerilogDrawingController:drawings|rambouncer:bouncerram" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rambouncer.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rambouncer.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/rambouncer.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/rambouncer.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83k1.tdf
    Info (12023): Found entity 1: altsyncram_83k1 File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/altsyncram_83k1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_83k1" for hierarchy "PP2VerilogDrawingController:drawings|rambouncer:bouncerram|altsyncram:altsyncram_component|altsyncram_83k1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ps2Keyboard" for hierarchy "ps2Keyboard:keyboard" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 51
Info (12128): Elaborating entity "mouse_Inner_controller" for hierarchy "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/keyboard.v Line: 54
Warning (10230): Verilog HDL assignment warning at PS2_Controller.v(31): truncated value with size 32 to match size of target (1) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/PS2_Controller.v Line: 31
Warning (10230): Verilog HDL assignment warning at PS2_Controller.v(32): truncated value with size 32 to match size of target (1) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/PS2_Controller.v Line: 32
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/PS2_Controller.v Line: 145
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/PS2_Controller.v Line: 146
Info (12128): Elaborating entity "ps2Mouse" for hierarchy "ps2Mouse:mouse" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 52
Warning (10230): Verilog HDL assignment warning at mouse.v(89): truncated value with size 32 to match size of target (2) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 89
Warning (10230): Verilog HDL assignment warning at mouse.v(96): truncated value with size 32 to match size of target (2) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 96
Warning (10230): Verilog HDL assignment warning at mouse.v(107): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 107
Warning (10230): Verilog HDL assignment warning at mouse.v(120): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 120
Warning (10230): Verilog HDL assignment warning at mouse.v(127): truncated value with size 32 to match size of target (2) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 127
Warning (10230): Verilog HDL assignment warning at mouse.v(137): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 137
Warning (10230): Verilog HDL assignment warning at mouse.v(153): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 153
Info (12128): Elaborating entity "twoComp" for hierarchy "ps2Mouse:mouse|twoComp:compX" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 62
Info (12128): Elaborating entity "bit8Adder" for hierarchy "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 185
Info (12128): Elaborating entity "fullAdder" for hierarchy "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit1" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/mouse.v Line: 219
Info (12128): Elaborating entity "buzzing" for hierarchy "buzzing:buz" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 56
Warning (10230): Verilog HDL assignment warning at GPIOTest.v(34): truncated value with size 32 to match size of target (30) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 34
Warning (10230): Verilog HDL assignment warning at GPIOTest.v(65): truncated value with size 40 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 65
Warning (10230): Verilog HDL assignment warning at GPIOTest.v(72): truncated value with size 32 to match size of target (30) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 72
Info (12128): Elaborating entity "enjoy" for hierarchy "enjoy:joy" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 58
Warning (10230): Verilog HDL assignment warning at main.v(130): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 130
Warning (10230): Verilog HDL assignment warning at main.v(149): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 149
Info (12128): Elaborating entity "UART2" for hierarchy "enjoy:joy|UART2:uart" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 94
Warning (12030): Port "ordered port 8" on the entity instantiation of "PS2_Data_In" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/PS2_Controller.v Line: 145
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult0" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 90
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult1" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 92
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult2" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 94
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "buzzing:buz|Div0" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 27
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult3" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "buzzing:buz|Div1" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 62
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 90
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 90
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 92
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 92
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_lgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_pgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult2" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 94
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult2" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 94
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "buzzing:buz|lpm_divide:Div0" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 27
Info (12133): Instantiated megafunction "buzzing:buz|lpm_divide:Div0" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "40"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/lpm_divide_ikm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 96
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult3" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 96
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/add_sub_qgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult3" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "buzzing:buz|lpm_divide:Div1" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 62
Info (12133): Instantiated megafunction "buzzing:buz|lpm_divide:Div1" with the following parameter: File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/GPIOTest.v Line: 62
    Info (12134): Parameter "LPM_WIDTHN" = "40"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ajm.tdf
    Info (12023): Found entity 1: lpm_divide_ajm File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/lpm_divide_ajm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2mh File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/sign_div_unsign_2mh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_b7f.tdf
    Info (12023): Found entity 1: alt_u_div_b7f File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/db/alt_u_div_b7f.tdf Line: 27
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "SDI Interface (SD, HD)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGAsync" is stuck at GND File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 6
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 13
    Warning (13410): Pin "leds[3]" is stuck at GND File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 13
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 13
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 13
    Warning (13410): Pin "leds[9]" is stuck at GND File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 13 assignments for entity "clocked_audio_output" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test was ignored
Info (144001): Generated suppressed messages file C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/output_files/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[0]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[1]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[2]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[3]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[4]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[5]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[6]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[7]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[8]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[9]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[10]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[11]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[12]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[13]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[14]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[15]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[16]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "sw[17]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "key[3]" File: C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/main.v Line: 15
Info (21057): Implemented 4966 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 4526 logic cells
    Info (21064): Implemented 360 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 4873 megabytes
    Info: Processing ended: Sun Dec 02 19:47:29 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cabrera/Desktop/final/ECE287Project/VerilogExample/output_files/main.map.smsg.


