/*
 * Copyright (c) 2025, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __ADI_ADRV906X_CORE_H__
#define __ADI_ADRV906X_CORE_H__

#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE0_OFFSET 0x0176
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE10_OFFSET        0x0180
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE11_OFFSET        0x0181
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE1_OFFSET 0x0177
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE2_OFFSET 0x0178
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE3_OFFSET 0x0179
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE4_OFFSET 0x017A
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE5_OFFSET 0x017B
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE6_OFFSET 0x017C
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE7_OFFSET 0x017D
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE8_OFFSET 0x017E
#define GP_INTERRUPT_LEVEL_PULSE_B_BYTE9_OFFSET 0x017F
#define GP_INTERRUPT_MASK_PIN_0_BYTE0_OFFSET    0x0152
#define GP_INTERRUPT_MASK_PIN_0_BYTE10_OFFSET   0x015C
#define GP_INTERRUPT_MASK_PIN_0_BYTE11_OFFSET   0x015D
#define GP_INTERRUPT_MASK_PIN_0_BYTE1_OFFSET    0x0153
#define GP_INTERRUPT_MASK_PIN_0_BYTE2_OFFSET    0x0154
#define GP_INTERRUPT_MASK_PIN_0_BYTE3_OFFSET    0x0155
#define GP_INTERRUPT_MASK_PIN_0_BYTE4_OFFSET    0x0156
#define GP_INTERRUPT_MASK_PIN_0_BYTE5_OFFSET    0x0157
#define GP_INTERRUPT_MASK_PIN_0_BYTE6_OFFSET    0x0158
#define GP_INTERRUPT_MASK_PIN_0_BYTE7_OFFSET    0x0159
#define GP_INTERRUPT_MASK_PIN_0_BYTE8_OFFSET    0x015A
#define GP_INTERRUPT_MASK_PIN_0_BYTE9_OFFSET    0x015B
#define GP_INTERRUPT_MASK_PIN_1_BYTE0_OFFSET    0x0146
#define GP_INTERRUPT_MASK_PIN_1_BYTE10_OFFSET   0x0150
#define GP_INTERRUPT_MASK_PIN_1_BYTE11_OFFSET   0x0151
#define GP_INTERRUPT_MASK_PIN_1_BYTE1_OFFSET    0x0147
#define GP_INTERRUPT_MASK_PIN_1_BYTE2_OFFSET    0x0148
#define GP_INTERRUPT_MASK_PIN_1_BYTE3_OFFSET    0x0149
#define GP_INTERRUPT_MASK_PIN_1_BYTE4_OFFSET    0x014A
#define GP_INTERRUPT_MASK_PIN_1_BYTE5_OFFSET    0x014B
#define GP_INTERRUPT_MASK_PIN_1_BYTE6_OFFSET    0x014C
#define GP_INTERRUPT_MASK_PIN_1_BYTE7_OFFSET    0x014D
#define GP_INTERRUPT_MASK_PIN_1_BYTE8_OFFSET    0x014E
#define GP_INTERRUPT_MASK_PIN_1_BYTE9_OFFSET    0x014F
#define GP_INTERRUPT_STATUS_READ_BYTE0_OFFSET   0x016A
#define GP_INTERRUPT_STATUS_READ_BYTE10_OFFSET  0x0174
#define GP_INTERRUPT_STATUS_READ_BYTE11_OFFSET  0x0175
#define GP_INTERRUPT_STATUS_READ_BYTE1_OFFSET   0x016B
#define GP_INTERRUPT_STATUS_READ_BYTE2_OFFSET   0x016C
#define GP_INTERRUPT_STATUS_READ_BYTE3_OFFSET   0x016D
#define GP_INTERRUPT_STATUS_READ_BYTE4_OFFSET   0x016E
#define GP_INTERRUPT_STATUS_READ_BYTE5_OFFSET   0x016F
#define GP_INTERRUPT_STATUS_READ_BYTE6_OFFSET   0x0170
#define GP_INTERRUPT_STATUS_READ_BYTE7_OFFSET   0x0171
#define GP_INTERRUPT_STATUS_READ_BYTE8_OFFSET   0x0172
#define GP_INTERRUPT_STATUS_READ_BYTE9_OFFSET   0x0173


#endif /* __ADI_ADRV906X_CORE_H__ */
