Version:7.3.0.29
ACTGENU_CALL:1
BATCH:T
FAM:PA
OUTFORMAT:VHDL
LPMTYPE:LPM_RAM_DQ
LPM_HINT:NONE
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:F
"DESDIR:C:/FrontEnd/Annalisa/work/vx1392/smartgen\PDLCFG"
GEN_BEHV_MODULE:F
 WIDTH:8
 DEPTH:48
 RDA:transparent
 WRA:sync
 OPT:speed
 PARITY:geneven
