

================================================================
== Vitis HLS Report for 'forward_Pipeline_VITIS_LOOP_57_49'
================================================================
* Date:           Mon Dec 26 02:54:21 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.771 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.335 us|  0.335 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_4  |       65|       65|         3|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      44|     59|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_76_p2          |         +|   0|  0|   7|           7|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln57_fu_70_p2         |      icmp|   0|  0|   4|           7|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  14|          16|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1             |   9|          2|    7|         14|
    |j_fu_38                          |   9|          2|    7|         14|
    |net_next_next_first_cache_blk_n  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|   17|         34|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_fu_38                           |   7|   0|    7|          0|
    |x_load_reg_112                    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  44|   0|   44|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_57_49|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_57_49|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_57_49|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_57_49|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_57_49|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_57_49|  return value|
|net_next_next_first_cache_din     |  out|   32|     ap_fifo|          net_next_next_first_cache|       pointer|
|net_next_next_first_cache_full_n  |   in|    1|     ap_fifo|          net_next_next_first_cache|       pointer|
|net_next_next_first_cache_write   |  out|    1|     ap_fifo|          net_next_next_first_cache|       pointer|
|x_address0                        |  out|    6|   ap_memory|                                  x|         array|
|x_ce0                             |  out|    1|   ap_memory|                                  x|         array|
|x_q0                              |   in|   32|   ap_memory|                                  x|         array|
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+

