we = load('vme-tm.circuit.work');
exportVerilog(we, 'vme-tm.circuit.v');
exit();
