// Seed: 3799796833
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
endmodule
module module_1 #(
    parameter id_27 = 32'd59,
    parameter id_3  = 32'd93
) (
    output tri0 id_0
    , id_24,
    output wire id_1,
    input wand id_2,
    input supply0 _id_3,
    input wand id_4,
    output wor id_5,
    input tri id_6,
    input tri0 id_7,
    output wand id_8,
    output wand id_9,
    input supply0 id_10,
    input tri1 id_11,
    output wand id_12,
    input tri0 id_13,
    input wire id_14,
    input supply0 id_15,
    output tri0 id_16,
    input supply0 id_17
    , id_25,
    input tri1 id_18,
    input tri1 id_19,
    input wand id_20,
    input tri1 id_21,
    input wor id_22
);
  reg id_26;
  always @(posedge -1 or negedge -1) id_26 <= id_18;
  logic [1 : 1] _id_27;
  wire id_28, id_29;
  wire  ['b0 : id_3] id_30;
  logic [ id_27 : 1] id_31 [id_27 : -1];
  module_0 modCall_1 (
      id_30,
      id_31,
      id_28,
      id_29,
      id_28,
      id_24
  );
endmodule
