Version 3.2 HI-TECH Software Intermediate Code
"975 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f4520.h
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"1311
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"8007
[v _TMR1IE `Vb ~T0 @X0 0 e@31976 ]
"8009
[v _TMR1IF `Vb ~T0 @X0 0 e@31984 ]
"5631
[v _TMR1 `Vus ~T0 @X0 0 e@4046 ]
[p mainexit ]
"6089
[s S254 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S254 . SCS IOFS OSTS IRCF IDLEN ]
"6096
[s S255 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S255 . SCS0 SCS1 FLTS . IRCF0 IRCF1 IRCF2 ]
"6088
[u S253 `S254 1 `S255 1 ]
[n S253 . . . ]
"6106
[v _OSCCONbits `VS253 ~T0 @X0 0 e@4051 ]
"5658
[s S233 :1 `uc 1 ]
[n S233 . NOT_BOR ]
"5661
[s S234 :1 `uc 1 :1 `uc 1 ]
[n S234 . . NOT_POR ]
"5665
[s S235 :2 `uc 1 :1 `uc 1 ]
[n S235 . . NOT_PD ]
"5669
[s S236 :3 `uc 1 :1 `uc 1 ]
[n S236 . . NOT_TO ]
"5673
[s S237 :4 `uc 1 :1 `uc 1 ]
[n S237 . . NOT_RI ]
"5677
[s S238 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S238 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
"5687
[s S239 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S239 . BOR POR PD TO RI ]
"5657
[u S232 `S233 1 `S234 1 `S235 1 `S236 1 `S237 1 `S238 1 `S239 1 ]
[n S232 . . . . . . . . ]
"5695
[v _RCONbits `VS232 ~T0 @X0 0 e@4048 ]
"5528
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"2598
[s S88 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S88 . TMR1IE TMR2IE CCP1IE SSPIE TXIE RCIE ADIE PSPIE ]
"2608
[s S89 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S89 . . TX1IE RC1IE ]
"2597
[u S87 `S88 1 `S89 1 ]
[n S87 . . . ]
"2614
[v _PIE1bits `VS87 ~T0 @X0 0 e@3997 ]
"2752
[s S94 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S94 . TMR1IP TMR2IP CCP1IP SSPIP TXIP RCIP ADIP PSPIP ]
"2762
[s S95 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S95 . . TX1IP RC1IP ]
"2751
[u S93 `S94 1 `S95 1 ]
[n S93 . . . ]
"2768
[v _IPR1bits `VS93 ~T0 @X0 0 e@3999 ]
"2675
[s S91 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S91 . TMR1IF TMR2IF CCP1IF SSPIF TXIF RCIF ADIF PSPIF ]
"2685
[s S92 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S92 . . TX1IF RC1IF ]
"2674
[u S90 `S91 1 `S92 1 ]
[n S90 . . . ]
"2691
[v _PIR1bits `VS90 ~T0 @X0 0 e@3998 ]
"6696
[s S270 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S270 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"6706
[s S271 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S271 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"6716
[s S272 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S272 . . GIEL GIEH ]
"6695
[u S269 `S270 1 `S271 1 `S272 1 ]
[n S269 . . . . ]
"6722
[v _INTCONbits `VS269 ~T0 @X0 0 e@4082 ]
"1475
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"2141
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4520.h: 50: extern volatile unsigned char PORTA @ 0xF80;
"52 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f4520.h
[; ;pic18f4520.h: 52: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4520.h: 55: typedef union {
[; ;pic18f4520.h: 56: struct {
[; ;pic18f4520.h: 57: unsigned RA0 :1;
[; ;pic18f4520.h: 58: unsigned RA1 :1;
[; ;pic18f4520.h: 59: unsigned RA2 :1;
[; ;pic18f4520.h: 60: unsigned RA3 :1;
[; ;pic18f4520.h: 61: unsigned RA4 :1;
[; ;pic18f4520.h: 62: unsigned RA5 :1;
[; ;pic18f4520.h: 63: unsigned RA6 :1;
[; ;pic18f4520.h: 64: unsigned RA7 :1;
[; ;pic18f4520.h: 65: };
[; ;pic18f4520.h: 66: struct {
[; ;pic18f4520.h: 67: unsigned AN0 :1;
[; ;pic18f4520.h: 68: unsigned AN1 :1;
[; ;pic18f4520.h: 69: unsigned AN2 :1;
[; ;pic18f4520.h: 70: unsigned AN3 :1;
[; ;pic18f4520.h: 71: unsigned T0CKI :1;
[; ;pic18f4520.h: 72: unsigned AN4 :1;
[; ;pic18f4520.h: 73: unsigned OSC2 :1;
[; ;pic18f4520.h: 74: unsigned OSC1 :1;
[; ;pic18f4520.h: 75: };
[; ;pic18f4520.h: 76: struct {
[; ;pic18f4520.h: 77: unsigned :2;
[; ;pic18f4520.h: 78: unsigned VREFN :1;
[; ;pic18f4520.h: 79: unsigned VREFP :1;
[; ;pic18f4520.h: 80: unsigned :1;
[; ;pic18f4520.h: 81: unsigned SS :1;
[; ;pic18f4520.h: 82: unsigned CLKO :1;
[; ;pic18f4520.h: 83: unsigned CLKI :1;
[; ;pic18f4520.h: 84: };
[; ;pic18f4520.h: 85: struct {
[; ;pic18f4520.h: 86: unsigned :5;
[; ;pic18f4520.h: 87: unsigned NOT_SS :1;
[; ;pic18f4520.h: 88: };
[; ;pic18f4520.h: 89: struct {
[; ;pic18f4520.h: 90: unsigned :2;
[; ;pic18f4520.h: 91: unsigned CVREF :1;
[; ;pic18f4520.h: 92: unsigned :2;
[; ;pic18f4520.h: 93: unsigned nSS :1;
[; ;pic18f4520.h: 94: };
[; ;pic18f4520.h: 95: struct {
[; ;pic18f4520.h: 96: unsigned :5;
[; ;pic18f4520.h: 97: unsigned LVDIN :1;
[; ;pic18f4520.h: 98: };
[; ;pic18f4520.h: 99: struct {
[; ;pic18f4520.h: 100: unsigned :5;
[; ;pic18f4520.h: 101: unsigned HLVDIN :1;
[; ;pic18f4520.h: 102: };
[; ;pic18f4520.h: 103: struct {
[; ;pic18f4520.h: 104: unsigned :4;
[; ;pic18f4520.h: 105: unsigned C1OUT :1;
[; ;pic18f4520.h: 106: unsigned C2OUT :1;
[; ;pic18f4520.h: 107: };
[; ;pic18f4520.h: 108: struct {
[; ;pic18f4520.h: 109: unsigned ULPWUIN :1;
[; ;pic18f4520.h: 110: unsigned :6;
[; ;pic18f4520.h: 111: unsigned RJPU :1;
[; ;pic18f4520.h: 112: };
[; ;pic18f4520.h: 113: } PORTAbits_t;
[; ;pic18f4520.h: 114: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4520.h: 269: extern volatile unsigned char PORTB @ 0xF81;
"271
[; ;pic18f4520.h: 271: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4520.h: 274: typedef union {
[; ;pic18f4520.h: 275: struct {
[; ;pic18f4520.h: 276: unsigned RB0 :1;
[; ;pic18f4520.h: 277: unsigned RB1 :1;
[; ;pic18f4520.h: 278: unsigned RB2 :1;
[; ;pic18f4520.h: 279: unsigned RB3 :1;
[; ;pic18f4520.h: 280: unsigned RB4 :1;
[; ;pic18f4520.h: 281: unsigned RB5 :1;
[; ;pic18f4520.h: 282: unsigned RB6 :1;
[; ;pic18f4520.h: 283: unsigned RB7 :1;
[; ;pic18f4520.h: 284: };
[; ;pic18f4520.h: 285: struct {
[; ;pic18f4520.h: 286: unsigned INT0 :1;
[; ;pic18f4520.h: 287: unsigned INT1 :1;
[; ;pic18f4520.h: 288: unsigned INT2 :1;
[; ;pic18f4520.h: 289: unsigned CCP2 :1;
[; ;pic18f4520.h: 290: unsigned KBI0 :1;
[; ;pic18f4520.h: 291: unsigned KBI1 :1;
[; ;pic18f4520.h: 292: unsigned KBI2 :1;
[; ;pic18f4520.h: 293: unsigned KBI3 :1;
[; ;pic18f4520.h: 294: };
[; ;pic18f4520.h: 295: struct {
[; ;pic18f4520.h: 296: unsigned AN12 :1;
[; ;pic18f4520.h: 297: unsigned AN10 :1;
[; ;pic18f4520.h: 298: unsigned AN8 :1;
[; ;pic18f4520.h: 299: unsigned AN9 :1;
[; ;pic18f4520.h: 300: unsigned AN11 :1;
[; ;pic18f4520.h: 301: unsigned PGM :1;
[; ;pic18f4520.h: 302: unsigned PGC :1;
[; ;pic18f4520.h: 303: unsigned PGD :1;
[; ;pic18f4520.h: 304: };
[; ;pic18f4520.h: 305: struct {
[; ;pic18f4520.h: 306: unsigned FLT0 :1;
[; ;pic18f4520.h: 307: };
[; ;pic18f4520.h: 308: struct {
[; ;pic18f4520.h: 309: unsigned :3;
[; ;pic18f4520.h: 310: unsigned CCP2_PA2 :1;
[; ;pic18f4520.h: 311: };
[; ;pic18f4520.h: 312: } PORTBbits_t;
[; ;pic18f4520.h: 313: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4520.h: 448: extern volatile unsigned char PORTC @ 0xF82;
"450
[; ;pic18f4520.h: 450: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4520.h: 453: typedef union {
[; ;pic18f4520.h: 454: struct {
[; ;pic18f4520.h: 455: unsigned RC0 :1;
[; ;pic18f4520.h: 456: unsigned RC1 :1;
[; ;pic18f4520.h: 457: unsigned RC2 :1;
[; ;pic18f4520.h: 458: unsigned RC3 :1;
[; ;pic18f4520.h: 459: unsigned RC4 :1;
[; ;pic18f4520.h: 460: unsigned RC5 :1;
[; ;pic18f4520.h: 461: unsigned RC6 :1;
[; ;pic18f4520.h: 462: unsigned RC7 :1;
[; ;pic18f4520.h: 463: };
[; ;pic18f4520.h: 464: struct {
[; ;pic18f4520.h: 465: unsigned T1OSO :1;
[; ;pic18f4520.h: 466: unsigned T1OSI :1;
[; ;pic18f4520.h: 467: unsigned CCP1 :1;
[; ;pic18f4520.h: 468: unsigned SCK :1;
[; ;pic18f4520.h: 469: unsigned SDI :1;
[; ;pic18f4520.h: 470: unsigned SDO :1;
[; ;pic18f4520.h: 471: unsigned TX :1;
[; ;pic18f4520.h: 472: unsigned RX :1;
[; ;pic18f4520.h: 473: };
[; ;pic18f4520.h: 474: struct {
[; ;pic18f4520.h: 475: unsigned T13CKI :1;
[; ;pic18f4520.h: 476: unsigned CCP2 :1;
[; ;pic18f4520.h: 477: unsigned :1;
[; ;pic18f4520.h: 478: unsigned SCL :1;
[; ;pic18f4520.h: 479: unsigned SDA :1;
[; ;pic18f4520.h: 480: unsigned :1;
[; ;pic18f4520.h: 481: unsigned CK :1;
[; ;pic18f4520.h: 482: unsigned DT :1;
[; ;pic18f4520.h: 483: };
[; ;pic18f4520.h: 484: struct {
[; ;pic18f4520.h: 485: unsigned T1CKI :1;
[; ;pic18f4520.h: 486: unsigned :1;
[; ;pic18f4520.h: 487: unsigned P1A :1;
[; ;pic18f4520.h: 488: };
[; ;pic18f4520.h: 489: struct {
[; ;pic18f4520.h: 490: unsigned :1;
[; ;pic18f4520.h: 491: unsigned PA2 :1;
[; ;pic18f4520.h: 492: unsigned PA1 :1;
[; ;pic18f4520.h: 493: };
[; ;pic18f4520.h: 494: } PORTCbits_t;
[; ;pic18f4520.h: 495: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4520.h: 630: extern volatile unsigned char PORTD @ 0xF83;
"632
[; ;pic18f4520.h: 632: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4520.h: 635: typedef union {
[; ;pic18f4520.h: 636: struct {
[; ;pic18f4520.h: 637: unsigned RD0 :1;
[; ;pic18f4520.h: 638: unsigned RD1 :1;
[; ;pic18f4520.h: 639: unsigned RD2 :1;
[; ;pic18f4520.h: 640: unsigned RD3 :1;
[; ;pic18f4520.h: 641: unsigned RD4 :1;
[; ;pic18f4520.h: 642: unsigned RD5 :1;
[; ;pic18f4520.h: 643: unsigned RD6 :1;
[; ;pic18f4520.h: 644: unsigned RD7 :1;
[; ;pic18f4520.h: 645: };
[; ;pic18f4520.h: 646: struct {
[; ;pic18f4520.h: 647: unsigned PSP0 :1;
[; ;pic18f4520.h: 648: unsigned PSP1 :1;
[; ;pic18f4520.h: 649: unsigned PSP2 :1;
[; ;pic18f4520.h: 650: unsigned PSP3 :1;
[; ;pic18f4520.h: 651: unsigned PSP4 :1;
[; ;pic18f4520.h: 652: unsigned PSP5 :1;
[; ;pic18f4520.h: 653: unsigned PSP6 :1;
[; ;pic18f4520.h: 654: unsigned PSP7 :1;
[; ;pic18f4520.h: 655: };
[; ;pic18f4520.h: 656: struct {
[; ;pic18f4520.h: 657: unsigned :5;
[; ;pic18f4520.h: 658: unsigned P1B :1;
[; ;pic18f4520.h: 659: unsigned P1C :1;
[; ;pic18f4520.h: 660: unsigned P1D :1;
[; ;pic18f4520.h: 661: };
[; ;pic18f4520.h: 662: struct {
[; ;pic18f4520.h: 663: unsigned :7;
[; ;pic18f4520.h: 664: unsigned SS2 :1;
[; ;pic18f4520.h: 665: };
[; ;pic18f4520.h: 666: } PORTDbits_t;
[; ;pic18f4520.h: 667: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4520.h: 772: extern volatile unsigned char PORTE @ 0xF84;
"774
[; ;pic18f4520.h: 774: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4520.h: 777: typedef union {
[; ;pic18f4520.h: 778: struct {
[; ;pic18f4520.h: 779: unsigned RE0 :1;
[; ;pic18f4520.h: 780: unsigned RE1 :1;
[; ;pic18f4520.h: 781: unsigned RE2 :1;
[; ;pic18f4520.h: 782: unsigned RE3 :1;
[; ;pic18f4520.h: 783: };
[; ;pic18f4520.h: 784: struct {
[; ;pic18f4520.h: 785: unsigned RD :1;
[; ;pic18f4520.h: 786: unsigned WR :1;
[; ;pic18f4520.h: 787: unsigned CS :1;
[; ;pic18f4520.h: 788: unsigned MCLR :1;
[; ;pic18f4520.h: 789: };
[; ;pic18f4520.h: 790: struct {
[; ;pic18f4520.h: 791: unsigned NOT_RD :1;
[; ;pic18f4520.h: 792: };
[; ;pic18f4520.h: 793: struct {
[; ;pic18f4520.h: 794: unsigned :1;
[; ;pic18f4520.h: 795: unsigned NOT_WR :1;
[; ;pic18f4520.h: 796: };
[; ;pic18f4520.h: 797: struct {
[; ;pic18f4520.h: 798: unsigned :2;
[; ;pic18f4520.h: 799: unsigned NOT_CS :1;
[; ;pic18f4520.h: 800: };
[; ;pic18f4520.h: 801: struct {
[; ;pic18f4520.h: 802: unsigned :3;
[; ;pic18f4520.h: 803: unsigned NOT_MCLR :1;
[; ;pic18f4520.h: 804: };
[; ;pic18f4520.h: 805: struct {
[; ;pic18f4520.h: 806: unsigned nRD :1;
[; ;pic18f4520.h: 807: unsigned nWR :1;
[; ;pic18f4520.h: 808: unsigned nCS :1;
[; ;pic18f4520.h: 809: unsigned nMCLR :1;
[; ;pic18f4520.h: 810: };
[; ;pic18f4520.h: 811: struct {
[; ;pic18f4520.h: 812: unsigned AN5 :1;
[; ;pic18f4520.h: 813: unsigned AN6 :1;
[; ;pic18f4520.h: 814: unsigned AN7 :1;
[; ;pic18f4520.h: 815: unsigned VPP :1;
[; ;pic18f4520.h: 816: };
[; ;pic18f4520.h: 817: struct {
[; ;pic18f4520.h: 818: unsigned PD2 :1;
[; ;pic18f4520.h: 819: unsigned PC2 :1;
[; ;pic18f4520.h: 820: unsigned CCP10 :1;
[; ;pic18f4520.h: 821: unsigned CCP9E :1;
[; ;pic18f4520.h: 822: };
[; ;pic18f4520.h: 823: struct {
[; ;pic18f4520.h: 824: unsigned RDE :1;
[; ;pic18f4520.h: 825: unsigned WRE :1;
[; ;pic18f4520.h: 826: unsigned PB2 :1;
[; ;pic18f4520.h: 827: unsigned PC3E :1;
[; ;pic18f4520.h: 828: };
[; ;pic18f4520.h: 829: } PORTEbits_t;
[; ;pic18f4520.h: 830: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4520.h: 975: extern volatile unsigned char LATA @ 0xF89;
"977
[; ;pic18f4520.h: 977: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4520.h: 980: typedef union {
[; ;pic18f4520.h: 981: struct {
[; ;pic18f4520.h: 982: unsigned LATA0 :1;
[; ;pic18f4520.h: 983: unsigned LATA1 :1;
[; ;pic18f4520.h: 984: unsigned LATA2 :1;
[; ;pic18f4520.h: 985: unsigned LATA3 :1;
[; ;pic18f4520.h: 986: unsigned LATA4 :1;
[; ;pic18f4520.h: 987: unsigned LATA5 :1;
[; ;pic18f4520.h: 988: unsigned LATA6 :1;
[; ;pic18f4520.h: 989: unsigned LATA7 :1;
[; ;pic18f4520.h: 990: };
[; ;pic18f4520.h: 991: struct {
[; ;pic18f4520.h: 992: unsigned LA0 :1;
[; ;pic18f4520.h: 993: unsigned LA1 :1;
[; ;pic18f4520.h: 994: unsigned LA2 :1;
[; ;pic18f4520.h: 995: unsigned LA3 :1;
[; ;pic18f4520.h: 996: unsigned LA4 :1;
[; ;pic18f4520.h: 997: unsigned LA5 :1;
[; ;pic18f4520.h: 998: unsigned LA6 :1;
[; ;pic18f4520.h: 999: unsigned LA7 :1;
[; ;pic18f4520.h: 1000: };
[; ;pic18f4520.h: 1001: } LATAbits_t;
[; ;pic18f4520.h: 1002: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4520.h: 1087: extern volatile unsigned char LATB @ 0xF8A;
"1089
[; ;pic18f4520.h: 1089: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4520.h: 1092: typedef union {
[; ;pic18f4520.h: 1093: struct {
[; ;pic18f4520.h: 1094: unsigned LATB0 :1;
[; ;pic18f4520.h: 1095: unsigned LATB1 :1;
[; ;pic18f4520.h: 1096: unsigned LATB2 :1;
[; ;pic18f4520.h: 1097: unsigned LATB3 :1;
[; ;pic18f4520.h: 1098: unsigned LATB4 :1;
[; ;pic18f4520.h: 1099: unsigned LATB5 :1;
[; ;pic18f4520.h: 1100: unsigned LATB6 :1;
[; ;pic18f4520.h: 1101: unsigned LATB7 :1;
[; ;pic18f4520.h: 1102: };
[; ;pic18f4520.h: 1103: struct {
[; ;pic18f4520.h: 1104: unsigned LB0 :1;
[; ;pic18f4520.h: 1105: unsigned LB1 :1;
[; ;pic18f4520.h: 1106: unsigned LB2 :1;
[; ;pic18f4520.h: 1107: unsigned LB3 :1;
[; ;pic18f4520.h: 1108: unsigned LB4 :1;
[; ;pic18f4520.h: 1109: unsigned LB5 :1;
[; ;pic18f4520.h: 1110: unsigned LB6 :1;
[; ;pic18f4520.h: 1111: unsigned LB7 :1;
[; ;pic18f4520.h: 1112: };
[; ;pic18f4520.h: 1113: } LATBbits_t;
[; ;pic18f4520.h: 1114: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4520.h: 1199: extern volatile unsigned char LATC @ 0xF8B;
"1201
[; ;pic18f4520.h: 1201: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4520.h: 1204: typedef union {
[; ;pic18f4520.h: 1205: struct {
[; ;pic18f4520.h: 1206: unsigned LATC0 :1;
[; ;pic18f4520.h: 1207: unsigned LATC1 :1;
[; ;pic18f4520.h: 1208: unsigned LATC2 :1;
[; ;pic18f4520.h: 1209: unsigned LATC3 :1;
[; ;pic18f4520.h: 1210: unsigned LATC4 :1;
[; ;pic18f4520.h: 1211: unsigned LATC5 :1;
[; ;pic18f4520.h: 1212: unsigned LATC6 :1;
[; ;pic18f4520.h: 1213: unsigned LATC7 :1;
[; ;pic18f4520.h: 1214: };
[; ;pic18f4520.h: 1215: struct {
[; ;pic18f4520.h: 1216: unsigned LC0 :1;
[; ;pic18f4520.h: 1217: unsigned LC1 :1;
[; ;pic18f4520.h: 1218: unsigned LC2 :1;
[; ;pic18f4520.h: 1219: unsigned LC3 :1;
[; ;pic18f4520.h: 1220: unsigned LC4 :1;
[; ;pic18f4520.h: 1221: unsigned LC5 :1;
[; ;pic18f4520.h: 1222: unsigned LC6 :1;
[; ;pic18f4520.h: 1223: unsigned LC7 :1;
[; ;pic18f4520.h: 1224: };
[; ;pic18f4520.h: 1225: } LATCbits_t;
[; ;pic18f4520.h: 1226: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4520.h: 1311: extern volatile unsigned char LATD @ 0xF8C;
"1313
[; ;pic18f4520.h: 1313: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4520.h: 1316: typedef union {
[; ;pic18f4520.h: 1317: struct {
[; ;pic18f4520.h: 1318: unsigned LATD0 :1;
[; ;pic18f4520.h: 1319: unsigned LATD1 :1;
[; ;pic18f4520.h: 1320: unsigned LATD2 :1;
[; ;pic18f4520.h: 1321: unsigned LATD3 :1;
[; ;pic18f4520.h: 1322: unsigned LATD4 :1;
[; ;pic18f4520.h: 1323: unsigned LATD5 :1;
[; ;pic18f4520.h: 1324: unsigned LATD6 :1;
[; ;pic18f4520.h: 1325: unsigned LATD7 :1;
[; ;pic18f4520.h: 1326: };
[; ;pic18f4520.h: 1327: struct {
[; ;pic18f4520.h: 1328: unsigned LD0 :1;
[; ;pic18f4520.h: 1329: unsigned LD1 :1;
[; ;pic18f4520.h: 1330: unsigned LD2 :1;
[; ;pic18f4520.h: 1331: unsigned LD3 :1;
[; ;pic18f4520.h: 1332: unsigned LD4 :1;
[; ;pic18f4520.h: 1333: unsigned LD5 :1;
[; ;pic18f4520.h: 1334: unsigned LD6 :1;
[; ;pic18f4520.h: 1335: unsigned LD7 :1;
[; ;pic18f4520.h: 1336: };
[; ;pic18f4520.h: 1337: } LATDbits_t;
[; ;pic18f4520.h: 1338: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4520.h: 1423: extern volatile unsigned char LATE @ 0xF8D;
"1425
[; ;pic18f4520.h: 1425: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4520.h: 1428: typedef union {
[; ;pic18f4520.h: 1429: struct {
[; ;pic18f4520.h: 1430: unsigned LATE0 :1;
[; ;pic18f4520.h: 1431: unsigned LATE1 :1;
[; ;pic18f4520.h: 1432: unsigned LATE2 :1;
[; ;pic18f4520.h: 1433: };
[; ;pic18f4520.h: 1434: struct {
[; ;pic18f4520.h: 1435: unsigned LE0 :1;
[; ;pic18f4520.h: 1436: unsigned LE1 :1;
[; ;pic18f4520.h: 1437: unsigned LE2 :1;
[; ;pic18f4520.h: 1438: };
[; ;pic18f4520.h: 1439: } LATEbits_t;
[; ;pic18f4520.h: 1440: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4520.h: 1475: extern volatile unsigned char TRISA @ 0xF92;
"1477
[; ;pic18f4520.h: 1477: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4520.h: 1480: extern volatile unsigned char DDRA @ 0xF92;
"1482
[; ;pic18f4520.h: 1482: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4520.h: 1485: typedef union {
[; ;pic18f4520.h: 1486: struct {
[; ;pic18f4520.h: 1487: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1488: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1489: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1490: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1491: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1492: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1493: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1494: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1495: };
[; ;pic18f4520.h: 1496: struct {
[; ;pic18f4520.h: 1497: unsigned RA0 :1;
[; ;pic18f4520.h: 1498: unsigned RA1 :1;
[; ;pic18f4520.h: 1499: unsigned RA2 :1;
[; ;pic18f4520.h: 1500: unsigned RA3 :1;
[; ;pic18f4520.h: 1501: unsigned RA4 :1;
[; ;pic18f4520.h: 1502: unsigned RA5 :1;
[; ;pic18f4520.h: 1503: unsigned RA6 :1;
[; ;pic18f4520.h: 1504: unsigned RA7 :1;
[; ;pic18f4520.h: 1505: };
[; ;pic18f4520.h: 1506: } TRISAbits_t;
[; ;pic18f4520.h: 1507: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4520.h: 1590: typedef union {
[; ;pic18f4520.h: 1591: struct {
[; ;pic18f4520.h: 1592: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1593: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1594: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1595: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1596: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1597: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1598: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1599: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1600: };
[; ;pic18f4520.h: 1601: struct {
[; ;pic18f4520.h: 1602: unsigned RA0 :1;
[; ;pic18f4520.h: 1603: unsigned RA1 :1;
[; ;pic18f4520.h: 1604: unsigned RA2 :1;
[; ;pic18f4520.h: 1605: unsigned RA3 :1;
[; ;pic18f4520.h: 1606: unsigned RA4 :1;
[; ;pic18f4520.h: 1607: unsigned RA5 :1;
[; ;pic18f4520.h: 1608: unsigned RA6 :1;
[; ;pic18f4520.h: 1609: unsigned RA7 :1;
[; ;pic18f4520.h: 1610: };
[; ;pic18f4520.h: 1611: } DDRAbits_t;
[; ;pic18f4520.h: 1612: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4520.h: 1697: extern volatile unsigned char TRISB @ 0xF93;
"1699
[; ;pic18f4520.h: 1699: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4520.h: 1702: extern volatile unsigned char DDRB @ 0xF93;
"1704
[; ;pic18f4520.h: 1704: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4520.h: 1707: typedef union {
[; ;pic18f4520.h: 1708: struct {
[; ;pic18f4520.h: 1709: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1710: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1711: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1712: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1713: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1714: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1715: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1716: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1717: };
[; ;pic18f4520.h: 1718: struct {
[; ;pic18f4520.h: 1719: unsigned RB0 :1;
[; ;pic18f4520.h: 1720: unsigned RB1 :1;
[; ;pic18f4520.h: 1721: unsigned RB2 :1;
[; ;pic18f4520.h: 1722: unsigned RB3 :1;
[; ;pic18f4520.h: 1723: unsigned RB4 :1;
[; ;pic18f4520.h: 1724: unsigned RB5 :1;
[; ;pic18f4520.h: 1725: unsigned RB6 :1;
[; ;pic18f4520.h: 1726: unsigned RB7 :1;
[; ;pic18f4520.h: 1727: };
[; ;pic18f4520.h: 1728: } TRISBbits_t;
[; ;pic18f4520.h: 1729: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4520.h: 1812: typedef union {
[; ;pic18f4520.h: 1813: struct {
[; ;pic18f4520.h: 1814: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1815: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1816: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1817: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1818: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1819: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1820: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1821: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1822: };
[; ;pic18f4520.h: 1823: struct {
[; ;pic18f4520.h: 1824: unsigned RB0 :1;
[; ;pic18f4520.h: 1825: unsigned RB1 :1;
[; ;pic18f4520.h: 1826: unsigned RB2 :1;
[; ;pic18f4520.h: 1827: unsigned RB3 :1;
[; ;pic18f4520.h: 1828: unsigned RB4 :1;
[; ;pic18f4520.h: 1829: unsigned RB5 :1;
[; ;pic18f4520.h: 1830: unsigned RB6 :1;
[; ;pic18f4520.h: 1831: unsigned RB7 :1;
[; ;pic18f4520.h: 1832: };
[; ;pic18f4520.h: 1833: } DDRBbits_t;
[; ;pic18f4520.h: 1834: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4520.h: 1919: extern volatile unsigned char TRISC @ 0xF94;
"1921
[; ;pic18f4520.h: 1921: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4520.h: 1924: extern volatile unsigned char DDRC @ 0xF94;
"1926
[; ;pic18f4520.h: 1926: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4520.h: 1929: typedef union {
[; ;pic18f4520.h: 1930: struct {
[; ;pic18f4520.h: 1931: unsigned TRISC0 :1;
[; ;pic18f4520.h: 1932: unsigned TRISC1 :1;
[; ;pic18f4520.h: 1933: unsigned TRISC2 :1;
[; ;pic18f4520.h: 1934: unsigned TRISC3 :1;
[; ;pic18f4520.h: 1935: unsigned TRISC4 :1;
[; ;pic18f4520.h: 1936: unsigned TRISC5 :1;
[; ;pic18f4520.h: 1937: unsigned TRISC6 :1;
[; ;pic18f4520.h: 1938: unsigned TRISC7 :1;
[; ;pic18f4520.h: 1939: };
[; ;pic18f4520.h: 1940: struct {
[; ;pic18f4520.h: 1941: unsigned RC0 :1;
[; ;pic18f4520.h: 1942: unsigned RC1 :1;
[; ;pic18f4520.h: 1943: unsigned RC2 :1;
[; ;pic18f4520.h: 1944: unsigned RC3 :1;
[; ;pic18f4520.h: 1945: unsigned RC4 :1;
[; ;pic18f4520.h: 1946: unsigned RC5 :1;
[; ;pic18f4520.h: 1947: unsigned RC6 :1;
[; ;pic18f4520.h: 1948: unsigned RC7 :1;
[; ;pic18f4520.h: 1949: };
[; ;pic18f4520.h: 1950: } TRISCbits_t;
[; ;pic18f4520.h: 1951: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4520.h: 2034: typedef union {
[; ;pic18f4520.h: 2035: struct {
[; ;pic18f4520.h: 2036: unsigned TRISC0 :1;
[; ;pic18f4520.h: 2037: unsigned TRISC1 :1;
[; ;pic18f4520.h: 2038: unsigned TRISC2 :1;
[; ;pic18f4520.h: 2039: unsigned TRISC3 :1;
[; ;pic18f4520.h: 2040: unsigned TRISC4 :1;
[; ;pic18f4520.h: 2041: unsigned TRISC5 :1;
[; ;pic18f4520.h: 2042: unsigned TRISC6 :1;
[; ;pic18f4520.h: 2043: unsigned TRISC7 :1;
[; ;pic18f4520.h: 2044: };
[; ;pic18f4520.h: 2045: struct {
[; ;pic18f4520.h: 2046: unsigned RC0 :1;
[; ;pic18f4520.h: 2047: unsigned RC1 :1;
[; ;pic18f4520.h: 2048: unsigned RC2 :1;
[; ;pic18f4520.h: 2049: unsigned RC3 :1;
[; ;pic18f4520.h: 2050: unsigned RC4 :1;
[; ;pic18f4520.h: 2051: unsigned RC5 :1;
[; ;pic18f4520.h: 2052: unsigned RC6 :1;
[; ;pic18f4520.h: 2053: unsigned RC7 :1;
[; ;pic18f4520.h: 2054: };
[; ;pic18f4520.h: 2055: } DDRCbits_t;
[; ;pic18f4520.h: 2056: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4520.h: 2141: extern volatile unsigned char TRISD @ 0xF95;
"2143
[; ;pic18f4520.h: 2143: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4520.h: 2146: extern volatile unsigned char DDRD @ 0xF95;
"2148
[; ;pic18f4520.h: 2148: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4520.h: 2151: typedef union {
[; ;pic18f4520.h: 2152: struct {
[; ;pic18f4520.h: 2153: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2154: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2155: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2156: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2157: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2158: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2159: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2160: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2161: };
[; ;pic18f4520.h: 2162: struct {
[; ;pic18f4520.h: 2163: unsigned RD0 :1;
[; ;pic18f4520.h: 2164: unsigned RD1 :1;
[; ;pic18f4520.h: 2165: unsigned RD2 :1;
[; ;pic18f4520.h: 2166: unsigned RD3 :1;
[; ;pic18f4520.h: 2167: unsigned RD4 :1;
[; ;pic18f4520.h: 2168: unsigned RD5 :1;
[; ;pic18f4520.h: 2169: unsigned RD6 :1;
[; ;pic18f4520.h: 2170: unsigned RD7 :1;
[; ;pic18f4520.h: 2171: };
[; ;pic18f4520.h: 2172: } TRISDbits_t;
[; ;pic18f4520.h: 2173: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4520.h: 2256: typedef union {
[; ;pic18f4520.h: 2257: struct {
[; ;pic18f4520.h: 2258: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2259: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2260: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2261: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2262: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2263: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2264: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2265: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2266: };
[; ;pic18f4520.h: 2267: struct {
[; ;pic18f4520.h: 2268: unsigned RD0 :1;
[; ;pic18f4520.h: 2269: unsigned RD1 :1;
[; ;pic18f4520.h: 2270: unsigned RD2 :1;
[; ;pic18f4520.h: 2271: unsigned RD3 :1;
[; ;pic18f4520.h: 2272: unsigned RD4 :1;
[; ;pic18f4520.h: 2273: unsigned RD5 :1;
[; ;pic18f4520.h: 2274: unsigned RD6 :1;
[; ;pic18f4520.h: 2275: unsigned RD7 :1;
[; ;pic18f4520.h: 2276: };
[; ;pic18f4520.h: 2277: } DDRDbits_t;
[; ;pic18f4520.h: 2278: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4520.h: 2363: extern volatile unsigned char TRISE @ 0xF96;
"2365
[; ;pic18f4520.h: 2365: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4520.h: 2368: extern volatile unsigned char DDRE @ 0xF96;
"2370
[; ;pic18f4520.h: 2370: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4520.h: 2373: typedef union {
[; ;pic18f4520.h: 2374: struct {
[; ;pic18f4520.h: 2375: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2376: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2377: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2378: unsigned :1;
[; ;pic18f4520.h: 2379: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2380: unsigned IBOV :1;
[; ;pic18f4520.h: 2381: unsigned OBF :1;
[; ;pic18f4520.h: 2382: unsigned IBF :1;
[; ;pic18f4520.h: 2383: };
[; ;pic18f4520.h: 2384: struct {
[; ;pic18f4520.h: 2385: unsigned RE0 :1;
[; ;pic18f4520.h: 2386: unsigned RE1 :1;
[; ;pic18f4520.h: 2387: unsigned RE2 :1;
[; ;pic18f4520.h: 2388: unsigned RE3 :1;
[; ;pic18f4520.h: 2389: };
[; ;pic18f4520.h: 2390: } TRISEbits_t;
[; ;pic18f4520.h: 2391: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4520.h: 2449: typedef union {
[; ;pic18f4520.h: 2450: struct {
[; ;pic18f4520.h: 2451: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2452: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2453: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2454: unsigned :1;
[; ;pic18f4520.h: 2455: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2456: unsigned IBOV :1;
[; ;pic18f4520.h: 2457: unsigned OBF :1;
[; ;pic18f4520.h: 2458: unsigned IBF :1;
[; ;pic18f4520.h: 2459: };
[; ;pic18f4520.h: 2460: struct {
[; ;pic18f4520.h: 2461: unsigned RE0 :1;
[; ;pic18f4520.h: 2462: unsigned RE1 :1;
[; ;pic18f4520.h: 2463: unsigned RE2 :1;
[; ;pic18f4520.h: 2464: unsigned RE3 :1;
[; ;pic18f4520.h: 2465: };
[; ;pic18f4520.h: 2466: } DDREbits_t;
[; ;pic18f4520.h: 2467: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4520.h: 2527: extern volatile unsigned char OSCTUNE @ 0xF9B;
"2529
[; ;pic18f4520.h: 2529: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4520.h: 2532: typedef union {
[; ;pic18f4520.h: 2533: struct {
[; ;pic18f4520.h: 2534: unsigned TUN :5;
[; ;pic18f4520.h: 2535: unsigned :1;
[; ;pic18f4520.h: 2536: unsigned PLLEN :1;
[; ;pic18f4520.h: 2537: unsigned INTSRC :1;
[; ;pic18f4520.h: 2538: };
[; ;pic18f4520.h: 2539: struct {
[; ;pic18f4520.h: 2540: unsigned TUN0 :1;
[; ;pic18f4520.h: 2541: unsigned TUN1 :1;
[; ;pic18f4520.h: 2542: unsigned TUN2 :1;
[; ;pic18f4520.h: 2543: unsigned TUN3 :1;
[; ;pic18f4520.h: 2544: unsigned TUN4 :1;
[; ;pic18f4520.h: 2545: };
[; ;pic18f4520.h: 2546: } OSCTUNEbits_t;
[; ;pic18f4520.h: 2547: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4520.h: 2592: extern volatile unsigned char PIE1 @ 0xF9D;
"2594
[; ;pic18f4520.h: 2594: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4520.h: 2597: typedef union {
[; ;pic18f4520.h: 2598: struct {
[; ;pic18f4520.h: 2599: unsigned TMR1IE :1;
[; ;pic18f4520.h: 2600: unsigned TMR2IE :1;
[; ;pic18f4520.h: 2601: unsigned CCP1IE :1;
[; ;pic18f4520.h: 2602: unsigned SSPIE :1;
[; ;pic18f4520.h: 2603: unsigned TXIE :1;
[; ;pic18f4520.h: 2604: unsigned RCIE :1;
[; ;pic18f4520.h: 2605: unsigned ADIE :1;
[; ;pic18f4520.h: 2606: unsigned PSPIE :1;
[; ;pic18f4520.h: 2607: };
[; ;pic18f4520.h: 2608: struct {
[; ;pic18f4520.h: 2609: unsigned :4;
[; ;pic18f4520.h: 2610: unsigned TX1IE :1;
[; ;pic18f4520.h: 2611: unsigned RC1IE :1;
[; ;pic18f4520.h: 2612: };
[; ;pic18f4520.h: 2613: } PIE1bits_t;
[; ;pic18f4520.h: 2614: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4520.h: 2669: extern volatile unsigned char PIR1 @ 0xF9E;
"2671
[; ;pic18f4520.h: 2671: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4520.h: 2674: typedef union {
[; ;pic18f4520.h: 2675: struct {
[; ;pic18f4520.h: 2676: unsigned TMR1IF :1;
[; ;pic18f4520.h: 2677: unsigned TMR2IF :1;
[; ;pic18f4520.h: 2678: unsigned CCP1IF :1;
[; ;pic18f4520.h: 2679: unsigned SSPIF :1;
[; ;pic18f4520.h: 2680: unsigned TXIF :1;
[; ;pic18f4520.h: 2681: unsigned RCIF :1;
[; ;pic18f4520.h: 2682: unsigned ADIF :1;
[; ;pic18f4520.h: 2683: unsigned PSPIF :1;
[; ;pic18f4520.h: 2684: };
[; ;pic18f4520.h: 2685: struct {
[; ;pic18f4520.h: 2686: unsigned :4;
[; ;pic18f4520.h: 2687: unsigned TX1IF :1;
[; ;pic18f4520.h: 2688: unsigned RC1IF :1;
[; ;pic18f4520.h: 2689: };
[; ;pic18f4520.h: 2690: } PIR1bits_t;
[; ;pic18f4520.h: 2691: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4520.h: 2746: extern volatile unsigned char IPR1 @ 0xF9F;
"2748
[; ;pic18f4520.h: 2748: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4520.h: 2751: typedef union {
[; ;pic18f4520.h: 2752: struct {
[; ;pic18f4520.h: 2753: unsigned TMR1IP :1;
[; ;pic18f4520.h: 2754: unsigned TMR2IP :1;
[; ;pic18f4520.h: 2755: unsigned CCP1IP :1;
[; ;pic18f4520.h: 2756: unsigned SSPIP :1;
[; ;pic18f4520.h: 2757: unsigned TXIP :1;
[; ;pic18f4520.h: 2758: unsigned RCIP :1;
[; ;pic18f4520.h: 2759: unsigned ADIP :1;
[; ;pic18f4520.h: 2760: unsigned PSPIP :1;
[; ;pic18f4520.h: 2761: };
[; ;pic18f4520.h: 2762: struct {
[; ;pic18f4520.h: 2763: unsigned :4;
[; ;pic18f4520.h: 2764: unsigned TX1IP :1;
[; ;pic18f4520.h: 2765: unsigned RC1IP :1;
[; ;pic18f4520.h: 2766: };
[; ;pic18f4520.h: 2767: } IPR1bits_t;
[; ;pic18f4520.h: 2768: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4520.h: 2823: extern volatile unsigned char PIE2 @ 0xFA0;
"2825
[; ;pic18f4520.h: 2825: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4520.h: 2828: typedef union {
[; ;pic18f4520.h: 2829: struct {
[; ;pic18f4520.h: 2830: unsigned CCP2IE :1;
[; ;pic18f4520.h: 2831: unsigned TMR3IE :1;
[; ;pic18f4520.h: 2832: unsigned HLVDIE :1;
[; ;pic18f4520.h: 2833: unsigned BCLIE :1;
[; ;pic18f4520.h: 2834: unsigned EEIE :1;
[; ;pic18f4520.h: 2835: unsigned :1;
[; ;pic18f4520.h: 2836: unsigned CMIE :1;
[; ;pic18f4520.h: 2837: unsigned OSCFIE :1;
[; ;pic18f4520.h: 2838: };
[; ;pic18f4520.h: 2839: struct {
[; ;pic18f4520.h: 2840: unsigned :2;
[; ;pic18f4520.h: 2841: unsigned LVDIE :1;
[; ;pic18f4520.h: 2842: };
[; ;pic18f4520.h: 2843: } PIE2bits_t;
[; ;pic18f4520.h: 2844: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4520.h: 2889: extern volatile unsigned char PIR2 @ 0xFA1;
"2891
[; ;pic18f4520.h: 2891: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4520.h: 2894: typedef union {
[; ;pic18f4520.h: 2895: struct {
[; ;pic18f4520.h: 2896: unsigned CCP2IF :1;
[; ;pic18f4520.h: 2897: unsigned TMR3IF :1;
[; ;pic18f4520.h: 2898: unsigned HLVDIF :1;
[; ;pic18f4520.h: 2899: unsigned BCLIF :1;
[; ;pic18f4520.h: 2900: unsigned EEIF :1;
[; ;pic18f4520.h: 2901: unsigned :1;
[; ;pic18f4520.h: 2902: unsigned CMIF :1;
[; ;pic18f4520.h: 2903: unsigned OSCFIF :1;
[; ;pic18f4520.h: 2904: };
[; ;pic18f4520.h: 2905: struct {
[; ;pic18f4520.h: 2906: unsigned :2;
[; ;pic18f4520.h: 2907: unsigned LVDIF :1;
[; ;pic18f4520.h: 2908: };
[; ;pic18f4520.h: 2909: } PIR2bits_t;
[; ;pic18f4520.h: 2910: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4520.h: 2955: extern volatile unsigned char IPR2 @ 0xFA2;
"2957
[; ;pic18f4520.h: 2957: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4520.h: 2960: typedef union {
[; ;pic18f4520.h: 2961: struct {
[; ;pic18f4520.h: 2962: unsigned CCP2IP :1;
[; ;pic18f4520.h: 2963: unsigned TMR3IP :1;
[; ;pic18f4520.h: 2964: unsigned HLVDIP :1;
[; ;pic18f4520.h: 2965: unsigned BCLIP :1;
[; ;pic18f4520.h: 2966: unsigned EEIP :1;
[; ;pic18f4520.h: 2967: unsigned :1;
[; ;pic18f4520.h: 2968: unsigned CMIP :1;
[; ;pic18f4520.h: 2969: unsigned OSCFIP :1;
[; ;pic18f4520.h: 2970: };
[; ;pic18f4520.h: 2971: struct {
[; ;pic18f4520.h: 2972: unsigned :2;
[; ;pic18f4520.h: 2973: unsigned LVDIP :1;
[; ;pic18f4520.h: 2974: };
[; ;pic18f4520.h: 2975: } IPR2bits_t;
[; ;pic18f4520.h: 2976: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4520.h: 3021: extern volatile unsigned char EECON1 @ 0xFA6;
"3023
[; ;pic18f4520.h: 3023: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4520.h: 3026: typedef union {
[; ;pic18f4520.h: 3027: struct {
[; ;pic18f4520.h: 3028: unsigned RD :1;
[; ;pic18f4520.h: 3029: unsigned WR :1;
[; ;pic18f4520.h: 3030: unsigned WREN :1;
[; ;pic18f4520.h: 3031: unsigned WRERR :1;
[; ;pic18f4520.h: 3032: unsigned FREE :1;
[; ;pic18f4520.h: 3033: unsigned :1;
[; ;pic18f4520.h: 3034: unsigned CFGS :1;
[; ;pic18f4520.h: 3035: unsigned EEPGD :1;
[; ;pic18f4520.h: 3036: };
[; ;pic18f4520.h: 3037: struct {
[; ;pic18f4520.h: 3038: unsigned :6;
[; ;pic18f4520.h: 3039: unsigned EEFS :1;
[; ;pic18f4520.h: 3040: };
[; ;pic18f4520.h: 3041: } EECON1bits_t;
[; ;pic18f4520.h: 3042: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4520.h: 3087: extern volatile unsigned char EECON2 @ 0xFA7;
"3089
[; ;pic18f4520.h: 3089: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4520.h: 3094: extern volatile unsigned char EEDATA @ 0xFA8;
"3096
[; ;pic18f4520.h: 3096: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4520.h: 3101: extern volatile unsigned char EEADR @ 0xFA9;
"3103
[; ;pic18f4520.h: 3103: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4520.h: 3108: extern volatile unsigned char RCSTA @ 0xFAB;
"3110
[; ;pic18f4520.h: 3110: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4520.h: 3113: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3115
[; ;pic18f4520.h: 3115: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4520.h: 3118: typedef union {
[; ;pic18f4520.h: 3119: struct {
[; ;pic18f4520.h: 3120: unsigned RX9D :1;
[; ;pic18f4520.h: 3121: unsigned OERR :1;
[; ;pic18f4520.h: 3122: unsigned FERR :1;
[; ;pic18f4520.h: 3123: unsigned ADDEN :1;
[; ;pic18f4520.h: 3124: unsigned CREN :1;
[; ;pic18f4520.h: 3125: unsigned SREN :1;
[; ;pic18f4520.h: 3126: unsigned RX9 :1;
[; ;pic18f4520.h: 3127: unsigned SPEN :1;
[; ;pic18f4520.h: 3128: };
[; ;pic18f4520.h: 3129: struct {
[; ;pic18f4520.h: 3130: unsigned :3;
[; ;pic18f4520.h: 3131: unsigned ADEN :1;
[; ;pic18f4520.h: 3132: };
[; ;pic18f4520.h: 3133: struct {
[; ;pic18f4520.h: 3134: unsigned :5;
[; ;pic18f4520.h: 3135: unsigned SRENA :1;
[; ;pic18f4520.h: 3136: };
[; ;pic18f4520.h: 3137: struct {
[; ;pic18f4520.h: 3138: unsigned :6;
[; ;pic18f4520.h: 3139: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3140: };
[; ;pic18f4520.h: 3141: struct {
[; ;pic18f4520.h: 3142: unsigned :6;
[; ;pic18f4520.h: 3143: unsigned RC9 :1;
[; ;pic18f4520.h: 3144: };
[; ;pic18f4520.h: 3145: struct {
[; ;pic18f4520.h: 3146: unsigned RCD8 :1;
[; ;pic18f4520.h: 3147: };
[; ;pic18f4520.h: 3148: } RCSTAbits_t;
[; ;pic18f4520.h: 3149: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4520.h: 3217: typedef union {
[; ;pic18f4520.h: 3218: struct {
[; ;pic18f4520.h: 3219: unsigned RX9D :1;
[; ;pic18f4520.h: 3220: unsigned OERR :1;
[; ;pic18f4520.h: 3221: unsigned FERR :1;
[; ;pic18f4520.h: 3222: unsigned ADDEN :1;
[; ;pic18f4520.h: 3223: unsigned CREN :1;
[; ;pic18f4520.h: 3224: unsigned SREN :1;
[; ;pic18f4520.h: 3225: unsigned RX9 :1;
[; ;pic18f4520.h: 3226: unsigned SPEN :1;
[; ;pic18f4520.h: 3227: };
[; ;pic18f4520.h: 3228: struct {
[; ;pic18f4520.h: 3229: unsigned :3;
[; ;pic18f4520.h: 3230: unsigned ADEN :1;
[; ;pic18f4520.h: 3231: };
[; ;pic18f4520.h: 3232: struct {
[; ;pic18f4520.h: 3233: unsigned :5;
[; ;pic18f4520.h: 3234: unsigned SRENA :1;
[; ;pic18f4520.h: 3235: };
[; ;pic18f4520.h: 3236: struct {
[; ;pic18f4520.h: 3237: unsigned :6;
[; ;pic18f4520.h: 3238: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3239: };
[; ;pic18f4520.h: 3240: struct {
[; ;pic18f4520.h: 3241: unsigned :6;
[; ;pic18f4520.h: 3242: unsigned RC9 :1;
[; ;pic18f4520.h: 3243: };
[; ;pic18f4520.h: 3244: struct {
[; ;pic18f4520.h: 3245: unsigned RCD8 :1;
[; ;pic18f4520.h: 3246: };
[; ;pic18f4520.h: 3247: } RCSTA1bits_t;
[; ;pic18f4520.h: 3248: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4520.h: 3318: extern volatile unsigned char TXSTA @ 0xFAC;
"3320
[; ;pic18f4520.h: 3320: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4520.h: 3323: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3325
[; ;pic18f4520.h: 3325: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4520.h: 3328: typedef union {
[; ;pic18f4520.h: 3329: struct {
[; ;pic18f4520.h: 3330: unsigned TX9D :1;
[; ;pic18f4520.h: 3331: unsigned TRMT :1;
[; ;pic18f4520.h: 3332: unsigned BRGH :1;
[; ;pic18f4520.h: 3333: unsigned SENDB :1;
[; ;pic18f4520.h: 3334: unsigned SYNC :1;
[; ;pic18f4520.h: 3335: unsigned TXEN :1;
[; ;pic18f4520.h: 3336: unsigned TX9 :1;
[; ;pic18f4520.h: 3337: unsigned CSRC :1;
[; ;pic18f4520.h: 3338: };
[; ;pic18f4520.h: 3339: struct {
[; ;pic18f4520.h: 3340: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3341: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3342: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3343: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3344: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3345: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3346: unsigned TX91 :1;
[; ;pic18f4520.h: 3347: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3348: };
[; ;pic18f4520.h: 3349: struct {
[; ;pic18f4520.h: 3350: unsigned :6;
[; ;pic18f4520.h: 3351: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3352: };
[; ;pic18f4520.h: 3353: struct {
[; ;pic18f4520.h: 3354: unsigned TXD8 :1;
[; ;pic18f4520.h: 3355: };
[; ;pic18f4520.h: 3356: } TXSTAbits_t;
[; ;pic18f4520.h: 3357: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4520.h: 3450: typedef union {
[; ;pic18f4520.h: 3451: struct {
[; ;pic18f4520.h: 3452: unsigned TX9D :1;
[; ;pic18f4520.h: 3453: unsigned TRMT :1;
[; ;pic18f4520.h: 3454: unsigned BRGH :1;
[; ;pic18f4520.h: 3455: unsigned SENDB :1;
[; ;pic18f4520.h: 3456: unsigned SYNC :1;
[; ;pic18f4520.h: 3457: unsigned TXEN :1;
[; ;pic18f4520.h: 3458: unsigned TX9 :1;
[; ;pic18f4520.h: 3459: unsigned CSRC :1;
[; ;pic18f4520.h: 3460: };
[; ;pic18f4520.h: 3461: struct {
[; ;pic18f4520.h: 3462: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3463: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3464: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3465: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3466: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3467: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3468: unsigned TX91 :1;
[; ;pic18f4520.h: 3469: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3470: };
[; ;pic18f4520.h: 3471: struct {
[; ;pic18f4520.h: 3472: unsigned :6;
[; ;pic18f4520.h: 3473: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3474: };
[; ;pic18f4520.h: 3475: struct {
[; ;pic18f4520.h: 3476: unsigned TXD8 :1;
[; ;pic18f4520.h: 3477: };
[; ;pic18f4520.h: 3478: } TXSTA1bits_t;
[; ;pic18f4520.h: 3479: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4520.h: 3574: extern volatile unsigned char TXREG @ 0xFAD;
"3576
[; ;pic18f4520.h: 3576: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4520.h: 3579: extern volatile unsigned char TXREG1 @ 0xFAD;
"3581
[; ;pic18f4520.h: 3581: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4520.h: 3586: extern volatile unsigned char RCREG @ 0xFAE;
"3588
[; ;pic18f4520.h: 3588: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4520.h: 3591: extern volatile unsigned char RCREG1 @ 0xFAE;
"3593
[; ;pic18f4520.h: 3593: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4520.h: 3598: extern volatile unsigned char SPBRG @ 0xFAF;
"3600
[; ;pic18f4520.h: 3600: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4520.h: 3603: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3605
[; ;pic18f4520.h: 3605: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4520.h: 3610: extern volatile unsigned char SPBRGH @ 0xFB0;
"3612
[; ;pic18f4520.h: 3612: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4520.h: 3617: extern volatile unsigned char T3CON @ 0xFB1;
"3619
[; ;pic18f4520.h: 3619: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4520.h: 3622: typedef union {
[; ;pic18f4520.h: 3623: struct {
[; ;pic18f4520.h: 3624: unsigned :2;
[; ;pic18f4520.h: 3625: unsigned NOT_T3SYNC :1;
[; ;pic18f4520.h: 3626: };
[; ;pic18f4520.h: 3627: struct {
[; ;pic18f4520.h: 3628: unsigned TMR3ON :1;
[; ;pic18f4520.h: 3629: unsigned TMR3CS :1;
[; ;pic18f4520.h: 3630: unsigned nT3SYNC :1;
[; ;pic18f4520.h: 3631: unsigned T3CCP1 :1;
[; ;pic18f4520.h: 3632: unsigned T3CKPS :2;
[; ;pic18f4520.h: 3633: unsigned T3CCP2 :1;
[; ;pic18f4520.h: 3634: unsigned RD16 :1;
[; ;pic18f4520.h: 3635: };
[; ;pic18f4520.h: 3636: struct {
[; ;pic18f4520.h: 3637: unsigned :2;
[; ;pic18f4520.h: 3638: unsigned T3SYNC :1;
[; ;pic18f4520.h: 3639: unsigned :1;
[; ;pic18f4520.h: 3640: unsigned T3CKPS0 :1;
[; ;pic18f4520.h: 3641: unsigned T3CKPS1 :1;
[; ;pic18f4520.h: 3642: };
[; ;pic18f4520.h: 3643: struct {
[; ;pic18f4520.h: 3644: unsigned :3;
[; ;pic18f4520.h: 3645: unsigned SOSCEN3 :1;
[; ;pic18f4520.h: 3646: unsigned :3;
[; ;pic18f4520.h: 3647: unsigned RD163 :1;
[; ;pic18f4520.h: 3648: };
[; ;pic18f4520.h: 3649: struct {
[; ;pic18f4520.h: 3650: unsigned :7;
[; ;pic18f4520.h: 3651: unsigned T3RD16 :1;
[; ;pic18f4520.h: 3652: };
[; ;pic18f4520.h: 3653: } T3CONbits_t;
[; ;pic18f4520.h: 3654: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4520.h: 3729: extern volatile unsigned short TMR3 @ 0xFB2;
"3731
[; ;pic18f4520.h: 3731: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4520.h: 3736: extern volatile unsigned char TMR3L @ 0xFB2;
"3738
[; ;pic18f4520.h: 3738: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4520.h: 3743: extern volatile unsigned char TMR3H @ 0xFB3;
"3745
[; ;pic18f4520.h: 3745: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4520.h: 3750: extern volatile unsigned char CMCON @ 0xFB4;
"3752
[; ;pic18f4520.h: 3752: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4520.h: 3755: typedef union {
[; ;pic18f4520.h: 3756: struct {
[; ;pic18f4520.h: 3757: unsigned CM :3;
[; ;pic18f4520.h: 3758: unsigned CIS :1;
[; ;pic18f4520.h: 3759: unsigned C1INV :1;
[; ;pic18f4520.h: 3760: unsigned C2INV :1;
[; ;pic18f4520.h: 3761: unsigned C1OUT :1;
[; ;pic18f4520.h: 3762: unsigned C2OUT :1;
[; ;pic18f4520.h: 3763: };
[; ;pic18f4520.h: 3764: struct {
[; ;pic18f4520.h: 3765: unsigned CM0 :1;
[; ;pic18f4520.h: 3766: unsigned CM1 :1;
[; ;pic18f4520.h: 3767: unsigned CM2 :1;
[; ;pic18f4520.h: 3768: };
[; ;pic18f4520.h: 3769: struct {
[; ;pic18f4520.h: 3770: unsigned CMEN0 :1;
[; ;pic18f4520.h: 3771: unsigned CMEN1 :1;
[; ;pic18f4520.h: 3772: unsigned CMEN2 :1;
[; ;pic18f4520.h: 3773: };
[; ;pic18f4520.h: 3774: } CMCONbits_t;
[; ;pic18f4520.h: 3775: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4520.h: 3840: extern volatile unsigned char CVRCON @ 0xFB5;
"3842
[; ;pic18f4520.h: 3842: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4520.h: 3845: typedef union {
[; ;pic18f4520.h: 3846: struct {
[; ;pic18f4520.h: 3847: unsigned CVR :4;
[; ;pic18f4520.h: 3848: unsigned CVRSS :1;
[; ;pic18f4520.h: 3849: unsigned CVRR :1;
[; ;pic18f4520.h: 3850: unsigned CVROE :1;
[; ;pic18f4520.h: 3851: unsigned CVREN :1;
[; ;pic18f4520.h: 3852: };
[; ;pic18f4520.h: 3853: struct {
[; ;pic18f4520.h: 3854: unsigned CVR0 :1;
[; ;pic18f4520.h: 3855: unsigned CVR1 :1;
[; ;pic18f4520.h: 3856: unsigned CVR2 :1;
[; ;pic18f4520.h: 3857: unsigned CVR3 :1;
[; ;pic18f4520.h: 3858: };
[; ;pic18f4520.h: 3859: struct {
[; ;pic18f4520.h: 3860: unsigned :6;
[; ;pic18f4520.h: 3861: unsigned CVROEN :1;
[; ;pic18f4520.h: 3862: };
[; ;pic18f4520.h: 3863: } CVRCONbits_t;
[; ;pic18f4520.h: 3864: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4520.h: 3919: extern volatile unsigned char ECCP1AS @ 0xFB6;
"3921
[; ;pic18f4520.h: 3921: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3924: extern volatile unsigned char ECCPAS @ 0xFB6;
"3926
[; ;pic18f4520.h: 3926: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3929: typedef union {
[; ;pic18f4520.h: 3930: struct {
[; ;pic18f4520.h: 3931: unsigned PSSBD :2;
[; ;pic18f4520.h: 3932: unsigned PSSAC :2;
[; ;pic18f4520.h: 3933: unsigned ECCPAS :3;
[; ;pic18f4520.h: 3934: unsigned ECCPASE :1;
[; ;pic18f4520.h: 3935: };
[; ;pic18f4520.h: 3936: struct {
[; ;pic18f4520.h: 3937: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 3938: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 3939: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 3940: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 3941: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 3942: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 3943: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 3944: };
[; ;pic18f4520.h: 3945: } ECCP1ASbits_t;
[; ;pic18f4520.h: 3946: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4520.h: 4004: typedef union {
[; ;pic18f4520.h: 4005: struct {
[; ;pic18f4520.h: 4006: unsigned PSSBD :2;
[; ;pic18f4520.h: 4007: unsigned PSSAC :2;
[; ;pic18f4520.h: 4008: unsigned ECCPAS :3;
[; ;pic18f4520.h: 4009: unsigned ECCPASE :1;
[; ;pic18f4520.h: 4010: };
[; ;pic18f4520.h: 4011: struct {
[; ;pic18f4520.h: 4012: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 4013: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 4014: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 4015: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 4016: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 4017: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 4018: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 4019: };
[; ;pic18f4520.h: 4020: } ECCPASbits_t;
[; ;pic18f4520.h: 4021: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f4520.h: 4081: extern volatile unsigned char PWM1CON @ 0xFB7;
"4083
[; ;pic18f4520.h: 4083: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4520.h: 4086: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"4088
[; ;pic18f4520.h: 4088: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4520.h: 4091: typedef union {
[; ;pic18f4520.h: 4092: struct {
[; ;pic18f4520.h: 4093: unsigned PDC :7;
[; ;pic18f4520.h: 4094: unsigned PRSEN :1;
[; ;pic18f4520.h: 4095: };
[; ;pic18f4520.h: 4096: struct {
[; ;pic18f4520.h: 4097: unsigned PDC0 :1;
[; ;pic18f4520.h: 4098: unsigned PDC1 :1;
[; ;pic18f4520.h: 4099: unsigned PDC2 :1;
[; ;pic18f4520.h: 4100: unsigned PDC3 :1;
[; ;pic18f4520.h: 4101: unsigned PDC4 :1;
[; ;pic18f4520.h: 4102: unsigned PDC5 :1;
[; ;pic18f4520.h: 4103: unsigned PDC6 :1;
[; ;pic18f4520.h: 4104: };
[; ;pic18f4520.h: 4105: } PWM1CONbits_t;
[; ;pic18f4520.h: 4106: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f4520.h: 4154: typedef union {
[; ;pic18f4520.h: 4155: struct {
[; ;pic18f4520.h: 4156: unsigned PDC :7;
[; ;pic18f4520.h: 4157: unsigned PRSEN :1;
[; ;pic18f4520.h: 4158: };
[; ;pic18f4520.h: 4159: struct {
[; ;pic18f4520.h: 4160: unsigned PDC0 :1;
[; ;pic18f4520.h: 4161: unsigned PDC1 :1;
[; ;pic18f4520.h: 4162: unsigned PDC2 :1;
[; ;pic18f4520.h: 4163: unsigned PDC3 :1;
[; ;pic18f4520.h: 4164: unsigned PDC4 :1;
[; ;pic18f4520.h: 4165: unsigned PDC5 :1;
[; ;pic18f4520.h: 4166: unsigned PDC6 :1;
[; ;pic18f4520.h: 4167: };
[; ;pic18f4520.h: 4168: } ECCP1DELbits_t;
[; ;pic18f4520.h: 4169: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f4520.h: 4219: extern volatile unsigned char BAUDCON @ 0xFB8;
"4221
[; ;pic18f4520.h: 4221: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4520.h: 4224: extern volatile unsigned char BAUDCTL @ 0xFB8;
"4226
[; ;pic18f4520.h: 4226: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4520.h: 4229: typedef union {
[; ;pic18f4520.h: 4230: struct {
[; ;pic18f4520.h: 4231: unsigned ABDEN :1;
[; ;pic18f4520.h: 4232: unsigned WUE :1;
[; ;pic18f4520.h: 4233: unsigned :1;
[; ;pic18f4520.h: 4234: unsigned BRG16 :1;
[; ;pic18f4520.h: 4235: unsigned TXCKP :1;
[; ;pic18f4520.h: 4236: unsigned RXDTP :1;
[; ;pic18f4520.h: 4237: unsigned RCIDL :1;
[; ;pic18f4520.h: 4238: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4239: };
[; ;pic18f4520.h: 4240: struct {
[; ;pic18f4520.h: 4241: unsigned :4;
[; ;pic18f4520.h: 4242: unsigned SCKP :1;
[; ;pic18f4520.h: 4243: unsigned :1;
[; ;pic18f4520.h: 4244: unsigned RCMT :1;
[; ;pic18f4520.h: 4245: };
[; ;pic18f4520.h: 4246: struct {
[; ;pic18f4520.h: 4247: unsigned :5;
[; ;pic18f4520.h: 4248: unsigned RXCKP :1;
[; ;pic18f4520.h: 4249: };
[; ;pic18f4520.h: 4250: struct {
[; ;pic18f4520.h: 4251: unsigned :1;
[; ;pic18f4520.h: 4252: unsigned W4E :1;
[; ;pic18f4520.h: 4253: };
[; ;pic18f4520.h: 4254: } BAUDCONbits_t;
[; ;pic18f4520.h: 4255: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4520.h: 4313: typedef union {
[; ;pic18f4520.h: 4314: struct {
[; ;pic18f4520.h: 4315: unsigned ABDEN :1;
[; ;pic18f4520.h: 4316: unsigned WUE :1;
[; ;pic18f4520.h: 4317: unsigned :1;
[; ;pic18f4520.h: 4318: unsigned BRG16 :1;
[; ;pic18f4520.h: 4319: unsigned TXCKP :1;
[; ;pic18f4520.h: 4320: unsigned RXDTP :1;
[; ;pic18f4520.h: 4321: unsigned RCIDL :1;
[; ;pic18f4520.h: 4322: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4323: };
[; ;pic18f4520.h: 4324: struct {
[; ;pic18f4520.h: 4325: unsigned :4;
[; ;pic18f4520.h: 4326: unsigned SCKP :1;
[; ;pic18f4520.h: 4327: unsigned :1;
[; ;pic18f4520.h: 4328: unsigned RCMT :1;
[; ;pic18f4520.h: 4329: };
[; ;pic18f4520.h: 4330: struct {
[; ;pic18f4520.h: 4331: unsigned :5;
[; ;pic18f4520.h: 4332: unsigned RXCKP :1;
[; ;pic18f4520.h: 4333: };
[; ;pic18f4520.h: 4334: struct {
[; ;pic18f4520.h: 4335: unsigned :1;
[; ;pic18f4520.h: 4336: unsigned W4E :1;
[; ;pic18f4520.h: 4337: };
[; ;pic18f4520.h: 4338: } BAUDCTLbits_t;
[; ;pic18f4520.h: 4339: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4520.h: 4399: extern volatile unsigned char CCP2CON @ 0xFBA;
"4401
[; ;pic18f4520.h: 4401: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4520.h: 4404: typedef union {
[; ;pic18f4520.h: 4405: struct {
[; ;pic18f4520.h: 4406: unsigned CCP2M :4;
[; ;pic18f4520.h: 4407: unsigned DC2B :2;
[; ;pic18f4520.h: 4408: };
[; ;pic18f4520.h: 4409: struct {
[; ;pic18f4520.h: 4410: unsigned CCP2M0 :1;
[; ;pic18f4520.h: 4411: unsigned CCP2M1 :1;
[; ;pic18f4520.h: 4412: unsigned CCP2M2 :1;
[; ;pic18f4520.h: 4413: unsigned CCP2M3 :1;
[; ;pic18f4520.h: 4414: unsigned CCP2Y :1;
[; ;pic18f4520.h: 4415: unsigned CCP2X :1;
[; ;pic18f4520.h: 4416: };
[; ;pic18f4520.h: 4417: struct {
[; ;pic18f4520.h: 4418: unsigned :4;
[; ;pic18f4520.h: 4419: unsigned DC2B0 :1;
[; ;pic18f4520.h: 4420: unsigned DC2B1 :1;
[; ;pic18f4520.h: 4421: };
[; ;pic18f4520.h: 4422: } CCP2CONbits_t;
[; ;pic18f4520.h: 4423: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4520.h: 4478: extern volatile unsigned short CCPR2 @ 0xFBB;
"4480
[; ;pic18f4520.h: 4480: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4520.h: 4485: extern volatile unsigned char CCPR2L @ 0xFBB;
"4487
[; ;pic18f4520.h: 4487: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4520.h: 4492: extern volatile unsigned char CCPR2H @ 0xFBC;
"4494
[; ;pic18f4520.h: 4494: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4520.h: 4499: extern volatile unsigned char CCP1CON @ 0xFBD;
"4501
[; ;pic18f4520.h: 4501: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4520.h: 4504: typedef union {
[; ;pic18f4520.h: 4505: struct {
[; ;pic18f4520.h: 4506: unsigned CCP1M :4;
[; ;pic18f4520.h: 4507: unsigned DC1B :2;
[; ;pic18f4520.h: 4508: unsigned P1M :2;
[; ;pic18f4520.h: 4509: };
[; ;pic18f4520.h: 4510: struct {
[; ;pic18f4520.h: 4511: unsigned CCP1M0 :1;
[; ;pic18f4520.h: 4512: unsigned CCP1M1 :1;
[; ;pic18f4520.h: 4513: unsigned CCP1M2 :1;
[; ;pic18f4520.h: 4514: unsigned CCP1M3 :1;
[; ;pic18f4520.h: 4515: unsigned CCP1Y :1;
[; ;pic18f4520.h: 4516: unsigned CCP1X :1;
[; ;pic18f4520.h: 4517: unsigned P1M0 :1;
[; ;pic18f4520.h: 4518: unsigned P1M1 :1;
[; ;pic18f4520.h: 4519: };
[; ;pic18f4520.h: 4520: struct {
[; ;pic18f4520.h: 4521: unsigned :4;
[; ;pic18f4520.h: 4522: unsigned DC1B0 :1;
[; ;pic18f4520.h: 4523: unsigned DC1B1 :1;
[; ;pic18f4520.h: 4524: };
[; ;pic18f4520.h: 4525: } CCP1CONbits_t;
[; ;pic18f4520.h: 4526: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4520.h: 4596: extern volatile unsigned short CCPR1 @ 0xFBE;
"4598
[; ;pic18f4520.h: 4598: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4520.h: 4603: extern volatile unsigned char CCPR1L @ 0xFBE;
"4605
[; ;pic18f4520.h: 4605: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4520.h: 4610: extern volatile unsigned char CCPR1H @ 0xFBF;
"4612
[; ;pic18f4520.h: 4612: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4520.h: 4617: extern volatile unsigned char ADCON2 @ 0xFC0;
"4619
[; ;pic18f4520.h: 4619: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4520.h: 4622: typedef union {
[; ;pic18f4520.h: 4623: struct {
[; ;pic18f4520.h: 4624: unsigned ADCS :3;
[; ;pic18f4520.h: 4625: unsigned ACQT :3;
[; ;pic18f4520.h: 4626: unsigned :1;
[; ;pic18f4520.h: 4627: unsigned ADFM :1;
[; ;pic18f4520.h: 4628: };
[; ;pic18f4520.h: 4629: struct {
[; ;pic18f4520.h: 4630: unsigned ADCS0 :1;
[; ;pic18f4520.h: 4631: unsigned ADCS1 :1;
[; ;pic18f4520.h: 4632: unsigned ADCS2 :1;
[; ;pic18f4520.h: 4633: unsigned ACQT0 :1;
[; ;pic18f4520.h: 4634: unsigned ACQT1 :1;
[; ;pic18f4520.h: 4635: unsigned ACQT2 :1;
[; ;pic18f4520.h: 4636: };
[; ;pic18f4520.h: 4637: } ADCON2bits_t;
[; ;pic18f4520.h: 4638: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4520.h: 4688: extern volatile unsigned char ADCON1 @ 0xFC1;
"4690
[; ;pic18f4520.h: 4690: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4520.h: 4693: typedef union {
[; ;pic18f4520.h: 4694: struct {
[; ;pic18f4520.h: 4695: unsigned PCFG :4;
[; ;pic18f4520.h: 4696: unsigned VCFG :2;
[; ;pic18f4520.h: 4697: };
[; ;pic18f4520.h: 4698: struct {
[; ;pic18f4520.h: 4699: unsigned PCFG0 :1;
[; ;pic18f4520.h: 4700: unsigned PCFG1 :1;
[; ;pic18f4520.h: 4701: unsigned PCFG2 :1;
[; ;pic18f4520.h: 4702: unsigned PCFG3 :1;
[; ;pic18f4520.h: 4703: unsigned VCFG0 :1;
[; ;pic18f4520.h: 4704: unsigned VCFG1 :1;
[; ;pic18f4520.h: 4705: };
[; ;pic18f4520.h: 4706: struct {
[; ;pic18f4520.h: 4707: unsigned :3;
[; ;pic18f4520.h: 4708: unsigned CHSN3 :1;
[; ;pic18f4520.h: 4709: unsigned VCFG01 :1;
[; ;pic18f4520.h: 4710: unsigned VCFG11 :1;
[; ;pic18f4520.h: 4711: };
[; ;pic18f4520.h: 4712: } ADCON1bits_t;
[; ;pic18f4520.h: 4713: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4520.h: 4773: extern volatile unsigned char ADCON0 @ 0xFC2;
"4775
[; ;pic18f4520.h: 4775: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4520.h: 4778: typedef union {
[; ;pic18f4520.h: 4779: struct {
[; ;pic18f4520.h: 4780: unsigned :1;
[; ;pic18f4520.h: 4781: unsigned GO_NOT_DONE :1;
[; ;pic18f4520.h: 4782: };
[; ;pic18f4520.h: 4783: struct {
[; ;pic18f4520.h: 4784: unsigned ADON :1;
[; ;pic18f4520.h: 4785: unsigned GO_nDONE :1;
[; ;pic18f4520.h: 4786: unsigned CHS :4;
[; ;pic18f4520.h: 4787: };
[; ;pic18f4520.h: 4788: struct {
[; ;pic18f4520.h: 4789: unsigned :1;
[; ;pic18f4520.h: 4790: unsigned GO :1;
[; ;pic18f4520.h: 4791: unsigned CHS0 :1;
[; ;pic18f4520.h: 4792: unsigned CHS1 :1;
[; ;pic18f4520.h: 4793: unsigned CHS2 :1;
[; ;pic18f4520.h: 4794: unsigned CHS3 :1;
[; ;pic18f4520.h: 4795: };
[; ;pic18f4520.h: 4796: struct {
[; ;pic18f4520.h: 4797: unsigned :1;
[; ;pic18f4520.h: 4798: unsigned DONE :1;
[; ;pic18f4520.h: 4799: };
[; ;pic18f4520.h: 4800: struct {
[; ;pic18f4520.h: 4801: unsigned :1;
[; ;pic18f4520.h: 4802: unsigned NOT_DONE :1;
[; ;pic18f4520.h: 4803: };
[; ;pic18f4520.h: 4804: struct {
[; ;pic18f4520.h: 4805: unsigned :1;
[; ;pic18f4520.h: 4806: unsigned nDONE :1;
[; ;pic18f4520.h: 4807: };
[; ;pic18f4520.h: 4808: struct {
[; ;pic18f4520.h: 4809: unsigned :1;
[; ;pic18f4520.h: 4810: unsigned GO_DONE :1;
[; ;pic18f4520.h: 4811: };
[; ;pic18f4520.h: 4812: struct {
[; ;pic18f4520.h: 4813: unsigned :1;
[; ;pic18f4520.h: 4814: unsigned GODONE :1;
[; ;pic18f4520.h: 4815: };
[; ;pic18f4520.h: 4816: } ADCON0bits_t;
[; ;pic18f4520.h: 4817: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4520.h: 4892: extern volatile unsigned short ADRES @ 0xFC3;
"4894
[; ;pic18f4520.h: 4894: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4520.h: 4899: extern volatile unsigned char ADRESL @ 0xFC3;
"4901
[; ;pic18f4520.h: 4901: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4520.h: 4906: extern volatile unsigned char ADRESH @ 0xFC4;
"4908
[; ;pic18f4520.h: 4908: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4520.h: 4913: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4915
[; ;pic18f4520.h: 4915: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4520.h: 4918: typedef union {
[; ;pic18f4520.h: 4919: struct {
[; ;pic18f4520.h: 4920: unsigned SEN :1;
[; ;pic18f4520.h: 4921: unsigned RSEN :1;
[; ;pic18f4520.h: 4922: unsigned PEN :1;
[; ;pic18f4520.h: 4923: unsigned RCEN :1;
[; ;pic18f4520.h: 4924: unsigned ACKEN :1;
[; ;pic18f4520.h: 4925: unsigned ACKDT :1;
[; ;pic18f4520.h: 4926: unsigned ACKSTAT :1;
[; ;pic18f4520.h: 4927: unsigned GCEN :1;
[; ;pic18f4520.h: 4928: };
[; ;pic18f4520.h: 4929: struct {
[; ;pic18f4520.h: 4930: unsigned :1;
[; ;pic18f4520.h: 4931: unsigned ADMSK1 :1;
[; ;pic18f4520.h: 4932: unsigned ADMSK2 :1;
[; ;pic18f4520.h: 4933: unsigned ADMSK3 :1;
[; ;pic18f4520.h: 4934: unsigned ADMSK4 :1;
[; ;pic18f4520.h: 4935: unsigned ADMSK5 :1;
[; ;pic18f4520.h: 4936: };
[; ;pic18f4520.h: 4937: } SSPCON2bits_t;
[; ;pic18f4520.h: 4938: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4520.h: 5008: extern volatile unsigned char SSPCON1 @ 0xFC6;
"5010
[; ;pic18f4520.h: 5010: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4520.h: 5013: typedef union {
[; ;pic18f4520.h: 5014: struct {
[; ;pic18f4520.h: 5015: unsigned SSPM :4;
[; ;pic18f4520.h: 5016: unsigned CKP :1;
[; ;pic18f4520.h: 5017: unsigned SSPEN :1;
[; ;pic18f4520.h: 5018: unsigned SSPOV :1;
[; ;pic18f4520.h: 5019: unsigned WCOL :1;
[; ;pic18f4520.h: 5020: };
[; ;pic18f4520.h: 5021: struct {
[; ;pic18f4520.h: 5022: unsigned SSPM0 :1;
[; ;pic18f4520.h: 5023: unsigned SSPM1 :1;
[; ;pic18f4520.h: 5024: unsigned SSPM2 :1;
[; ;pic18f4520.h: 5025: unsigned SSPM3 :1;
[; ;pic18f4520.h: 5026: };
[; ;pic18f4520.h: 5027: } SSPCON1bits_t;
[; ;pic18f4520.h: 5028: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4520.h: 5078: extern volatile unsigned char SSPSTAT @ 0xFC7;
"5080
[; ;pic18f4520.h: 5080: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4520.h: 5083: typedef union {
[; ;pic18f4520.h: 5084: struct {
[; ;pic18f4520.h: 5085: unsigned :2;
[; ;pic18f4520.h: 5086: unsigned R_NOT_W :1;
[; ;pic18f4520.h: 5087: };
[; ;pic18f4520.h: 5088: struct {
[; ;pic18f4520.h: 5089: unsigned :5;
[; ;pic18f4520.h: 5090: unsigned D_NOT_A :1;
[; ;pic18f4520.h: 5091: };
[; ;pic18f4520.h: 5092: struct {
[; ;pic18f4520.h: 5093: unsigned BF :1;
[; ;pic18f4520.h: 5094: unsigned UA :1;
[; ;pic18f4520.h: 5095: unsigned R_nW :1;
[; ;pic18f4520.h: 5096: unsigned S :1;
[; ;pic18f4520.h: 5097: unsigned P :1;
[; ;pic18f4520.h: 5098: unsigned D_nA :1;
[; ;pic18f4520.h: 5099: unsigned CKE :1;
[; ;pic18f4520.h: 5100: unsigned SMP :1;
[; ;pic18f4520.h: 5101: };
[; ;pic18f4520.h: 5102: struct {
[; ;pic18f4520.h: 5103: unsigned :2;
[; ;pic18f4520.h: 5104: unsigned R :1;
[; ;pic18f4520.h: 5105: unsigned :2;
[; ;pic18f4520.h: 5106: unsigned D :1;
[; ;pic18f4520.h: 5107: };
[; ;pic18f4520.h: 5108: struct {
[; ;pic18f4520.h: 5109: unsigned :2;
[; ;pic18f4520.h: 5110: unsigned W :1;
[; ;pic18f4520.h: 5111: unsigned :2;
[; ;pic18f4520.h: 5112: unsigned A :1;
[; ;pic18f4520.h: 5113: };
[; ;pic18f4520.h: 5114: struct {
[; ;pic18f4520.h: 5115: unsigned :2;
[; ;pic18f4520.h: 5116: unsigned nW :1;
[; ;pic18f4520.h: 5117: unsigned :2;
[; ;pic18f4520.h: 5118: unsigned nA :1;
[; ;pic18f4520.h: 5119: };
[; ;pic18f4520.h: 5120: struct {
[; ;pic18f4520.h: 5121: unsigned :2;
[; ;pic18f4520.h: 5122: unsigned R_W :1;
[; ;pic18f4520.h: 5123: unsigned :2;
[; ;pic18f4520.h: 5124: unsigned D_A :1;
[; ;pic18f4520.h: 5125: };
[; ;pic18f4520.h: 5126: struct {
[; ;pic18f4520.h: 5127: unsigned :2;
[; ;pic18f4520.h: 5128: unsigned NOT_WRITE :1;
[; ;pic18f4520.h: 5129: };
[; ;pic18f4520.h: 5130: struct {
[; ;pic18f4520.h: 5131: unsigned :5;
[; ;pic18f4520.h: 5132: unsigned NOT_ADDRESS :1;
[; ;pic18f4520.h: 5133: };
[; ;pic18f4520.h: 5134: struct {
[; ;pic18f4520.h: 5135: unsigned :2;
[; ;pic18f4520.h: 5136: unsigned nWRITE :1;
[; ;pic18f4520.h: 5137: unsigned :2;
[; ;pic18f4520.h: 5138: unsigned nADDRESS :1;
[; ;pic18f4520.h: 5139: };
[; ;pic18f4520.h: 5140: struct {
[; ;pic18f4520.h: 5141: unsigned :2;
[; ;pic18f4520.h: 5142: unsigned RW :1;
[; ;pic18f4520.h: 5143: unsigned START :1;
[; ;pic18f4520.h: 5144: unsigned STOP :1;
[; ;pic18f4520.h: 5145: unsigned DA :1;
[; ;pic18f4520.h: 5146: };
[; ;pic18f4520.h: 5147: struct {
[; ;pic18f4520.h: 5148: unsigned :2;
[; ;pic18f4520.h: 5149: unsigned NOT_W :1;
[; ;pic18f4520.h: 5150: unsigned :2;
[; ;pic18f4520.h: 5151: unsigned NOT_A :1;
[; ;pic18f4520.h: 5152: };
[; ;pic18f4520.h: 5153: } SSPSTATbits_t;
[; ;pic18f4520.h: 5154: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4520.h: 5299: extern volatile unsigned char SSPADD @ 0xFC8;
"5301
[; ;pic18f4520.h: 5301: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4520.h: 5306: extern volatile unsigned char SSPBUF @ 0xFC9;
"5308
[; ;pic18f4520.h: 5308: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4520.h: 5313: extern volatile unsigned char T2CON @ 0xFCA;
"5315
[; ;pic18f4520.h: 5315: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4520.h: 5318: typedef union {
[; ;pic18f4520.h: 5319: struct {
[; ;pic18f4520.h: 5320: unsigned T2CKPS :2;
[; ;pic18f4520.h: 5321: unsigned TMR2ON :1;
[; ;pic18f4520.h: 5322: unsigned T2OUTPS :4;
[; ;pic18f4520.h: 5323: };
[; ;pic18f4520.h: 5324: struct {
[; ;pic18f4520.h: 5325: unsigned T2CKPS0 :1;
[; ;pic18f4520.h: 5326: unsigned T2CKPS1 :1;
[; ;pic18f4520.h: 5327: unsigned :1;
[; ;pic18f4520.h: 5328: unsigned T2OUTPS0 :1;
[; ;pic18f4520.h: 5329: unsigned T2OUTPS1 :1;
[; ;pic18f4520.h: 5330: unsigned T2OUTPS2 :1;
[; ;pic18f4520.h: 5331: unsigned T2OUTPS3 :1;
[; ;pic18f4520.h: 5332: };
[; ;pic18f4520.h: 5333: struct {
[; ;pic18f4520.h: 5334: unsigned :3;
[; ;pic18f4520.h: 5335: unsigned TOUTPS0 :1;
[; ;pic18f4520.h: 5336: unsigned TOUTPS1 :1;
[; ;pic18f4520.h: 5337: unsigned TOUTPS2 :1;
[; ;pic18f4520.h: 5338: unsigned TOUTPS3 :1;
[; ;pic18f4520.h: 5339: };
[; ;pic18f4520.h: 5340: } T2CONbits_t;
[; ;pic18f4520.h: 5341: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4520.h: 5411: extern volatile unsigned char PR2 @ 0xFCB;
"5413
[; ;pic18f4520.h: 5413: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4520.h: 5416: extern volatile unsigned char MEMCON @ 0xFCB;
"5418
[; ;pic18f4520.h: 5418: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4520.h: 5421: typedef union {
[; ;pic18f4520.h: 5422: struct {
[; ;pic18f4520.h: 5423: unsigned :7;
[; ;pic18f4520.h: 5424: unsigned EBDIS :1;
[; ;pic18f4520.h: 5425: };
[; ;pic18f4520.h: 5426: struct {
[; ;pic18f4520.h: 5427: unsigned :4;
[; ;pic18f4520.h: 5428: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5429: };
[; ;pic18f4520.h: 5430: struct {
[; ;pic18f4520.h: 5431: unsigned :5;
[; ;pic18f4520.h: 5432: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5433: };
[; ;pic18f4520.h: 5434: struct {
[; ;pic18f4520.h: 5435: unsigned WM0 :1;
[; ;pic18f4520.h: 5436: };
[; ;pic18f4520.h: 5437: struct {
[; ;pic18f4520.h: 5438: unsigned :1;
[; ;pic18f4520.h: 5439: unsigned WM1 :1;
[; ;pic18f4520.h: 5440: };
[; ;pic18f4520.h: 5441: } PR2bits_t;
[; ;pic18f4520.h: 5442: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4520.h: 5470: typedef union {
[; ;pic18f4520.h: 5471: struct {
[; ;pic18f4520.h: 5472: unsigned :7;
[; ;pic18f4520.h: 5473: unsigned EBDIS :1;
[; ;pic18f4520.h: 5474: };
[; ;pic18f4520.h: 5475: struct {
[; ;pic18f4520.h: 5476: unsigned :4;
[; ;pic18f4520.h: 5477: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5478: };
[; ;pic18f4520.h: 5479: struct {
[; ;pic18f4520.h: 5480: unsigned :5;
[; ;pic18f4520.h: 5481: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5482: };
[; ;pic18f4520.h: 5483: struct {
[; ;pic18f4520.h: 5484: unsigned WM0 :1;
[; ;pic18f4520.h: 5485: };
[; ;pic18f4520.h: 5486: struct {
[; ;pic18f4520.h: 5487: unsigned :1;
[; ;pic18f4520.h: 5488: unsigned WM1 :1;
[; ;pic18f4520.h: 5489: };
[; ;pic18f4520.h: 5490: } MEMCONbits_t;
[; ;pic18f4520.h: 5491: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4520.h: 5521: extern volatile unsigned char TMR2 @ 0xFCC;
"5523
[; ;pic18f4520.h: 5523: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4520.h: 5528: extern volatile unsigned char T1CON @ 0xFCD;
"5530
[; ;pic18f4520.h: 5530: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4520.h: 5533: typedef union {
[; ;pic18f4520.h: 5534: struct {
[; ;pic18f4520.h: 5535: unsigned :2;
[; ;pic18f4520.h: 5536: unsigned NOT_T1SYNC :1;
[; ;pic18f4520.h: 5537: };
[; ;pic18f4520.h: 5538: struct {
[; ;pic18f4520.h: 5539: unsigned TMR1ON :1;
[; ;pic18f4520.h: 5540: unsigned TMR1CS :1;
[; ;pic18f4520.h: 5541: unsigned nT1SYNC :1;
[; ;pic18f4520.h: 5542: unsigned T1OSCEN :1;
[; ;pic18f4520.h: 5543: unsigned T1CKPS :2;
[; ;pic18f4520.h: 5544: unsigned T1RUN :1;
[; ;pic18f4520.h: 5545: unsigned RD16 :1;
[; ;pic18f4520.h: 5546: };
[; ;pic18f4520.h: 5547: struct {
[; ;pic18f4520.h: 5548: unsigned :2;
[; ;pic18f4520.h: 5549: unsigned T1SYNC :1;
[; ;pic18f4520.h: 5550: unsigned :1;
[; ;pic18f4520.h: 5551: unsigned T1CKPS0 :1;
[; ;pic18f4520.h: 5552: unsigned T1CKPS1 :1;
[; ;pic18f4520.h: 5553: };
[; ;pic18f4520.h: 5554: struct {
[; ;pic18f4520.h: 5555: unsigned :3;
[; ;pic18f4520.h: 5556: unsigned SOSCEN :1;
[; ;pic18f4520.h: 5557: unsigned :3;
[; ;pic18f4520.h: 5558: unsigned T1RD16 :1;
[; ;pic18f4520.h: 5559: };
[; ;pic18f4520.h: 5560: } T1CONbits_t;
[; ;pic18f4520.h: 5561: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4520.h: 5631: extern volatile unsigned short TMR1 @ 0xFCE;
"5633
[; ;pic18f4520.h: 5633: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4520.h: 5638: extern volatile unsigned char TMR1L @ 0xFCE;
"5640
[; ;pic18f4520.h: 5640: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4520.h: 5645: extern volatile unsigned char TMR1H @ 0xFCF;
"5647
[; ;pic18f4520.h: 5647: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4520.h: 5652: extern volatile unsigned char RCON @ 0xFD0;
"5654
[; ;pic18f4520.h: 5654: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4520.h: 5657: typedef union {
[; ;pic18f4520.h: 5658: struct {
[; ;pic18f4520.h: 5659: unsigned NOT_BOR :1;
[; ;pic18f4520.h: 5660: };
[; ;pic18f4520.h: 5661: struct {
[; ;pic18f4520.h: 5662: unsigned :1;
[; ;pic18f4520.h: 5663: unsigned NOT_POR :1;
[; ;pic18f4520.h: 5664: };
[; ;pic18f4520.h: 5665: struct {
[; ;pic18f4520.h: 5666: unsigned :2;
[; ;pic18f4520.h: 5667: unsigned NOT_PD :1;
[; ;pic18f4520.h: 5668: };
[; ;pic18f4520.h: 5669: struct {
[; ;pic18f4520.h: 5670: unsigned :3;
[; ;pic18f4520.h: 5671: unsigned NOT_TO :1;
[; ;pic18f4520.h: 5672: };
[; ;pic18f4520.h: 5673: struct {
[; ;pic18f4520.h: 5674: unsigned :4;
[; ;pic18f4520.h: 5675: unsigned NOT_RI :1;
[; ;pic18f4520.h: 5676: };
[; ;pic18f4520.h: 5677: struct {
[; ;pic18f4520.h: 5678: unsigned nBOR :1;
[; ;pic18f4520.h: 5679: unsigned nPOR :1;
[; ;pic18f4520.h: 5680: unsigned nPD :1;
[; ;pic18f4520.h: 5681: unsigned nTO :1;
[; ;pic18f4520.h: 5682: unsigned nRI :1;
[; ;pic18f4520.h: 5683: unsigned :1;
[; ;pic18f4520.h: 5684: unsigned SBOREN :1;
[; ;pic18f4520.h: 5685: unsigned IPEN :1;
[; ;pic18f4520.h: 5686: };
[; ;pic18f4520.h: 5687: struct {
[; ;pic18f4520.h: 5688: unsigned BOR :1;
[; ;pic18f4520.h: 5689: unsigned POR :1;
[; ;pic18f4520.h: 5690: unsigned PD :1;
[; ;pic18f4520.h: 5691: unsigned TO :1;
[; ;pic18f4520.h: 5692: unsigned RI :1;
[; ;pic18f4520.h: 5693: };
[; ;pic18f4520.h: 5694: } RCONbits_t;
[; ;pic18f4520.h: 5695: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4520.h: 5785: extern volatile unsigned char WDTCON @ 0xFD1;
"5787
[; ;pic18f4520.h: 5787: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4520.h: 5790: typedef union {
[; ;pic18f4520.h: 5791: struct {
[; ;pic18f4520.h: 5792: unsigned SWDTEN :1;
[; ;pic18f4520.h: 5793: };
[; ;pic18f4520.h: 5794: struct {
[; ;pic18f4520.h: 5795: unsigned SWDTE :1;
[; ;pic18f4520.h: 5796: };
[; ;pic18f4520.h: 5797: } WDTCONbits_t;
[; ;pic18f4520.h: 5798: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4520.h: 5813: extern volatile unsigned char HLVDCON @ 0xFD2;
"5815
[; ;pic18f4520.h: 5815: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5818: extern volatile unsigned char LVDCON @ 0xFD2;
"5820
[; ;pic18f4520.h: 5820: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5823: typedef union {
[; ;pic18f4520.h: 5824: struct {
[; ;pic18f4520.h: 5825: unsigned HLVDL :4;
[; ;pic18f4520.h: 5826: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5827: unsigned IVRST :1;
[; ;pic18f4520.h: 5828: unsigned :1;
[; ;pic18f4520.h: 5829: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5830: };
[; ;pic18f4520.h: 5831: struct {
[; ;pic18f4520.h: 5832: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5833: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5834: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5835: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5836: };
[; ;pic18f4520.h: 5837: struct {
[; ;pic18f4520.h: 5838: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5839: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5840: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5841: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5842: unsigned LVDEN :1;
[; ;pic18f4520.h: 5843: unsigned IRVST :1;
[; ;pic18f4520.h: 5844: };
[; ;pic18f4520.h: 5845: struct {
[; ;pic18f4520.h: 5846: unsigned LVV0 :1;
[; ;pic18f4520.h: 5847: unsigned LVV1 :1;
[; ;pic18f4520.h: 5848: unsigned LVV2 :1;
[; ;pic18f4520.h: 5849: unsigned LVV3 :1;
[; ;pic18f4520.h: 5850: unsigned :1;
[; ;pic18f4520.h: 5851: unsigned BGST :1;
[; ;pic18f4520.h: 5852: };
[; ;pic18f4520.h: 5853: } HLVDCONbits_t;
[; ;pic18f4520.h: 5854: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4520.h: 5952: typedef union {
[; ;pic18f4520.h: 5953: struct {
[; ;pic18f4520.h: 5954: unsigned HLVDL :4;
[; ;pic18f4520.h: 5955: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5956: unsigned IVRST :1;
[; ;pic18f4520.h: 5957: unsigned :1;
[; ;pic18f4520.h: 5958: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5959: };
[; ;pic18f4520.h: 5960: struct {
[; ;pic18f4520.h: 5961: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5962: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5963: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5964: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5965: };
[; ;pic18f4520.h: 5966: struct {
[; ;pic18f4520.h: 5967: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5968: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5969: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5970: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5971: unsigned LVDEN :1;
[; ;pic18f4520.h: 5972: unsigned IRVST :1;
[; ;pic18f4520.h: 5973: };
[; ;pic18f4520.h: 5974: struct {
[; ;pic18f4520.h: 5975: unsigned LVV0 :1;
[; ;pic18f4520.h: 5976: unsigned LVV1 :1;
[; ;pic18f4520.h: 5977: unsigned LVV2 :1;
[; ;pic18f4520.h: 5978: unsigned LVV3 :1;
[; ;pic18f4520.h: 5979: unsigned :1;
[; ;pic18f4520.h: 5980: unsigned BGST :1;
[; ;pic18f4520.h: 5981: };
[; ;pic18f4520.h: 5982: } LVDCONbits_t;
[; ;pic18f4520.h: 5983: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4520.h: 6083: extern volatile unsigned char OSCCON @ 0xFD3;
"6085
[; ;pic18f4520.h: 6085: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4520.h: 6088: typedef union {
[; ;pic18f4520.h: 6089: struct {
[; ;pic18f4520.h: 6090: unsigned SCS :2;
[; ;pic18f4520.h: 6091: unsigned IOFS :1;
[; ;pic18f4520.h: 6092: unsigned OSTS :1;
[; ;pic18f4520.h: 6093: unsigned IRCF :3;
[; ;pic18f4520.h: 6094: unsigned IDLEN :1;
[; ;pic18f4520.h: 6095: };
[; ;pic18f4520.h: 6096: struct {
[; ;pic18f4520.h: 6097: unsigned SCS0 :1;
[; ;pic18f4520.h: 6098: unsigned SCS1 :1;
[; ;pic18f4520.h: 6099: unsigned FLTS :1;
[; ;pic18f4520.h: 6100: unsigned :1;
[; ;pic18f4520.h: 6101: unsigned IRCF0 :1;
[; ;pic18f4520.h: 6102: unsigned IRCF1 :1;
[; ;pic18f4520.h: 6103: unsigned IRCF2 :1;
[; ;pic18f4520.h: 6104: };
[; ;pic18f4520.h: 6105: } OSCCONbits_t;
[; ;pic18f4520.h: 6106: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4520.h: 6166: extern volatile unsigned char T0CON @ 0xFD5;
"6168
[; ;pic18f4520.h: 6168: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4520.h: 6171: typedef union {
[; ;pic18f4520.h: 6172: struct {
[; ;pic18f4520.h: 6173: unsigned T0PS :3;
[; ;pic18f4520.h: 6174: unsigned PSA :1;
[; ;pic18f4520.h: 6175: unsigned T0SE :1;
[; ;pic18f4520.h: 6176: unsigned T0CS :1;
[; ;pic18f4520.h: 6177: unsigned T08BIT :1;
[; ;pic18f4520.h: 6178: unsigned TMR0ON :1;
[; ;pic18f4520.h: 6179: };
[; ;pic18f4520.h: 6180: struct {
[; ;pic18f4520.h: 6181: unsigned T0PS0 :1;
[; ;pic18f4520.h: 6182: unsigned T0PS1 :1;
[; ;pic18f4520.h: 6183: unsigned T0PS2 :1;
[; ;pic18f4520.h: 6184: unsigned T0PS3 :1;
[; ;pic18f4520.h: 6185: unsigned :2;
[; ;pic18f4520.h: 6186: unsigned T016BIT :1;
[; ;pic18f4520.h: 6187: };
[; ;pic18f4520.h: 6188: } T0CONbits_t;
[; ;pic18f4520.h: 6189: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4520.h: 6249: extern volatile unsigned short TMR0 @ 0xFD6;
"6251
[; ;pic18f4520.h: 6251: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4520.h: 6256: extern volatile unsigned char TMR0L @ 0xFD6;
"6258
[; ;pic18f4520.h: 6258: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4520.h: 6263: extern volatile unsigned char TMR0H @ 0xFD7;
"6265
[; ;pic18f4520.h: 6265: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4520.h: 6270: extern volatile unsigned char STATUS @ 0xFD8;
"6272
[; ;pic18f4520.h: 6272: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4520.h: 6275: typedef union {
[; ;pic18f4520.h: 6276: struct {
[; ;pic18f4520.h: 6277: unsigned C :1;
[; ;pic18f4520.h: 6278: unsigned DC :1;
[; ;pic18f4520.h: 6279: unsigned Z :1;
[; ;pic18f4520.h: 6280: unsigned OV :1;
[; ;pic18f4520.h: 6281: unsigned N :1;
[; ;pic18f4520.h: 6282: };
[; ;pic18f4520.h: 6283: struct {
[; ;pic18f4520.h: 6284: unsigned CARRY :1;
[; ;pic18f4520.h: 6285: unsigned :1;
[; ;pic18f4520.h: 6286: unsigned ZERO :1;
[; ;pic18f4520.h: 6287: unsigned OVERFLOW :1;
[; ;pic18f4520.h: 6288: unsigned NEGATIVE :1;
[; ;pic18f4520.h: 6289: };
[; ;pic18f4520.h: 6290: } STATUSbits_t;
[; ;pic18f4520.h: 6291: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4520.h: 6341: extern volatile unsigned short FSR2 @ 0xFD9;
"6343
[; ;pic18f4520.h: 6343: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4520.h: 6348: extern volatile unsigned char FSR2L @ 0xFD9;
"6350
[; ;pic18f4520.h: 6350: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4520.h: 6355: extern volatile unsigned char FSR2H @ 0xFDA;
"6357
[; ;pic18f4520.h: 6357: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4520.h: 6362: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6364
[; ;pic18f4520.h: 6364: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4520.h: 6369: extern volatile unsigned char PREINC2 @ 0xFDC;
"6371
[; ;pic18f4520.h: 6371: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4520.h: 6376: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6378
[; ;pic18f4520.h: 6378: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4520.h: 6383: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6385
[; ;pic18f4520.h: 6385: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4520.h: 6390: extern volatile unsigned char INDF2 @ 0xFDF;
"6392
[; ;pic18f4520.h: 6392: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4520.h: 6397: extern volatile unsigned char BSR @ 0xFE0;
"6399
[; ;pic18f4520.h: 6399: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4520.h: 6404: extern volatile unsigned short FSR1 @ 0xFE1;
"6406
[; ;pic18f4520.h: 6406: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4520.h: 6411: extern volatile unsigned char FSR1L @ 0xFE1;
"6413
[; ;pic18f4520.h: 6413: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4520.h: 6418: extern volatile unsigned char FSR1H @ 0xFE2;
"6420
[; ;pic18f4520.h: 6420: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4520.h: 6425: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6427
[; ;pic18f4520.h: 6427: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4520.h: 6432: extern volatile unsigned char PREINC1 @ 0xFE4;
"6434
[; ;pic18f4520.h: 6434: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4520.h: 6439: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6441
[; ;pic18f4520.h: 6441: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4520.h: 6446: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6448
[; ;pic18f4520.h: 6448: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4520.h: 6453: extern volatile unsigned char INDF1 @ 0xFE7;
"6455
[; ;pic18f4520.h: 6455: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4520.h: 6460: extern volatile unsigned char WREG @ 0xFE8;
"6462
[; ;pic18f4520.h: 6462: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4520.h: 6472: extern volatile unsigned short FSR0 @ 0xFE9;
"6474
[; ;pic18f4520.h: 6474: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4520.h: 6479: extern volatile unsigned char FSR0L @ 0xFE9;
"6481
[; ;pic18f4520.h: 6481: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4520.h: 6486: extern volatile unsigned char FSR0H @ 0xFEA;
"6488
[; ;pic18f4520.h: 6488: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4520.h: 6493: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6495
[; ;pic18f4520.h: 6495: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4520.h: 6500: extern volatile unsigned char PREINC0 @ 0xFEC;
"6502
[; ;pic18f4520.h: 6502: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4520.h: 6507: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6509
[; ;pic18f4520.h: 6509: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4520.h: 6514: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6516
[; ;pic18f4520.h: 6516: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4520.h: 6521: extern volatile unsigned char INDF0 @ 0xFEF;
"6523
[; ;pic18f4520.h: 6523: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4520.h: 6528: extern volatile unsigned char INTCON3 @ 0xFF0;
"6530
[; ;pic18f4520.h: 6530: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4520.h: 6533: typedef union {
[; ;pic18f4520.h: 6534: struct {
[; ;pic18f4520.h: 6535: unsigned INT1IF :1;
[; ;pic18f4520.h: 6536: unsigned INT2IF :1;
[; ;pic18f4520.h: 6537: unsigned :1;
[; ;pic18f4520.h: 6538: unsigned INT1IE :1;
[; ;pic18f4520.h: 6539: unsigned INT2IE :1;
[; ;pic18f4520.h: 6540: unsigned :1;
[; ;pic18f4520.h: 6541: unsigned INT1IP :1;
[; ;pic18f4520.h: 6542: unsigned INT2IP :1;
[; ;pic18f4520.h: 6543: };
[; ;pic18f4520.h: 6544: struct {
[; ;pic18f4520.h: 6545: unsigned INT1F :1;
[; ;pic18f4520.h: 6546: unsigned INT2F :1;
[; ;pic18f4520.h: 6547: unsigned :1;
[; ;pic18f4520.h: 6548: unsigned INT1E :1;
[; ;pic18f4520.h: 6549: unsigned INT2E :1;
[; ;pic18f4520.h: 6550: unsigned :1;
[; ;pic18f4520.h: 6551: unsigned INT1P :1;
[; ;pic18f4520.h: 6552: unsigned INT2P :1;
[; ;pic18f4520.h: 6553: };
[; ;pic18f4520.h: 6554: } INTCON3bits_t;
[; ;pic18f4520.h: 6555: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4520.h: 6620: extern volatile unsigned char INTCON2 @ 0xFF1;
"6622
[; ;pic18f4520.h: 6622: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4520.h: 6625: typedef union {
[; ;pic18f4520.h: 6626: struct {
[; ;pic18f4520.h: 6627: unsigned :7;
[; ;pic18f4520.h: 6628: unsigned NOT_RBPU :1;
[; ;pic18f4520.h: 6629: };
[; ;pic18f4520.h: 6630: struct {
[; ;pic18f4520.h: 6631: unsigned RBIP :1;
[; ;pic18f4520.h: 6632: unsigned :1;
[; ;pic18f4520.h: 6633: unsigned TMR0IP :1;
[; ;pic18f4520.h: 6634: unsigned :1;
[; ;pic18f4520.h: 6635: unsigned INTEDG2 :1;
[; ;pic18f4520.h: 6636: unsigned INTEDG1 :1;
[; ;pic18f4520.h: 6637: unsigned INTEDG0 :1;
[; ;pic18f4520.h: 6638: unsigned nRBPU :1;
[; ;pic18f4520.h: 6639: };
[; ;pic18f4520.h: 6640: struct {
[; ;pic18f4520.h: 6641: unsigned :7;
[; ;pic18f4520.h: 6642: unsigned RBPU :1;
[; ;pic18f4520.h: 6643: };
[; ;pic18f4520.h: 6644: } INTCON2bits_t;
[; ;pic18f4520.h: 6645: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4520.h: 6690: extern volatile unsigned char INTCON @ 0xFF2;
"6692
[; ;pic18f4520.h: 6692: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4520.h: 6695: typedef union {
[; ;pic18f4520.h: 6696: struct {
[; ;pic18f4520.h: 6697: unsigned RBIF :1;
[; ;pic18f4520.h: 6698: unsigned INT0IF :1;
[; ;pic18f4520.h: 6699: unsigned TMR0IF :1;
[; ;pic18f4520.h: 6700: unsigned RBIE :1;
[; ;pic18f4520.h: 6701: unsigned INT0IE :1;
[; ;pic18f4520.h: 6702: unsigned TMR0IE :1;
[; ;pic18f4520.h: 6703: unsigned PEIE_GIEL :1;
[; ;pic18f4520.h: 6704: unsigned GIE_GIEH :1;
[; ;pic18f4520.h: 6705: };
[; ;pic18f4520.h: 6706: struct {
[; ;pic18f4520.h: 6707: unsigned :1;
[; ;pic18f4520.h: 6708: unsigned INT0F :1;
[; ;pic18f4520.h: 6709: unsigned T0IF :1;
[; ;pic18f4520.h: 6710: unsigned :1;
[; ;pic18f4520.h: 6711: unsigned INT0E :1;
[; ;pic18f4520.h: 6712: unsigned T0IE :1;
[; ;pic18f4520.h: 6713: unsigned PEIE :1;
[; ;pic18f4520.h: 6714: unsigned GIE :1;
[; ;pic18f4520.h: 6715: };
[; ;pic18f4520.h: 6716: struct {
[; ;pic18f4520.h: 6717: unsigned :6;
[; ;pic18f4520.h: 6718: unsigned GIEL :1;
[; ;pic18f4520.h: 6719: unsigned GIEH :1;
[; ;pic18f4520.h: 6720: };
[; ;pic18f4520.h: 6721: } INTCONbits_t;
[; ;pic18f4520.h: 6722: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4520.h: 6807: extern volatile unsigned short PROD @ 0xFF3;
"6809
[; ;pic18f4520.h: 6809: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4520.h: 6814: extern volatile unsigned char PRODL @ 0xFF3;
"6816
[; ;pic18f4520.h: 6816: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4520.h: 6821: extern volatile unsigned char PRODH @ 0xFF4;
"6823
[; ;pic18f4520.h: 6823: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4520.h: 6828: extern volatile unsigned char TABLAT @ 0xFF5;
"6830
[; ;pic18f4520.h: 6830: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4520.h: 6836: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6839
[; ;pic18f4520.h: 6839: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4520.h: 6844: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6846
[; ;pic18f4520.h: 6846: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4520.h: 6851: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6853
[; ;pic18f4520.h: 6853: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4520.h: 6858: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6860
[; ;pic18f4520.h: 6860: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4520.h: 6866: extern volatile unsigned short long PCLAT @ 0xFF9;
"6869
[; ;pic18f4520.h: 6869: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4520.h: 6873: extern volatile unsigned short long PC @ 0xFF9;
"6876
[; ;pic18f4520.h: 6876: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4520.h: 6881: extern volatile unsigned char PCL @ 0xFF9;
"6883
[; ;pic18f4520.h: 6883: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4520.h: 6888: extern volatile unsigned char PCLATH @ 0xFFA;
"6890
[; ;pic18f4520.h: 6890: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4520.h: 6895: extern volatile unsigned char PCLATU @ 0xFFB;
"6897
[; ;pic18f4520.h: 6897: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4520.h: 6902: extern volatile unsigned char STKPTR @ 0xFFC;
"6904
[; ;pic18f4520.h: 6904: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4520.h: 6907: typedef union {
[; ;pic18f4520.h: 6908: struct {
[; ;pic18f4520.h: 6909: unsigned STKPTR :5;
[; ;pic18f4520.h: 6910: unsigned :1;
[; ;pic18f4520.h: 6911: unsigned STKUNF :1;
[; ;pic18f4520.h: 6912: unsigned STKFUL :1;
[; ;pic18f4520.h: 6913: };
[; ;pic18f4520.h: 6914: struct {
[; ;pic18f4520.h: 6915: unsigned SP0 :1;
[; ;pic18f4520.h: 6916: unsigned SP1 :1;
[; ;pic18f4520.h: 6917: unsigned SP2 :1;
[; ;pic18f4520.h: 6918: unsigned SP3 :1;
[; ;pic18f4520.h: 6919: unsigned SP4 :1;
[; ;pic18f4520.h: 6920: unsigned :2;
[; ;pic18f4520.h: 6921: unsigned STKOVF :1;
[; ;pic18f4520.h: 6922: };
[; ;pic18f4520.h: 6923: } STKPTRbits_t;
[; ;pic18f4520.h: 6924: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4520.h: 6975: extern volatile unsigned short long TOS @ 0xFFD;
"6978
[; ;pic18f4520.h: 6978: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4520.h: 6983: extern volatile unsigned char TOSL @ 0xFFD;
"6985
[; ;pic18f4520.h: 6985: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4520.h: 6990: extern volatile unsigned char TOSH @ 0xFFE;
"6992
[; ;pic18f4520.h: 6992: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4520.h: 6997: extern volatile unsigned char TOSU @ 0xFFF;
"6999
[; ;pic18f4520.h: 6999: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4520.h: 7009: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4520.h: 7011: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4520.h: 7013: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4520.h: 7015: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4520.h: 7017: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4520.h: 7019: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4520.h: 7021: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4520.h: 7023: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4520.h: 7025: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4520.h: 7027: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4520.h: 7029: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4520.h: 7031: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4520.h: 7033: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4520.h: 7035: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4520.h: 7037: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4520.h: 7039: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4520.h: 7041: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4520.h: 7043: extern volatile __bit ADMSK1 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4520.h: 7045: extern volatile __bit ADMSK2 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4520.h: 7047: extern volatile __bit ADMSK3 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4520.h: 7049: extern volatile __bit ADMSK4 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4520.h: 7051: extern volatile __bit ADMSK5 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4520.h: 7053: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4520.h: 7055: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4520.h: 7057: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4520.h: 7059: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4520.h: 7061: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4520.h: 7063: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4520.h: 7065: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4520.h: 7067: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4520.h: 7069: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7071: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 7073: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 7075: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7077: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4520.h: 7079: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4520.h: 7081: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4520.h: 7083: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4520.h: 7085: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4520.h: 7087: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4520.h: 7089: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4520.h: 7091: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4520.h: 7093: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4520.h: 7095: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4520.h: 7097: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4520.h: 7099: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4520.h: 7101: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4520.h: 7103: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4520.h: 7105: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4520.h: 7107: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4520.h: 7109: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4520.h: 7111: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7113: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4520.h: 7115: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4520.h: 7117: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4520.h: 7119: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4520.h: 7121: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4520.h: 7123: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4520.h: 7125: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4520.h: 7127: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4520.h: 7129: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4520.h: 7131: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4520.h: 7133: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4520.h: 7135: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4520.h: 7137: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4520.h: 7139: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4520.h: 7141: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4520.h: 7143: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4520.h: 7145: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4520.h: 7147: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4520.h: 7149: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4520.h: 7151: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7153: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4520.h: 7155: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4520.h: 7157: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4520.h: 7159: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4520.h: 7161: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4520.h: 7163: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4520.h: 7165: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4520.h: 7167: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4520.h: 7169: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4520.h: 7171: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4520.h: 7173: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4520.h: 7175: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4520.h: 7177: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4520.h: 7179: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4520.h: 7181: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4520.h: 7183: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4520.h: 7185: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4520.h: 7187: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4520.h: 7189: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4520.h: 7191: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4520.h: 7193: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4520.h: 7195: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4520.h: 7197: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7199: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4520.h: 7201: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4520.h: 7203: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4520.h: 7205: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4520.h: 7207: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4520.h: 7209: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4520.h: 7211: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4520.h: 7213: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4520.h: 7215: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4520.h: 7217: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4520.h: 7219: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4520.h: 7221: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4520.h: 7223: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7225: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4520.h: 7227: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4520.h: 7229: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4520.h: 7231: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4520.h: 7233: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4520.h: 7235: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7237: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4520.h: 7239: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7241: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7243: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7245: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4520.h: 7247: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4520.h: 7249: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4520.h: 7251: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4520.h: 7253: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4520.h: 7255: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4520.h: 7257: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4520.h: 7259: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4520.h: 7261: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4520.h: 7263: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4520.h: 7265: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4520.h: 7267: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4520.h: 7269: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4520.h: 7271: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4520.h: 7273: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4520.h: 7275: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4520.h: 7277: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4520.h: 7279: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4520.h: 7281: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4520.h: 7283: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7285: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7287: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7289: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7291: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7293: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4520.h: 7295: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4520.h: 7297: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4520.h: 7299: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7301: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4520.h: 7303: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4520.h: 7305: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4520.h: 7307: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4520.h: 7309: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4520.h: 7311: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f4520.h: 7313: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f4520.h: 7315: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4520.h: 7317: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4520.h: 7319: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4520.h: 7321: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4520.h: 7323: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4520.h: 7325: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4520.h: 7327: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4520.h: 7329: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4520.h: 7331: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4520.h: 7333: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4520.h: 7335: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4520.h: 7337: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4520.h: 7339: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4520.h: 7341: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4520.h: 7343: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4520.h: 7345: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4520.h: 7347: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4520.h: 7349: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4520.h: 7351: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4520.h: 7353: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4520.h: 7355: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4520.h: 7357: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4520.h: 7359: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4520.h: 7361: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4520.h: 7363: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4520.h: 7365: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4520.h: 7367: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4520.h: 7369: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4520.h: 7371: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4520.h: 7373: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4520.h: 7375: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4520.h: 7377: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4520.h: 7379: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4520.h: 7381: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4520.h: 7383: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4520.h: 7385: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4520.h: 7387: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4520.h: 7389: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4520.h: 7391: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4520.h: 7393: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4520.h: 7395: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4520.h: 7397: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4520.h: 7399: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4520.h: 7401: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4520.h: 7403: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4520.h: 7405: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4520.h: 7407: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4520.h: 7409: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4520.h: 7411: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4520.h: 7413: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4520.h: 7415: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4520.h: 7417: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4520.h: 7419: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4520.h: 7421: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4520.h: 7423: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4520.h: 7425: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4520.h: 7427: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4520.h: 7429: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4520.h: 7431: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4520.h: 7433: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4520.h: 7435: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4520.h: 7437: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4520.h: 7439: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4520.h: 7441: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4520.h: 7443: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4520.h: 7445: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4520.h: 7447: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4520.h: 7449: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4520.h: 7451: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4520.h: 7453: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4520.h: 7455: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4520.h: 7457: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4520.h: 7459: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4520.h: 7461: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4520.h: 7463: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4520.h: 7465: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4520.h: 7467: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4520.h: 7469: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4520.h: 7471: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4520.h: 7473: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4520.h: 7475: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4520.h: 7477: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4520.h: 7479: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4520.h: 7481: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4520.h: 7483: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4520.h: 7485: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4520.h: 7487: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4520.h: 7489: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4520.h: 7491: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4520.h: 7493: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4520.h: 7495: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4520.h: 7497: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4520.h: 7499: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4520.h: 7501: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4520.h: 7503: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4520.h: 7505: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4520.h: 7507: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4520.h: 7509: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4520.h: 7511: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4520.h: 7513: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4520.h: 7515: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4520.h: 7517: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4520.h: 7519: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4520.h: 7521: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4520.h: 7523: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4520.h: 7525: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4520.h: 7527: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4520.h: 7529: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4520.h: 7531: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7533: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4520.h: 7535: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4520.h: 7537: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4520.h: 7539: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4520.h: 7541: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4520.h: 7543: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4520.h: 7545: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4520.h: 7547: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4520.h: 7549: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4520.h: 7551: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7553: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4520.h: 7555: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7557: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 7559: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4520.h: 7561: extern volatile __bit NOT_CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7563: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 7565: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7567: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4520.h: 7569: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4520.h: 7571: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4520.h: 7573: extern volatile __bit NOT_RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 7575: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4520.h: 7577: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7579: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4520.h: 7581: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4520.h: 7583: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4520.h: 7585: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7587: extern volatile __bit NOT_WR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 7589: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7591: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f4520.h: 7593: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4520.h: 7595: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4520.h: 7597: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4520.h: 7599: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4520.h: 7601: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4520.h: 7603: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4520.h: 7605: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4520.h: 7607: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4520.h: 7609: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4520.h: 7611: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4520.h: 7613: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4520.h: 7615: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4520.h: 7617: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4520.h: 7619: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4520.h: 7621: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4520.h: 7623: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4520.h: 7625: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4520.h: 7627: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7629: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 7631: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7633: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4520.h: 7635: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4520.h: 7637: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4520.h: 7639: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4520.h: 7641: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4520.h: 7643: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 7645: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f4520.h: 7647: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f4520.h: 7649: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f4520.h: 7651: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f4520.h: 7653: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f4520.h: 7655: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f4520.h: 7657: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f4520.h: 7659: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4520.h: 7661: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4520.h: 7663: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4520.h: 7665: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4520.h: 7667: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4520.h: 7669: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4520.h: 7671: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f4520.h: 7673: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4520.h: 7675: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f4520.h: 7677: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4520.h: 7679: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4520.h: 7681: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4520.h: 7683: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4520.h: 7685: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4520.h: 7687: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4520.h: 7689: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4520.h: 7691: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4520.h: 7693: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4520.h: 7695: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4520.h: 7697: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4520.h: 7699: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4520.h: 7701: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f4520.h: 7703: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4520.h: 7705: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4520.h: 7707: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4520.h: 7709: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4520.h: 7711: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4520.h: 7713: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4520.h: 7715: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4520.h: 7717: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4520.h: 7719: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4520.h: 7721: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7723: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4520.h: 7725: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4520.h: 7727: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4520.h: 7729: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4520.h: 7731: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4520.h: 7733: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4520.h: 7735: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4520.h: 7737: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4520.h: 7739: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4520.h: 7741: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4520.h: 7743: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4520.h: 7745: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4520.h: 7747: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4520.h: 7749: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4520.h: 7751: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4520.h: 7753: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4520.h: 7755: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4520.h: 7757: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4520.h: 7759: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4520.h: 7761: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4520.h: 7763: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4520.h: 7765: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4520.h: 7767: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4520.h: 7769: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4520.h: 7771: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4520.h: 7773: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4520.h: 7775: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4520.h: 7777: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4520.h: 7779: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4520.h: 7781: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4520.h: 7783: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4520.h: 7785: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4520.h: 7787: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4520.h: 7789: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4520.h: 7791: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4520.h: 7793: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4520.h: 7795: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4520.h: 7797: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4520.h: 7799: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4520.h: 7801: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4520.h: 7803: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4520.h: 7805: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4520.h: 7807: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4520.h: 7809: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4520.h: 7811: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 7813: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 7815: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 7817: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 7819: extern volatile __bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 7821: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4520.h: 7823: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4520.h: 7825: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4520.h: 7827: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7829: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4520.h: 7831: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4520.h: 7833: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4520.h: 7835: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4520.h: 7837: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4520.h: 7839: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7841: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7843: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 7845: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4520.h: 7847: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4520.h: 7849: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4520.h: 7851: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4520.h: 7853: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4520.h: 7855: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4520.h: 7857: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4520.h: 7859: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4520.h: 7861: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4520.h: 7863: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4520.h: 7865: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4520.h: 7867: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4520.h: 7869: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4520.h: 7871: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4520.h: 7873: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4520.h: 7875: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4520.h: 7877: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4520.h: 7879: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4520.h: 7881: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4520.h: 7883: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4520.h: 7885: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4520.h: 7887: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4520.h: 7889: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4520.h: 7891: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 7893: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4520.h: 7895: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4520.h: 7897: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4520.h: 7899: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4520.h: 7901: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4520.h: 7903: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4520.h: 7905: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4520.h: 7907: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4520.h: 7909: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4520.h: 7911: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4520.h: 7913: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4520.h: 7915: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4520.h: 7917: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4520.h: 7919: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4520.h: 7921: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4520.h: 7923: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4520.h: 7925: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4520.h: 7927: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4520.h: 7929: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4520.h: 7931: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4520.h: 7933: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4520.h: 7935: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4520.h: 7937: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4520.h: 7939: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4520.h: 7941: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4520.h: 7943: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4520.h: 7945: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4520.h: 7947: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4520.h: 7949: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4520.h: 7951: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4520.h: 7953: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4520.h: 7955: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4520.h: 7957: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4520.h: 7959: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4520.h: 7961: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4520.h: 7963: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4520.h: 7965: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4520.h: 7967: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4520.h: 7969: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4520.h: 7971: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4520.h: 7973: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4520.h: 7975: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4520.h: 7977: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4520.h: 7979: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4520.h: 7981: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4520.h: 7983: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4520.h: 7985: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4520.h: 7987: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4520.h: 7989: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4520.h: 7991: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4520.h: 7993: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4520.h: 7995: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4520.h: 7997: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4520.h: 7999: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4520.h: 8001: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4520.h: 8003: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4520.h: 8005: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4520.h: 8007: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4520.h: 8009: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4520.h: 8011: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4520.h: 8013: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4520.h: 8015: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4520.h: 8017: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4520.h: 8019: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4520.h: 8021: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4520.h: 8023: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4520.h: 8025: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4520.h: 8027: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4520.h: 8029: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4520.h: 8031: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4520.h: 8033: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4520.h: 8035: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4520.h: 8037: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4520.h: 8039: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4520.h: 8041: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4520.h: 8043: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4520.h: 8045: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4520.h: 8047: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4520.h: 8049: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4520.h: 8051: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4520.h: 8053: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4520.h: 8055: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4520.h: 8057: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f4520.h: 8059: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4520.h: 8061: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4520.h: 8063: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4520.h: 8065: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4520.h: 8067: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4520.h: 8069: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4520.h: 8071: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4520.h: 8073: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4520.h: 8075: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4520.h: 8077: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4520.h: 8079: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4520.h: 8081: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f4520.h: 8083: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f4520.h: 8085: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f4520.h: 8087: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4520.h: 8089: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4520.h: 8091: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4520.h: 8093: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4520.h: 8095: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4520.h: 8097: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4520.h: 8099: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4520.h: 8101: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4520.h: 8103: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4520.h: 8105: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4520.h: 8107: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4520.h: 8109: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4520.h: 8111: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4520.h: 8113: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4520.h: 8115: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4520.h: 8117: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4520.h: 8119: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4520.h: 8121: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4520.h: 8123: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4520.h: 8125: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4520.h: 8127: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4520.h: 8129: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4520.h: 8131: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4520.h: 8133: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4520.h: 8135: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4520.h: 8137: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4520.h: 8139: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4520.h: 8141: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4520.h: 8143: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4520.h: 8145: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4520.h: 8147: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4520.h: 8149: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4520.h: 8151: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4520.h: 8153: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4520.h: 8155: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4520.h: 8157: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4520.h: 8159: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4520.h: 8161: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4520.h: 8163: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4520.h: 8165: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4520.h: 8167: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4520.h: 8169: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4520.h: 8171: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4520.h: 8173: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 8175: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4520.h: 8177: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4520.h: 8179: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4520.h: 8181: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4520.h: 8183: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4520.h: 8185: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4520.h: 8187: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4520.h: 8189: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4520.h: 8191: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4520.h: 8193: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 8195: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4520.h: 8197: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4520.h: 8199: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4520.h: 8201: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4520.h: 8203: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 8205: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4520.h: 8207: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4520.h: 8209: extern volatile __bit nCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4520.h: 8211: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4520.h: 8213: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4520.h: 8215: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4520.h: 8217: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4520.h: 8219: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4520.h: 8221: extern volatile __bit nRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4520.h: 8223: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4520.h: 8225: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4520.h: 8227: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4520.h: 8229: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4520.h: 8231: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4520.h: 8233: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4520.h: 8235: extern volatile __bit nWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4520.h: 8237: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
"4 main2.c
[p x OSC=INTIO67 ]
"6
[p x WDT=OFF ]
"8
[p x PBADEN=OFF ]
"9
[p x MCLRE=ON ]
"11
[p x LVP=ON ]
[; ;main2.c: 13: typedef int bool;
"20
[v _count `i ~T0 @X0 1 e ]
[i _count
-> 0 `i
]
[; ;main2.c: 20: int count=0;
"23
[v _seconds `i ~T0 @X0 1 e ]
[; ;main2.c: 23: int seconds;
"24
[v _minutes `i ~T0 @X0 1 e ]
[; ;main2.c: 24: int minutes;
"25
[v _hours `i ~T0 @X0 1 e ]
[; ;main2.c: 25: int hours;
"27
[v _mode_walker `(v ~T0 @X0 1 ef ]
{
[; ;main2.c: 27: void mode_walker(){
[e :U _mode_walker ]
[f ]
[v F3009 `i ~T0 @X0 -> 9 `i t ]
[v F3010 `F3009 ~T0 @X0 -> 5 `i s ]
[i F3010
:U ..
:U ..
"37
-> 0 `i
"38
-> 512 `i
"39
-> 288 `i
"40
-> 208 `i
"41
-> 127 `i
"42
-> 679 `i
"43
-> 272 `i
"44
-> 0 `i
"46
-> 0 `i
..
:U ..
"48
-> 0 `i
"49
-> 128 `i
"50
-> 304 `i
"51
-> 144 `i
"52
-> 127 `i
"53
-> 663 `i
"54
-> 288 `i
"55
-> 32 `i
"57
-> 0 `i
..
:U ..
"59
-> 128 `i
"60
-> 264 `i
"61
-> 136 `i
"62
-> 80 `i
"63
-> 191 `i
"64
-> 791 `i
"65
-> 32 `i
"66
-> 64 `i
"68
-> 0 `i
..
:U ..
"70
-> 0 `i
"71
-> 320 `i
"72
-> 288 `i
"73
-> 144 `i
"74
-> 895 `i
"75
-> 87 `i
"76
-> 32 `i
"77
-> 0 `i
"79
-> 0 `i
..
:U ..
"81
-> 0 `i
"82
-> 512 `i
"83
-> 256 `i
"84
-> 688 `i
"85
-> 383 `i
"86
-> 55 `i
"87
-> 0 `i
"88
-> 0 `i
"90
-> 0 `i
..
..
]
"34
[v _walker `F3009 ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 34: int walker[5][9] =
[; ;main2.c: 35: {
[; ;main2.c: 36: {
[; ;main2.c: 37: 0b0000000000,
[; ;main2.c: 38: 0b1000000000,
[; ;main2.c: 39: 0b0100100000,
[; ;main2.c: 40: 0b0011010000,
[; ;main2.c: 41: 0b0001111111,
[; ;main2.c: 42: 0b1010100111,
[; ;main2.c: 43: 0b0100010000,
[; ;main2.c: 44: 0b0000000000,
[; ;main2.c: 45: 0b0000000000
[; ;main2.c: 46: },
[; ;main2.c: 47: {
[; ;main2.c: 48: 0b0000000000,
[; ;main2.c: 49: 0b0010000000,
[; ;main2.c: 50: 0b0100110000,
[; ;main2.c: 51: 0b0010010000,
[; ;main2.c: 52: 0b0001111111,
[; ;main2.c: 53: 0b1010010111,
[; ;main2.c: 54: 0b0100100000,
[; ;main2.c: 55: 0b0000100000,
[; ;main2.c: 56: 0b0000000000
[; ;main2.c: 57: },
[; ;main2.c: 58: {
[; ;main2.c: 59: 0b0010000000,
[; ;main2.c: 60: 0b0100001000,
[; ;main2.c: 61: 0b0010001000,
[; ;main2.c: 62: 0b0001010000,
[; ;main2.c: 63: 0b0010111111,
[; ;main2.c: 64: 0b1100010111,
[; ;main2.c: 65: 0b0000100000,
[; ;main2.c: 66: 0b0001000000,
[; ;main2.c: 67: 0b0000000000
[; ;main2.c: 68: },
[; ;main2.c: 69: {
[; ;main2.c: 70: 0b0000000000,
[; ;main2.c: 71: 0b0101000000,
[; ;main2.c: 72: 0b0100100000,
[; ;main2.c: 73: 0b0010010000,
[; ;main2.c: 74: 0b1101111111,
[; ;main2.c: 75: 0b0001010111,
[; ;main2.c: 76: 0b0000100000,
[; ;main2.c: 77: 0b0000000000,
[; ;main2.c: 78: 0b0000000000
[; ;main2.c: 79: },
[; ;main2.c: 80: {
[; ;main2.c: 81: 0b0000000000,
[; ;main2.c: 82: 0b1000000000,
[; ;main2.c: 83: 0b0100000000,
[; ;main2.c: 84: 0b1010110000,
[; ;main2.c: 85: 0b0101111111,
[; ;main2.c: 86: 0b0000110111,
[; ;main2.c: 87: 0b0000000000,
[; ;main2.c: 88: 0b0000000000,
[; ;main2.c: 89: 0b0000000000
[; ;main2.c: 90: }
[; ;main2.c: 91: };
"91
[e = _walker F3010 ]
[v F3012 `i ~T0 @X0 -> 4 `i s ]
[i F3012
:U ..
"93
-> 1 `i
..
]
[v _four `i ~T0 @X0 -> 4 `i a ]
[; ;main2.c: 93: bool four[4] = {1};
[e = _four F3012 ]
"94
[v _state_change_cycle `i ~T0 @X0 1 a ]
[; ;main2.c: 94: int state_change_cycle = 160;
[e = _state_change_cycle -> 160 `i ]
"95
[v _state `i ~T0 @X0 1 a ]
[; ;main2.c: 95: int state = 0;
[e = _state -> 0 `i ]
"96
[v _move `l ~T0 @X0 1 a ]
[; ;main2.c: 96: long int move = 992;
[e = _move -> -> 992 `i `l ]
"97
[v _update `i ~T0 @X0 1 a ]
[; ;main2.c: 97: bool update = 0;
[e = _update -> 0 `i ]
"98
[v _update_next_time `i ~T0 @X0 1 a ]
[; ;main2.c: 98: bool update_next_time = 0;
[e = _update_next_time -> 0 `i ]
"99
[v _pic_cycle `Ci ~T0 @X0 1 a ]
[; ;main2.c: 99: const int pic_cycle = 3;
[e = _pic_cycle -> 3 `i ]
"100
[v _pic_cycle_i `i ~T0 @X0 1 a ]
[; ;main2.c: 100: int pic_cycle_i = 0;
[e = _pic_cycle_i -> 0 `i ]
"101
[v _pic_i `i ~T0 @X0 1 a ]
[; ;main2.c: 101: int pic_i = 0;
[e = _pic_i -> 0 `i ]
"102
[v _show `*ui ~T0 @X0 1 a ]
"104
[v _display_cycle `l ~T0 @X0 1 a ]
[; ;main2.c: 102: unsigned int* show;
[; ;main2.c: 104: long int display_cycle = -1;
[e = _display_cycle -> -U -> 1 `i `l ]
[; ;main2.c: 105: while(display_cycle--){
"105
[e $U 277  ]
[e :U 278 ]
{
[; ;main2.c: 106: if(move > 0)
"106
[e $ ! > _move -> -> 0 `i `l 280  ]
[; ;main2.c: 107: move -= 30;
"107
[e =- _move -> -> 30 `i `l ]
[e $U 281  ]
"108
[e :U 280 ]
[; ;main2.c: 108: else{
{
"109
[v _delay `i ~T0 @X0 1 a ]
[; ;main2.c: 109: int delay = 20;
[e = _delay -> 20 `i ]
[; ;main2.c: 110: while(delay--);
"110
[e $U 282  ]
[e :U 283 ]
[e :U 282 ]
[e $ != -- _delay -> 1 `i -> 0 `i 283  ]
[e :U 284 ]
"111
}
[e :U 281 ]
[; ;main2.c: 111: }
[; ;main2.c: 112: if(update_next_time == 1){
"112
[e $ ! == _update_next_time -> 1 `i 285  ]
{
[; ;main2.c: 113: update_next_time = 0;
"113
[e = _update_next_time -> 0 `i ]
[; ;main2.c: 115: switch(state){
"115
[e $U 287  ]
{
[; ;main2.c: 116: case 4:
"116
[e :U 288 ]
[; ;main2.c: 117: four[2] = 0;
"117
[e = *U + &U _four * -> -> -> 2 `i `ui `ux -> -> # *U &U _four `ui `ux -> 0 `i ]
[; ;main2.c: 118: case 3:
"118
[e :U 289 ]
[; ;main2.c: 119: four[1] = four[3] = 0;
"119
[e = *U + &U _four * -> -> -> 1 `i `ui `ux -> -> # *U &U _four `ui `ux = *U + &U _four * -> -> -> 3 `i `ui `ux -> -> # *U &U _four `ui `ux -> 0 `i ]
"120
}
[; ;main2.c: 120: }
[e $U 286  ]
"115
[e :U 287 ]
[e [\ _state , $ -> 4 `i 288
 , $ -> 3 `i 289
 286 ]
"120
[e :U 286 ]
"121
}
[e :U 285 ]
[; ;main2.c: 121: }
[; ;main2.c: 122: if(update == 0 && move <= 0){
"122
[e $ ! && == _update -> 0 `i <= _move -> -> 0 `i `l 290  ]
{
[; ;main2.c: 123: update = 1;
"123
[e = _update -> 1 `i ]
[; ;main2.c: 124: update_next_time = 1;
"124
[e = _update_next_time -> 1 `i ]
[; ;main2.c: 125: move = 0;
"125
[e = _move -> -> 0 `i `l ]
"126
}
[e :U 290 ]
"129
[v _i `i ~T0 @X0 1 a ]
[; ;main2.c: 126: }
[; ;main2.c: 129: int i;
[; ;main2.c: 130: for(i = 0; i < 4; ++i){
"130
{
[e = _i -> 0 `i ]
[e $ < _i -> 4 `i 291  ]
[e $U 292  ]
[e :U 291 ]
{
"132
[v _delay `i ~T0 @X0 1 a ]
[; ;main2.c: 132: int delay;
[; ;main2.c: 133: switch(state){
"133
[e $U 295  ]
{
[; ;main2.c: 134: case 0:
"134
[e :U 296 ]
[; ;main2.c: 135: delay = 28;
"135
[e = _delay -> 28 `i ]
[; ;main2.c: 136: while(delay--);
"136
[e $U 297  ]
[e :U 298 ]
[e :U 297 ]
[e $ != -- _delay -> 1 `i -> 0 `i 298  ]
[e :U 299 ]
[; ;main2.c: 137: break;
"137
[e $U 294  ]
[; ;main2.c: 138: case 1:
"138
[e :U 300 ]
[; ;main2.c: 139: delay = 15;
"139
[e = _delay -> 15 `i ]
[; ;main2.c: 140: while(delay--);
"140
[e $U 301  ]
[e :U 302 ]
[e :U 301 ]
[e $ != -- _delay -> 1 `i -> 0 `i 302  ]
[e :U 303 ]
[; ;main2.c: 141: break;
"141
[e $U 294  ]
[; ;main2.c: 142: case 2:
"142
[e :U 304 ]
[; ;main2.c: 143: delay = 0;
"143
[e = _delay -> 0 `i ]
[; ;main2.c: 144: while(delay--);
"144
[e $U 305  ]
[e :U 306 ]
[e :U 305 ]
[e $ != -- _delay -> 1 `i -> 0 `i 306  ]
[e :U 307 ]
[; ;main2.c: 145: break;
"145
[e $U 294  ]
[; ;main2.c: 146: case 3:
"146
[e :U 308 ]
[; ;main2.c: 147: delay = 10;
"147
[e = _delay -> 10 `i ]
[; ;main2.c: 148: while(delay--);
"148
[e $U 309  ]
[e :U 310 ]
[e :U 309 ]
[e $ != -- _delay -> 1 `i -> 0 `i 310  ]
[e :U 311 ]
[; ;main2.c: 149: break;
"149
[e $U 294  ]
[; ;main2.c: 150: case 4:
"150
[e :U 312 ]
[; ;main2.c: 151: delay = 16;
"151
[e = _delay -> 16 `i ]
[; ;main2.c: 152: while(delay--);
"152
[e $U 313  ]
[e :U 314 ]
[e :U 313 ]
[e $ != -- _delay -> 1 `i -> 0 `i 314  ]
[e :U 315 ]
[; ;main2.c: 153: break;
"153
[e $U 294  ]
"154
}
[; ;main2.c: 154: }
[e $U 294  ]
"133
[e :U 295 ]
[e [\ _state , $ -> 0 `i 296
 , $ -> 1 `i 300
 , $ -> 2 `i 304
 , $ -> 3 `i 308
 , $ -> 4 `i 312
 294 ]
"154
[e :U 294 ]
[; ;main2.c: 156: show = (unsigned int*)walker[pic_i];
"156
[e = _show -> &U *U + &U _walker * -> -> _pic_i `ui `ux -> * -> # *U &U *U &U _walker `ui -> -> 9 `i `ui `ux `*ui ]
[; ;main2.c: 157: for(int column = 0; column < 9; ++column, ++show){
"157
{
[v _column `i ~T0 @X0 1 a ]
[e = _column -> 0 `i ]
[e $ < _column -> 9 `i 316  ]
[e $U 317  ]
[e :U 316 ]
{
[; ;main2.c: 158: if(four[i]){
"158
[e $ ! != *U + &U _four * -> -> _i `ui `ux -> -> # *U &U _four `ui `ux -> 0 `i 319  ]
{
[; ;main2.c: 159: LATA = *show;
"159
[e = _LATA -> *U _show `uc ]
[; ;main2.c: 160: LATD = (*show) >> 8;
"160
[e = _LATD -> >> *U _show -> 8 `i `uc ]
"161
}
[; ;main2.c: 161: }
[e $U 320  ]
"162
[e :U 319 ]
[; ;main2.c: 162: else{
{
[; ;main2.c: 163: LATA = 0;
"163
[e = _LATA -> -> 0 `i `uc ]
[; ;main2.c: 164: LATD = 0;
"164
[e = _LATD -> -> 0 `i `uc ]
"165
}
[e :U 320 ]
"166
[v _bright `i ~T0 @X0 1 a ]
[; ;main2.c: 165: }
[; ;main2.c: 166: int bright = 60;
[e = _bright -> 60 `i ]
[; ;main2.c: 167: while(bright--);
"167
[e $U 321  ]
[e :U 322 ]
[e :U 321 ]
[e $ != -- _bright -> 1 `i -> 0 `i 322  ]
[e :U 323 ]
[; ;main2.c: 168: LATA = 0;
"168
[e = _LATA -> -> 0 `i `uc ]
[; ;main2.c: 169: LATD = 0;
"169
[e = _LATD -> -> 0 `i `uc ]
"170
[v _dark `i ~T0 @X0 1 a ]
[; ;main2.c: 170: int dark = 60;
[e = _dark -> 60 `i ]
[; ;main2.c: 171: while(dark--);
"171
[e $U 324  ]
[e :U 325 ]
[e :U 324 ]
[e $ != -- _dark -> 1 `i -> 0 `i 325  ]
[e :U 326 ]
"172
}
"157
[e ; =+ _column -> 1 `i =+ _show * -> -> 1 `i `x -> -> # *U _show `i `x ]
[e $ < _column -> 9 `i 316  ]
[e :U 317 ]
"172
}
"175
[v _dark `l ~T0 @X0 1 a ]
[; ;main2.c: 172: }
[; ;main2.c: 175: long int dark = 992;
[e = _dark -> -> 992 `i `l ]
[; ;main2.c: 176: if(state == 1 || state == 2){
"176
[e $ ! || == _state -> 1 `i == _state -> 2 `i 327  ]
{
[; ;main2.c: 177: if((state==1 && i<2) || (state==2 && (i==0||i==2)))
"177
[e $ ! || && == _state -> 1 `i < _i -> 2 `i && == _state -> 2 `i || == _i -> 0 `i == _i -> 2 `i 328  ]
[; ;main2.c: 178: dark -= move;
"178
[e =- _dark _move ]
[e $U 329  ]
"179
[e :U 328 ]
[; ;main2.c: 179: else
[; ;main2.c: 180: dark += move;
"180
[e =+ _dark _move ]
[e :U 329 ]
"181
}
[; ;main2.c: 181: }else if(state != 0){
[e $U 330  ]
[e :U 327 ]
[e $ ! != _state -> 0 `i 331  ]
{
[; ;main2.c: 182: if((state==4 && i<2) || (state==3 && (i==0||i==2)))
"182
[e $ ! || && == _state -> 4 `i < _i -> 2 `i && == _state -> 3 `i || == _i -> 0 `i == _i -> 2 `i 332  ]
[; ;main2.c: 183: dark += 992 - move;
"183
[e =+ _dark - -> -> 992 `i `l _move ]
[e $U 333  ]
"184
[e :U 332 ]
[; ;main2.c: 184: else
[; ;main2.c: 185: dark -= 992 - move;
"185
[e =- _dark - -> -> 992 `i `l _move ]
[e :U 333 ]
"186
}
[e :U 331 ]
"187
[e :U 330 ]
[; ;main2.c: 186: }
[; ;main2.c: 187: while(dark--);
[e $U 334  ]
[e :U 335 ]
[e :U 334 ]
[e $ != -- _dark -> -> 1 `i `l -> -> 0 `i `l 335  ]
[e :U 336 ]
"188
}
"130
[e =+ _i -> 1 `i ]
[e $ < _i -> 4 `i 291  ]
[e :U 292 ]
"188
}
[; ;main2.c: 188: }
[; ;main2.c: 190: if(++pic_cycle_i == pic_cycle){
"190
[e $ ! == =+ _pic_cycle_i -> 1 `i _pic_cycle 337  ]
{
[; ;main2.c: 191: pic_cycle_i = 0;
"191
[e = _pic_cycle_i -> 0 `i ]
[; ;main2.c: 192: if(++pic_i == 5)
"192
[e $ ! == =+ _pic_i -> 1 `i -> 5 `i 338  ]
[; ;main2.c: 193: pic_i = 0;
"193
[e = _pic_i -> 0 `i ]
[e :U 338 ]
"194
}
[e :U 337 ]
[; ;main2.c: 194: }
[; ;main2.c: 197: if(state_change_cycle-- == 0){
"197
[e $ ! == -- _state_change_cycle -> 1 `i -> 0 `i 339  ]
{
[; ;main2.c: 198: state_change_cycle = 160;
"198
[e = _state_change_cycle -> 160 `i ]
[; ;main2.c: 199: move = 992;
"199
[e = _move -> -> 992 `i `l ]
[; ;main2.c: 200: update = 0;
"200
[e = _update -> 0 `i ]
[; ;main2.c: 201: state++;
"201
[e ++ _state -> 1 `i ]
[; ;main2.c: 202: state %= 5;
"202
[e =% _state -> -> 5 `uc `i ]
[; ;main2.c: 203: for(i = 0; i < 4; ++i)
"203
{
[e = _i -> 0 `i ]
[e $ < _i -> 4 `i 340  ]
[e $U 341  ]
"204
[e :U 340 ]
[; ;main2.c: 204: four[i] = 0;
[e = *U + &U _four * -> -> _i `ui `ux -> -> # *U &U _four `ui `ux -> 0 `i ]
"203
[e =+ _i -> 1 `i ]
[e $ < _i -> 4 `i 340  ]
[e :U 341 ]
"204
}
[; ;main2.c: 205: switch(state){
"205
[e $U 344  ]
{
[; ;main2.c: 206: case 2:
"206
[e :U 345 ]
"207
[e :U 346 ]
[; ;main2.c: 207: case 3:
[; ;main2.c: 208: four[1] = four[3] = 1;
"208
[e = *U + &U _four * -> -> -> 1 `i `ui `ux -> -> # *U &U _four `ui `ux = *U + &U _four * -> -> -> 3 `i `ui `ux -> -> # *U &U _four `ui `ux -> 1 `i ]
[; ;main2.c: 209: case 1:
"209
[e :U 347 ]
"210
[e :U 348 ]
[; ;main2.c: 210: case 4:
[; ;main2.c: 211: four[2] = 1;
"211
[e = *U + &U _four * -> -> -> 2 `i `ui `ux -> -> # *U &U _four `ui `ux -> 1 `i ]
[; ;main2.c: 212: case 0:
"212
[e :U 349 ]
[; ;main2.c: 213: four[0] = 1;
"213
[e = *U + &U _four * -> -> -> 0 `i `ui `ux -> -> # *U &U _four `ui `ux -> 1 `i ]
[; ;main2.c: 214: break;
"214
[e $U 343  ]
"215
}
[; ;main2.c: 215: }
[e $U 343  ]
"205
[e :U 344 ]
[e [\ _state , $ -> 2 `i 345
 , $ -> 3 `i 346
 , $ -> 1 `i 347
 , $ -> 4 `i 348
 , $ -> 0 `i 349
 343 ]
"215
[e :U 343 ]
"216
}
[e :U 339 ]
"217
}
[e :U 277 ]
"105
[e $ != -- _display_cycle -> -> 1 `i `l -> -> 0 `i `l 278  ]
[e :U 279 ]
[; ;main2.c: 216: }
[; ;main2.c: 217: }
[; ;main2.c: 223: }
"223
[e :UE 276 ]
}
"384
[v _mode_TransLove `(v ~T0 @X0 1 ef ]
{
[; ;main2.c: 384: void mode_TransLove(){
[e :U _mode_TransLove ]
[f ]
[v F3033 `uc ~T0 @X0 -> 10 `i s ]
[i F3033
:U ..
"387
-> -> 0 `i `uc
"388
-> -> 12 `i `uc
"389
-> -> 30 `i `uc
"390
-> -> 62 `i `uc
"391
-> -> 124 `i `uc
"392
-> -> 62 `i `uc
"393
-> -> 30 `i `uc
"394
-> -> 12 `i `uc
"396
-> -> 0 `i `uc
..
]
"386
[v _love `uc ~T0 @X0 -> 10 `i a ]
[; ;main2.c: 386: unsigned char love[10] = {
[; ;main2.c: 387: 0b00000000,
[; ;main2.c: 388: 0b00001100,
[; ;main2.c: 389: 0b00011110,
[; ;main2.c: 390: 0b00111110,
[; ;main2.c: 391: 0b01111100,
[; ;main2.c: 392: 0b00111110,
[; ;main2.c: 393: 0b00011110,
[; ;main2.c: 394: 0b00001100,
[; ;main2.c: 395: 0b00000000
[; ;main2.c: 396: };
"396
[e = _love F3033 ]
[v F3035 `ui ~T0 @X0 -> 16 `i s ]
[i F3035
:U ..
"398
-> -> 50 `i `ui
"399
-> -> 54 `i `ui
"400
-> -> 28 `i `ui
"401
-> -> 8 `i `ui
"402
-> -> 8 `i `ui
"403
-> -> 8 `i `ui
"404
-> -> 8 `i `ui
"405
-> -> 8 `i `ui
"406
-> -> 8 `i `ui
"407
-> -> 8 `i `ui
"408
-> -> 8 `i `ui
"409
-> -> 8 `i `ui
"410
-> -> 8 `i `ui
"411
-> -> 42 `i `ui
"412
-> -> 28 `i `ui
"414
-> -> 8 `i `ui
..
]
"397
[v _arrow `ui ~T0 @X0 -> 16 `i a ]
[; ;main2.c: 397: unsigned int arrow[16] = {
[; ;main2.c: 398: 0b00110010,
[; ;main2.c: 399: 0b00110110,
[; ;main2.c: 400: 0b00011100,
[; ;main2.c: 401: 0b00001000,
[; ;main2.c: 402: 0b00001000,
[; ;main2.c: 403: 0b00001000,
[; ;main2.c: 404: 0b00001000,
[; ;main2.c: 405: 0b00001000,
[; ;main2.c: 406: 0b00001000,
[; ;main2.c: 407: 0b00001000,
[; ;main2.c: 408: 0b00001000,
[; ;main2.c: 409: 0b00001000,
[; ;main2.c: 410: 0b00001000,
[; ;main2.c: 411: 0b00101010,
[; ;main2.c: 412: 0b00011100,
[; ;main2.c: 413: 0b00001000
[; ;main2.c: 414: };
"414
[e = _arrow F3035 ]
[v F3037 `uc ~T0 @X0 -> 5 `i s ]
[i F3037
:U ..
"417
-> -> 3 `i `uc
"418
-> -> 1 `i `uc
"419
-> -> 31 `i `uc
"420
-> -> 1 `i `uc
"422
-> -> 3 `i `uc
..
]
"416
[v _T `uc ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 416: unsigned char T[5] = {
[; ;main2.c: 417: 0b00011,
[; ;main2.c: 418: 0b00001,
[; ;main2.c: 419: 0b11111,
[; ;main2.c: 420: 0b00001,
[; ;main2.c: 421: 0b00011
[; ;main2.c: 422: };
"422
[e = _T F3037 ]
[v F3039 `uc ~T0 @X0 -> 5 `i s ]
[i F3039
:U ..
"424
-> -> 31 `i `uc
"425
-> -> 5 `i `uc
"426
-> -> 5 `i `uc
"427
-> -> 13 `i `uc
"429
-> -> 18 `i `uc
..
]
"423
[v _R `uc ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 423: unsigned char R[5] = {
[; ;main2.c: 424: 0b11111,
[; ;main2.c: 425: 0b00101,
[; ;main2.c: 426: 0b00101,
[; ;main2.c: 427: 0b01101,
[; ;main2.c: 428: 0b10010
[; ;main2.c: 429: };
"429
[e = _R F3039 ]
[v F3041 `uc ~T0 @X0 -> 5 `i s ]
[i F3041
:U ..
"431
-> -> 28 `i `uc
"432
-> -> 10 `i `uc
"433
-> -> 9 `i `uc
"434
-> -> 10 `i `uc
"436
-> -> 28 `i `uc
..
]
"430
[v _A `uc ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 430: unsigned char A[5] = {
[; ;main2.c: 431: 0b11100,
[; ;main2.c: 432: 0b01010,
[; ;main2.c: 433: 0b01001,
[; ;main2.c: 434: 0b01010,
[; ;main2.c: 435: 0b11100
[; ;main2.c: 436: };
"436
[e = _A F3041 ]
[v F3043 `uc ~T0 @X0 -> 5 `i s ]
[i F3043
:U ..
"438
-> -> 31 `i `uc
"439
-> -> 2 `i `uc
"440
-> -> 4 `i `uc
"441
-> -> 8 `i `uc
"443
-> -> 31 `i `uc
..
]
"437
[v _N `uc ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 437: unsigned char N[5] = {
[; ;main2.c: 438: 0b11111,
[; ;main2.c: 439: 0b00010,
[; ;main2.c: 440: 0b00100,
[; ;main2.c: 441: 0b01000,
[; ;main2.c: 442: 0b11111
[; ;main2.c: 443: };
"443
[e = _N F3043 ]
[v F3045 `uc ~T0 @X0 -> 5 `i s ]
[i F3045
:U ..
"445
-> -> 18 `i `uc
"446
-> -> 21 `i `uc
"447
-> -> 21 `i `uc
"448
-> -> 21 `i `uc
"450
-> -> 9 `i `uc
..
]
"444
[v _S `uc ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 444: unsigned char S[5] = {
[; ;main2.c: 445: 0b10010,
[; ;main2.c: 446: 0b10101,
[; ;main2.c: 447: 0b10101,
[; ;main2.c: 448: 0b10101,
[; ;main2.c: 449: 0b01001
[; ;main2.c: 450: };
"450
[e = _S F3045 ]
[v F3047 `uc ~T0 @X0 -> 5 `i s ]
[i F3047
:U ..
"452
-> -> 31 `i `uc
"453
-> -> 16 `i `uc
"454
-> -> 16 `i `uc
"455
-> -> 16 `i `uc
"457
-> -> 16 `i `uc
..
]
"451
[v _L `uc ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 451: unsigned char L[5] = {
[; ;main2.c: 452: 0b11111,
[; ;main2.c: 453: 0b10000,
[; ;main2.c: 454: 0b10000,
[; ;main2.c: 455: 0b10000,
[; ;main2.c: 456: 0b10000
[; ;main2.c: 457: };
"457
[e = _L F3047 ]
[v F3049 `uc ~T0 @X0 -> 5 `i s ]
[i F3049
:U ..
"459
-> -> 14 `i `uc
"460
-> -> 17 `i `uc
"461
-> -> 17 `i `uc
"462
-> -> 17 `i `uc
"464
-> -> 14 `i `uc
..
]
"458
[v _O `uc ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 458: unsigned char O[5] = {
[; ;main2.c: 459: 0b01110,
[; ;main2.c: 460: 0b10001,
[; ;main2.c: 461: 0b10001,
[; ;main2.c: 462: 0b10001,
[; ;main2.c: 463: 0b01110
[; ;main2.c: 464: };
"464
[e = _O F3049 ]
[v F3051 `uc ~T0 @X0 -> 5 `i s ]
[i F3051
:U ..
"466
-> -> 7 `i `uc
"467
-> -> 12 `i `uc
"468
-> -> 16 `i `uc
"469
-> -> 12 `i `uc
"471
-> -> 7 `i `uc
..
]
"465
[v _V `uc ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 465: unsigned char V[5] = {
[; ;main2.c: 466: 0b00111,
[; ;main2.c: 467: 0b01100,
[; ;main2.c: 468: 0b10000,
[; ;main2.c: 469: 0b01100,
[; ;main2.c: 470: 0b00111
[; ;main2.c: 471: };
"471
[e = _V F3051 ]
[v F3053 `uc ~T0 @X0 -> 5 `i s ]
[i F3053
:U ..
"473
-> -> 31 `i `uc
"474
-> -> 21 `i `uc
"475
-> -> 21 `i `uc
"476
-> -> 21 `i `uc
"478
-> -> 21 `i `uc
..
]
"472
[v _E `uc ~T0 @X0 -> 5 `i a ]
[; ;main2.c: 472: unsigned char E[5] = {
[; ;main2.c: 473: 0b11111,
[; ;main2.c: 474: 0b10101,
[; ;main2.c: 475: 0b10101,
[; ;main2.c: 476: 0b10101,
[; ;main2.c: 477: 0b10101
[; ;main2.c: 478: };
"478
[e = _E F3053 ]
"483
[v _arrow_i `i ~T0 @X0 1 a ]
[; ;main2.c: 483: int arrow_i = -15;
[e = _arrow_i -U -> 15 `i ]
"484
[v _cycle `l ~T0 @X0 1 a ]
[; ;main2.c: 484: long int cycle = -1;
[e = _cycle -> -U -> 1 `i `l ]
[; ;main2.c: 485: while(cycle--){
"485
[e $U 351  ]
[e :U 352 ]
{
[; ;main2.c: 486: for(int i = 0; i < 95; ++i){
"486
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 95 `i 354  ]
[e $U 355  ]
[e :U 354 ]
{
"487
[v _delay `i ~T0 @X0 1 a ]
[; ;main2.c: 487: int delay = 0;
[e = _delay -> 0 `i ]
[; ;main2.c: 488: switch(i){
"488
[e $U 358  ]
{
[; ;main2.c: 489: case 10: delay += 4;
"489
[e :U 359 ]
[e =+ _delay -> 4 `i ]
[; ;main2.c: 490: case 16: delay += 4;
"490
[e :U 360 ]
[e =+ _delay -> 4 `i ]
[; ;main2.c: 491: case 22: delay += 4;
"491
[e :U 361 ]
[e =+ _delay -> 4 `i ]
[; ;main2.c: 492: case 28: delay += 4;
"492
[e :U 362 ]
[e =+ _delay -> 4 `i ]
[; ;main2.c: 493: case 34: delay += 4;
"493
[e :U 363 ]
[e =+ _delay -> 4 `i ]
[; ;main2.c: 494: case 40: delay += 4;
"494
[e :U 364 ]
[e =+ _delay -> 4 `i ]
[; ;main2.c: 495: case 46: delay += 4;
"495
[e :U 365 ]
[e =+ _delay -> 4 `i ]
[; ;main2.c: 496: case 52: delay += 4;
"496
[e :U 366 ]
[e =+ _delay -> 4 `i ]
[; ;main2.c: 497: case 58: delay += 4;
"497
[e :U 367 ]
[e =+ _delay -> 4 `i ]
[; ;main2.c: 498: while(delay--);
"498
[e $U 368  ]
[e :U 369 ]
[e :U 368 ]
[e $ != -- _delay -> 1 `i -> 0 `i 369  ]
[e :U 370 ]
"499
}
[; ;main2.c: 499: }
[e $U 357  ]
"488
[e :U 358 ]
[e [\ _i , $ -> 10 `i 359
 , $ -> 16 `i 360
 , $ -> 22 `i 361
 , $ -> 28 `i 362
 , $ -> 34 `i 363
 , $ -> 40 `i 364
 , $ -> 46 `i 365
 , $ -> 52 `i 366
 , $ -> 58 `i 367
 357 ]
"499
[e :U 357 ]
[; ;main2.c: 504: if(i >= 5 && i < 10)
"504
[e $ ! && >= _i -> 5 `i < _i -> 10 `i 371  ]
[; ;main2.c: 505: LATA |= T[i - 5];
"505
[e =| _LATA *U + &U _T * -> -> - _i -> 5 `i `ui `ux -> -> # *U &U _T `ui `ux ]
[e :U 371 ]
[; ;main2.c: 506: if(i >= 11 && i < 16)
"506
[e $ ! && >= _i -> 11 `i < _i -> 16 `i 372  ]
[; ;main2.c: 507: LATA |= R[i - 11];
"507
[e =| _LATA *U + &U _R * -> -> - _i -> 11 `i `ui `ux -> -> # *U &U _R `ui `ux ]
[e :U 372 ]
[; ;main2.c: 508: if(i >= 17 && i < 22)
"508
[e $ ! && >= _i -> 17 `i < _i -> 22 `i 373  ]
[; ;main2.c: 509: LATA |= A[i - 17];
"509
[e =| _LATA *U + &U _A * -> -> - _i -> 17 `i `ui `ux -> -> # *U &U _A `ui `ux ]
[e :U 373 ]
[; ;main2.c: 510: if(i >= 23 && i < 28)
"510
[e $ ! && >= _i -> 23 `i < _i -> 28 `i 374  ]
[; ;main2.c: 511: LATA |= N[i - 23];
"511
[e =| _LATA *U + &U _N * -> -> - _i -> 23 `i `ui `ux -> -> # *U &U _N `ui `ux ]
[e :U 374 ]
[; ;main2.c: 512: if(i >= 29 && i < 34)
"512
[e $ ! && >= _i -> 29 `i < _i -> 34 `i 375  ]
[; ;main2.c: 513: LATA |= S[i - 29];
"513
[e =| _LATA *U + &U _S * -> -> - _i -> 29 `i `ui `ux -> -> # *U &U _S `ui `ux ]
[e :U 375 ]
[; ;main2.c: 514: if(i >= 35 && i < 40)
"514
[e $ ! && >= _i -> 35 `i < _i -> 40 `i 376  ]
[; ;main2.c: 515: LATA |= L[i - 35];
"515
[e =| _LATA *U + &U _L * -> -> - _i -> 35 `i `ui `ux -> -> # *U &U _L `ui `ux ]
[e :U 376 ]
[; ;main2.c: 516: if(i >= 41 && i < 46)
"516
[e $ ! && >= _i -> 41 `i < _i -> 46 `i 377  ]
[; ;main2.c: 517: LATA |= O[i - 41];
"517
[e =| _LATA *U + &U _O * -> -> - _i -> 41 `i `ui `ux -> -> # *U &U _O `ui `ux ]
[e :U 377 ]
[; ;main2.c: 518: if(i >= 47 && i < 52)
"518
[e $ ! && >= _i -> 47 `i < _i -> 52 `i 378  ]
[; ;main2.c: 519: LATA |= V[i - 47];
"519
[e =| _LATA *U + &U _V * -> -> - _i -> 47 `i `ui `ux -> -> # *U &U _V `ui `ux ]
[e :U 378 ]
[; ;main2.c: 520: if(i >= 53 && i < 58)
"520
[e $ ! && >= _i -> 53 `i < _i -> 58 `i 379  ]
[; ;main2.c: 521: LATA |= E[i - 53];
"521
[e =| _LATA *U + &U _E * -> -> - _i -> 53 `i `ui `ux -> -> # *U &U _E `ui `ux ]
[e :U 379 ]
[; ;main2.c: 522: if(i >= 74 && i < 84)
"522
[e $ ! && >= _i -> 74 `i < _i -> 84 `i 380  ]
[; ;main2.c: 523: LATA |= love[i-74];
"523
[e =| _LATA *U + &U _love * -> -> - _i -> 74 `i `ui `ux -> -> # *U &U _love `ui `ux ]
[e :U 380 ]
[; ;main2.c: 524: if(i >= arrow_i && i < arrow_i + 16)
"524
[e $ ! && >= _i _arrow_i < _i + _arrow_i -> 16 `i 381  ]
[; ;main2.c: 525: LATA |= arrow[i-arrow_i];
"525
[e =| _LATA -> *U + &U _arrow * -> -> - _i _arrow_i `ui `ux -> -> # *U &U _arrow `ui `ux `uc ]
[e :U 381 ]
[; ;main2.c: 526: if(i >= arrow_i + 95 && i < arrow_i + 95 + 16)
"526
[e $ ! && >= _i + _arrow_i -> 95 `i < _i + + _arrow_i -> 95 `i -> 16 `i 382  ]
[; ;main2.c: 527: LATA |= arrow[i-arrow_i-95];
"527
[e =| _LATA -> *U + &U _arrow * -> -> - - _i _arrow_i -> 95 `i `ui `ux -> -> # *U &U _arrow `ui `ux `uc ]
[e :U 382 ]
"528
[v _bright `i ~T0 @X0 1 a ]
[; ;main2.c: 528: int bright = 40;
[e = _bright -> 40 `i ]
[; ;main2.c: 529: while(bright--);
"529
[e $U 383  ]
[e :U 384 ]
[e :U 383 ]
[e $ != -- _bright -> 1 `i -> 0 `i 384  ]
[e :U 385 ]
[; ;main2.c: 530: LATA = 0;
"530
[e = _LATA -> -> 0 `i `uc ]
"531
[v _dark `i ~T0 @X0 1 a ]
[; ;main2.c: 531: int dark = 40;
[e = _dark -> 40 `i ]
[; ;main2.c: 532: while(dark--);
"532
[e $U 386  ]
[e :U 387 ]
[e :U 386 ]
[e $ != -- _dark -> 1 `i -> 0 `i 387  ]
[e :U 388 ]
"533
}
"486
[e =+ _i -> 1 `i ]
[e $ < _i -> 95 `i 354  ]
[e :U 355 ]
"533
}
[; ;main2.c: 533: }
[; ;main2.c: 534: if(++arrow_i > 95-15)
"534
[e $ ! > =+ _arrow_i -> 1 `i - -> 95 `i -> 15 `i 389  ]
[; ;main2.c: 535: arrow_i = -15;
"535
[e = _arrow_i -U -> 15 `i ]
[e :U 389 ]
"536
[v _delay `i ~T0 @X0 1 a ]
[; ;main2.c: 536: int delay = 0;
[e = _delay -> 0 `i ]
[; ;main2.c: 537: delay = -1;
"537
[e = _delay -U -> 1 `i ]
"538
}
[e :U 351 ]
"485
[e $ != -- _cycle -> -> 1 `i `l -> -> 0 `i `l 352  ]
[e :U 353 ]
[; ;main2.c: 538: }
[; ;main2.c: 541: }
"541
[e :UE 350 ]
}
"543
[v _display `(v ~T0 @X0 1 ef1`i ]
{
[; ;main2.c: 543: void display(int n){
[e :U _display ]
[v _n `i ~T0 @X0 1 r1 ]
[f ]
[v F3064 `i ~T0 @X0 -> 5 `i t ]
[v F3065 `F3064 ~T0 @X0 -> 10 `i s ]
[i F3065
:U ..
:U ..
"546
-> 31 `i
"547
-> 17 `i
"548
-> 17 `i
"549
-> 17 `i
"551
-> 31 `i
..
:U ..
"553
-> 16 `i
"554
-> 18 `i
"555
-> 31 `i
"556
-> 16 `i
"558
-> 16 `i
..
:U ..
"560
-> 28 `i
"561
-> 21 `i
"562
-> 21 `i
"563
-> 21 `i
"565
-> 23 `i
..
:U ..
"567
-> 16 `i
"568
-> 17 `i
"569
-> 21 `i
"570
-> 21 `i
"572
-> 31 `i
..
:U ..
"574
-> 7 `i
"575
-> 4 `i
"576
-> 4 `i
"577
-> 31 `i
"579
-> 4 `i
..
:U ..
"581
-> 23 `i
"582
-> 21 `i
"583
-> 21 `i
"584
-> 21 `i
"586
-> 29 `i
..
:U ..
"588
-> 31 `i
"589
-> 20 `i
"590
-> 20 `i
"591
-> 20 `i
"593
-> 28 `i
..
:U ..
"595
-> 1 `i
"596
-> 1 `i
"597
-> 1 `i
"598
-> 1 `i
"600
-> 31 `i
..
:U ..
"602
-> 31 `i
"603
-> 21 `i
"604
-> 21 `i
"605
-> 21 `i
"607
-> 31 `i
..
:U ..
"609
-> 7 `i
"610
-> 5 `i
"611
-> 5 `i
"612
-> 5 `i
"614
-> 31 `i
..
..
]
"544
[v _num `F3064 ~T0 @X0 -> 10 `i a ]
[; ;main2.c: 544: int num[10][5] = {
[; ;main2.c: 545: {
[; ;main2.c: 546: 0b00011111,
[; ;main2.c: 547: 0b00010001,
[; ;main2.c: 548: 0b00010001,
[; ;main2.c: 549: 0b00010001,
[; ;main2.c: 550: 0b00011111
[; ;main2.c: 551: },
[; ;main2.c: 552: {
[; ;main2.c: 553: 0b00010000,
[; ;main2.c: 554: 0b00010010,
[; ;main2.c: 555: 0b00011111,
[; ;main2.c: 556: 0b00010000,
[; ;main2.c: 557: 0b00010000
[; ;main2.c: 558: },
[; ;main2.c: 559: {
[; ;main2.c: 560: 0b00011100,
[; ;main2.c: 561: 0b00010101,
[; ;main2.c: 562: 0b00010101,
[; ;main2.c: 563: 0b00010101,
[; ;main2.c: 564: 0b00010111
[; ;main2.c: 565: },
[; ;main2.c: 566: {
[; ;main2.c: 567: 0b00010000,
[; ;main2.c: 568: 0b00010001,
[; ;main2.c: 569: 0b00010101,
[; ;main2.c: 570: 0b00010101,
[; ;main2.c: 571: 0b00011111
[; ;main2.c: 572: },
[; ;main2.c: 573: {
[; ;main2.c: 574: 0b00000111,
[; ;main2.c: 575: 0b00000100,
[; ;main2.c: 576: 0b00000100,
[; ;main2.c: 577: 0b00011111,
[; ;main2.c: 578: 0b00000100
[; ;main2.c: 579: },
[; ;main2.c: 580: {
[; ;main2.c: 581: 0b00010111,
[; ;main2.c: 582: 0b00010101,
[; ;main2.c: 583: 0b00010101,
[; ;main2.c: 584: 0b00010101,
[; ;main2.c: 585: 0b00011101
[; ;main2.c: 586: },
[; ;main2.c: 587: {
[; ;main2.c: 588: 0b00011111,
[; ;main2.c: 589: 0b00010100,
[; ;main2.c: 590: 0b00010100,
[; ;main2.c: 591: 0b00010100,
[; ;main2.c: 592: 0b00011100
[; ;main2.c: 593: },
[; ;main2.c: 594: {
[; ;main2.c: 595: 0b00000001,
[; ;main2.c: 596: 0b00000001,
[; ;main2.c: 597: 0b00000001,
[; ;main2.c: 598: 0b00000001,
[; ;main2.c: 599: 0b00011111
[; ;main2.c: 600: },
[; ;main2.c: 601: {
[; ;main2.c: 602: 0b00011111,
[; ;main2.c: 603: 0b00010101,
[; ;main2.c: 604: 0b00010101,
[; ;main2.c: 605: 0b00010101,
[; ;main2.c: 606: 0b00011111
[; ;main2.c: 607: },
[; ;main2.c: 608: {
[; ;main2.c: 609: 0b00000111,
[; ;main2.c: 610: 0b00000101,
[; ;main2.c: 611: 0b00000101,
[; ;main2.c: 612: 0b00000101,
[; ;main2.c: 613: 0b00011111
[; ;main2.c: 614: }
[; ;main2.c: 615: };
"615
[e = _num F3065 ]
"616
[v _iter `*i ~T0 @X0 1 a ]
[; ;main2.c: 616: int *iter = (int*)num[n];
[e = _iter &U *U + &U _num * -> -> _n `ui `ux -> * -> # *U &U *U &U _num `ui -> -> 5 `i `ui `ux ]
[; ;main2.c: 617: for(int i = 0; i < 5; ++i, ++iter){
"617
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 5 `i 391  ]
[e $U 392  ]
[e :U 391 ]
{
[; ;main2.c: 618: LATA = *iter;
"618
[e = _LATA -> *U _iter `uc ]
"619
[v _bright_i `i ~T0 @X0 1 a ]
[; ;main2.c: 619: int bright_i = 40;
[e = _bright_i -> 40 `i ]
[; ;main2.c: 620: while(bright_i--);
"620
[e $U 394  ]
[e :U 395 ]
[e :U 394 ]
[e $ != -- _bright_i -> 1 `i -> 0 `i 395  ]
[e :U 396 ]
[; ;main2.c: 621: LATA = 0;
"621
[e = _LATA -> -> 0 `i `uc ]
"622
[v _dark_i `i ~T0 @X0 1 a ]
[; ;main2.c: 622: int dark_i = 40;
[e = _dark_i -> 40 `i ]
[; ;main2.c: 623: while(dark_i--);
"623
[e $U 397  ]
[e :U 398 ]
[e :U 397 ]
[e $ != -- _dark_i -> 1 `i -> 0 `i 398  ]
[e :U 399 ]
"624
}
"617
[e ; =+ _i -> 1 `i =+ _iter * -> -> 1 `i `x -> -> # *U _iter `i `x ]
[e $ < _i -> 5 `i 391  ]
[e :U 392 ]
"624
}
[; ;main2.c: 624: }
[; ;main2.c: 627: }
"627
[e :UE 390 ]
}
"629
[v _mode_clock `(v ~T0 @X0 1 ef ]
{
[; ;main2.c: 629: void mode_clock(){
[e :U _mode_clock ]
[f ]
"630
[v _state `i ~T0 @X0 1 a ]
[; ;main2.c: 630: int state = 0;
[e = _state -> 0 `i ]
[v F3074 `i ~T0 @X0 -> 10 `i t ]
[v F3075 `F3074 ~T0 @X0 -> 6 `i s ]
[i F3075
:U ..
:U ..
"634
-> 0 `i
"635
-> 1020 `i
"636
-> 946 `i
"637
-> 805 `i
"638
-> 819 `i
"639
-> 907 `i
"640
-> 819 `i
"641
-> 805 `i
"642
-> 946 `i
"644
-> 1020 `i
..
:U ..
"646
-> 908 `i
"647
-> 414 `i
"648
-> 947 `i
"649
-> 803 `i
"650
-> 545 `i
"651
-> 529 `i
"652
-> 787 `i
"653
-> 819 `i
"654
-> 486 `i
"656
-> 199 `i
..
:U ..
"658
-> 3 `i
"659
-> 63 `i
"660
-> 249 `i
"661
-> 464 `i
"662
-> 784 `i
"663
-> 784 `i
"664
-> 464 `i
"665
-> 249 `i
"666
-> 63 `i
"668
-> 3 `i
..
:U ..
"670
-> 771 `i
"671
-> 1023 `i
"672
-> 448 `i
"673
-> 96 `i
"674
-> 48 `i
"675
-> 48 `i
"676
-> 96 `i
"677
-> 448 `i
"678
-> 1023 `i
"680
-> 771 `i
..
:U ..
"682
-> 0 `i
"683
-> 0 `i
"684
-> 0 `i
"685
-> 0 `i
"686
-> 992 `i
"687
-> 912 `i
"688
-> 896 `i
"689
-> 0 `i
"690
-> 0 `i
"692
-> 0 `i
..
:U ..
"694
-> 769 `i
"695
-> 515 `i
"696
-> 975 `i
"697
-> 220 `i
"698
-> 112 `i
"699
-> 56 `i
"700
-> 236 `i
"701
-> 975 `i
"702
-> 515 `i
"704
-> 769 `i
..
..
]
"631
[v _XMAS `F3074 ~T0 @X0 -> 6 `i a ]
[; ;main2.c: 631: int XMAS[6][10] =
[; ;main2.c: 632: {
[; ;main2.c: 633: {
[; ;main2.c: 634: 0b0000000000,
[; ;main2.c: 635: 0b1111111100,
[; ;main2.c: 636: 0b1110110010,
[; ;main2.c: 637: 0b1100100101,
[; ;main2.c: 638: 0b1100110011,
[; ;main2.c: 639: 0b1110001011,
[; ;main2.c: 640: 0b1100110011,
[; ;main2.c: 641: 0b1100100101,
[; ;main2.c: 642: 0b1110110010,
[; ;main2.c: 643: 0b1111111100
[; ;main2.c: 644: },
[; ;main2.c: 645: {
[; ;main2.c: 646: 0b1110001100,
[; ;main2.c: 647: 0b0110011110,
[; ;main2.c: 648: 0b1110110011,
[; ;main2.c: 649: 0b1100100011,
[; ;main2.c: 650: 0b1000100001,
[; ;main2.c: 651: 0b1000010001,
[; ;main2.c: 652: 0b1100010011,
[; ;main2.c: 653: 0b1100110011,
[; ;main2.c: 654: 0b0111100110,
[; ;main2.c: 655: 0b0011000111
[; ;main2.c: 656: },
[; ;main2.c: 657: {
[; ;main2.c: 658: 0b0000000011,
[; ;main2.c: 659: 0b0000111111,
[; ;main2.c: 660: 0b0011111001,
[; ;main2.c: 661: 0b0111010000,
[; ;main2.c: 662: 0b1100010000,
[; ;main2.c: 663: 0b1100010000,
[; ;main2.c: 664: 0b0111010000,
[; ;main2.c: 665: 0b0011111001,
[; ;main2.c: 666: 0b0000111111,
[; ;main2.c: 667: 0b0000000011
[; ;main2.c: 668: },
[; ;main2.c: 669: {
[; ;main2.c: 670: 0b1100000011,
[; ;main2.c: 671: 0b1111111111,
[; ;main2.c: 672: 0b0111000000,
[; ;main2.c: 673: 0b0001100000,
[; ;main2.c: 674: 0b0000110000,
[; ;main2.c: 675: 0b0000110000,
[; ;main2.c: 676: 0b0001100000,
[; ;main2.c: 677: 0b0111000000,
[; ;main2.c: 678: 0b1111111111,
[; ;main2.c: 679: 0b1100000011
[; ;main2.c: 680: },
[; ;main2.c: 681: {
[; ;main2.c: 682: 0b0000000000,
[; ;main2.c: 683: 0b0000000000,
[; ;main2.c: 684: 0b0000000000,
[; ;main2.c: 685: 0b0000000000,
[; ;main2.c: 686: 0b1111100000,
[; ;main2.c: 687: 0b1110010000,
[; ;main2.c: 688: 0b1110000000,
[; ;main2.c: 689: 0b0000000000,
[; ;main2.c: 690: 0b0000000000,
[; ;main2.c: 691: 0b0000000000
[; ;main2.c: 692: },
[; ;main2.c: 693: {
[; ;main2.c: 694: 0b1100000001,
[; ;main2.c: 695: 0b1000000011,
[; ;main2.c: 696: 0b1111001111,
[; ;main2.c: 697: 0b0011011100,
[; ;main2.c: 698: 0b0001110000,
[; ;main2.c: 699: 0b0000111000,
[; ;main2.c: 700: 0b0011101100,
[; ;main2.c: 701: 0b1111001111,
[; ;main2.c: 702: 0b1000000011,
[; ;main2.c: 703: 0b1100000001
[; ;main2.c: 704: }
[; ;main2.c: 705: };
"705
[e = _XMAS F3075 ]
"707
[v _display_cycle `l ~T0 @X0 1 a ]
[; ;main2.c: 707: long int display_cycle = -1;
[e = _display_cycle -> -U -> 1 `i `l ]
[; ;main2.c: 709: while(1){
"709
[e :U 402 ]
{
[; ;main2.c: 712: display(hours/10);
"712
[e ( _display (1 / _hours -> 10 `i ]
[; ;main2.c: 713: display(hours%10);
"713
[e ( _display (1 % _hours -> 10 `i ]
"716
[v _delay `i ~T0 @X0 1 a ]
[; ;main2.c: 716: int delay = 80;
[e = _delay -> 80 `i ]
[; ;main2.c: 717: while(delay--);
"717
[e $U 404  ]
[e :U 405 ]
[e :U 404 ]
[e $ != -- _delay -> 1 `i -> 0 `i 405  ]
[e :U 406 ]
[; ;main2.c: 718: if(++state & 0b1000)
"718
[e $ ! != & =+ _state -> 1 `i -> 8 `i -> 0 `i 407  ]
[; ;main2.c: 719: LATA = 0b00001010;
"719
[e = _LATA -> -> 10 `i `uc ]
[e $U 408  ]
"720
[e :U 407 ]
[; ;main2.c: 720: else
[; ;main2.c: 721: LATA = 0;
"721
[e = _LATA -> -> 0 `i `uc ]
[e :U 408 ]
"722
[v _minH `i ~T0 @X0 1 a ]
[; ;main2.c: 722: int minH = minutes / 10;
[e = _minH / _minutes -> 10 `i ]
[; ;main2.c: 723: LATA = 0;
"723
[e = _LATA -> -> 0 `i `uc ]
"724
[v _minL `i ~T0 @X0 1 a ]
[; ;main2.c: 724: int minL = minutes % 10;
[e = _minL % _minutes -> 10 `i ]
[; ;main2.c: 725: delay = 80;
"725
[e = _delay -> 80 `i ]
[; ;main2.c: 726: while(delay--);
"726
[e $U 409  ]
[e :U 410 ]
[e :U 409 ]
[e $ != -- _delay -> 1 `i -> 0 `i 410  ]
[e :U 411 ]
[; ;main2.c: 729: display(minH);
"729
[e ( _display (1 _minH ]
[; ;main2.c: 730: display(minL);
"730
[e ( _display (1 _minL ]
[; ;main2.c: 733: delay = 80;
"733
[e = _delay -> 80 `i ]
[; ;main2.c: 734: while(delay--);
"734
[e $U 412  ]
[e :U 413 ]
[e :U 412 ]
[e $ != -- _delay -> 1 `i -> 0 `i 413  ]
[e :U 414 ]
[; ;main2.c: 735: if(state & 0b1000)
"735
[e $ ! != & _state -> 8 `i -> 0 `i 415  ]
[; ;main2.c: 736: LATA = 0b00001010;
"736
[e = _LATA -> -> 10 `i `uc ]
[e $U 416  ]
"737
[e :U 415 ]
[; ;main2.c: 737: else
[; ;main2.c: 738: LATA = 0;
"738
[e = _LATA -> -> 0 `i `uc ]
[e :U 416 ]
"739
[v _secH `i ~T0 @X0 1 a ]
[; ;main2.c: 739: int secH = seconds / 10;
[e = _secH / _seconds -> 10 `i ]
[; ;main2.c: 740: LATA = 0;
"740
[e = _LATA -> -> 0 `i `uc ]
"741
[v _secL `i ~T0 @X0 1 a ]
[; ;main2.c: 741: int secL = seconds % 10;
[e = _secL % _seconds -> 10 `i ]
[; ;main2.c: 742: delay = 80;
"742
[e = _delay -> 80 `i ]
[; ;main2.c: 743: while(delay--);
"743
[e $U 417  ]
[e :U 418 ]
[e :U 417 ]
[e $ != -- _delay -> 1 `i -> 0 `i 418  ]
[e :U 419 ]
[; ;main2.c: 746: display(secH);
"746
[e ( _display (1 _secH ]
[; ;main2.c: 747: display(secL);
"747
[e ( _display (1 _secL ]
[; ;main2.c: 749: delay = 1120;
"749
[e = _delay -> 1120 `i ]
[; ;main2.c: 750: while(delay--);
"750
[e $U 420  ]
[e :U 421 ]
[e :U 420 ]
[e $ != -- _delay -> 1 `i -> 0 `i 421  ]
[e :U 422 ]
[; ;main2.c: 752: for(int i = 0; i < 6; ++i){
"752
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 6 `i 423  ]
[e $U 424  ]
[e :U 423 ]
{
"753
[v _show `*ui ~T0 @X0 1 a ]
[; ;main2.c: 753: unsigned int *show = (unsigned int*)XMAS[i];
[e = _show -> &U *U + &U _XMAS * -> -> _i `ui `ux -> * -> # *U &U *U &U _XMAS `ui -> -> 10 `i `ui `ux `*ui ]
[; ;main2.c: 754: for(int j = 0; j < 10; ++j, ++show){
"754
{
[v _j `i ~T0 @X0 1 a ]
[e = _j -> 0 `i ]
[e $ < _j -> 10 `i 426  ]
[e $U 427  ]
[e :U 426 ]
{
[; ;main2.c: 755: LATA = *show;
"755
[e = _LATA -> *U _show `uc ]
[; ;main2.c: 756: LATD = *show >> 8;
"756
[e = _LATD -> >> *U _show -> 8 `i `uc ]
"757
[v _bright `i ~T0 @X0 1 a ]
[; ;main2.c: 757: int bright = 40;
[e = _bright -> 40 `i ]
[; ;main2.c: 758: while(bright--);
"758
[e $U 429  ]
[e :U 430 ]
[e :U 429 ]
[e $ != -- _bright -> 1 `i -> 0 `i 430  ]
[e :U 431 ]
[; ;main2.c: 759: LATA = 0;
"759
[e = _LATA -> -> 0 `i `uc ]
[; ;main2.c: 760: LATD = 0;
"760
[e = _LATD -> -> 0 `i `uc ]
"761
[v _dark `i ~T0 @X0 1 a ]
[; ;main2.c: 761: int dark = 40;
[e = _dark -> 40 `i ]
[; ;main2.c: 762: while(dark--);
"762
[e $U 432  ]
[e :U 433 ]
[e :U 432 ]
[e $ != -- _dark -> 1 `i -> 0 `i 433  ]
[e :U 434 ]
"763
}
"754
[e ; =+ _j -> 1 `i =+ _show * -> -> 1 `i `x -> -> # *U _show `i `x ]
[e $ < _j -> 10 `i 426  ]
[e :U 427 ]
"763
}
[; ;main2.c: 763: }
[; ;main2.c: 764: delay = 100;
"764
[e = _delay -> 100 `i ]
[; ;main2.c: 765: while(delay--);
"765
[e $U 435  ]
[e :U 436 ]
[e :U 435 ]
[e $ != -- _delay -> 1 `i -> 0 `i 436  ]
[e :U 437 ]
"766
}
"752
[e =+ _i -> 1 `i ]
[e $ < _i -> 6 `i 423  ]
[e :U 424 ]
"766
}
[; ;main2.c: 766: }
[; ;main2.c: 767: delay = 1120;
"767
[e = _delay -> 1120 `i ]
[; ;main2.c: 768: while(delay--);
"768
[e $U 438  ]
[e :U 439 ]
[e :U 438 ]
[e $ != -- _delay -> 1 `i -> 0 `i 439  ]
[e :U 440 ]
"769
}
[e :U 401 ]
"709
[e $U 402  ]
[e :U 403 ]
[; ;main2.c: 769: }
[; ;main2.c: 770: }
"770
[e :UE 400 ]
}
"772
[v _update_time `(v ~T0 @X0 1 ef ]
{
[; ;main2.c: 772: void update_time(){
[e :U _update_time ]
[f ]
[; ;main2.c: 773: if(++seconds == 60){
"773
[e $ ! == =+ _seconds -> 1 `i -> 60 `i 442  ]
{
[; ;main2.c: 774: seconds = 0;
"774
[e = _seconds -> 0 `i ]
[; ;main2.c: 775: if(++minutes==60){
"775
[e $ ! == =+ _minutes -> 1 `i -> 60 `i 443  ]
{
[; ;main2.c: 776: minutes = 0;
"776
[e = _minutes -> 0 `i ]
[; ;main2.c: 777: if(++hours == 24)
"777
[e $ ! == =+ _hours -> 1 `i -> 24 `i 444  ]
[; ;main2.c: 778: hours = 0;
"778
[e = _hours -> 0 `i ]
[e :U 444 ]
"779
}
[e :U 443 ]
"780
}
[e :U 442 ]
[; ;main2.c: 779: }
[; ;main2.c: 780: }
[; ;main2.c: 781: }
"781
[e :UE 441 ]
}
[v $root$_tc_int `(v ~T0 @X0 0 e ]
[v F3091 `(v ~T0 @X0 1 tf ]
"783
[v _tc_int `IF3091 ~T0 @X0 1 e ]
"784
{
[; ;main2.c: 783: void interrupt tc_int(void)
[; ;main2.c: 784: {
[e :U _tc_int ]
[f ]
[; ;main2.c: 785: if(TMR1IE && TMR1IF){
"785
[e $ ! && _TMR1IE _TMR1IF 446  ]
{
[; ;main2.c: 786: TMR1 = 15535;
"786
[e = _TMR1 -> -> 15535 `i `us ]
[; ;main2.c: 787: TMR1IF=0;
"787
[e = _TMR1IF -> -> 0 `i `b ]
[; ;main2.c: 788: count++;
"788
[e ++ _count -> 1 `i ]
[; ;main2.c: 789: if(count == 5){
"789
[e $ ! == _count -> 5 `i 447  ]
{
[; ;main2.c: 790: count = 0;
"790
[e = _count -> 0 `i ]
[; ;main2.c: 791: update_time();
"791
[e ( _update_time ..  ]
"792
}
[e :U 447 ]
"793
}
[e :U 446 ]
[; ;main2.c: 792: }
[; ;main2.c: 793: }
[; ;main2.c: 794: }
"794
[e :UE 445 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"796
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main2.c: 796: void main(void) {
[e :U _main ]
[f ]
[; ;main2.c: 797: OSCCONbits.IRCF = 0b111;
"797
[e = . . _OSCCONbits 0 3 -> -> 7 `i `uc ]
[; ;main2.c: 800: RCONbits.IPEN=0x01;
"800
[e = . . _RCONbits 5 7 -> -> 1 `i `uc ]
[; ;main2.c: 801: T1CON = 0b10110101;
"801
[e = _T1CON -> -> 181 `i `uc ]
[; ;main2.c: 802: TMR1 = 15536;
"802
[e = _TMR1 -> -> 15536 `i `us ]
[; ;main2.c: 803: PIE1bits.TMR1IE=1;
"803
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;main2.c: 804: IPR1bits.TMR1IP=1;
"804
[e = . . _IPR1bits 0 0 -> -> 1 `i `uc ]
[; ;main2.c: 805: PIR1bits.TMR1IF=0;
"805
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;main2.c: 806: INTCONbits.GIE=1;
"806
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main2.c: 809: hours = 21;
"809
[e = _hours -> 21 `i ]
[; ;main2.c: 810: minutes = 0;
"810
[e = _minutes -> 0 `i ]
[; ;main2.c: 812: TRISA = 0;
"812
[e = _TRISA -> -> 0 `i `uc ]
[; ;main2.c: 813: TRISD = 0;
"813
[e = _TRISD -> -> 0 `i `uc ]
[; ;main2.c: 814: LATD = 0;
"814
[e = _LATD -> -> 0 `i `uc ]
[; ;main2.c: 815: LATA = 0;
"815
[e = _LATA -> -> 0 `i `uc ]
[; ;main2.c: 816: mode_TransLove();
"816
[e ( _mode_TransLove ..  ]
[; ;main2.c: 817: mode_clock();
"817
[e ( _mode_clock ..  ]
[; ;main2.c: 818: mode_walker();
"818
[e ( _mode_walker ..  ]
[; ;main2.c: 821: while(1);
"821
[e :U 450 ]
[e :U 449 ]
[e $U 450  ]
[e :U 451 ]
[; ;main2.c: 822: }
"822
[e :UE 448 ]
}
