# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../AGPtoPCI/core_logic.v" \
"../../../../../AGPtoPCI/graphic_controller.v" \
"../../../../lab_01_proj.ip_user_files/bd/lab_v_1_0/ip/lab_v_1_0_core_logic_0_0/sim/lab_v_1_0_core_logic_0_0.v" \
"../../../../lab_01_proj.ip_user_files/bd/lab_v_1_0/ip/lab_v_1_0_graphic_controller_0_0/sim/lab_v_1_0_graphic_controller_0_0.v" \
"../../../../lab_01_proj.ip_user_files/bd/lab_v_1_0/sim/lab_v_1_0.v" \
"../../../../lab_01_proj.srcs/sources_1/bd/lab_v_1_0/hdl/lab_v_1_0_wrapper.v" \
"../../../../lab_01_proj.srcs/sim_1/new/test_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
