ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32c0xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32c0xx_it.c"
  18              		.section	.text.NMI_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	NMI_Handler
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	NMI_Handler:
  26              	.LFB342:
   1:Core/Src/stm32c0xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32c0xx_it.c **** /**
   3:Core/Src/stm32c0xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32c0xx_it.c ****   * @file    stm32c0xx_it.c
   5:Core/Src/stm32c0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32c0xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32c0xx_it.c ****   * @attention
   8:Core/Src/stm32c0xx_it.c ****   *
   9:Core/Src/stm32c0xx_it.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/stm32c0xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32c0xx_it.c ****   *
  12:Core/Src/stm32c0xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32c0xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32c0xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32c0xx_it.c ****   *
  16:Core/Src/stm32c0xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32c0xx_it.c ****   */
  18:Core/Src/stm32c0xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32c0xx_it.c **** 
  20:Core/Src/stm32c0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32c0xx_it.c **** #include "main.h"
  22:Core/Src/stm32c0xx_it.c **** #include "stm32c0xx_it.h"
  23:Core/Src/stm32c0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32c0xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32c0xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32c0xx_it.c **** 
  27:Core/Src/stm32c0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32c0xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32c0xx_it.c **** 
  30:Core/Src/stm32c0xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32c0xx_it.c **** 
  32:Core/Src/stm32c0xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s 			page 2


  33:Core/Src/stm32c0xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32c0xx_it.c **** 
  35:Core/Src/stm32c0xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32c0xx_it.c **** 
  37:Core/Src/stm32c0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32c0xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32c0xx_it.c **** 
  40:Core/Src/stm32c0xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32c0xx_it.c **** 
  42:Core/Src/stm32c0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32c0xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32c0xx_it.c **** 
  45:Core/Src/stm32c0xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32c0xx_it.c **** 
  47:Core/Src/stm32c0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32c0xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32c0xx_it.c **** 
  50:Core/Src/stm32c0xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32c0xx_it.c **** 
  52:Core/Src/stm32c0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32c0xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32c0xx_it.c **** 
  55:Core/Src/stm32c0xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32c0xx_it.c **** 
  57:Core/Src/stm32c0xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32c0xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  59:Core/Src/stm32c0xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  60:Core/Src/stm32c0xx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32c0xx_it.c **** 
  62:Core/Src/stm32c0xx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32c0xx_it.c **** 
  64:Core/Src/stm32c0xx_it.c **** /******************************************************************************/
  65:Core/Src/stm32c0xx_it.c **** /*           Cortex Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32c0xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32c0xx_it.c **** /**
  68:Core/Src/stm32c0xx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:Core/Src/stm32c0xx_it.c ****   */
  70:Core/Src/stm32c0xx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32c0xx_it.c **** {
  27              		.loc 1 71 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  72:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32c0xx_it.c **** 
  74:Core/Src/stm32c0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:Core/Src/stm32c0xx_it.c ****    while (1)
  34              		.loc 1 76 4 view .LVU1
  77:Core/Src/stm32c0xx_it.c ****   {
  78:Core/Src/stm32c0xx_it.c ****   }
  35              		.loc 1 78 3 view .LVU2
  76:Core/Src/stm32c0xx_it.c ****   {
  36              		.loc 1 76 10 view .LVU3
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s 			page 3


  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE342:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.code	16
  46              		.thumb_func
  48              	HardFault_Handler:
  49              	.LFB343:
  79:Core/Src/stm32c0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32c0xx_it.c **** }
  81:Core/Src/stm32c0xx_it.c **** 
  82:Core/Src/stm32c0xx_it.c **** /**
  83:Core/Src/stm32c0xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Core/Src/stm32c0xx_it.c ****   */
  85:Core/Src/stm32c0xx_it.c **** void HardFault_Handler(void)
  86:Core/Src/stm32c0xx_it.c **** {
  50              		.loc 1 86 1 view -0
  51              		.cfi_startproc
  52              		@ Volatile: function does not return.
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56              	.L4:
  87:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Core/Src/stm32c0xx_it.c **** 
  89:Core/Src/stm32c0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:Core/Src/stm32c0xx_it.c ****   while (1)
  57              		.loc 1 90 3 view .LVU5
  91:Core/Src/stm32c0xx_it.c ****   {
  92:Core/Src/stm32c0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  93:Core/Src/stm32c0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  94:Core/Src/stm32c0xx_it.c ****   }
  58              		.loc 1 94 3 view .LVU6
  90:Core/Src/stm32c0xx_it.c ****   {
  59              		.loc 1 90 9 view .LVU7
  60 0000 FEE7     		b	.L4
  61              		.cfi_endproc
  62              	.LFE343:
  64              		.section	.text.SVC_Handler,"ax",%progbits
  65              		.align	1
  66              		.global	SVC_Handler
  67              		.syntax unified
  68              		.code	16
  69              		.thumb_func
  71              	SVC_Handler:
  72              	.LFB344:
  95:Core/Src/stm32c0xx_it.c **** }
  96:Core/Src/stm32c0xx_it.c **** 
  97:Core/Src/stm32c0xx_it.c **** /**
  98:Core/Src/stm32c0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
  99:Core/Src/stm32c0xx_it.c ****   */
 100:Core/Src/stm32c0xx_it.c **** void SVC_Handler(void)
 101:Core/Src/stm32c0xx_it.c **** {
  73              		.loc 1 101 1 view -0
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s 			page 4


  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
 102:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 103:Core/Src/stm32c0xx_it.c **** 
 104:Core/Src/stm32c0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 105:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 106:Core/Src/stm32c0xx_it.c **** 
 107:Core/Src/stm32c0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 108:Core/Src/stm32c0xx_it.c **** }
  78              		.loc 1 108 1 view .LVU9
  79              		@ sp needed
  80 0000 7047     		bx	lr
  81              		.cfi_endproc
  82              	.LFE344:
  84              		.section	.text.PendSV_Handler,"ax",%progbits
  85              		.align	1
  86              		.global	PendSV_Handler
  87              		.syntax unified
  88              		.code	16
  89              		.thumb_func
  91              	PendSV_Handler:
  92              	.LFB345:
 109:Core/Src/stm32c0xx_it.c **** 
 110:Core/Src/stm32c0xx_it.c **** /**
 111:Core/Src/stm32c0xx_it.c ****   * @brief This function handles Pendable request for system service.
 112:Core/Src/stm32c0xx_it.c ****   */
 113:Core/Src/stm32c0xx_it.c **** void PendSV_Handler(void)
 114:Core/Src/stm32c0xx_it.c **** {
  93              		.loc 1 114 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		@ link register save eliminated.
 115:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 116:Core/Src/stm32c0xx_it.c **** 
 117:Core/Src/stm32c0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 118:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 119:Core/Src/stm32c0xx_it.c **** 
 120:Core/Src/stm32c0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 121:Core/Src/stm32c0xx_it.c **** }
  98              		.loc 1 121 1 view .LVU11
  99              		@ sp needed
 100 0000 7047     		bx	lr
 101              		.cfi_endproc
 102              	.LFE345:
 104              		.section	.text.SysTick_Handler,"ax",%progbits
 105              		.align	1
 106              		.global	SysTick_Handler
 107              		.syntax unified
 108              		.code	16
 109              		.thumb_func
 111              	SysTick_Handler:
 112              	.LFB346:
 122:Core/Src/stm32c0xx_it.c **** 
 123:Core/Src/stm32c0xx_it.c **** /**
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s 			page 5


 124:Core/Src/stm32c0xx_it.c ****   * @brief This function handles System tick timer.
 125:Core/Src/stm32c0xx_it.c ****   */
 126:Core/Src/stm32c0xx_it.c **** void SysTick_Handler(void)
 127:Core/Src/stm32c0xx_it.c **** {
 113              		.loc 1 127 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117 0000 10B5     		push	{r4, lr}
 118              		.cfi_def_cfa_offset 8
 119              		.cfi_offset 4, -8
 120              		.cfi_offset 14, -4
 128:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 129:Core/Src/stm32c0xx_it.c **** 
 130:Core/Src/stm32c0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 131:Core/Src/stm32c0xx_it.c ****   HAL_IncTick();
 121              		.loc 1 131 3 view .LVU13
 122 0002 FFF7FEFF 		bl	HAL_IncTick
 123              	.LVL0:
 132:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 133:Core/Src/stm32c0xx_it.c **** 
 134:Core/Src/stm32c0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 135:Core/Src/stm32c0xx_it.c **** }
 124              		.loc 1 135 1 is_stmt 0 view .LVU14
 125              		@ sp needed
 126 0006 10BD     		pop	{r4, pc}
 127              		.cfi_endproc
 128              	.LFE346:
 130              		.section	.text.EXTI0_1_IRQHandler,"ax",%progbits
 131              		.align	1
 132              		.global	EXTI0_1_IRQHandler
 133              		.syntax unified
 134              		.code	16
 135              		.thumb_func
 137              	EXTI0_1_IRQHandler:
 138              	.LFB347:
 136:Core/Src/stm32c0xx_it.c **** 
 137:Core/Src/stm32c0xx_it.c **** /******************************************************************************/
 138:Core/Src/stm32c0xx_it.c **** /* STM32C0xx Peripheral Interrupt Handlers                                    */
 139:Core/Src/stm32c0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 140:Core/Src/stm32c0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 141:Core/Src/stm32c0xx_it.c **** /* please refer to the startup file (startup_stm32c0xx.s).                    */
 142:Core/Src/stm32c0xx_it.c **** /******************************************************************************/
 143:Core/Src/stm32c0xx_it.c **** 
 144:Core/Src/stm32c0xx_it.c **** /**
 145:Core/Src/stm32c0xx_it.c ****   * @brief This function handles EXTI line 0 and line 1 interrupts.
 146:Core/Src/stm32c0xx_it.c ****   */
 147:Core/Src/stm32c0xx_it.c **** void EXTI0_1_IRQHandler(void)
 148:Core/Src/stm32c0xx_it.c **** {
 139              		.loc 1 148 1 is_stmt 1 view -0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 0, uses_anonymous_args = 0
 143 0000 10B5     		push	{r4, lr}
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 4, -8
 146              		.cfi_offset 14, -4
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s 			page 6


 149:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN EXTI0_1_IRQn 0 */
 150:Core/Src/stm32c0xx_it.c **** 
 151:Core/Src/stm32c0xx_it.c ****   /* USER CODE END EXTI0_1_IRQn 0 */
 152:Core/Src/stm32c0xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(HALL_DIGITAL_Pin);
 147              		.loc 1 152 3 view .LVU16
 148 0002 0120     		movs	r0, #1
 149 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 150              	.LVL1:
 153:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN EXTI0_1_IRQn 1 */
 154:Core/Src/stm32c0xx_it.c **** 
 155:Core/Src/stm32c0xx_it.c ****   /* USER CODE END EXTI0_1_IRQn 1 */
 156:Core/Src/stm32c0xx_it.c **** }
 151              		.loc 1 156 1 is_stmt 0 view .LVU17
 152              		@ sp needed
 153 0008 10BD     		pop	{r4, pc}
 154              		.cfi_endproc
 155              	.LFE347:
 157              		.section	.text.EXTI4_15_IRQHandler,"ax",%progbits
 158              		.align	1
 159              		.global	EXTI4_15_IRQHandler
 160              		.syntax unified
 161              		.code	16
 162              		.thumb_func
 164              	EXTI4_15_IRQHandler:
 165              	.LFB348:
 157:Core/Src/stm32c0xx_it.c **** 
 158:Core/Src/stm32c0xx_it.c **** /**
 159:Core/Src/stm32c0xx_it.c ****   * @brief This function handles EXTI line 4 to 15 interrupts.
 160:Core/Src/stm32c0xx_it.c ****   */
 161:Core/Src/stm32c0xx_it.c **** void EXTI4_15_IRQHandler(void)
 162:Core/Src/stm32c0xx_it.c **** {
 166              		.loc 1 162 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170 0000 10B5     		push	{r4, lr}
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 4, -8
 173              		.cfi_offset 14, -4
 163:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN EXTI4_15_IRQn 0 */
 164:Core/Src/stm32c0xx_it.c **** 
 165:Core/Src/stm32c0xx_it.c ****   /* USER CODE END EXTI4_15_IRQn 0 */
 166:Core/Src/stm32c0xx_it.c ****   BSP_PB_IRQHandler(BUTTON_USER);
 174              		.loc 1 166 3 view .LVU19
 175 0002 0020     		movs	r0, #0
 176 0004 FFF7FEFF 		bl	BSP_PB_IRQHandler
 177              	.LVL2:
 167:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN EXTI4_15_IRQn 1 */
 168:Core/Src/stm32c0xx_it.c **** 
 169:Core/Src/stm32c0xx_it.c ****   /* USER CODE END EXTI4_15_IRQn 1 */
 170:Core/Src/stm32c0xx_it.c **** }
 178              		.loc 1 170 1 is_stmt 0 view .LVU20
 179              		@ sp needed
 180 0008 10BD     		pop	{r4, pc}
 181              		.cfi_endproc
 182              	.LFE348:
 184              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s 			page 7


 185              		.align	1
 186              		.global	DMA1_Channel1_IRQHandler
 187              		.syntax unified
 188              		.code	16
 189              		.thumb_func
 191              	DMA1_Channel1_IRQHandler:
 192              	.LFB349:
 171:Core/Src/stm32c0xx_it.c **** 
 172:Core/Src/stm32c0xx_it.c **** /**
 173:Core/Src/stm32c0xx_it.c ****   * @brief This function handles DMA1 channel 1 interrupt.
 174:Core/Src/stm32c0xx_it.c ****   */
 175:Core/Src/stm32c0xx_it.c **** void DMA1_Channel1_IRQHandler(void)
 176:Core/Src/stm32c0xx_it.c **** {
 193              		.loc 1 176 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197 0000 10B5     		push	{r4, lr}
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 4, -8
 200              		.cfi_offset 14, -4
 177:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
 178:Core/Src/stm32c0xx_it.c **** 
 179:Core/Src/stm32c0xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
 180:Core/Src/stm32c0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 201              		.loc 1 180 3 view .LVU22
 202 0002 0248     		ldr	r0, .L11
 203 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 204              	.LVL3:
 181:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
 182:Core/Src/stm32c0xx_it.c **** 
 183:Core/Src/stm32c0xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
 184:Core/Src/stm32c0xx_it.c **** }
 205              		.loc 1 184 1 is_stmt 0 view .LVU23
 206              		@ sp needed
 207 0008 10BD     		pop	{r4, pc}
 208              	.L12:
 209 000a C046     		.align	2
 210              	.L11:
 211 000c 00000000 		.word	hdma_adc1
 212              		.cfi_endproc
 213              	.LFE349:
 215              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 216              		.align	1
 217              		.global	DMA1_Channel2_3_IRQHandler
 218              		.syntax unified
 219              		.code	16
 220              		.thumb_func
 222              	DMA1_Channel2_3_IRQHandler:
 223              	.LFB350:
 185:Core/Src/stm32c0xx_it.c **** 
 186:Core/Src/stm32c0xx_it.c **** /**
 187:Core/Src/stm32c0xx_it.c ****   * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
 188:Core/Src/stm32c0xx_it.c ****   */
 189:Core/Src/stm32c0xx_it.c **** void DMA1_Channel2_3_IRQHandler(void)
 190:Core/Src/stm32c0xx_it.c **** {
 224              		.loc 1 190 1 is_stmt 1 view -0
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s 			page 8


 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228 0000 10B5     		push	{r4, lr}
 229              		.cfi_def_cfa_offset 8
 230              		.cfi_offset 4, -8
 231              		.cfi_offset 14, -4
 191:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
 192:Core/Src/stm32c0xx_it.c **** 
 193:Core/Src/stm32c0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 0 */
 194:Core/Src/stm32c0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart2_tx);
 232              		.loc 1 194 3 view .LVU25
 233 0002 0248     		ldr	r0, .L14
 234 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 235              	.LVL4:
 195:Core/Src/stm32c0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
 196:Core/Src/stm32c0xx_it.c **** 
 197:Core/Src/stm32c0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 1 */
 198:Core/Src/stm32c0xx_it.c **** }
 236              		.loc 1 198 1 is_stmt 0 view .LVU26
 237              		@ sp needed
 238 0008 10BD     		pop	{r4, pc}
 239              	.L15:
 240 000a C046     		.align	2
 241              	.L14:
 242 000c 00000000 		.word	hdma_usart2_tx
 243              		.cfi_endproc
 244              	.LFE350:
 246              		.text
 247              	.Letext0:
 248              		.file 2 "/Users/killzyy/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 249              		.file 3 "/Users/killzyy/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 250              		.file 4 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c031xx.h"
 251              		.file 5 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_def.h"
 252              		.file 6 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_dma.h"
 253              		.file 7 "Drivers/BSP/STM32C0xx_Nucleo/stm32c0xx_nucleo.h"
 254              		.file 8 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_gpio.h"
 255              		.file 9 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal.h"
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32c0xx_it.c
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:19     .text.NMI_Handler:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:25     .text.NMI_Handler:00000000 NMI_Handler
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:42     .text.HardFault_Handler:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:48     .text.HardFault_Handler:00000000 HardFault_Handler
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:65     .text.SVC_Handler:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:71     .text.SVC_Handler:00000000 SVC_Handler
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:85     .text.PendSV_Handler:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:91     .text.PendSV_Handler:00000000 PendSV_Handler
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:105    .text.SysTick_Handler:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:111    .text.SysTick_Handler:00000000 SysTick_Handler
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:131    .text.EXTI0_1_IRQHandler:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:137    .text.EXTI0_1_IRQHandler:00000000 EXTI0_1_IRQHandler
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:158    .text.EXTI4_15_IRQHandler:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:164    .text.EXTI4_15_IRQHandler:00000000 EXTI4_15_IRQHandler
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:185    .text.DMA1_Channel1_IRQHandler:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:191    .text.DMA1_Channel1_IRQHandler:00000000 DMA1_Channel1_IRQHandler
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:211    .text.DMA1_Channel1_IRQHandler:0000000c $d
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:216    .text.DMA1_Channel2_3_IRQHandler:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:222    .text.DMA1_Channel2_3_IRQHandler:00000000 DMA1_Channel2_3_IRQHandler
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//ccdkpHo0.s:242    .text.DMA1_Channel2_3_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_GPIO_EXTI_IRQHandler
BSP_PB_IRQHandler
HAL_DMA_IRQHandler
hdma_adc1
hdma_usart2_tx
