

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref'
================================================================
* Date:           Fri Mar 10 17:23:48 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  31.144 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59  |pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pqcrystals_dilithium2_ref_signature_1_fu_71                |pqcrystals_dilithium2_ref_signature_1                |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     110|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |       70|  107|   31770|  273318|    0|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      91|    -|
|Register         |        -|    -|      31|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |       70|  107|   31801|  273519|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        9|   14|      11|     203|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+-----+-------+--------+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+-----+-------+--------+-----+
    |grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59  |pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1  |        0|    0|     81|     177|    0|
    |grp_pqcrystals_dilithium2_ref_signature_1_fu_71                |pqcrystals_dilithium2_ref_signature_1                |       70|  107|  31689|  273141|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+-----+-------+--------+-----+
    |Total                                                          |                                                     |       70|  107|  31770|  273318|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |smlen          |         +|   0|  0|  71|          64|          12|
    |sub2_fu_99_p2  |         +|   0|  0|  20|          13|          12|
    |sub_fu_92_p2   |         +|   0|  0|  19|          12|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0| 110|          89|          26|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  21|          5|    1|          5|
    |sm_address0  |  13|          3|   13|         39|
    |sm_ce0       |  13|          3|    1|          3|
    |sm_ce1       |   9|          2|    1|          2|
    |sm_d0        |  13|          3|    8|         24|
    |sm_we0       |  13|          3|    1|          3|
    |sm_we1       |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  91|         21|   26|         78|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |   4|   0|    4|          0|
    |grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59_ap_start_reg  |   1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_signature_1_fu_71_ap_start_reg                |   1|   0|    1|          0|
    |sub2_reg_124                                                                |  13|   0|   13|          0|
    |sub_reg_119                                                                 |  12|   0|   12|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       |  31|   0|   31|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------+-----+-----+------------+---------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref|  return value|
|ap_return     |  out|   32|  ap_ctrl_hs|  pqcrystals_dilithium2_ref|  return value|
|sm_address0   |  out|   13|   ap_memory|                         sm|         array|
|sm_ce0        |  out|    1|   ap_memory|                         sm|         array|
|sm_we0        |  out|    1|   ap_memory|                         sm|         array|
|sm_d0         |  out|    8|   ap_memory|                         sm|         array|
|sm_q0         |   in|    8|   ap_memory|                         sm|         array|
|sm_address1   |  out|   13|   ap_memory|                         sm|         array|
|sm_ce1        |  out|    1|   ap_memory|                         sm|         array|
|sm_we1        |  out|    1|   ap_memory|                         sm|         array|
|sm_d1         |  out|    8|   ap_memory|                         sm|         array|
|sm_q1         |   in|    8|   ap_memory|                         sm|         array|
|smlen         |  out|   64|      ap_vld|                      smlen|       pointer|
|smlen_ap_vld  |  out|    1|      ap_vld|                      smlen|       pointer|
|m_address0    |  out|   12|   ap_memory|                          m|         array|
|m_ce0         |  out|    1|   ap_memory|                          m|         array|
|m_q0          |   in|    8|   ap_memory|                          m|         array|
|mlen          |   in|   64|     ap_none|                       mlen|        scalar|
|sk_address0   |  out|   12|   ap_memory|                         sk|         array|
|sk_ce0        |  out|    1|   ap_memory|                         sk|         array|
|sk_q0         |   in|    8|   ap_memory|                         sk|         array|
|sk_address1   |  out|   12|   ap_memory|                         sk|         array|
|sk_ce1        |  out|    1|   ap_memory|                         sk|         array|
|sk_q1         |   in|    8|   ap_memory|                         sk|         array|
+--------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mlen_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mlen"   --->   Operation 5 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = trunc i64 %mlen_read"   --->   Operation 6 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_110 = trunc i64 %mlen_read"   --->   Operation 7 'trunc' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.77ns)   --->   "%sub = add i12 %empty_110, i12 4095"   --->   Operation 8 'add' 'sub' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.79ns)   --->   "%sub2 = add i13 %empty, i13 2419"   --->   Operation 9 'add' 'sub2' <Predicate = true> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1, i64 %mlen_read, i12 %sub, i8 %m, i13 %sub2, i8 %sm"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (2.99ns)   --->   "%add_ln208 = add i64 %mlen_read, i64 2420" [dilithium2/sign.c:208]   --->   Operation 11 'add' 'add_ln208' <Predicate = true> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %smlen, i64 %add_ln208" [dilithium2/sign.c:208]   --->   Operation 12 'write' 'write_ln208' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1, i64 %mlen_read, i12 %sub, i8 %m, i13 %sub2, i8 %sm"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln207 = call void @pqcrystals_dilithium2_ref_signature.1, i8 %sm, i64 %mlen_read, i8 %sk, i64 %KeccakF_RoundConstants, i23 %zetas" [dilithium2/sign.c:207]   --->   Operation 14 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln197 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [dilithium2/sign.c:197]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %sm"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %smlen"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %smlen, void @empty_10, i32 0, i32 0, void @empty_40, i32 0, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %m, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %m"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mlen"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mlen, void @empty_10, i32 0, i32 0, void @empty_40, i32 0, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %sk"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln207 = call void @pqcrystals_dilithium2_ref_signature.1, i8 %sm, i64 %mlen_read, i8 %sk, i64 %KeccakF_RoundConstants, i23 %zetas" [dilithium2/sign.c:207]   --->   Operation 27 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln209 = ret i32 0" [dilithium2/sign.c:209]   --->   Operation 28 'ret' 'ret_ln209' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ smlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zetas]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mlen_read           (read         ) [ 00111]
empty               (trunc        ) [ 00000]
empty_110           (trunc        ) [ 00000]
sub                 (add          ) [ 00100]
sub2                (add          ) [ 00100]
add_ln208           (add          ) [ 00000]
write_ln208         (write        ) [ 00000]
call_ln0            (call         ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
spectopmodule_ln197 (spectopmodule) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
call_ln207          (call         ) [ 00000]
ret_ln209           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sm"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="smlen">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="smlen"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mlen">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlen"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zetas">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_signature.1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="mlen_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlen_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln208_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="64" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln208/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="64" slack="0"/>
<pin id="62" dir="0" index="2" bw="12" slack="0"/>
<pin id="63" dir="0" index="3" bw="8" slack="0"/>
<pin id="64" dir="0" index="4" bw="13" slack="0"/>
<pin id="65" dir="0" index="5" bw="8" slack="0"/>
<pin id="66" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_pqcrystals_dilithium2_ref_signature_1_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="0" index="2" bw="64" slack="2"/>
<pin id="75" dir="0" index="3" bw="8" slack="0"/>
<pin id="76" dir="0" index="4" bw="64" slack="0"/>
<pin id="77" dir="0" index="5" bw="23" slack="0"/>
<pin id="78" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln207/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_110_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_110/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sub_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="sub2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="13" slack="0"/>
<pin id="101" dir="0" index="1" bw="13" slack="0"/>
<pin id="102" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln208_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="13" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="113" class="1005" name="mlen_read_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mlen_read "/>
</bind>
</comp>

<comp id="119" class="1005" name="sub_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="1"/>
<pin id="121" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="124" class="1005" name="sub2_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="1"/>
<pin id="126" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="46" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="59" pin=3"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="59" pin=5"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="71" pin=3"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="71" pin=4"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="71" pin=5"/></net>

<net id="87"><net_src comp="46" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="46" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="92" pin="2"/><net_sink comp="59" pin=2"/></net>

<net id="103"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="99" pin="2"/><net_sink comp="59" pin=4"/></net>

<net id="110"><net_src comp="46" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="116"><net_src comp="46" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="122"><net_src comp="92" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="127"><net_src comp="99" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="59" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sm | {1 2 3 4 }
	Port: smlen | {1 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref : sm | {3 4 }
	Port: pqcrystals_dilithium2_ref : m | {1 2 }
	Port: pqcrystals_dilithium2_ref : mlen | {1 }
	Port: pqcrystals_dilithium2_ref : sk | {3 4 }
	Port: pqcrystals_dilithium2_ref : KeccakF_RoundConstants | {3 4 }
	Port: pqcrystals_dilithium2_ref : zetas | {3 4 }
  - Chain level:
	State 1
		sub : 1
		sub2 : 1
		call_ln0 : 2
		write_ln208 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59 |    0    |    0    |  1.324  |   178   |   148   |    0    |
|          |        grp_pqcrystals_dilithium2_ref_signature_1_fu_71        |    49   |   107   | 579.213 |  62144  |  243461 |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           sub_fu_92                           |    0    |    0    |    0    |    0    |    19   |    0    |
|    add   |                           sub2_fu_99                          |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                        add_ln208_fu_106                       |    0    |    0    |    0    |    0    |    71   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |                      mlen_read_read_fu_46                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                    write_ln208_write_fu_52                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                          empty_fu_84                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        empty_110_fu_88                        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                               |    49   |   107   | 580.537 |  62322  |  243719 |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|KeccakF_RoundConstants|    2   |    0   |    0   |
|         zetas        |    1   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |    3   |    0   |    0   |
+----------------------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|mlen_read_reg_113|   64   |
|   sub2_reg_124  |   13   |
|   sub_reg_119   |   12   |
+-----------------+--------+
|      Total      |   89   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59 |  p1  |   2  |  64  |   128  ||    9    |
| grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59 |  p2  |   2  |  12  |   24   ||    9    |
| grp_pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1_fu_59 |  p4  |   2  |  13  |   26   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   178  ||  3.972  ||    27   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   49   |   107  |   580  |  62322 | 243719 |    0   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   89   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   52   |   107  |   584  |  62411 | 243746 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
