{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@205:215@HdlIdDef", "reg [1:0] up_transfer_id;\nreg [1:0] up_transfer_id_eot;\nreg [3:0] up_transfer_done_bitmap;\n\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_dest_address = 'h00;\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@209:219", "reg [31:C_ADDR_ALIGN_BITS]   up_dma_dest_address = 'h00;\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\n"], ["hdl/library/axi_dmac/axi_dmac.v@201:211", "// DMA transfer signals\nreg  up_dma_req_valid = 1'b0;\nwire up_dma_req_ready;\n\nreg [1:0] up_transfer_id;\nreg [1:0] up_transfer_id_eot;\nreg [3:0] up_transfer_done_bitmap;\n\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_dest_address = 'h00;\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\n"], ["hdl/library/axi_dmac/axi_dmac.v@210:220", "reg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\n"], ["hdl/library/axi_dmac/axi_dmac.v@204:214", "\nreg [1:0] up_transfer_id;\nreg [1:0] up_transfer_id_eot;\nreg [3:0] up_transfer_done_bitmap;\n\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_dest_address = 'h00;\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\n"], ["hdl/library/axi_dmac/axi_dmac.v@208:218", "\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_dest_address = 'h00;\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\n"], ["hdl/library/axi_dmac/axi_dmac.v@207:217", "reg [3:0] up_transfer_done_bitmap;\n\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_dest_address = 'h00;\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@206:216", "reg [1:0] up_transfer_id_eot;\nreg [3:0] up_transfer_done_bitmap;\n\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_dest_address = 'h00;\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = C_CYCLIC;\nwire up_dma_sync_transfer_start = C_SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@202:212", "reg  up_dma_req_valid = 1'b0;\nwire up_dma_req_ready;\n\nreg [1:0] up_transfer_id;\nreg [1:0] up_transfer_id_eot;\nreg [3:0] up_transfer_done_bitmap;\n\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_dest_address = 'h00;\nreg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [C_DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\n"]], "Diff Content": {"Delete": [[210, "reg [31:C_ADDR_ALIGN_BITS]   up_dma_src_address = 'h00;\n"]], "Add": [[210, "reg [31:BYTES_PER_BEAT_WIDTH_DEST]   up_dma_dest_address = 'h00;\n"], [210, "reg [31:BYTES_PER_BEAT_WIDTH_SRC]   up_dma_src_address = 'h00;\n"]]}}