#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Aug 20 08:41:26 2018
# Process ID: 4036
# Log file: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/vivado.log
# Journal file: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Documents/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_axi_conv_fp_3x3_0_0/design_1_axi_conv_fp_3x3_0_0.upgrade_log', nor could it be found using path 'C:/Users/TungLT/Documents/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_axi_conv_fp_3x3_0_0/design_1_axi_conv_fp_3x3_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 718.023 ; gain = 154.563
open_bd_design {C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_40M
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:user:AXI_Convolution_Fixed_Point_3x3:1.0 - AXI_Convolution_Fixed_Point_3x3_0
Adding component instance block -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:3.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding component instance block -- xilinx.com:user:AXIS_Swap_RGB_To_RBG:1.0 - AXIS_Swap_RGB_To_RBG_0
Successfully read diagram <design_1> from BD file <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 785.711 ; gain = 64.824
ipx::edit_ip_in_project -upgrade true -name AXI_Convolution_Fixed_Point_3x3_v1_0_project -directory C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXI_Convolution_Fixed_Point_3x3_v1_0_project c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
set_property display_name {Fixed Point Fractio Length} [ipgui::get_guiparamspec -name "FP_FRAC_LENGTH" -component [ipx::current_core] ]
set_property tooltip {Fixed Point Fraction Length} [ipgui::get_guiparamspec -name "FP_FRAC_LENGTH" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "FP_FRAC_LENGTH" -component [ipx::current_core] ]
set_property display_name {Fixed Point Fraction Length} [ipgui::get_guiparamspec -name "FP_FRAC_LENGTH" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "FP_FRAC_LENGTH" -component [ipx::current_core] ]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 95.820 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 2001654129 -regid "211455396_0_0_626" -xml c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_..."
    (file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3..." line 26)
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 20 08:43:50 2018...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 933.602 ; gain = 0.000
set_property  ip_repo_paths  {c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0 c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_Convolution_Fixed_Point_3x3:1.0 [get_ips  design_1_AXI_Convolution_Fixed_Point_3x3_0_0]
Upgrading 'C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_AXI_Convolution_Fixed_Point_3x3_0_0 from AXI_Convolution_Fixed_Point_3x3 1.0 to AXI_Convolution_Fixed_Point_3x3 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_AXI_Convolution_Fixed_Point_3x3_0_0/design_1_AXI_Convolution_Fixed_Point_3x3_0_0.upgrade_log'.
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
reset_target all [get_files  C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /hdmi_display/AXIS_Swap_RGB_To_RBG_0/S_AXIS(4) and /axi_vdma_1/M_AXIS_MM2S(3)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /hdmi_display/v_rgb2ycrcb_0/video_in(3) and /hdmi_display/AXIS_Swap_RGB_To_RBG_0/M_AXIS(4)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/hdmi_display/v_rgb2ycrcb_0/s_axis_video_tuser_sof
/hdmi_display/AXIS_Swap_RGB_To_RBG_0/s_axis_tstrb
/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/s_axis_tstrb

WARNING: [BD 41-235] Width mismatch when connecting pin: '/hdmi_display/v_rgb2ycrcb_0/s_axis_video_tdata'(24) to net 'AXIS_Swap_RGB_To_RBG_0_M_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hdmi_display/AXIS_Swap_RGB_To_RBG_0/s_axis_tdata'(32) to net 'S_AXIS_1_TDATA'(24) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1057.031 ; gain = 123.430
generate_target all [get_files  C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/hdmi_display/v_rgb2ycrcb_0/s_axis_video_tuser_sof
/hdmi_display/AXIS_Swap_RGB_To_RBG_0/s_axis_tstrb
/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/s_axis_tstrb

WARNING: [BD 41-235] Width mismatch when connecting pin: '/hdmi_display/v_rgb2ycrcb_0/s_axis_video_tdata'(24) to net 'AXIS_Swap_RGB_To_RBG_0_M_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hdmi_display/AXIS_Swap_RGB_To_RBG_0/s_axis_tdata'(32) to net 'S_AXIS_1_TDATA'(24) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_40M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_40M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_40M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_40M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_40M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_40M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_40M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/rst_processing_system7_0_40M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_vdma_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_vdma_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_vdma_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_vdma_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/axis_data_fifo_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_rgb2ycrcb_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_rgb2ycrcb_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_v_rgb2ycrcb_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_rgb2ycrcb_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'design_1_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_v_rgb2ycrcb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_v_cresample_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_cresample_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_cresample_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_v_cresample_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_cresample_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'design_1_v_cresample_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_v_cresample_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_v_cresample_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_cresample_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_tc_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_tc_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_v_tc_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_tc_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_zed_hdmi_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_zed_hdmi_out_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_zed_hdmi_out_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_zed_hdmi_out_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_zed_hdmi_out_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_iic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_iic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_iic_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_iic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_iic_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_iic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_iic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/axi_iic_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/vcc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/gnd .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/AXI_Convolution_Fixed_Point_3x3_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_AXIS_Swap_RGB_To_RBG_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_AXIS_Swap_RGB_To_RBG_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_AXIS_Swap_RGB_To_RBG_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/AXIS_Swap_RGB_To_RBG_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1112.914 ; gain = 55.883
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 20 08:46:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.runs/synth_1/runme.log
[Mon Aug 20 08:46:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.runs/impl_1/runme.log
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
set_property  ip_repo_paths  {c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
ipx::edit_ip_in_project -upgrade true -name AXIS_Swap_RGB_To_RBG_v1_0_project -directory C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXIS_Swap_RGB_To_RBG_v1_0_project c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo/AXIS_Swap_RGB_To_RBG_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axis_swap_rgb_to_rbg_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
update_compile_order -fileset sim_1
close_project
ipx::edit_ip_in_project -upgrade true -name AXIS_Swap_RGB_To_RBG_v1_0_project -directory C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXIS_Swap_RGB_To_RBG_v1_0_project c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo/AXIS_Swap_RGB_To_RBG_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axis_swap_rgb_to_rbg_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
update_compile_order -fileset sim_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axis_swap_rgb_to_rbg_1.0 c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axis_swap_rgb_to_rbg_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
set_property  ip_repo_paths  {c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXIS_Swap_RGB_To_RBG:1.0 [get_ips  design_1_AXIS_Swap_RGB_To_RBG_0_0]
Upgrading 'C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [IP_Flow 19-3501] Upgraded design_1_AXIS_Swap_RGB_To_RBG_0_0 from AXIS_Swap_RGB_To_RBG 1.0 to AXIS_Swap_RGB_To_RBG 1.0, with warnings. Please review the upgrade log 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_AXIS_Swap_RGB_To_RBG_0_0/design_1_AXIS_Swap_RGB_To_RBG_0_0.upgrade_log'.
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'design_1_AXIS_Swap_RGB_To_RBG_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_AXIS_Swap_RGB_To_RBG_0_0/design_1_AXIS_Swap_RGB_To_RBG_0_0.upgrade_log'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'design_1_AXIS_Swap_RGB_To_RBG_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_AXIS_Swap_RGB_To_RBG_0_0/design_1_AXIS_Swap_RGB_To_RBG_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
reset_target all [get_files  C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/s_axis_tstrb

WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1154.344 ; gain = 19.992
generate_target all [get_files  C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/s_axis_tstrb

WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_40M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_40M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_40M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_40M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_40M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_40M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_40M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/rst_processing_system7_0_40M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_vdma_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_vdma_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_vdma_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_vdma_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/axis_data_fifo_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_rgb2ycrcb_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_rgb2ycrcb_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_v_rgb2ycrcb_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_rgb2ycrcb_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'design_1_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_v_rgb2ycrcb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_v_rgb2ycrcb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_v_cresample_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_cresample_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_cresample_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_v_cresample_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_cresample_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'design_1_v_cresample_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_v_cresample_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_v_cresample_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_cresample_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_tc_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_tc_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_v_tc_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_tc_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_zed_hdmi_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_zed_hdmi_out_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_zed_hdmi_out_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_zed_hdmi_out_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_zed_hdmi_out_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_iic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_iic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_iic_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_iic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_iic_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_iic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_iic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/axi_iic_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/vcc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/gnd .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/AXI_Convolution_Fixed_Point_3x3_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_AXIS_Swap_RGB_To_RBG_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_AXIS_Swap_RGB_To_RBG_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_AXIS_Swap_RGB_To_RBG_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/AXIS_Swap_RGB_To_RBG_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1187.922 ; gain = 33.578
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 20 09:02:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.runs/synth_1/runme.log
[Mon Aug 20 09:02:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.runs/impl_1/runme.log
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
write_hwdef -force  -file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 20 09:35:56 2018...
