Timing Analyzer report for LiveDesign
Wed Jan 12 17:46:33 2005
Version 4.2 Build 156 11/29/2004 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                             ;
+------------------------------+-------+---------------+-------------+-----------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.404 ns   ; SW_DIP[2] ; DIG5_SEG[6] ;            ;          ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12F324C8       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minumum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Clock Analysis Only                                   ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Do Min/Max analysis using Rise/Fall delays            ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Use Clock Latency for PLL offset                      ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 17.404 ns       ; SW_DIP[2] ; DIG5_SEG[6] ;
; N/A   ; None              ; 17.286 ns       ; SW_DIP[2] ; DIG5_SEG[0] ;
; N/A   ; None              ; 17.284 ns       ; SW_DIP[2] ; DIG5_SEG[2] ;
; N/A   ; None              ; 17.280 ns       ; SW_DIP[2] ; DIG5_SEG[1] ;
; N/A   ; None              ; 17.280 ns       ; SW_DIP[2] ; DIG5_SEG[5] ;
; N/A   ; None              ; 17.277 ns       ; SW_DIP[2] ; DIG5_SEG[3] ;
; N/A   ; None              ; 17.110 ns       ; SW_DIP[1] ; DIG5_SEG[6] ;
; N/A   ; None              ; 17.083 ns       ; SW_DIP[3] ; DIG5_SEG[6] ;
; N/A   ; None              ; 16.994 ns       ; SW_DIP[1] ; DIG5_SEG[2] ;
; N/A   ; None              ; 16.992 ns       ; SW_DIP[1] ; DIG5_SEG[0] ;
; N/A   ; None              ; 16.992 ns       ; SW_DIP[1] ; DIG5_SEG[1] ;
; N/A   ; None              ; 16.992 ns       ; SW_DIP[1] ; DIG5_SEG[5] ;
; N/A   ; None              ; 16.981 ns       ; SW_DIP[1] ; DIG5_SEG[3] ;
; N/A   ; None              ; 16.962 ns       ; SW_DIP[3] ; DIG5_SEG[3] ;
; N/A   ; None              ; 16.962 ns       ; SW_DIP[0] ; DIG5_SEG[6] ;
; N/A   ; None              ; 16.961 ns       ; SW_DIP[3] ; DIG5_SEG[0] ;
; N/A   ; None              ; 16.959 ns       ; SW_DIP[3] ; DIG5_SEG[2] ;
; N/A   ; None              ; 16.958 ns       ; SW_DIP[3] ; DIG5_SEG[1] ;
; N/A   ; None              ; 16.958 ns       ; SW_DIP[3] ; DIG5_SEG[5] ;
; N/A   ; None              ; 16.842 ns       ; SW_DIP[0] ; DIG5_SEG[2] ;
; N/A   ; None              ; 16.840 ns       ; SW_DIP[0] ; DIG5_SEG[0] ;
; N/A   ; None              ; 16.840 ns       ; SW_DIP[0] ; DIG5_SEG[1] ;
; N/A   ; None              ; 16.840 ns       ; SW_DIP[0] ; DIG5_SEG[3] ;
; N/A   ; None              ; 16.840 ns       ; SW_DIP[0] ; DIG5_SEG[5] ;
; N/A   ; None              ; 16.836 ns       ; SW_DIP[2] ; DIG5_SEG[4] ;
; N/A   ; None              ; 16.606 ns       ; SW_DIP[5] ; DIG4_SEG[2] ;
; N/A   ; None              ; 16.596 ns       ; SW_DIP[4] ; DIG4_SEG[2] ;
; N/A   ; None              ; 16.547 ns       ; SW_DIP[1] ; DIG5_SEG[4] ;
; N/A   ; None              ; 16.512 ns       ; SW_DIP[3] ; DIG5_SEG[4] ;
; N/A   ; None              ; 16.507 ns       ; SW_DIP[7] ; DIG4_SEG[2] ;
; N/A   ; None              ; 16.455 ns       ; SW_DIP[5] ; DIG4_SEG[3] ;
; N/A   ; None              ; 16.454 ns       ; SW_DIP[5] ; DIG4_SEG[5] ;
; N/A   ; None              ; 16.453 ns       ; SW_DIP[4] ; DIG4_SEG[3] ;
; N/A   ; None              ; 16.435 ns       ; SW_DIP[4] ; DIG4_SEG[5] ;
; N/A   ; None              ; 16.395 ns       ; SW_DIP[0] ; DIG5_SEG[4] ;
; N/A   ; None              ; 16.363 ns       ; SW_DIP[7] ; DIG4_SEG[3] ;
; N/A   ; None              ; 16.355 ns       ; SW_DIP[7] ; DIG4_SEG[5] ;
; N/A   ; None              ; 16.295 ns       ; SW_DIP[6] ; DIG4_SEG[2] ;
; N/A   ; None              ; 16.150 ns       ; SW_DIP[6] ; DIG4_SEG[3] ;
; N/A   ; None              ; 16.139 ns       ; SW_DIP[5] ; DIG4_SEG[0] ;
; N/A   ; None              ; 16.139 ns       ; SW_DIP[5] ; DIG4_SEG[6] ;
; N/A   ; None              ; 16.136 ns       ; SW_DIP[5] ; DIG4_SEG[1] ;
; N/A   ; None              ; 16.133 ns       ; SW_DIP[4] ; DIG4_SEG[0] ;
; N/A   ; None              ; 16.131 ns       ; SW_DIP[6] ; DIG4_SEG[5] ;
; N/A   ; None              ; 16.130 ns       ; SW_DIP[4] ; DIG4_SEG[4] ;
; N/A   ; None              ; 16.124 ns       ; SW_DIP[5] ; DIG4_SEG[4] ;
; N/A   ; None              ; 16.121 ns       ; SW_DIP[4] ; DIG4_SEG[1] ;
; N/A   ; None              ; 16.119 ns       ; SW_DIP[4] ; DIG4_SEG[6] ;
; N/A   ; None              ; 16.044 ns       ; SW_DIP[7] ; DIG4_SEG[0] ;
; N/A   ; None              ; 16.040 ns       ; SW_DIP[7] ; DIG4_SEG[4] ;
; N/A   ; None              ; 16.040 ns       ; SW_DIP[7] ; DIG4_SEG[6] ;
; N/A   ; None              ; 16.036 ns       ; SW_DIP[7] ; DIG4_SEG[1] ;
; N/A   ; None              ; 15.832 ns       ; SW_DIP[6] ; DIG4_SEG[0] ;
; N/A   ; None              ; 15.827 ns       ; SW_DIP[6] ; DIG4_SEG[4] ;
; N/A   ; None              ; 15.820 ns       ; SW_DIP[6] ; DIG4_SEG[1] ;
; N/A   ; None              ; 15.819 ns       ; SW_DIP[6] ; DIG4_SEG[6] ;
; N/A   ; None              ; 9.842 ns        ; SW_DIP[4] ; LED[4]      ;
; N/A   ; None              ; 9.771 ns        ; SW_DIP[7] ; LED[7]      ;
; N/A   ; None              ; 9.716 ns        ; SW_DIP[5] ; LED[5]      ;
; N/A   ; None              ; 9.574 ns        ; SW_DIP[0] ; LED[0]      ;
; N/A   ; None              ; 9.497 ns        ; SW_DIP[3] ; LED[3]      ;
; N/A   ; None              ; 9.439 ns        ; SW_DIP[6] ; LED[6]      ;
; N/A   ; None              ; 9.249 ns        ; SW_DIP[2] ; LED[2]      ;
; N/A   ; None              ; 8.996 ns        ; SW_DIP[1] ; LED[1]      ;
+-------+-------------------+-----------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.2 Build 156 11/29/2004 SJ Web Edition
    Info: Processing started: Wed Jan 12 17:46:33 2005
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off LiveDesign -c LiveDesign --timing_analysis_only
Info: Longest tpd from source pin "SW_DIP[2]" to destination pin "DIG5_SEG[6]" is 17.404 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T4; Fanout = 8; PIN Node = 'SW_DIP[2]'
    Info: 2: + IC(11.857 ns) + CELL(0.292 ns) = 13.624 ns; Loc. = LC_X52_Y22_N4; Fanout = 1; COMB Node = '7segment:inst|leds[6]~107'
    Info: 3: + IC(1.672 ns) + CELL(2.108 ns) = 17.404 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'DIG5_SEG[6]'
    Info: Total cell delay = 3.875 ns ( 22.26 % )
    Info: Total interconnect delay = 13.529 ns ( 77.74 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Wed Jan 12 17:46:33 2005
    Info: Elapsed time: 00:00:00


