// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "02/20/2024 19:16:17"

// 
// Device: Altera 10CL016YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mkr_vidor_anpr (
	SDRAM_CLK,
	SDRAM_CKE,
	CLK_48MHz,
	MKR_AREF,
	MKR_ANALOG,
	MKR_GPIO,
	SDRAM_DQ,
	SDRAM_CS_n,
	SDRAM_RAS_n,
	SDRAM_CAS_n,
	SDRAM_WE_n,
	SDRAM_ADDR,
	SDRAM_BA,
	SDRAM_DQM);
output 	SDRAM_CLK;
output 	SDRAM_CKE;
input 	CLK_48MHz;
inout 	MKR_AREF;
inout 	[6:0] MKR_ANALOG;
inout 	[14:0] MKR_GPIO;
inout 	[15:0] SDRAM_DQ;
output 	SDRAM_CS_n;
output 	SDRAM_RAS_n;
output 	SDRAM_CAS_n;
output 	SDRAM_WE_n;
output 	[11:0] SDRAM_ADDR;
output 	[1:0] SDRAM_BA;
output 	[1:0] SDRAM_DQM;

// Design Ports Information
// SDRAM_CLK	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CKE	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CS_n	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_RAS_n	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CAS_n	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_WE_n	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[11]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[10]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[9]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[8]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[5]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[2]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[0]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_BA[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_BA[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQM[1]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQM[0]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_AREF	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_ANALOG[6]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_ANALOG[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_ANALOG[4]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_ANALOG[3]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_ANALOG[2]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_ANALOG[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_ANALOG[0]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[14]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[13]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[12]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[11]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[10]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[8]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[7]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[6]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[5]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[4]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[3]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[1]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MKR_GPIO[0]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[15]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[14]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[13]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[12]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[11]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[10]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[9]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[8]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[7]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[6]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[5]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[4]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[3]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[2]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[0]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK_48MHz	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MKR_AREF~input_o ;
wire \MKR_ANALOG[6]~input_o ;
wire \MKR_ANALOG[5]~input_o ;
wire \MKR_ANALOG[4]~input_o ;
wire \MKR_ANALOG[3]~input_o ;
wire \MKR_ANALOG[2]~input_o ;
wire \MKR_ANALOG[1]~input_o ;
wire \MKR_ANALOG[0]~input_o ;
wire \MKR_GPIO[14]~input_o ;
wire \MKR_GPIO[13]~input_o ;
wire \MKR_GPIO[12]~input_o ;
wire \MKR_GPIO[11]~input_o ;
wire \MKR_GPIO[10]~input_o ;
wire \MKR_GPIO[9]~input_o ;
wire \MKR_GPIO[8]~input_o ;
wire \MKR_GPIO[7]~input_o ;
wire \MKR_GPIO[6]~input_o ;
wire \MKR_GPIO[5]~input_o ;
wire \MKR_GPIO[4]~input_o ;
wire \MKR_GPIO[3]~input_o ;
wire \MKR_GPIO[2]~input_o ;
wire \MKR_GPIO[1]~input_o ;
wire \MKR_GPIO[0]~input_o ;
wire \SDRAM_DQ[15]~input_o ;
wire \SDRAM_DQ[14]~input_o ;
wire \SDRAM_DQ[13]~input_o ;
wire \SDRAM_DQ[12]~input_o ;
wire \SDRAM_DQ[11]~input_o ;
wire \SDRAM_DQ[10]~input_o ;
wire \SDRAM_DQ[9]~input_o ;
wire \SDRAM_DQ[8]~input_o ;
wire \MKR_AREF~output_o ;
wire \MKR_ANALOG[6]~output_o ;
wire \MKR_ANALOG[5]~output_o ;
wire \MKR_ANALOG[4]~output_o ;
wire \MKR_ANALOG[3]~output_o ;
wire \MKR_ANALOG[2]~output_o ;
wire \MKR_ANALOG[1]~output_o ;
wire \MKR_ANALOG[0]~output_o ;
wire \MKR_GPIO[14]~output_o ;
wire \MKR_GPIO[13]~output_o ;
wire \MKR_GPIO[12]~output_o ;
wire \MKR_GPIO[11]~output_o ;
wire \MKR_GPIO[10]~output_o ;
wire \MKR_GPIO[9]~output_o ;
wire \MKR_GPIO[8]~output_o ;
wire \MKR_GPIO[7]~output_o ;
wire \MKR_GPIO[6]~output_o ;
wire \MKR_GPIO[5]~output_o ;
wire \MKR_GPIO[4]~output_o ;
wire \MKR_GPIO[3]~output_o ;
wire \MKR_GPIO[2]~output_o ;
wire \MKR_GPIO[1]~output_o ;
wire \MKR_GPIO[0]~output_o ;
wire \SDRAM_DQ[15]~output_o ;
wire \SDRAM_DQ[14]~output_o ;
wire \SDRAM_DQ[13]~output_o ;
wire \SDRAM_DQ[12]~output_o ;
wire \SDRAM_DQ[11]~output_o ;
wire \SDRAM_DQ[10]~output_o ;
wire \SDRAM_DQ[9]~output_o ;
wire \SDRAM_DQ[8]~output_o ;
wire \SDRAM_DQ[7]~output_o ;
wire \SDRAM_DQ[6]~output_o ;
wire \SDRAM_DQ[5]~output_o ;
wire \SDRAM_DQ[4]~output_o ;
wire \SDRAM_DQ[3]~output_o ;
wire \SDRAM_DQ[2]~output_o ;
wire \SDRAM_DQ[1]~output_o ;
wire \SDRAM_DQ[0]~output_o ;
wire \SDRAM_CLK~output_o ;
wire \SDRAM_CKE~output_o ;
wire \SDRAM_CS_n~output_o ;
wire \SDRAM_RAS_n~output_o ;
wire \SDRAM_CAS_n~output_o ;
wire \SDRAM_WE_n~output_o ;
wire \SDRAM_ADDR[11]~output_o ;
wire \SDRAM_ADDR[10]~output_o ;
wire \SDRAM_ADDR[9]~output_o ;
wire \SDRAM_ADDR[8]~output_o ;
wire \SDRAM_ADDR[7]~output_o ;
wire \SDRAM_ADDR[6]~output_o ;
wire \SDRAM_ADDR[5]~output_o ;
wire \SDRAM_ADDR[4]~output_o ;
wire \SDRAM_ADDR[3]~output_o ;
wire \SDRAM_ADDR[2]~output_o ;
wire \SDRAM_ADDR[1]~output_o ;
wire \SDRAM_ADDR[0]~output_o ;
wire \SDRAM_BA[1]~output_o ;
wire \SDRAM_BA[0]~output_o ;
wire \SDRAM_DQM[1]~output_o ;
wire \SDRAM_DQM[0]~output_o ;
wire \CLK_48MHz~input_o ;
wire \CLK_48MHz~inputclkctrl_outclk ;
wire \SDRAM_DQ[7]~input_o ;
wire \inst1|sdram_controller|data_read[7]~feeder_combout ;
wire \inst1|sdram_controller|step~0_combout ;
wire \inst1|sdram_controller|state~15_combout ;
wire \inst1|sdram_controller|destination_state~23_combout ;
wire \inst1|sdram_controller|refresh_timer[0]~11_combout ;
wire \inst1|sdram_controller|refresh_timer[2]~29_combout ;
wire \inst1|sdram_controller|refresh_timer[0]~12 ;
wire \inst1|sdram_controller|refresh_timer[1]~13_combout ;
wire \inst1|sdram_controller|refresh_timer[1]~14 ;
wire \inst1|sdram_controller|refresh_timer[2]~15_combout ;
wire \inst1|sdram_controller|refresh_timer[2]~16 ;
wire \inst1|sdram_controller|refresh_timer[3]~17_combout ;
wire \inst1|sdram_controller|refresh_timer[3]~18 ;
wire \inst1|sdram_controller|refresh_timer[4]~19_combout ;
wire \inst1|sdram_controller|refresh_timer[4]~20 ;
wire \inst1|sdram_controller|refresh_timer[5]~21_combout ;
wire \inst1|sdram_controller|refresh_timer[5]~22 ;
wire \inst1|sdram_controller|refresh_timer[6]~23_combout ;
wire \inst1|sdram_controller|refresh_timer[6]~24 ;
wire \inst1|sdram_controller|refresh_timer[7]~25_combout ;
wire \inst1|sdram_controller|refresh_timer[7]~26 ;
wire \inst1|sdram_controller|refresh_timer[8]~27_combout ;
wire \inst1|sdram_controller|refresh_timer[8]~28 ;
wire \inst1|sdram_controller|refresh_timer[9]~30_combout ;
wire \inst1|sdram_controller|LessThan0~0_combout ;
wire \inst1|sdram_controller|LessThan0~1_combout ;
wire \inst1|sdram_controller|LessThan0~2_combout ;
wire \inst|Selector1~0_combout ;
wire \inst1|sdram_controller|Equal2~2_combout ;
wire \inst1|sdram_controller|Equal2~3_combout ;
wire \inst1|sdram_controller|destination_state~31_combout ;
wire \inst1|sdram_controller|countdown[0]~12_combout ;
wire \inst1|sdram_controller|LessThan1~0_combout ;
wire \inst1|sdram_controller|LessThan1~1_combout ;
wire \inst1|sdram_controller|LessThan1~2_combout ;
wire \inst1|sdram_controller|countdown[0]~1_combout ;
wire \inst1|sdram_controller|state.STATE_PRECHARGE~feeder_combout ;
wire \inst1|sdram_controller|state.STATE_PRECHARGE~q ;
wire \inst1|sdram_controller|destination_state~21_combout ;
wire \inst1|sdram_controller|destination_state~22_combout ;
wire \inst1|sdram_controller|destination_state~25_combout ;
wire \inst1|sdram_controller|destination_state~26_combout ;
wire \inst1|sdram_controller|destination_state.STATE_WRITING~q ;
wire \inst1|sdram_controller|destination_state~20_combout ;
wire \inst1|sdram_controller|state~26_combout ;
wire \inst1|sdram_controller|state~27_combout ;
wire \inst1|sdram_controller|state~30_combout ;
wire \inst1|sdram_controller|destination_state~30_combout ;
wire \inst1|sdram_controller|destination_state.STATE_READING~q ;
wire \inst1|sdram_controller|state~28_combout ;
wire \inst1|sdram_controller|state.STATE_READING~q ;
wire \inst1|sdram_controller|Equal2~0_combout ;
wire \inst1|sdram_controller|countdown~11_combout ;
wire \inst1|sdram_controller|internal_command~33_combout ;
wire \inst1|sdram_controller|countdown[1]~0_combout ;
wire \inst1|sdram_controller|Add2~0_combout ;
wire \inst1|sdram_controller|internal_command~31_combout ;
wire \inst1|sdram_controller|Add2~2_combout ;
wire \inst1|sdram_controller|countdown[0]~2_combout ;
wire \inst1|sdram_controller|countdown[0]~3_combout ;
wire \inst1|sdram_controller|countdown[0]~4_combout ;
wire \inst1|sdram_controller|countdown[0]~5_combout ;
wire \inst1|sdram_controller|countdown[0]~6_combout ;
wire \inst1|sdram_controller|Add2~1 ;
wire \inst1|sdram_controller|Add2~3_combout ;
wire \inst1|sdram_controller|Add2~4 ;
wire \inst1|sdram_controller|Add2~5_combout ;
wire \inst1|sdram_controller|Add2~7_combout ;
wire \inst1|sdram_controller|Add2~6 ;
wire \inst1|sdram_controller|Add2~8_combout ;
wire \inst1|sdram_controller|Add2~10_combout ;
wire \inst1|sdram_controller|Add2~9 ;
wire \inst1|sdram_controller|Add2~11_combout ;
wire \inst1|sdram_controller|Add2~13_combout ;
wire \inst1|sdram_controller|Add2~12 ;
wire \inst1|sdram_controller|Add2~14_combout ;
wire \inst1|sdram_controller|Add2~16_combout ;
wire \inst1|sdram_controller|Add2~15 ;
wire \inst1|sdram_controller|Add2~17_combout ;
wire \inst1|sdram_controller|Add2~19_combout ;
wire \inst1|sdram_controller|Add2~18 ;
wire \inst1|sdram_controller|Add2~20_combout ;
wire \inst1|sdram_controller|countdown~7_combout ;
wire \inst1|sdram_controller|Add2~21 ;
wire \inst1|sdram_controller|Add2~22_combout ;
wire \inst1|sdram_controller|countdown~8_combout ;
wire \inst1|sdram_controller|Add2~23 ;
wire \inst1|sdram_controller|Add2~24_combout ;
wire \inst1|sdram_controller|Add2~26_combout ;
wire \inst1|sdram_controller|Add2~25 ;
wire \inst1|sdram_controller|Add2~27_combout ;
wire \inst1|sdram_controller|countdown~9_combout ;
wire \inst1|sdram_controller|Add2~28 ;
wire \inst1|sdram_controller|Add2~29_combout ;
wire \inst1|sdram_controller|Add2~31_combout ;
wire \inst1|sdram_controller|Add2~30 ;
wire \inst1|sdram_controller|Add2~32_combout ;
wire \inst1|sdram_controller|Add2~34_combout ;
wire \inst1|sdram_controller|state~18_combout ;
wire \inst1|sdram_controller|state~16_combout ;
wire \inst1|sdram_controller|state~17_combout ;
wire \inst1|sdram_controller|Add2~33 ;
wire \inst1|sdram_controller|Add2~35_combout ;
wire \inst1|sdram_controller|countdown~10_combout ;
wire \inst1|sdram_controller|state~19_combout ;
wire \inst1|sdram_controller|state~20_combout ;
wire \inst1|sdram_controller|state~35_combout ;
wire \inst1|sdram_controller|state~36_combout ;
wire \inst1|sdram_controller|state~29_combout ;
wire \inst1|sdram_controller|state.STATE_WRITING~q ;
wire \inst1|sdram_controller|state~22_combout ;
wire \inst1|sdram_controller|address~5_combout ;
wire \inst1|sdram_controller|pending_precharge~0_combout ;
wire \inst1|sdram_controller|pending_precharge~1_combout ;
wire \inst1|sdram_controller|pending_precharge~q ;
wire \inst1|sdram_controller|address~3_combout ;
wire \inst1|sdram_controller|destination_state~29_combout ;
wire \inst1|sdram_controller|destination_state~24_combout ;
wire \inst1|sdram_controller|destination_state.STATE_UNINIT~q ;
wire \inst1|sdram_controller|state~21_combout ;
wire \inst1|sdram_controller|state.STATE_UNINIT~q ;
wire \inst1|sdram_controller|step[0]~1_combout ;
wire \inst1|sdram_controller|data_write_done~0_combout ;
wire \inst1|sdram_controller|data_write_done~q ;
wire \inst|counter[0]~32_combout ;
wire \inst|counter[0]~33 ;
wire \inst|counter[1]~34_combout ;
wire \inst|counter[1]~35 ;
wire \inst|counter[2]~36_combout ;
wire \inst|counter[2]~37 ;
wire \inst|counter[3]~38_combout ;
wire \inst|counter[3]~39 ;
wire \inst|counter[4]~40_combout ;
wire \inst|counter[4]~41 ;
wire \inst|counter[5]~42_combout ;
wire \inst|counter[5]~43 ;
wire \inst|counter[6]~44_combout ;
wire \inst|counter[6]~45 ;
wire \inst|counter[7]~46_combout ;
wire \inst|counter[7]~47 ;
wire \inst|counter[8]~48_combout ;
wire \inst|counter[8]~49 ;
wire \inst|counter[9]~50_combout ;
wire \inst|counter[9]~51 ;
wire \inst|counter[10]~52_combout ;
wire \inst|counter[10]~53 ;
wire \inst|counter[11]~54_combout ;
wire \inst|counter[11]~55 ;
wire \inst|counter[12]~56_combout ;
wire \inst|counter[12]~57 ;
wire \inst|counter[13]~58_combout ;
wire \inst|counter[13]~59 ;
wire \inst|counter[14]~60_combout ;
wire \inst|counter[14]~61 ;
wire \inst|counter[15]~62_combout ;
wire \inst|counter[15]~63 ;
wire \inst|counter[16]~64_combout ;
wire \inst|counter[16]~65 ;
wire \inst|counter[17]~66_combout ;
wire \inst|counter[17]~67 ;
wire \inst|counter[18]~68_combout ;
wire \inst|counter[18]~69 ;
wire \inst|counter[19]~70_combout ;
wire \inst|counter[19]~71 ;
wire \inst|counter[20]~72_combout ;
wire \inst|counter[20]~73 ;
wire \inst|counter[21]~74_combout ;
wire \inst|counter[21]~75 ;
wire \inst|counter[22]~76_combout ;
wire \inst|counter[22]~77 ;
wire \inst|counter[23]~78_combout ;
wire \inst|counter[23]~79 ;
wire \inst|counter[24]~80_combout ;
wire \inst|counter[24]~81 ;
wire \inst|counter[25]~82_combout ;
wire \inst|counter[25]~83 ;
wire \inst|counter[26]~84_combout ;
wire \inst|counter[26]~85 ;
wire \inst|counter[27]~86_combout ;
wire \inst|counter[27]~87 ;
wire \inst|counter[28]~88_combout ;
wire \inst|counter[28]~89 ;
wire \inst|counter[29]~90_combout ;
wire \inst|counter[29]~91 ;
wire \inst|counter[30]~92_combout ;
wire \inst|counter[30]~93 ;
wire \inst|counter[31]~94_combout ;
wire \inst|LessThan0~2_combout ;
wire \inst|LessThan0~3_combout ;
wire \inst|LessThan0~4_combout ;
wire \inst|LessThan0~0_combout ;
wire \inst|LessThan0~1_combout ;
wire \inst|LessThan0~5_combout ;
wire \inst|LessThan0~7_combout ;
wire \inst|LessThan0~6_combout ;
wire \inst|LessThan0~8_combout ;
wire \inst|LessThan0~9_combout ;
wire \inst|Selector2~0_combout ;
wire \inst|state.00000000000000000000000000000000~q ;
wire \inst1|sdram_controller|data_read_valid~0_combout ;
wire \inst1|sdram_controller|data_read_valid~q ;
wire \inst|Selector4~3_combout ;
wire \inst|Selector3~2_combout ;
wire \inst|state.00000000000000000000000000000001~q ;
wire \inst|Selector4~1_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|Selector4~2_combout ;
wire \inst|state.00000000000000000000000000000010~q ;
wire \inst|Selector0~0_combout ;
wire \inst1|sdram_controller|state~24_combout ;
wire \inst1|sdram_controller|state~23_combout ;
wire \inst1|sdram_controller|state.STATE_WAITING~0_combout ;
wire \inst1|sdram_controller|state~25_combout ;
wire \inst1|sdram_controller|state.STATE_WAITING~q ;
wire \inst1|sdram_controller|destination_state~27_combout ;
wire \inst1|sdram_controller|destination_state.STATE_IDLE~0_combout ;
wire \inst1|sdram_controller|destination_state~28_combout ;
wire \inst1|sdram_controller|destination_state.STATE_IDLE~q ;
wire \inst1|sdram_controller|state~33_combout ;
wire \inst1|sdram_controller|always1~0_combout ;
wire \inst1|sdram_controller|state~31_combout ;
wire \inst1|sdram_controller|state~32_combout ;
wire \inst1|sdram_controller|state~34_combout ;
wire \inst1|sdram_controller|state.STATE_IDLE~q ;
wire \inst1|sdram_controller|step~2_combout ;
wire \inst1|sdram_controller|Add1~0_combout ;
wire \inst1|sdram_controller|data_read[7]~0_combout ;
wire \inst|leds[7]~feeder_combout ;
wire \SDRAM_DQ[6]~input_o ;
wire \inst1|sdram_controller|data_read[6]~feeder_combout ;
wire \inst|leds[6]~feeder_combout ;
wire \SDRAM_DQ[5]~input_o ;
wire \inst1|sdram_controller|data_read[5]~feeder_combout ;
wire \inst|leds[5]~feeder_combout ;
wire \SDRAM_DQ[4]~input_o ;
wire \inst1|sdram_controller|data_read[4]~feeder_combout ;
wire \inst|leds[4]~feeder_combout ;
wire \SDRAM_DQ[3]~input_o ;
wire \inst1|sdram_controller|data_read[3]~feeder_combout ;
wire \inst|leds[3]~feeder_combout ;
wire \SDRAM_DQ[2]~input_o ;
wire \inst1|sdram_controller|data_read[2]~feeder_combout ;
wire \inst|leds[2]~feeder_combout ;
wire \SDRAM_DQ[1]~input_o ;
wire \inst1|sdram_controller|data_read[1]~feeder_combout ;
wire \inst|leds[1]~feeder_combout ;
wire \SDRAM_DQ[0]~input_o ;
wire \inst1|sdram_controller|data_read[0]~feeder_combout ;
wire \inst|leds[0]~feeder_combout ;
wire \inst|data[0]~21_combout ;
wire \inst|data[1]~7_combout ;
wire \inst|data[1]~8 ;
wire \inst|data[2]~9_combout ;
wire \inst|data[2]~10 ;
wire \inst|data[3]~11_combout ;
wire \inst|data[3]~12 ;
wire \inst|data[4]~13_combout ;
wire \inst|data[4]~14 ;
wire \inst|data[5]~15_combout ;
wire \inst|data[5]~16 ;
wire \inst|data[6]~17_combout ;
wire \inst|data[6]~18 ;
wire \inst|data[7]~19_combout ;
wire \inst|data_write[7]~feeder_combout ;
wire \inst1|sdram_controller|internal_dq~0_combout ;
wire \inst|data_write[6]~feeder_combout ;
wire \inst1|sdram_controller|internal_dq~1_combout ;
wire \inst|data_write[5]~feeder_combout ;
wire \inst1|sdram_controller|internal_dq~2_combout ;
wire \inst|data_write[4]~feeder_combout ;
wire \inst1|sdram_controller|internal_dq~3_combout ;
wire \inst|data_write[3]~feeder_combout ;
wire \inst1|sdram_controller|internal_dq~4_combout ;
wire \inst|data_write[2]~feeder_combout ;
wire \inst1|sdram_controller|internal_dq~5_combout ;
wire \inst|data_write[1]~feeder_combout ;
wire \inst1|sdram_controller|internal_dq~6_combout ;
wire \inst|data_write[0]~feeder_combout ;
wire \inst1|sdram_controller|internal_dq~7_combout ;
wire \inst1|sdram_controller|clock_enable~0_combout ;
wire \inst1|sdram_controller|clock_enable~q ;
wire \inst1|sdram_controller|Equal2~1_combout ;
wire \inst1|sdram_controller|internal_command~16_combout ;
wire \inst1|sdram_controller|internal_command~17_combout ;
wire \inst1|sdram_controller|internal_command~18_combout ;
wire \inst1|sdram_controller|internal_command~19_combout ;
wire \inst1|sdram_controller|internal_command.CMD_NO_OP~0_combout ;
wire \inst1|sdram_controller|internal_command~20_combout ;
wire \inst1|sdram_controller|internal_command.CMD_NO_OP~q ;
wire \inst1|sdram_controller|internal_command~29_combout ;
wire \inst1|sdram_controller|internal_command~27_combout ;
wire \inst1|sdram_controller|internal_command~28_combout ;
wire \inst1|sdram_controller|internal_command.CMD_WRITE~0_combout ;
wire \inst1|sdram_controller|internal_command~30_combout ;
wire \inst1|sdram_controller|internal_command.CMD_WRITE~q ;
wire \inst1|sdram_controller|internal_command~25_combout ;
wire \inst1|sdram_controller|internal_command~23_combout ;
wire \inst1|sdram_controller|address[4]~4_combout ;
wire \inst1|sdram_controller|internal_command~21_combout ;
wire \inst1|sdram_controller|internal_command~22_combout ;
wire \inst1|sdram_controller|internal_command~24_combout ;
wire \inst1|sdram_controller|internal_command~26_combout ;
wire \inst1|sdram_controller|internal_command.CMD_READ~q ;
wire \inst1|sdram_controller|row_address_strobe~5_combout ;
wire \inst1|sdram_controller|internal_command~32_combout ;
wire \inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~0_combout ;
wire \inst1|sdram_controller|internal_command~34_combout ;
wire \inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q ;
wire \inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~feeder_combout ;
wire \inst1|sdram_controller|internal_command~36_combout ;
wire \inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~q ;
wire \inst1|sdram_controller|column_address_strobe~2_combout ;
wire \inst1|sdram_controller|internal_command~35_combout ;
wire \inst1|sdram_controller|internal_command.CMD_BANK_ACTIVATE~q ;
wire \inst1|sdram_controller|write_enable~1_combout ;
wire \inst1|sdram_controller|address~6_combout ;
wire \inst1|sdram_controller|address~12_combout ;
wire \inst1|sdram_controller|address~7_combout ;
wire \inst1|sdram_controller|address[10]~0_combout ;
wire \inst1|sdram_controller|address~8_combout ;
wire \inst1|sdram_controller|address[4]~9_combout ;
wire \inst1|sdram_controller|address[4]~10_combout ;
wire \inst1|sdram_controller|address[4]~11_combout ;
wire [31:0] \inst|counter ;
wire [11:0] \inst1|sdram_controller|address ;
wire [2:0] \inst1|sdram_controller|step ;
wire [9:0] \inst1|sdram_controller|refresh_timer ;
wire [7:0] \inst|data ;
wire [13:0] \inst1|sdram_controller|countdown ;
wire [1:0] \inst|command ;
wire [7:0] \inst|leds ;
wire [15:0] \inst1|sdram_controller|internal_dq ;
wire [15:0] \inst1|sdram_controller|data_read ;
wire [15:0] \inst|data_write ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y26_N16
cyclone10lp_io_obuf \MKR_AREF~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_AREF~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_AREF~output .bus_hold = "false";
defparam \MKR_AREF~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cyclone10lp_io_obuf \MKR_ANALOG[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_ANALOG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_ANALOG[6]~output .bus_hold = "false";
defparam \MKR_ANALOG[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cyclone10lp_io_obuf \MKR_ANALOG[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_ANALOG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_ANALOG[5]~output .bus_hold = "false";
defparam \MKR_ANALOG[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N30
cyclone10lp_io_obuf \MKR_ANALOG[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_ANALOG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_ANALOG[4]~output .bus_hold = "false";
defparam \MKR_ANALOG[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cyclone10lp_io_obuf \MKR_ANALOG[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_ANALOG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_ANALOG[3]~output .bus_hold = "false";
defparam \MKR_ANALOG[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cyclone10lp_io_obuf \MKR_ANALOG[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_ANALOG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_ANALOG[2]~output .bus_hold = "false";
defparam \MKR_ANALOG[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N23
cyclone10lp_io_obuf \MKR_ANALOG[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_ANALOG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_ANALOG[1]~output .bus_hold = "false";
defparam \MKR_ANALOG[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cyclone10lp_io_obuf \MKR_ANALOG[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_ANALOG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_ANALOG[0]~output .bus_hold = "false";
defparam \MKR_ANALOG[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cyclone10lp_io_obuf \MKR_GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[14]~output .bus_hold = "false";
defparam \MKR_GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cyclone10lp_io_obuf \MKR_GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[13]~output .bus_hold = "false";
defparam \MKR_GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cyclone10lp_io_obuf \MKR_GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[12]~output .bus_hold = "false";
defparam \MKR_GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cyclone10lp_io_obuf \MKR_GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[11]~output .bus_hold = "false";
defparam \MKR_GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cyclone10lp_io_obuf \MKR_GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[10]~output .bus_hold = "false";
defparam \MKR_GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cyclone10lp_io_obuf \MKR_GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[9]~output .bus_hold = "false";
defparam \MKR_GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N16
cyclone10lp_io_obuf \MKR_GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[8]~output .bus_hold = "false";
defparam \MKR_GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cyclone10lp_io_obuf \MKR_GPIO[7]~output (
	.i(\inst|leds [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[7]~output .bus_hold = "false";
defparam \MKR_GPIO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cyclone10lp_io_obuf \MKR_GPIO[6]~output (
	.i(\inst|leds [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[6]~output .bus_hold = "false";
defparam \MKR_GPIO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cyclone10lp_io_obuf \MKR_GPIO[5]~output (
	.i(\inst|leds [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[5]~output .bus_hold = "false";
defparam \MKR_GPIO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cyclone10lp_io_obuf \MKR_GPIO[4]~output (
	.i(\inst|leds [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[4]~output .bus_hold = "false";
defparam \MKR_GPIO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cyclone10lp_io_obuf \MKR_GPIO[3]~output (
	.i(\inst|leds [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[3]~output .bus_hold = "false";
defparam \MKR_GPIO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cyclone10lp_io_obuf \MKR_GPIO[2]~output (
	.i(\inst|leds [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[2]~output .bus_hold = "false";
defparam \MKR_GPIO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cyclone10lp_io_obuf \MKR_GPIO[1]~output (
	.i(\inst|leds [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[1]~output .bus_hold = "false";
defparam \MKR_GPIO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cyclone10lp_io_obuf \MKR_GPIO[0]~output (
	.i(\inst|leds [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MKR_GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MKR_GPIO[0]~output .bus_hold = "false";
defparam \MKR_GPIO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cyclone10lp_io_obuf \SDRAM_DQ[15]~output (
	.i(!\inst1|sdram_controller|state.STATE_WRITING~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[15]~output .bus_hold = "false";
defparam \SDRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cyclone10lp_io_obuf \SDRAM_DQ[14]~output (
	.i(!\inst1|sdram_controller|state.STATE_WRITING~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[14]~output .bus_hold = "false";
defparam \SDRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cyclone10lp_io_obuf \SDRAM_DQ[13]~output (
	.i(!\inst1|sdram_controller|state.STATE_WRITING~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[13]~output .bus_hold = "false";
defparam \SDRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cyclone10lp_io_obuf \SDRAM_DQ[12]~output (
	.i(!\inst1|sdram_controller|state.STATE_WRITING~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[12]~output .bus_hold = "false";
defparam \SDRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cyclone10lp_io_obuf \SDRAM_DQ[11]~output (
	.i(!\inst1|sdram_controller|state.STATE_WRITING~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[11]~output .bus_hold = "false";
defparam \SDRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cyclone10lp_io_obuf \SDRAM_DQ[10]~output (
	.i(!\inst1|sdram_controller|state.STATE_WRITING~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[10]~output .bus_hold = "false";
defparam \SDRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cyclone10lp_io_obuf \SDRAM_DQ[9]~output (
	.i(!\inst1|sdram_controller|state.STATE_WRITING~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[9]~output .bus_hold = "false";
defparam \SDRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cyclone10lp_io_obuf \SDRAM_DQ[8]~output (
	.i(!\inst1|sdram_controller|state.STATE_WRITING~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[8]~output .bus_hold = "false";
defparam \SDRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cyclone10lp_io_obuf \SDRAM_DQ[7]~output (
	.i(\inst1|sdram_controller|internal_dq [7]),
	.oe(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[7]~output .bus_hold = "false";
defparam \SDRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cyclone10lp_io_obuf \SDRAM_DQ[6]~output (
	.i(\inst1|sdram_controller|internal_dq [6]),
	.oe(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[6]~output .bus_hold = "false";
defparam \SDRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cyclone10lp_io_obuf \SDRAM_DQ[5]~output (
	.i(\inst1|sdram_controller|internal_dq [5]),
	.oe(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[5]~output .bus_hold = "false";
defparam \SDRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cyclone10lp_io_obuf \SDRAM_DQ[4]~output (
	.i(\inst1|sdram_controller|internal_dq [4]),
	.oe(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[4]~output .bus_hold = "false";
defparam \SDRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N30
cyclone10lp_io_obuf \SDRAM_DQ[3]~output (
	.i(\inst1|sdram_controller|internal_dq [3]),
	.oe(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[3]~output .bus_hold = "false";
defparam \SDRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cyclone10lp_io_obuf \SDRAM_DQ[2]~output (
	.i(\inst1|sdram_controller|internal_dq [2]),
	.oe(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[2]~output .bus_hold = "false";
defparam \SDRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cyclone10lp_io_obuf \SDRAM_DQ[1]~output (
	.i(\inst1|sdram_controller|internal_dq [1]),
	.oe(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[1]~output .bus_hold = "false";
defparam \SDRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cyclone10lp_io_obuf \SDRAM_DQ[0]~output (
	.i(\inst1|sdram_controller|internal_dq [0]),
	.oe(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[0]~output .bus_hold = "false";
defparam \SDRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cyclone10lp_io_obuf \SDRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cyclone10lp_io_obuf \SDRAM_CKE~output (
	.i(\inst1|sdram_controller|clock_enable~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cyclone10lp_io_obuf \SDRAM_CS_n~output (
	.i(\inst1|sdram_controller|internal_command.CMD_NO_OP~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_CS_n~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_CS_n~output .bus_hold = "false";
defparam \SDRAM_CS_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cyclone10lp_io_obuf \SDRAM_RAS_n~output (
	.i(\inst1|sdram_controller|row_address_strobe~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_RAS_n~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_RAS_n~output .bus_hold = "false";
defparam \SDRAM_RAS_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cyclone10lp_io_obuf \SDRAM_CAS_n~output (
	.i(!\inst1|sdram_controller|column_address_strobe~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_CAS_n~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_CAS_n~output .bus_hold = "false";
defparam \SDRAM_CAS_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cyclone10lp_io_obuf \SDRAM_WE_n~output (
	.i(\inst1|sdram_controller|write_enable~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_WE_n~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_WE_n~output .bus_hold = "false";
defparam \SDRAM_WE_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cyclone10lp_io_obuf \SDRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[11]~output .bus_hold = "false";
defparam \SDRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cyclone10lp_io_obuf \SDRAM_ADDR[10]~output (
	.i(\inst1|sdram_controller|address [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[10]~output .bus_hold = "false";
defparam \SDRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cyclone10lp_io_obuf \SDRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[9]~output .bus_hold = "false";
defparam \SDRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cyclone10lp_io_obuf \SDRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[8]~output .bus_hold = "false";
defparam \SDRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cyclone10lp_io_obuf \SDRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[7]~output .bus_hold = "false";
defparam \SDRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cyclone10lp_io_obuf \SDRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[6]~output .bus_hold = "false";
defparam \SDRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cyclone10lp_io_obuf \SDRAM_ADDR[5]~output (
	.i(\inst1|sdram_controller|address [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[5]~output .bus_hold = "false";
defparam \SDRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cyclone10lp_io_obuf \SDRAM_ADDR[4]~output (
	.i(\inst1|sdram_controller|address [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[4]~output .bus_hold = "false";
defparam \SDRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N2
cyclone10lp_io_obuf \SDRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[3]~output .bus_hold = "false";
defparam \SDRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cyclone10lp_io_obuf \SDRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[2]~output .bus_hold = "false";
defparam \SDRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cyclone10lp_io_obuf \SDRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[1]~output .bus_hold = "false";
defparam \SDRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cyclone10lp_io_obuf \SDRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[0]~output .bus_hold = "false";
defparam \SDRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cyclone10lp_io_obuf \SDRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[1]~output .bus_hold = "false";
defparam \SDRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cyclone10lp_io_obuf \SDRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[0]~output .bus_hold = "false";
defparam \SDRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cyclone10lp_io_obuf \SDRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQM[1]~output .bus_hold = "false";
defparam \SDRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cyclone10lp_io_obuf \SDRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQM[0]~output .bus_hold = "false";
defparam \SDRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cyclone10lp_io_ibuf \CLK_48MHz~input (
	.i(CLK_48MHz),
	.ibar(gnd),
	.o(\CLK_48MHz~input_o ));
// synopsys translate_off
defparam \CLK_48MHz~input .bus_hold = "false";
defparam \CLK_48MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \CLK_48MHz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_48MHz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_48MHz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_48MHz~inputclkctrl .clock_type = "global clock";
defparam \CLK_48MHz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N1
cyclone10lp_io_ibuf \SDRAM_DQ[7]~input (
	.i(SDRAM_DQ[7]),
	.ibar(gnd),
	.o(\SDRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[7]~input .bus_hold = "false";
defparam \SDRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read[7]~feeder (
// Equation(s):
// \inst1|sdram_controller|data_read[7]~feeder_combout  = \SDRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[7]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sdram_controller|data_read[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|step~0 (
// Equation(s):
// \inst1|sdram_controller|step~0_combout  = (!\inst1|sdram_controller|state.STATE_IDLE~q  & !\inst1|sdram_controller|step [0])

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|step [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|sdram_controller|step~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|step~0 .lut_mask = 16'h0505;
defparam \inst1|sdram_controller|step~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|state~15 (
// Equation(s):
// \inst1|sdram_controller|state~15_combout  = (!\inst1|sdram_controller|state.STATE_UNINIT~q  & ((\inst1|sdram_controller|step [1] & ((!\inst1|sdram_controller|step [2]))) # (!\inst1|sdram_controller|step [1] & ((\inst1|sdram_controller|step [2]) # 
// (!\inst1|sdram_controller|step [0])))))

	.dataa(\inst1|sdram_controller|step [1]),
	.datab(\inst1|sdram_controller|step [0]),
	.datac(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|step [2]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~15 .lut_mask = 16'h050B;
defparam \inst1|sdram_controller|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~23 (
// Equation(s):
// \inst1|sdram_controller|destination_state~23_combout  = (\inst1|sdram_controller|step [1] & (\inst1|sdram_controller|step [2] & (\inst1|sdram_controller|destination_state.STATE_UNINIT~q ))) # (!\inst1|sdram_controller|step [1] & 
// (\inst1|sdram_controller|step [0] & ((\inst1|sdram_controller|step [2]) # (\inst1|sdram_controller|destination_state.STATE_UNINIT~q ))))

	.dataa(\inst1|sdram_controller|step [2]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|destination_state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~23 .lut_mask = 16'hB280;
defparam \inst1|sdram_controller|destination_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[0]~11 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[0]~11_combout  = \inst1|sdram_controller|refresh_timer [0] $ (VCC)
// \inst1|sdram_controller|refresh_timer[0]~12  = CARRY(\inst1|sdram_controller|refresh_timer [0])

	.dataa(\inst1|sdram_controller|refresh_timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|sdram_controller|refresh_timer[0]~11_combout ),
	.cout(\inst1|sdram_controller|refresh_timer[0]~12 ));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[0]~11 .lut_mask = 16'h55AA;
defparam \inst1|sdram_controller|refresh_timer[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[2]~29 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[2]~29_combout  = ((\inst1|sdram_controller|state.STATE_IDLE~q  & \inst1|sdram_controller|LessThan0~2_combout )) # (!\inst1|sdram_controller|state.STATE_UNINIT~q )

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[2]~29 .lut_mask = 16'hAF0F;
defparam \inst1|sdram_controller|refresh_timer[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N7
dffeas \inst1|sdram_controller|refresh_timer[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[0] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[1]~13 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[1]~13_combout  = (\inst1|sdram_controller|refresh_timer [1] & (!\inst1|sdram_controller|refresh_timer[0]~12 )) # (!\inst1|sdram_controller|refresh_timer [1] & ((\inst1|sdram_controller|refresh_timer[0]~12 ) # (GND)))
// \inst1|sdram_controller|refresh_timer[1]~14  = CARRY((!\inst1|sdram_controller|refresh_timer[0]~12 ) # (!\inst1|sdram_controller|refresh_timer [1]))

	.dataa(\inst1|sdram_controller|refresh_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|refresh_timer[0]~12 ),
	.combout(\inst1|sdram_controller|refresh_timer[1]~13_combout ),
	.cout(\inst1|sdram_controller|refresh_timer[1]~14 ));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[1]~13 .lut_mask = 16'h5A5F;
defparam \inst1|sdram_controller|refresh_timer[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N9
dffeas \inst1|sdram_controller|refresh_timer[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[1] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[2]~15 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[2]~15_combout  = (\inst1|sdram_controller|refresh_timer [2] & (\inst1|sdram_controller|refresh_timer[1]~14  $ (GND))) # (!\inst1|sdram_controller|refresh_timer [2] & (!\inst1|sdram_controller|refresh_timer[1]~14  & 
// VCC))
// \inst1|sdram_controller|refresh_timer[2]~16  = CARRY((\inst1|sdram_controller|refresh_timer [2] & !\inst1|sdram_controller|refresh_timer[1]~14 ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|refresh_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|refresh_timer[1]~14 ),
	.combout(\inst1|sdram_controller|refresh_timer[2]~15_combout ),
	.cout(\inst1|sdram_controller|refresh_timer[2]~16 ));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[2]~15 .lut_mask = 16'hC30C;
defparam \inst1|sdram_controller|refresh_timer[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N11
dffeas \inst1|sdram_controller|refresh_timer[2] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[2] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[3]~17 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[3]~17_combout  = (\inst1|sdram_controller|refresh_timer [3] & (!\inst1|sdram_controller|refresh_timer[2]~16 )) # (!\inst1|sdram_controller|refresh_timer [3] & ((\inst1|sdram_controller|refresh_timer[2]~16 ) # (GND)))
// \inst1|sdram_controller|refresh_timer[3]~18  = CARRY((!\inst1|sdram_controller|refresh_timer[2]~16 ) # (!\inst1|sdram_controller|refresh_timer [3]))

	.dataa(\inst1|sdram_controller|refresh_timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|refresh_timer[2]~16 ),
	.combout(\inst1|sdram_controller|refresh_timer[3]~17_combout ),
	.cout(\inst1|sdram_controller|refresh_timer[3]~18 ));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[3]~17 .lut_mask = 16'h5A5F;
defparam \inst1|sdram_controller|refresh_timer[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N13
dffeas \inst1|sdram_controller|refresh_timer[3] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[3] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[4]~19 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[4]~19_combout  = (\inst1|sdram_controller|refresh_timer [4] & (\inst1|sdram_controller|refresh_timer[3]~18  $ (GND))) # (!\inst1|sdram_controller|refresh_timer [4] & (!\inst1|sdram_controller|refresh_timer[3]~18  & 
// VCC))
// \inst1|sdram_controller|refresh_timer[4]~20  = CARRY((\inst1|sdram_controller|refresh_timer [4] & !\inst1|sdram_controller|refresh_timer[3]~18 ))

	.dataa(\inst1|sdram_controller|refresh_timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|refresh_timer[3]~18 ),
	.combout(\inst1|sdram_controller|refresh_timer[4]~19_combout ),
	.cout(\inst1|sdram_controller|refresh_timer[4]~20 ));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[4]~19 .lut_mask = 16'hA50A;
defparam \inst1|sdram_controller|refresh_timer[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N15
dffeas \inst1|sdram_controller|refresh_timer[4] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[4] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[5]~21 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[5]~21_combout  = (\inst1|sdram_controller|refresh_timer [5] & (!\inst1|sdram_controller|refresh_timer[4]~20 )) # (!\inst1|sdram_controller|refresh_timer [5] & ((\inst1|sdram_controller|refresh_timer[4]~20 ) # (GND)))
// \inst1|sdram_controller|refresh_timer[5]~22  = CARRY((!\inst1|sdram_controller|refresh_timer[4]~20 ) # (!\inst1|sdram_controller|refresh_timer [5]))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|refresh_timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|refresh_timer[4]~20 ),
	.combout(\inst1|sdram_controller|refresh_timer[5]~21_combout ),
	.cout(\inst1|sdram_controller|refresh_timer[5]~22 ));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[5]~21 .lut_mask = 16'h3C3F;
defparam \inst1|sdram_controller|refresh_timer[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N17
dffeas \inst1|sdram_controller|refresh_timer[5] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[5] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[6]~23 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[6]~23_combout  = (\inst1|sdram_controller|refresh_timer [6] & (\inst1|sdram_controller|refresh_timer[5]~22  $ (GND))) # (!\inst1|sdram_controller|refresh_timer [6] & (!\inst1|sdram_controller|refresh_timer[5]~22  & 
// VCC))
// \inst1|sdram_controller|refresh_timer[6]~24  = CARRY((\inst1|sdram_controller|refresh_timer [6] & !\inst1|sdram_controller|refresh_timer[5]~22 ))

	.dataa(\inst1|sdram_controller|refresh_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|refresh_timer[5]~22 ),
	.combout(\inst1|sdram_controller|refresh_timer[6]~23_combout ),
	.cout(\inst1|sdram_controller|refresh_timer[6]~24 ));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[6]~23 .lut_mask = 16'hA50A;
defparam \inst1|sdram_controller|refresh_timer[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N19
dffeas \inst1|sdram_controller|refresh_timer[6] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[6] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[7]~25 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[7]~25_combout  = (\inst1|sdram_controller|refresh_timer [7] & (!\inst1|sdram_controller|refresh_timer[6]~24 )) # (!\inst1|sdram_controller|refresh_timer [7] & ((\inst1|sdram_controller|refresh_timer[6]~24 ) # (GND)))
// \inst1|sdram_controller|refresh_timer[7]~26  = CARRY((!\inst1|sdram_controller|refresh_timer[6]~24 ) # (!\inst1|sdram_controller|refresh_timer [7]))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|refresh_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|refresh_timer[6]~24 ),
	.combout(\inst1|sdram_controller|refresh_timer[7]~25_combout ),
	.cout(\inst1|sdram_controller|refresh_timer[7]~26 ));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[7]~25 .lut_mask = 16'h3C3F;
defparam \inst1|sdram_controller|refresh_timer[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N21
dffeas \inst1|sdram_controller|refresh_timer[7] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[7] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[8]~27 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[8]~27_combout  = (\inst1|sdram_controller|refresh_timer [8] & (\inst1|sdram_controller|refresh_timer[7]~26  $ (GND))) # (!\inst1|sdram_controller|refresh_timer [8] & (!\inst1|sdram_controller|refresh_timer[7]~26  & 
// VCC))
// \inst1|sdram_controller|refresh_timer[8]~28  = CARRY((\inst1|sdram_controller|refresh_timer [8] & !\inst1|sdram_controller|refresh_timer[7]~26 ))

	.dataa(\inst1|sdram_controller|refresh_timer [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|refresh_timer[7]~26 ),
	.combout(\inst1|sdram_controller|refresh_timer[8]~27_combout ),
	.cout(\inst1|sdram_controller|refresh_timer[8]~28 ));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[8]~27 .lut_mask = 16'hA50A;
defparam \inst1|sdram_controller|refresh_timer[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N23
dffeas \inst1|sdram_controller|refresh_timer[8] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[8] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|refresh_timer[9]~30 (
// Equation(s):
// \inst1|sdram_controller|refresh_timer[9]~30_combout  = \inst1|sdram_controller|refresh_timer [9] $ (\inst1|sdram_controller|refresh_timer[8]~28 )

	.dataa(\inst1|sdram_controller|refresh_timer [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|sdram_controller|refresh_timer[8]~28 ),
	.combout(\inst1|sdram_controller|refresh_timer[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[9]~30 .lut_mask = 16'h5A5A;
defparam \inst1|sdram_controller|refresh_timer[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N25
dffeas \inst1|sdram_controller|refresh_timer[9] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|refresh_timer[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|refresh_timer[2]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|refresh_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|refresh_timer[9] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|refresh_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|LessThan0~0 (
// Equation(s):
// \inst1|sdram_controller|LessThan0~0_combout  = (\inst1|sdram_controller|refresh_timer [3] & (\inst1|sdram_controller|refresh_timer [2] & ((\inst1|sdram_controller|refresh_timer [0]) # (\inst1|sdram_controller|refresh_timer [1]))))

	.dataa(\inst1|sdram_controller|refresh_timer [0]),
	.datab(\inst1|sdram_controller|refresh_timer [1]),
	.datac(\inst1|sdram_controller|refresh_timer [3]),
	.datad(\inst1|sdram_controller|refresh_timer [2]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|LessThan0~0 .lut_mask = 16'hE000;
defparam \inst1|sdram_controller|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
cyclone10lp_lcell_comb \inst1|sdram_controller|LessThan0~1 (
// Equation(s):
// \inst1|sdram_controller|LessThan0~1_combout  = (\inst1|sdram_controller|refresh_timer [5] & (\inst1|sdram_controller|refresh_timer [6] & ((\inst1|sdram_controller|refresh_timer [4]) # (\inst1|sdram_controller|LessThan0~0_combout ))))

	.dataa(\inst1|sdram_controller|refresh_timer [5]),
	.datab(\inst1|sdram_controller|refresh_timer [6]),
	.datac(\inst1|sdram_controller|refresh_timer [4]),
	.datad(\inst1|sdram_controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|LessThan0~1 .lut_mask = 16'h8880;
defparam \inst1|sdram_controller|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
cyclone10lp_lcell_comb \inst1|sdram_controller|LessThan0~2 (
// Equation(s):
// \inst1|sdram_controller|LessThan0~2_combout  = (\inst1|sdram_controller|refresh_timer [9] & ((\inst1|sdram_controller|refresh_timer [8]) # ((\inst1|sdram_controller|refresh_timer [7] & \inst1|sdram_controller|LessThan0~1_combout ))))

	.dataa(\inst1|sdram_controller|refresh_timer [9]),
	.datab(\inst1|sdram_controller|refresh_timer [7]),
	.datac(\inst1|sdram_controller|refresh_timer [8]),
	.datad(\inst1|sdram_controller|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|LessThan0~2 .lut_mask = 16'hA8A0;
defparam \inst1|sdram_controller|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N12
cyclone10lp_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = ((\inst|command [0] & \inst|state.00000000000000000000000000000010~q )) # (!\inst|state.00000000000000000000000000000000~q )

	.dataa(gnd),
	.datab(\inst|state.00000000000000000000000000000000~q ),
	.datac(\inst|command [0]),
	.datad(\inst|state.00000000000000000000000000000010~q ),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'hF333;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N13
dffeas \inst|command[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|command[0] .is_wysiwyg = "true";
defparam \inst|command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|Equal2~2 (
// Equation(s):
// \inst1|sdram_controller|Equal2~2_combout  = (\inst1|sdram_controller|step [1] & (\inst1|sdram_controller|step [2] & !\inst1|sdram_controller|step [0]))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Equal2~2 .lut_mask = 16'h00C0;
defparam \inst1|sdram_controller|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|Equal2~3 (
// Equation(s):
// \inst1|sdram_controller|Equal2~3_combout  = (\inst1|sdram_controller|step [1] & (!\inst1|sdram_controller|step [2] & !\inst1|sdram_controller|step [0]))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Equal2~3 .lut_mask = 16'h000C;
defparam \inst1|sdram_controller|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~31 (
// Equation(s):
// \inst1|sdram_controller|destination_state~31_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & (!\inst|command [1] & (\inst|command [0] & !\inst1|sdram_controller|LessThan0~2_combout )))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst|command [1]),
	.datac(\inst|command [0]),
	.datad(\inst1|sdram_controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~31 .lut_mask = 16'h0020;
defparam \inst1|sdram_controller|destination_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown[0]~12 (
// Equation(s):
// \inst1|sdram_controller|countdown[0]~12_combout  = (!\inst1|sdram_controller|state.STATE_UNINIT~q  & ((\inst1|sdram_controller|step [2] & ((\inst1|sdram_controller|step [1]))) # (!\inst1|sdram_controller|step [2] & (\inst1|sdram_controller|step [0] & 
// !\inst1|sdram_controller|step [1]))))

	.dataa(\inst1|sdram_controller|step [0]),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [1]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[0]~12 .lut_mask = 16'h3002;
defparam \inst1|sdram_controller|countdown[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|LessThan1~0 (
// Equation(s):
// \inst1|sdram_controller|LessThan1~0_combout  = ((!\inst1|sdram_controller|refresh_timer [3] & ((!\inst1|sdram_controller|refresh_timer [2]) # (!\inst1|sdram_controller|refresh_timer [1])))) # (!\inst1|sdram_controller|refresh_timer [4])

	.dataa(\inst1|sdram_controller|refresh_timer [3]),
	.datab(\inst1|sdram_controller|refresh_timer [4]),
	.datac(\inst1|sdram_controller|refresh_timer [1]),
	.datad(\inst1|sdram_controller|refresh_timer [2]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|LessThan1~0 .lut_mask = 16'h3777;
defparam \inst1|sdram_controller|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|LessThan1~1 (
// Equation(s):
// \inst1|sdram_controller|LessThan1~1_combout  = (\inst1|sdram_controller|refresh_timer [5] & (!\inst1|sdram_controller|LessThan1~0_combout  & \inst1|sdram_controller|refresh_timer [6]))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|refresh_timer [5]),
	.datac(\inst1|sdram_controller|LessThan1~0_combout ),
	.datad(\inst1|sdram_controller|refresh_timer [6]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|LessThan1~1 .lut_mask = 16'h0C00;
defparam \inst1|sdram_controller|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|LessThan1~2 (
// Equation(s):
// \inst1|sdram_controller|LessThan1~2_combout  = (!\inst1|sdram_controller|refresh_timer [9] & (((!\inst1|sdram_controller|refresh_timer [7] & !\inst1|sdram_controller|LessThan1~1_combout )) # (!\inst1|sdram_controller|refresh_timer [8])))

	.dataa(\inst1|sdram_controller|refresh_timer [8]),
	.datab(\inst1|sdram_controller|refresh_timer [7]),
	.datac(\inst1|sdram_controller|refresh_timer [9]),
	.datad(\inst1|sdram_controller|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|LessThan1~2 .lut_mask = 16'h0507;
defparam \inst1|sdram_controller|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown[0]~1 (
// Equation(s):
// \inst1|sdram_controller|countdown[0]~1_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & (\inst1|sdram_controller|pending_precharge~q  & !\inst1|sdram_controller|LessThan1~2_combout ))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|pending_precharge~q ),
	.datad(\inst1|sdram_controller|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[0]~1 .lut_mask = 16'h00A0;
defparam \inst1|sdram_controller|countdown[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|state.STATE_PRECHARGE~feeder (
// Equation(s):
// \inst1|sdram_controller|state.STATE_PRECHARGE~feeder_combout  = \inst1|sdram_controller|countdown[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|sdram_controller|countdown[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state.STATE_PRECHARGE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state.STATE_PRECHARGE~feeder .lut_mask = 16'hF0F0;
defparam \inst1|sdram_controller|state.STATE_PRECHARGE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N1
dffeas \inst1|sdram_controller|state.STATE_PRECHARGE (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|state.STATE_PRECHARGE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|state.STATE_PRECHARGE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|state.STATE_PRECHARGE .is_wysiwyg = "true";
defparam \inst1|sdram_controller|state.STATE_PRECHARGE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N4
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~21 (
// Equation(s):
// \inst1|sdram_controller|destination_state~21_combout  = (!\inst1|sdram_controller|state.STATE_IDLE~q  & ((\inst1|sdram_controller|state.STATE_WRITING~q  & (\inst1|sdram_controller|Equal2~3_combout )) # (!\inst1|sdram_controller|state.STATE_WRITING~q  & 
// ((\inst1|sdram_controller|state.STATE_PRECHARGE~q )))))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|Equal2~3_combout ),
	.datac(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datad(\inst1|sdram_controller|state.STATE_PRECHARGE~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~21 .lut_mask = 16'h4540;
defparam \inst1|sdram_controller|destination_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~22 (
// Equation(s):
// \inst1|sdram_controller|destination_state~22_combout  = (\inst1|sdram_controller|destination_state~21_combout ) # ((\inst1|sdram_controller|state.STATE_IDLE~q  & ((\inst1|sdram_controller|LessThan1~2_combout ) # 
// (!\inst1|sdram_controller|pending_precharge~q ))))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|pending_precharge~q ),
	.datac(\inst1|sdram_controller|destination_state~21_combout ),
	.datad(\inst1|sdram_controller|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~22 .lut_mask = 16'hFAF2;
defparam \inst1|sdram_controller|destination_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~25 (
// Equation(s):
// \inst1|sdram_controller|destination_state~25_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & (\inst1|sdram_controller|state.STATE_UNINIT~q  & (!\inst1|sdram_controller|LessThan0~2_combout  & !\inst1|sdram_controller|address~3_combout )))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|LessThan0~2_combout ),
	.datad(\inst1|sdram_controller|address~3_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~25 .lut_mask = 16'h0008;
defparam \inst1|sdram_controller|destination_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~26 (
// Equation(s):
// \inst1|sdram_controller|destination_state~26_combout  = (!\inst1|sdram_controller|countdown[0]~12_combout  & (!\inst1|sdram_controller|destination_state~25_combout  & ((\inst1|sdram_controller|destination_state~22_combout ) # 
// (!\inst1|sdram_controller|state.STATE_UNINIT~q ))))

	.dataa(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datab(\inst1|sdram_controller|countdown[0]~12_combout ),
	.datac(\inst1|sdram_controller|destination_state~22_combout ),
	.datad(\inst1|sdram_controller|destination_state~25_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~26 .lut_mask = 16'h0031;
defparam \inst1|sdram_controller|destination_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N29
dffeas \inst1|sdram_controller|destination_state.STATE_WRITING (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|destination_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|destination_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|destination_state.STATE_WRITING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state.STATE_WRITING .is_wysiwyg = "true";
defparam \inst1|sdram_controller|destination_state.STATE_WRITING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~20 (
// Equation(s):
// \inst1|sdram_controller|destination_state~20_combout  = (!\inst|command [1] & \inst|command [0])

	.dataa(gnd),
	.datab(\inst|command [1]),
	.datac(gnd),
	.datad(\inst|command [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~20 .lut_mask = 16'h3300;
defparam \inst1|sdram_controller|destination_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N4
cyclone10lp_lcell_comb \inst1|sdram_controller|state~26 (
// Equation(s):
// \inst1|sdram_controller|state~26_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & (\inst1|sdram_controller|pending_precharge~q  & (\inst|command [0] $ (\inst|command [1]))))

	.dataa(\inst|command [0]),
	.datab(\inst|command [1]),
	.datac(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datad(\inst1|sdram_controller|pending_precharge~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~26 .lut_mask = 16'h6000;
defparam \inst1|sdram_controller|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|state~27 (
// Equation(s):
// \inst1|sdram_controller|state~27_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & (((\inst1|sdram_controller|state~26_combout  & \inst1|sdram_controller|LessThan1~2_combout )) # (!\inst1|sdram_controller|state.STATE_IDLE~q ))) # 
// (!\inst1|sdram_controller|state.STATE_WAITING~q  & (((\inst1|sdram_controller|state~26_combout  & \inst1|sdram_controller|LessThan1~2_combout ))))

	.dataa(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datab(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datac(\inst1|sdram_controller|state~26_combout ),
	.datad(\inst1|sdram_controller|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~27 .lut_mask = 16'hF222;
defparam \inst1|sdram_controller|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|state~30 (
// Equation(s):
// \inst1|sdram_controller|state~30_combout  = (\inst1|sdram_controller|state~27_combout  & ((\inst1|sdram_controller|state.STATE_IDLE~q  & ((\inst1|sdram_controller|destination_state~20_combout ))) # (!\inst1|sdram_controller|state.STATE_IDLE~q  & 
// (\inst1|sdram_controller|destination_state.STATE_WRITING~q ))))

	.dataa(\inst1|sdram_controller|destination_state.STATE_WRITING~q ),
	.datab(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datac(\inst1|sdram_controller|destination_state~20_combout ),
	.datad(\inst1|sdram_controller|state~27_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~30 .lut_mask = 16'hE200;
defparam \inst1|sdram_controller|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~30 (
// Equation(s):
// \inst1|sdram_controller|destination_state~30_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & (!\inst1|sdram_controller|LessThan0~2_combout  & ((\inst|command [1]) # (!\inst|command [0]))))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst|command [1]),
	.datac(\inst|command [0]),
	.datad(\inst1|sdram_controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~30 .lut_mask = 16'h008A;
defparam \inst1|sdram_controller|destination_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N25
dffeas \inst1|sdram_controller|destination_state.STATE_READING (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|destination_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|destination_state~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|destination_state.STATE_READING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state.STATE_READING .is_wysiwyg = "true";
defparam \inst1|sdram_controller|destination_state.STATE_READING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|state~28 (
// Equation(s):
// \inst1|sdram_controller|state~28_combout  = (\inst1|sdram_controller|state~27_combout  & ((\inst1|sdram_controller|state.STATE_IDLE~q  & ((!\inst1|sdram_controller|destination_state~20_combout ))) # (!\inst1|sdram_controller|state.STATE_IDLE~q  & 
// (\inst1|sdram_controller|destination_state.STATE_READING~q ))))

	.dataa(\inst1|sdram_controller|destination_state.STATE_READING~q ),
	.datab(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datac(\inst1|sdram_controller|destination_state~20_combout ),
	.datad(\inst1|sdram_controller|state~27_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~28 .lut_mask = 16'h2E00;
defparam \inst1|sdram_controller|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N29
dffeas \inst1|sdram_controller|state.STATE_READING (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|state.STATE_READING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|state.STATE_READING .is_wysiwyg = "true";
defparam \inst1|sdram_controller|state.STATE_READING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|Equal2~0 (
// Equation(s):
// \inst1|sdram_controller|Equal2~0_combout  = (!\inst1|sdram_controller|step [1] & (!\inst1|sdram_controller|step [2] & !\inst1|sdram_controller|step [0]))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Equal2~0 .lut_mask = 16'h0003;
defparam \inst1|sdram_controller|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown~11 (
// Equation(s):
// \inst1|sdram_controller|countdown~11_combout  = (!\inst1|sdram_controller|step [2] & ((\inst1|sdram_controller|step [1]) # (!\inst1|sdram_controller|step [0])))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown~11 .lut_mask = 16'h0C0F;
defparam \inst1|sdram_controller|countdown~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~33 (
// Equation(s):
// \inst1|sdram_controller|internal_command~33_combout  = (\inst1|sdram_controller|LessThan0~2_combout  & \inst1|sdram_controller|state.STATE_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|sdram_controller|LessThan0~2_combout ),
	.datad(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~33 .lut_mask = 16'hF000;
defparam \inst1|sdram_controller|internal_command~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N4
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown[1]~0 (
// Equation(s):
// \inst1|sdram_controller|countdown[1]~0_combout  = (\inst1|sdram_controller|state.STATE_UNINIT~q  & ((\inst1|sdram_controller|internal_command~33_combout ))) # (!\inst1|sdram_controller|state.STATE_UNINIT~q  & (!\inst1|sdram_controller|countdown~11_combout 
// ))

	.dataa(\inst1|sdram_controller|countdown~11_combout ),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(gnd),
	.datad(\inst1|sdram_controller|internal_command~33_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[1]~0 .lut_mask = 16'hDD11;
defparam \inst1|sdram_controller|countdown[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~0 (
// Equation(s):
// \inst1|sdram_controller|Add2~0_combout  = \inst1|sdram_controller|countdown [0] $ (VCC)
// \inst1|sdram_controller|Add2~1  = CARRY(\inst1|sdram_controller|countdown [0])

	.dataa(gnd),
	.datab(\inst1|sdram_controller|countdown [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~0_combout ),
	.cout(\inst1|sdram_controller|Add2~1 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~0 .lut_mask = 16'h33CC;
defparam \inst1|sdram_controller|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~31 (
// Equation(s):
// \inst1|sdram_controller|internal_command~31_combout  = (\inst1|sdram_controller|step [0] & (!\inst1|sdram_controller|step [2] & (\inst1|sdram_controller|step [1] & !\inst1|sdram_controller|state.STATE_UNINIT~q )))

	.dataa(\inst1|sdram_controller|step [0]),
	.datab(\inst1|sdram_controller|step [2]),
	.datac(\inst1|sdram_controller|step [1]),
	.datad(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~31 .lut_mask = 16'h0020;
defparam \inst1|sdram_controller|internal_command~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~2 (
// Equation(s):
// \inst1|sdram_controller|Add2~2_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & (\inst1|sdram_controller|Add2~0_combout )) # (!\inst1|sdram_controller|state.STATE_WAITING~q  & ((\inst1|sdram_controller|internal_command~31_combout )))

	.dataa(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datab(\inst1|sdram_controller|Add2~0_combout ),
	.datac(\inst1|sdram_controller|internal_command~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~2 .lut_mask = 16'hD8D8;
defparam \inst1|sdram_controller|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown[0]~2 (
// Equation(s):
// \inst1|sdram_controller|countdown[0]~2_combout  = \inst1|sdram_controller|step [1] $ (((!\inst1|sdram_controller|step [2] & \inst1|sdram_controller|step [0])))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[0]~2 .lut_mask = 16'hC3CC;
defparam \inst1|sdram_controller|countdown[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown[0]~3 (
// Equation(s):
// \inst1|sdram_controller|countdown[0]~3_combout  = (\inst1|sdram_controller|state.STATE_READING~q ) # ((\inst1|sdram_controller|state~20_combout ) # ((!\inst1|sdram_controller|state.STATE_PRECHARGE~q  & !\inst1|sdram_controller|state.STATE_WAITING~q )))

	.dataa(\inst1|sdram_controller|state.STATE_PRECHARGE~q ),
	.datab(\inst1|sdram_controller|state.STATE_READING~q ),
	.datac(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datad(\inst1|sdram_controller|state~20_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[0]~3 .lut_mask = 16'hFFCD;
defparam \inst1|sdram_controller|countdown[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N2
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown[0]~4 (
// Equation(s):
// \inst1|sdram_controller|countdown[0]~4_combout  = (!\inst1|sdram_controller|state.STATE_IDLE~q  & ((\inst1|sdram_controller|state.STATE_WRITING~q  & (!\inst1|sdram_controller|Equal2~3_combout )) # (!\inst1|sdram_controller|state.STATE_WRITING~q  & 
// ((\inst1|sdram_controller|countdown[0]~3_combout )))))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datac(\inst1|sdram_controller|Equal2~3_combout ),
	.datad(\inst1|sdram_controller|countdown[0]~3_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[0]~4 .lut_mask = 16'h1504;
defparam \inst1|sdram_controller|countdown[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown[0]~5 (
// Equation(s):
// \inst1|sdram_controller|countdown[0]~5_combout  = (\inst1|sdram_controller|state.STATE_UNINIT~q  & (((\inst1|sdram_controller|countdown[0]~4_combout )))) # (!\inst1|sdram_controller|state.STATE_UNINIT~q  & (!\inst1|sdram_controller|Equal2~3_combout  & 
// (\inst1|sdram_controller|countdown[0]~2_combout )))

	.dataa(\inst1|sdram_controller|Equal2~3_combout ),
	.datab(\inst1|sdram_controller|countdown[0]~2_combout ),
	.datac(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|countdown[0]~4_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[0]~5 .lut_mask = 16'hF404;
defparam \inst1|sdram_controller|countdown[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown[0]~6 (
// Equation(s):
// \inst1|sdram_controller|countdown[0]~6_combout  = (!\inst1|sdram_controller|destination_state~25_combout  & (!\inst1|sdram_controller|countdown[0]~5_combout  & ((!\inst1|sdram_controller|state.STATE_UNINIT~q ) # 
// (!\inst1|sdram_controller|countdown[0]~1_combout ))))

	.dataa(\inst1|sdram_controller|destination_state~25_combout ),
	.datab(\inst1|sdram_controller|countdown[0]~5_combout ),
	.datac(\inst1|sdram_controller|countdown[0]~1_combout ),
	.datad(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[0]~6 .lut_mask = 16'h0111;
defparam \inst1|sdram_controller|countdown[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N5
dffeas \inst1|sdram_controller|countdown[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[0] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N4
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~3 (
// Equation(s):
// \inst1|sdram_controller|Add2~3_combout  = (\inst1|sdram_controller|countdown [1] & (\inst1|sdram_controller|Add2~1  & VCC)) # (!\inst1|sdram_controller|countdown [1] & (!\inst1|sdram_controller|Add2~1 ))
// \inst1|sdram_controller|Add2~4  = CARRY((!\inst1|sdram_controller|countdown [1] & !\inst1|sdram_controller|Add2~1 ))

	.dataa(\inst1|sdram_controller|countdown [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~1 ),
	.combout(\inst1|sdram_controller|Add2~3_combout ),
	.cout(\inst1|sdram_controller|Add2~4 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~3 .lut_mask = 16'hA505;
defparam \inst1|sdram_controller|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N5
dffeas \inst1|sdram_controller|countdown[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|countdown[1]~0_combout ),
	.asdata(\inst1|sdram_controller|Add2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[1] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~5 (
// Equation(s):
// \inst1|sdram_controller|Add2~5_combout  = (\inst1|sdram_controller|countdown [2] & ((GND) # (!\inst1|sdram_controller|Add2~4 ))) # (!\inst1|sdram_controller|countdown [2] & (\inst1|sdram_controller|Add2~4  $ (GND)))
// \inst1|sdram_controller|Add2~6  = CARRY((\inst1|sdram_controller|countdown [2]) # (!\inst1|sdram_controller|Add2~4 ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|countdown [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~4 ),
	.combout(\inst1|sdram_controller|Add2~5_combout ),
	.cout(\inst1|sdram_controller|Add2~6 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~5 .lut_mask = 16'h3CCF;
defparam \inst1|sdram_controller|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~7 (
// Equation(s):
// \inst1|sdram_controller|Add2~7_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datad(\inst1|sdram_controller|Add2~5_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~7 .lut_mask = 16'hF000;
defparam \inst1|sdram_controller|Add2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N31
dffeas \inst1|sdram_controller|countdown[2] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[2] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N8
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~8 (
// Equation(s):
// \inst1|sdram_controller|Add2~8_combout  = (\inst1|sdram_controller|countdown [3] & (\inst1|sdram_controller|Add2~6  & VCC)) # (!\inst1|sdram_controller|countdown [3] & (!\inst1|sdram_controller|Add2~6 ))
// \inst1|sdram_controller|Add2~9  = CARRY((!\inst1|sdram_controller|countdown [3] & !\inst1|sdram_controller|Add2~6 ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|countdown [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~6 ),
	.combout(\inst1|sdram_controller|Add2~8_combout ),
	.cout(\inst1|sdram_controller|Add2~9 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~8 .lut_mask = 16'hC303;
defparam \inst1|sdram_controller|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~10 (
// Equation(s):
// \inst1|sdram_controller|Add2~10_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~8_combout )

	.dataa(gnd),
	.datab(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datac(\inst1|sdram_controller|Add2~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~10 .lut_mask = 16'hC0C0;
defparam \inst1|sdram_controller|Add2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N21
dffeas \inst1|sdram_controller|countdown[3] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[3] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N10
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~11 (
// Equation(s):
// \inst1|sdram_controller|Add2~11_combout  = (\inst1|sdram_controller|countdown [4] & ((GND) # (!\inst1|sdram_controller|Add2~9 ))) # (!\inst1|sdram_controller|countdown [4] & (\inst1|sdram_controller|Add2~9  $ (GND)))
// \inst1|sdram_controller|Add2~12  = CARRY((\inst1|sdram_controller|countdown [4]) # (!\inst1|sdram_controller|Add2~9 ))

	.dataa(\inst1|sdram_controller|countdown [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~9 ),
	.combout(\inst1|sdram_controller|Add2~11_combout ),
	.cout(\inst1|sdram_controller|Add2~12 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~11 .lut_mask = 16'h5AAF;
defparam \inst1|sdram_controller|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~13 (
// Equation(s):
// \inst1|sdram_controller|Add2~13_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~11_combout )

	.dataa(gnd),
	.datab(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datac(gnd),
	.datad(\inst1|sdram_controller|Add2~11_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~13 .lut_mask = 16'hCC00;
defparam \inst1|sdram_controller|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N15
dffeas \inst1|sdram_controller|countdown[4] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[4] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N12
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~14 (
// Equation(s):
// \inst1|sdram_controller|Add2~14_combout  = (\inst1|sdram_controller|countdown [5] & (\inst1|sdram_controller|Add2~12  & VCC)) # (!\inst1|sdram_controller|countdown [5] & (!\inst1|sdram_controller|Add2~12 ))
// \inst1|sdram_controller|Add2~15  = CARRY((!\inst1|sdram_controller|countdown [5] & !\inst1|sdram_controller|Add2~12 ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|countdown [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~12 ),
	.combout(\inst1|sdram_controller|Add2~14_combout ),
	.cout(\inst1|sdram_controller|Add2~15 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~14 .lut_mask = 16'hC303;
defparam \inst1|sdram_controller|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~16 (
// Equation(s):
// \inst1|sdram_controller|Add2~16_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~14_combout )

	.dataa(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|Add2~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~16 .lut_mask = 16'hA0A0;
defparam \inst1|sdram_controller|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N9
dffeas \inst1|sdram_controller|countdown[5] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[5] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~17 (
// Equation(s):
// \inst1|sdram_controller|Add2~17_combout  = (\inst1|sdram_controller|countdown [6] & ((GND) # (!\inst1|sdram_controller|Add2~15 ))) # (!\inst1|sdram_controller|countdown [6] & (\inst1|sdram_controller|Add2~15  $ (GND)))
// \inst1|sdram_controller|Add2~18  = CARRY((\inst1|sdram_controller|countdown [6]) # (!\inst1|sdram_controller|Add2~15 ))

	.dataa(\inst1|sdram_controller|countdown [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~15 ),
	.combout(\inst1|sdram_controller|Add2~17_combout ),
	.cout(\inst1|sdram_controller|Add2~18 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~17 .lut_mask = 16'h5AAF;
defparam \inst1|sdram_controller|Add2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~19 (
// Equation(s):
// \inst1|sdram_controller|Add2~19_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~17_combout )

	.dataa(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|Add2~17_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~19 .lut_mask = 16'hAA00;
defparam \inst1|sdram_controller|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N3
dffeas \inst1|sdram_controller|countdown[6] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[6] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~20 (
// Equation(s):
// \inst1|sdram_controller|Add2~20_combout  = (\inst1|sdram_controller|countdown [7] & (\inst1|sdram_controller|Add2~18  & VCC)) # (!\inst1|sdram_controller|countdown [7] & (!\inst1|sdram_controller|Add2~18 ))
// \inst1|sdram_controller|Add2~21  = CARRY((!\inst1|sdram_controller|countdown [7] & !\inst1|sdram_controller|Add2~18 ))

	.dataa(\inst1|sdram_controller|countdown [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~18 ),
	.combout(\inst1|sdram_controller|Add2~20_combout ),
	.cout(\inst1|sdram_controller|Add2~21 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~20 .lut_mask = 16'hA505;
defparam \inst1|sdram_controller|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown~7 (
// Equation(s):
// \inst1|sdram_controller|countdown~7_combout  = (\inst1|sdram_controller|Equal2~0_combout  & (((\inst1|sdram_controller|Add2~20_combout  & \inst1|sdram_controller|state.STATE_WAITING~q )) # (!\inst1|sdram_controller|state.STATE_UNINIT~q ))) # 
// (!\inst1|sdram_controller|Equal2~0_combout  & (((\inst1|sdram_controller|Add2~20_combout  & \inst1|sdram_controller|state.STATE_WAITING~q ))))

	.dataa(\inst1|sdram_controller|Equal2~0_combout ),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|Add2~20_combout ),
	.datad(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown~7 .lut_mask = 16'hF222;
defparam \inst1|sdram_controller|countdown~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N21
dffeas \inst1|sdram_controller|countdown[7] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|countdown~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[7] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~22 (
// Equation(s):
// \inst1|sdram_controller|Add2~22_combout  = (\inst1|sdram_controller|countdown [8] & ((GND) # (!\inst1|sdram_controller|Add2~21 ))) # (!\inst1|sdram_controller|countdown [8] & (\inst1|sdram_controller|Add2~21  $ (GND)))
// \inst1|sdram_controller|Add2~23  = CARRY((\inst1|sdram_controller|countdown [8]) # (!\inst1|sdram_controller|Add2~21 ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|countdown [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~21 ),
	.combout(\inst1|sdram_controller|Add2~22_combout ),
	.cout(\inst1|sdram_controller|Add2~23 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~22 .lut_mask = 16'h3CCF;
defparam \inst1|sdram_controller|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown~8 (
// Equation(s):
// \inst1|sdram_controller|countdown~8_combout  = (\inst1|sdram_controller|Equal2~0_combout  & (((\inst1|sdram_controller|Add2~22_combout  & \inst1|sdram_controller|state.STATE_WAITING~q )) # (!\inst1|sdram_controller|state.STATE_UNINIT~q ))) # 
// (!\inst1|sdram_controller|Equal2~0_combout  & (((\inst1|sdram_controller|Add2~22_combout  & \inst1|sdram_controller|state.STATE_WAITING~q ))))

	.dataa(\inst1|sdram_controller|Equal2~0_combout ),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|Add2~22_combout ),
	.datad(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown~8 .lut_mask = 16'hF222;
defparam \inst1|sdram_controller|countdown~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N23
dffeas \inst1|sdram_controller|countdown[8] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|countdown~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[8] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~24 (
// Equation(s):
// \inst1|sdram_controller|Add2~24_combout  = (\inst1|sdram_controller|countdown [9] & (\inst1|sdram_controller|Add2~23  & VCC)) # (!\inst1|sdram_controller|countdown [9] & (!\inst1|sdram_controller|Add2~23 ))
// \inst1|sdram_controller|Add2~25  = CARRY((!\inst1|sdram_controller|countdown [9] & !\inst1|sdram_controller|Add2~23 ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|countdown [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~23 ),
	.combout(\inst1|sdram_controller|Add2~24_combout ),
	.cout(\inst1|sdram_controller|Add2~25 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~24 .lut_mask = 16'hC303;
defparam \inst1|sdram_controller|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~26 (
// Equation(s):
// \inst1|sdram_controller|Add2~26_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~24_combout )

	.dataa(gnd),
	.datab(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datac(\inst1|sdram_controller|Add2~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~26 .lut_mask = 16'hC0C0;
defparam \inst1|sdram_controller|Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N19
dffeas \inst1|sdram_controller|countdown[9] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[9] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~27 (
// Equation(s):
// \inst1|sdram_controller|Add2~27_combout  = (\inst1|sdram_controller|countdown [10] & ((GND) # (!\inst1|sdram_controller|Add2~25 ))) # (!\inst1|sdram_controller|countdown [10] & (\inst1|sdram_controller|Add2~25  $ (GND)))
// \inst1|sdram_controller|Add2~28  = CARRY((\inst1|sdram_controller|countdown [10]) # (!\inst1|sdram_controller|Add2~25 ))

	.dataa(\inst1|sdram_controller|countdown [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~25 ),
	.combout(\inst1|sdram_controller|Add2~27_combout ),
	.cout(\inst1|sdram_controller|Add2~28 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~27 .lut_mask = 16'h5AAF;
defparam \inst1|sdram_controller|Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown~9 (
// Equation(s):
// \inst1|sdram_controller|countdown~9_combout  = (\inst1|sdram_controller|Equal2~0_combout  & (((\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~27_combout )) # (!\inst1|sdram_controller|state.STATE_UNINIT~q ))) # 
// (!\inst1|sdram_controller|Equal2~0_combout  & (((\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~27_combout ))))

	.dataa(\inst1|sdram_controller|Equal2~0_combout ),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datad(\inst1|sdram_controller|Add2~27_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown~9 .lut_mask = 16'hF222;
defparam \inst1|sdram_controller|countdown~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N13
dffeas \inst1|sdram_controller|countdown[10] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|countdown~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[10] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~29 (
// Equation(s):
// \inst1|sdram_controller|Add2~29_combout  = (\inst1|sdram_controller|countdown [11] & (\inst1|sdram_controller|Add2~28  & VCC)) # (!\inst1|sdram_controller|countdown [11] & (!\inst1|sdram_controller|Add2~28 ))
// \inst1|sdram_controller|Add2~30  = CARRY((!\inst1|sdram_controller|countdown [11] & !\inst1|sdram_controller|Add2~28 ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|countdown [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~28 ),
	.combout(\inst1|sdram_controller|Add2~29_combout ),
	.cout(\inst1|sdram_controller|Add2~30 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~29 .lut_mask = 16'hC303;
defparam \inst1|sdram_controller|Add2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~31 (
// Equation(s):
// \inst1|sdram_controller|Add2~31_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datad(\inst1|sdram_controller|Add2~29_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~31 .lut_mask = 16'hF000;
defparam \inst1|sdram_controller|Add2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N11
dffeas \inst1|sdram_controller|countdown[11] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add2~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[11] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~32 (
// Equation(s):
// \inst1|sdram_controller|Add2~32_combout  = (\inst1|sdram_controller|countdown [12] & ((GND) # (!\inst1|sdram_controller|Add2~30 ))) # (!\inst1|sdram_controller|countdown [12] & (\inst1|sdram_controller|Add2~30  $ (GND)))
// \inst1|sdram_controller|Add2~33  = CARRY((\inst1|sdram_controller|countdown [12]) # (!\inst1|sdram_controller|Add2~30 ))

	.dataa(\inst1|sdram_controller|countdown [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|sdram_controller|Add2~30 ),
	.combout(\inst1|sdram_controller|Add2~32_combout ),
	.cout(\inst1|sdram_controller|Add2~33 ));
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~32 .lut_mask = 16'h5AAF;
defparam \inst1|sdram_controller|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~34 (
// Equation(s):
// \inst1|sdram_controller|Add2~34_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datad(\inst1|sdram_controller|Add2~32_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add2~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~34 .lut_mask = 16'hF000;
defparam \inst1|sdram_controller|Add2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N9
dffeas \inst1|sdram_controller|countdown[12] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add2~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[12] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|state~18 (
// Equation(s):
// \inst1|sdram_controller|state~18_combout  = (!\inst1|sdram_controller|countdown [11] & (!\inst1|sdram_controller|countdown [9] & (!\inst1|sdram_controller|countdown [12] & !\inst1|sdram_controller|countdown [10])))

	.dataa(\inst1|sdram_controller|countdown [11]),
	.datab(\inst1|sdram_controller|countdown [9]),
	.datac(\inst1|sdram_controller|countdown [12]),
	.datad(\inst1|sdram_controller|countdown [10]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~18 .lut_mask = 16'h0001;
defparam \inst1|sdram_controller|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|state~16 (
// Equation(s):
// \inst1|sdram_controller|state~16_combout  = (!\inst1|sdram_controller|countdown [2] & (!\inst1|sdram_controller|countdown [4] & (!\inst1|sdram_controller|countdown [0] & !\inst1|sdram_controller|countdown [3])))

	.dataa(\inst1|sdram_controller|countdown [2]),
	.datab(\inst1|sdram_controller|countdown [4]),
	.datac(\inst1|sdram_controller|countdown [0]),
	.datad(\inst1|sdram_controller|countdown [3]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~16 .lut_mask = 16'h0001;
defparam \inst1|sdram_controller|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|state~17 (
// Equation(s):
// \inst1|sdram_controller|state~17_combout  = (!\inst1|sdram_controller|countdown [8] & (!\inst1|sdram_controller|countdown [6] & (!\inst1|sdram_controller|countdown [5] & !\inst1|sdram_controller|countdown [7])))

	.dataa(\inst1|sdram_controller|countdown [8]),
	.datab(\inst1|sdram_controller|countdown [6]),
	.datac(\inst1|sdram_controller|countdown [5]),
	.datad(\inst1|sdram_controller|countdown [7]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~17 .lut_mask = 16'h0001;
defparam \inst1|sdram_controller|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|Add2~35 (
// Equation(s):
// \inst1|sdram_controller|Add2~35_combout  = \inst1|sdram_controller|countdown [13] $ (!\inst1|sdram_controller|Add2~33 )

	.dataa(\inst1|sdram_controller|countdown [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|sdram_controller|Add2~33 ),
	.combout(\inst1|sdram_controller|Add2~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add2~35 .lut_mask = 16'hA5A5;
defparam \inst1|sdram_controller|Add2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|countdown~10 (
// Equation(s):
// \inst1|sdram_controller|countdown~10_combout  = (\inst1|sdram_controller|Equal2~0_combout  & (((\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~35_combout )) # (!\inst1|sdram_controller|state.STATE_UNINIT~q ))) # 
// (!\inst1|sdram_controller|Equal2~0_combout  & (((\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|Add2~35_combout ))))

	.dataa(\inst1|sdram_controller|Equal2~0_combout ),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datad(\inst1|sdram_controller|Add2~35_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|countdown~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|countdown~10 .lut_mask = 16'hF222;
defparam \inst1|sdram_controller|countdown~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N31
dffeas \inst1|sdram_controller|countdown[13] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|countdown~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|countdown[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|countdown [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|countdown[13] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|countdown[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cyclone10lp_lcell_comb \inst1|sdram_controller|state~19 (
// Equation(s):
// \inst1|sdram_controller|state~19_combout  = (!\inst1|sdram_controller|countdown [13] & (!\inst1|sdram_controller|countdown [1] & \inst1|sdram_controller|state.STATE_WAITING~q ))

	.dataa(\inst1|sdram_controller|countdown [13]),
	.datab(gnd),
	.datac(\inst1|sdram_controller|countdown [1]),
	.datad(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~19 .lut_mask = 16'h0500;
defparam \inst1|sdram_controller|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|state~20 (
// Equation(s):
// \inst1|sdram_controller|state~20_combout  = (\inst1|sdram_controller|state~18_combout  & (\inst1|sdram_controller|state~16_combout  & (\inst1|sdram_controller|state~17_combout  & \inst1|sdram_controller|state~19_combout )))

	.dataa(\inst1|sdram_controller|state~18_combout ),
	.datab(\inst1|sdram_controller|state~16_combout ),
	.datac(\inst1|sdram_controller|state~17_combout ),
	.datad(\inst1|sdram_controller|state~19_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~20 .lut_mask = 16'h8000;
defparam \inst1|sdram_controller|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|state~35 (
// Equation(s):
// \inst1|sdram_controller|state~35_combout  = (!\inst1|sdram_controller|state.STATE_WRITING~q  & ((\inst1|sdram_controller|state~20_combout ) # ((!\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|state.STATE_PRECHARGE~q ))))

	.dataa(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datab(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datac(\inst1|sdram_controller|state.STATE_PRECHARGE~q ),
	.datad(\inst1|sdram_controller|state~20_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~35 .lut_mask = 16'h3310;
defparam \inst1|sdram_controller|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cyclone10lp_lcell_comb \inst1|sdram_controller|state~36 (
// Equation(s):
// \inst1|sdram_controller|state~36_combout  = ((!\inst1|sdram_controller|state.STATE_READING~q  & \inst1|sdram_controller|state~35_combout )) # (!\inst1|sdram_controller|state~22_combout )

	.dataa(gnd),
	.datab(\inst1|sdram_controller|state.STATE_READING~q ),
	.datac(\inst1|sdram_controller|state~22_combout ),
	.datad(\inst1|sdram_controller|state~35_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~36 .lut_mask = 16'h3F0F;
defparam \inst1|sdram_controller|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|state~29 (
// Equation(s):
// \inst1|sdram_controller|state~29_combout  = (\inst1|sdram_controller|state~15_combout ) # ((\inst1|sdram_controller|state.STATE_UNINIT~q  & ((\inst1|sdram_controller|state.STATE_IDLE~q ) # (\inst1|sdram_controller|state~36_combout ))))

	.dataa(\inst1|sdram_controller|state~15_combout ),
	.datab(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datac(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|state~36_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~29 .lut_mask = 16'hFAEA;
defparam \inst1|sdram_controller|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N15
dffeas \inst1|sdram_controller|state.STATE_WRITING (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|state.STATE_WRITING .is_wysiwyg = "true";
defparam \inst1|sdram_controller|state.STATE_WRITING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|state~22 (
// Equation(s):
// \inst1|sdram_controller|state~22_combout  = (\inst1|sdram_controller|state.STATE_WRITING~q  & (((!\inst1|sdram_controller|Equal2~3_combout )))) # (!\inst1|sdram_controller|state.STATE_WRITING~q  & (((!\inst1|sdram_controller|state.STATE_READING~q )) # 
// (!\inst1|sdram_controller|Equal2~2_combout )))

	.dataa(\inst1|sdram_controller|Equal2~2_combout ),
	.datab(\inst1|sdram_controller|Equal2~3_combout ),
	.datac(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datad(\inst1|sdram_controller|state.STATE_READING~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~22 .lut_mask = 16'h353F;
defparam \inst1|sdram_controller|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|address~5 (
// Equation(s):
// \inst1|sdram_controller|address~5_combout  = (!\inst1|sdram_controller|state.STATE_READING~q  & (!\inst1|sdram_controller|state.STATE_WRITING~q  & !\inst1|sdram_controller|state.STATE_IDLE~q ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|state.STATE_READING~q ),
	.datac(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datad(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address~5 .lut_mask = 16'h0003;
defparam \inst1|sdram_controller|address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|pending_precharge~0 (
// Equation(s):
// \inst1|sdram_controller|pending_precharge~0_combout  = (\inst1|sdram_controller|pending_precharge~q  & (((!\inst1|sdram_controller|address~5_combout ) # (!\inst1|sdram_controller|state.STATE_UNINIT~q )) # (!\inst1|sdram_controller|state.STATE_PRECHARGE~q 
// )))

	.dataa(\inst1|sdram_controller|state.STATE_PRECHARGE~q ),
	.datab(\inst1|sdram_controller|pending_precharge~q ),
	.datac(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|address~5_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|pending_precharge~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|pending_precharge~0 .lut_mask = 16'h4CCC;
defparam \inst1|sdram_controller|pending_precharge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|pending_precharge~1 (
// Equation(s):
// \inst1|sdram_controller|pending_precharge~1_combout  = (\inst1|sdram_controller|pending_precharge~0_combout ) # ((!\inst1|sdram_controller|state.STATE_IDLE~q  & (\inst1|sdram_controller|state.STATE_UNINIT~q  & !\inst1|sdram_controller|state~22_combout )))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|state~22_combout ),
	.datad(\inst1|sdram_controller|pending_precharge~0_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|pending_precharge~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|pending_precharge~1 .lut_mask = 16'hFF04;
defparam \inst1|sdram_controller|pending_precharge~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N25
dffeas \inst1|sdram_controller|pending_precharge (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|pending_precharge~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|pending_precharge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|pending_precharge .is_wysiwyg = "true";
defparam \inst1|sdram_controller|pending_precharge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N10
cyclone10lp_lcell_comb \inst1|sdram_controller|address~3 (
// Equation(s):
// \inst1|sdram_controller|address~3_combout  = (!\inst1|sdram_controller|pending_precharge~q  & (\inst|command [0] $ (\inst|command [1])))

	.dataa(\inst|command [0]),
	.datab(\inst1|sdram_controller|pending_precharge~q ),
	.datac(gnd),
	.datad(\inst|command [1]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address~3 .lut_mask = 16'h1122;
defparam \inst1|sdram_controller|address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~29 (
// Equation(s):
// \inst1|sdram_controller|destination_state~29_combout  = (\inst1|sdram_controller|destination_state~22_combout  & (((\inst1|sdram_controller|LessThan0~2_combout ) # (\inst1|sdram_controller|address~3_combout )) # 
// (!\inst1|sdram_controller|state.STATE_IDLE~q )))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|LessThan0~2_combout ),
	.datac(\inst1|sdram_controller|address~3_combout ),
	.datad(\inst1|sdram_controller|destination_state~22_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~29 .lut_mask = 16'hFD00;
defparam \inst1|sdram_controller|destination_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N10
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~24 (
// Equation(s):
// \inst1|sdram_controller|destination_state~24_combout  = (\inst1|sdram_controller|state.STATE_UNINIT~q  & (((\inst1|sdram_controller|destination_state.STATE_UNINIT~q ) # (\inst1|sdram_controller|destination_state~29_combout )))) # 
// (!\inst1|sdram_controller|state.STATE_UNINIT~q  & (\inst1|sdram_controller|destination_state~23_combout ))

	.dataa(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datab(\inst1|sdram_controller|destination_state~23_combout ),
	.datac(\inst1|sdram_controller|destination_state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|destination_state~29_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~24 .lut_mask = 16'hEEE4;
defparam \inst1|sdram_controller|destination_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N11
dffeas \inst1|sdram_controller|destination_state.STATE_UNINIT (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|destination_state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|destination_state.STATE_UNINIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state.STATE_UNINIT .is_wysiwyg = "true";
defparam \inst1|sdram_controller|destination_state.STATE_UNINIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|state~21 (
// Equation(s):
// \inst1|sdram_controller|state~21_combout  = (\inst1|sdram_controller|state~15_combout ) # ((\inst1|sdram_controller|state.STATE_UNINIT~q  & ((\inst1|sdram_controller|destination_state.STATE_UNINIT~q ) # (!\inst1|sdram_controller|state~20_combout ))))

	.dataa(\inst1|sdram_controller|state~15_combout ),
	.datab(\inst1|sdram_controller|destination_state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|state~20_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~21 .lut_mask = 16'hEAFA;
defparam \inst1|sdram_controller|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N31
dffeas \inst1|sdram_controller|state.STATE_UNINIT (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|state.STATE_UNINIT .is_wysiwyg = "true";
defparam \inst1|sdram_controller|state.STATE_UNINIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N12
cyclone10lp_lcell_comb \inst1|sdram_controller|step[0]~1 (
// Equation(s):
// \inst1|sdram_controller|step[0]~1_combout  = ((\inst1|sdram_controller|state.STATE_WRITING~q ) # ((\inst1|sdram_controller|state.STATE_READING~q ) # (\inst1|sdram_controller|state.STATE_IDLE~q ))) # (!\inst1|sdram_controller|state.STATE_UNINIT~q )

	.dataa(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datab(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datac(\inst1|sdram_controller|state.STATE_READING~q ),
	.datad(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|step[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|step[0]~1 .lut_mask = 16'hFFFD;
defparam \inst1|sdram_controller|step[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N7
dffeas \inst1|sdram_controller|step[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|step~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|step[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|step[0] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|step[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|data_write_done~0 (
// Equation(s):
// \inst1|sdram_controller|data_write_done~0_combout  = (\inst1|sdram_controller|step [2]) # (\inst1|sdram_controller|step [1] $ (!\inst1|sdram_controller|step [0]))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_write_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_write_done~0 .lut_mask = 16'hFCF3;
defparam \inst1|sdram_controller|data_write_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N1
dffeas \inst1|sdram_controller|data_write_done (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_write_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_write_done .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_write_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cyclone10lp_lcell_comb \inst|counter[0]~32 (
// Equation(s):
// \inst|counter[0]~32_combout  = \inst|counter [0] $ (VCC)
// \inst|counter[0]~33  = CARRY(\inst|counter [0])

	.dataa(gnd),
	.datab(\inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|counter[0]~32_combout ),
	.cout(\inst|counter[0]~33 ));
// synopsys translate_off
defparam \inst|counter[0]~32 .lut_mask = 16'h33CC;
defparam \inst|counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \inst|counter[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[0] .is_wysiwyg = "true";
defparam \inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cyclone10lp_lcell_comb \inst|counter[1]~34 (
// Equation(s):
// \inst|counter[1]~34_combout  = (\inst|counter [1] & (!\inst|counter[0]~33 )) # (!\inst|counter [1] & ((\inst|counter[0]~33 ) # (GND)))
// \inst|counter[1]~35  = CARRY((!\inst|counter[0]~33 ) # (!\inst|counter [1]))

	.dataa(gnd),
	.datab(\inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[0]~33 ),
	.combout(\inst|counter[1]~34_combout ),
	.cout(\inst|counter[1]~35 ));
// synopsys translate_off
defparam \inst|counter[1]~34 .lut_mask = 16'h3C3F;
defparam \inst|counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N3
dffeas \inst|counter[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[1] .is_wysiwyg = "true";
defparam \inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cyclone10lp_lcell_comb \inst|counter[2]~36 (
// Equation(s):
// \inst|counter[2]~36_combout  = (\inst|counter [2] & (\inst|counter[1]~35  $ (GND))) # (!\inst|counter [2] & (!\inst|counter[1]~35  & VCC))
// \inst|counter[2]~37  = CARRY((\inst|counter [2] & !\inst|counter[1]~35 ))

	.dataa(gnd),
	.datab(\inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[1]~35 ),
	.combout(\inst|counter[2]~36_combout ),
	.cout(\inst|counter[2]~37 ));
// synopsys translate_off
defparam \inst|counter[2]~36 .lut_mask = 16'hC30C;
defparam \inst|counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \inst|counter[2] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[2] .is_wysiwyg = "true";
defparam \inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cyclone10lp_lcell_comb \inst|counter[3]~38 (
// Equation(s):
// \inst|counter[3]~38_combout  = (\inst|counter [3] & (!\inst|counter[2]~37 )) # (!\inst|counter [3] & ((\inst|counter[2]~37 ) # (GND)))
// \inst|counter[3]~39  = CARRY((!\inst|counter[2]~37 ) # (!\inst|counter [3]))

	.dataa(\inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[2]~37 ),
	.combout(\inst|counter[3]~38_combout ),
	.cout(\inst|counter[3]~39 ));
// synopsys translate_off
defparam \inst|counter[3]~38 .lut_mask = 16'h5A5F;
defparam \inst|counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N7
dffeas \inst|counter[3] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[3] .is_wysiwyg = "true";
defparam \inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cyclone10lp_lcell_comb \inst|counter[4]~40 (
// Equation(s):
// \inst|counter[4]~40_combout  = (\inst|counter [4] & (\inst|counter[3]~39  $ (GND))) # (!\inst|counter [4] & (!\inst|counter[3]~39  & VCC))
// \inst|counter[4]~41  = CARRY((\inst|counter [4] & !\inst|counter[3]~39 ))

	.dataa(gnd),
	.datab(\inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[3]~39 ),
	.combout(\inst|counter[4]~40_combout ),
	.cout(\inst|counter[4]~41 ));
// synopsys translate_off
defparam \inst|counter[4]~40 .lut_mask = 16'hC30C;
defparam \inst|counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N9
dffeas \inst|counter[4] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[4] .is_wysiwyg = "true";
defparam \inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cyclone10lp_lcell_comb \inst|counter[5]~42 (
// Equation(s):
// \inst|counter[5]~42_combout  = (\inst|counter [5] & (!\inst|counter[4]~41 )) # (!\inst|counter [5] & ((\inst|counter[4]~41 ) # (GND)))
// \inst|counter[5]~43  = CARRY((!\inst|counter[4]~41 ) # (!\inst|counter [5]))

	.dataa(\inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[4]~41 ),
	.combout(\inst|counter[5]~42_combout ),
	.cout(\inst|counter[5]~43 ));
// synopsys translate_off
defparam \inst|counter[5]~42 .lut_mask = 16'h5A5F;
defparam \inst|counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \inst|counter[5] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[5] .is_wysiwyg = "true";
defparam \inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cyclone10lp_lcell_comb \inst|counter[6]~44 (
// Equation(s):
// \inst|counter[6]~44_combout  = (\inst|counter [6] & (\inst|counter[5]~43  $ (GND))) # (!\inst|counter [6] & (!\inst|counter[5]~43  & VCC))
// \inst|counter[6]~45  = CARRY((\inst|counter [6] & !\inst|counter[5]~43 ))

	.dataa(\inst|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[5]~43 ),
	.combout(\inst|counter[6]~44_combout ),
	.cout(\inst|counter[6]~45 ));
// synopsys translate_off
defparam \inst|counter[6]~44 .lut_mask = 16'hA50A;
defparam \inst|counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \inst|counter[6] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[6] .is_wysiwyg = "true";
defparam \inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cyclone10lp_lcell_comb \inst|counter[7]~46 (
// Equation(s):
// \inst|counter[7]~46_combout  = (\inst|counter [7] & (!\inst|counter[6]~45 )) # (!\inst|counter [7] & ((\inst|counter[6]~45 ) # (GND)))
// \inst|counter[7]~47  = CARRY((!\inst|counter[6]~45 ) # (!\inst|counter [7]))

	.dataa(gnd),
	.datab(\inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[6]~45 ),
	.combout(\inst|counter[7]~46_combout ),
	.cout(\inst|counter[7]~47 ));
// synopsys translate_off
defparam \inst|counter[7]~46 .lut_mask = 16'h3C3F;
defparam \inst|counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N15
dffeas \inst|counter[7] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[7] .is_wysiwyg = "true";
defparam \inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cyclone10lp_lcell_comb \inst|counter[8]~48 (
// Equation(s):
// \inst|counter[8]~48_combout  = (\inst|counter [8] & (\inst|counter[7]~47  $ (GND))) # (!\inst|counter [8] & (!\inst|counter[7]~47  & VCC))
// \inst|counter[8]~49  = CARRY((\inst|counter [8] & !\inst|counter[7]~47 ))

	.dataa(gnd),
	.datab(\inst|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[7]~47 ),
	.combout(\inst|counter[8]~48_combout ),
	.cout(\inst|counter[8]~49 ));
// synopsys translate_off
defparam \inst|counter[8]~48 .lut_mask = 16'hC30C;
defparam \inst|counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N17
dffeas \inst|counter[8] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[8] .is_wysiwyg = "true";
defparam \inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cyclone10lp_lcell_comb \inst|counter[9]~50 (
// Equation(s):
// \inst|counter[9]~50_combout  = (\inst|counter [9] & (!\inst|counter[8]~49 )) # (!\inst|counter [9] & ((\inst|counter[8]~49 ) # (GND)))
// \inst|counter[9]~51  = CARRY((!\inst|counter[8]~49 ) # (!\inst|counter [9]))

	.dataa(gnd),
	.datab(\inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[8]~49 ),
	.combout(\inst|counter[9]~50_combout ),
	.cout(\inst|counter[9]~51 ));
// synopsys translate_off
defparam \inst|counter[9]~50 .lut_mask = 16'h3C3F;
defparam \inst|counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \inst|counter[9] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[9] .is_wysiwyg = "true";
defparam \inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cyclone10lp_lcell_comb \inst|counter[10]~52 (
// Equation(s):
// \inst|counter[10]~52_combout  = (\inst|counter [10] & (\inst|counter[9]~51  $ (GND))) # (!\inst|counter [10] & (!\inst|counter[9]~51  & VCC))
// \inst|counter[10]~53  = CARRY((\inst|counter [10] & !\inst|counter[9]~51 ))

	.dataa(gnd),
	.datab(\inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[9]~51 ),
	.combout(\inst|counter[10]~52_combout ),
	.cout(\inst|counter[10]~53 ));
// synopsys translate_off
defparam \inst|counter[10]~52 .lut_mask = 16'hC30C;
defparam \inst|counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N21
dffeas \inst|counter[10] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[10] .is_wysiwyg = "true";
defparam \inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cyclone10lp_lcell_comb \inst|counter[11]~54 (
// Equation(s):
// \inst|counter[11]~54_combout  = (\inst|counter [11] & (!\inst|counter[10]~53 )) # (!\inst|counter [11] & ((\inst|counter[10]~53 ) # (GND)))
// \inst|counter[11]~55  = CARRY((!\inst|counter[10]~53 ) # (!\inst|counter [11]))

	.dataa(\inst|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[10]~53 ),
	.combout(\inst|counter[11]~54_combout ),
	.cout(\inst|counter[11]~55 ));
// synopsys translate_off
defparam \inst|counter[11]~54 .lut_mask = 16'h5A5F;
defparam \inst|counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N23
dffeas \inst|counter[11] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[11] .is_wysiwyg = "true";
defparam \inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cyclone10lp_lcell_comb \inst|counter[12]~56 (
// Equation(s):
// \inst|counter[12]~56_combout  = (\inst|counter [12] & (\inst|counter[11]~55  $ (GND))) # (!\inst|counter [12] & (!\inst|counter[11]~55  & VCC))
// \inst|counter[12]~57  = CARRY((\inst|counter [12] & !\inst|counter[11]~55 ))

	.dataa(gnd),
	.datab(\inst|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[11]~55 ),
	.combout(\inst|counter[12]~56_combout ),
	.cout(\inst|counter[12]~57 ));
// synopsys translate_off
defparam \inst|counter[12]~56 .lut_mask = 16'hC30C;
defparam \inst|counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N25
dffeas \inst|counter[12] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[12] .is_wysiwyg = "true";
defparam \inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cyclone10lp_lcell_comb \inst|counter[13]~58 (
// Equation(s):
// \inst|counter[13]~58_combout  = (\inst|counter [13] & (!\inst|counter[12]~57 )) # (!\inst|counter [13] & ((\inst|counter[12]~57 ) # (GND)))
// \inst|counter[13]~59  = CARRY((!\inst|counter[12]~57 ) # (!\inst|counter [13]))

	.dataa(\inst|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[12]~57 ),
	.combout(\inst|counter[13]~58_combout ),
	.cout(\inst|counter[13]~59 ));
// synopsys translate_off
defparam \inst|counter[13]~58 .lut_mask = 16'h5A5F;
defparam \inst|counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N27
dffeas \inst|counter[13] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[13] .is_wysiwyg = "true";
defparam \inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cyclone10lp_lcell_comb \inst|counter[14]~60 (
// Equation(s):
// \inst|counter[14]~60_combout  = (\inst|counter [14] & (\inst|counter[13]~59  $ (GND))) # (!\inst|counter [14] & (!\inst|counter[13]~59  & VCC))
// \inst|counter[14]~61  = CARRY((\inst|counter [14] & !\inst|counter[13]~59 ))

	.dataa(gnd),
	.datab(\inst|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[13]~59 ),
	.combout(\inst|counter[14]~60_combout ),
	.cout(\inst|counter[14]~61 ));
// synopsys translate_off
defparam \inst|counter[14]~60 .lut_mask = 16'hC30C;
defparam \inst|counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \inst|counter[14] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[14] .is_wysiwyg = "true";
defparam \inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cyclone10lp_lcell_comb \inst|counter[15]~62 (
// Equation(s):
// \inst|counter[15]~62_combout  = (\inst|counter [15] & (!\inst|counter[14]~61 )) # (!\inst|counter [15] & ((\inst|counter[14]~61 ) # (GND)))
// \inst|counter[15]~63  = CARRY((!\inst|counter[14]~61 ) # (!\inst|counter [15]))

	.dataa(\inst|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[14]~61 ),
	.combout(\inst|counter[15]~62_combout ),
	.cout(\inst|counter[15]~63 ));
// synopsys translate_off
defparam \inst|counter[15]~62 .lut_mask = 16'h5A5F;
defparam \inst|counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \inst|counter[15] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[15] .is_wysiwyg = "true";
defparam \inst|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cyclone10lp_lcell_comb \inst|counter[16]~64 (
// Equation(s):
// \inst|counter[16]~64_combout  = (\inst|counter [16] & (\inst|counter[15]~63  $ (GND))) # (!\inst|counter [16] & (!\inst|counter[15]~63  & VCC))
// \inst|counter[16]~65  = CARRY((\inst|counter [16] & !\inst|counter[15]~63 ))

	.dataa(gnd),
	.datab(\inst|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[15]~63 ),
	.combout(\inst|counter[16]~64_combout ),
	.cout(\inst|counter[16]~65 ));
// synopsys translate_off
defparam \inst|counter[16]~64 .lut_mask = 16'hC30C;
defparam \inst|counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \inst|counter[16] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[16] .is_wysiwyg = "true";
defparam \inst|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cyclone10lp_lcell_comb \inst|counter[17]~66 (
// Equation(s):
// \inst|counter[17]~66_combout  = (\inst|counter [17] & (!\inst|counter[16]~65 )) # (!\inst|counter [17] & ((\inst|counter[16]~65 ) # (GND)))
// \inst|counter[17]~67  = CARRY((!\inst|counter[16]~65 ) # (!\inst|counter [17]))

	.dataa(gnd),
	.datab(\inst|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[16]~65 ),
	.combout(\inst|counter[17]~66_combout ),
	.cout(\inst|counter[17]~67 ));
// synopsys translate_off
defparam \inst|counter[17]~66 .lut_mask = 16'h3C3F;
defparam \inst|counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \inst|counter[17] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[17] .is_wysiwyg = "true";
defparam \inst|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cyclone10lp_lcell_comb \inst|counter[18]~68 (
// Equation(s):
// \inst|counter[18]~68_combout  = (\inst|counter [18] & (\inst|counter[17]~67  $ (GND))) # (!\inst|counter [18] & (!\inst|counter[17]~67  & VCC))
// \inst|counter[18]~69  = CARRY((\inst|counter [18] & !\inst|counter[17]~67 ))

	.dataa(gnd),
	.datab(\inst|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[17]~67 ),
	.combout(\inst|counter[18]~68_combout ),
	.cout(\inst|counter[18]~69 ));
// synopsys translate_off
defparam \inst|counter[18]~68 .lut_mask = 16'hC30C;
defparam \inst|counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \inst|counter[18] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[18] .is_wysiwyg = "true";
defparam \inst|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cyclone10lp_lcell_comb \inst|counter[19]~70 (
// Equation(s):
// \inst|counter[19]~70_combout  = (\inst|counter [19] & (!\inst|counter[18]~69 )) # (!\inst|counter [19] & ((\inst|counter[18]~69 ) # (GND)))
// \inst|counter[19]~71  = CARRY((!\inst|counter[18]~69 ) # (!\inst|counter [19]))

	.dataa(\inst|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[18]~69 ),
	.combout(\inst|counter[19]~70_combout ),
	.cout(\inst|counter[19]~71 ));
// synopsys translate_off
defparam \inst|counter[19]~70 .lut_mask = 16'h5A5F;
defparam \inst|counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N7
dffeas \inst|counter[19] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[19] .is_wysiwyg = "true";
defparam \inst|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cyclone10lp_lcell_comb \inst|counter[20]~72 (
// Equation(s):
// \inst|counter[20]~72_combout  = (\inst|counter [20] & (\inst|counter[19]~71  $ (GND))) # (!\inst|counter [20] & (!\inst|counter[19]~71  & VCC))
// \inst|counter[20]~73  = CARRY((\inst|counter [20] & !\inst|counter[19]~71 ))

	.dataa(gnd),
	.datab(\inst|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[19]~71 ),
	.combout(\inst|counter[20]~72_combout ),
	.cout(\inst|counter[20]~73 ));
// synopsys translate_off
defparam \inst|counter[20]~72 .lut_mask = 16'hC30C;
defparam \inst|counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N9
dffeas \inst|counter[20] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[20] .is_wysiwyg = "true";
defparam \inst|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cyclone10lp_lcell_comb \inst|counter[21]~74 (
// Equation(s):
// \inst|counter[21]~74_combout  = (\inst|counter [21] & (!\inst|counter[20]~73 )) # (!\inst|counter [21] & ((\inst|counter[20]~73 ) # (GND)))
// \inst|counter[21]~75  = CARRY((!\inst|counter[20]~73 ) # (!\inst|counter [21]))

	.dataa(\inst|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[20]~73 ),
	.combout(\inst|counter[21]~74_combout ),
	.cout(\inst|counter[21]~75 ));
// synopsys translate_off
defparam \inst|counter[21]~74 .lut_mask = 16'h5A5F;
defparam \inst|counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N11
dffeas \inst|counter[21] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[21] .is_wysiwyg = "true";
defparam \inst|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cyclone10lp_lcell_comb \inst|counter[22]~76 (
// Equation(s):
// \inst|counter[22]~76_combout  = (\inst|counter [22] & (\inst|counter[21]~75  $ (GND))) # (!\inst|counter [22] & (!\inst|counter[21]~75  & VCC))
// \inst|counter[22]~77  = CARRY((\inst|counter [22] & !\inst|counter[21]~75 ))

	.dataa(\inst|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[21]~75 ),
	.combout(\inst|counter[22]~76_combout ),
	.cout(\inst|counter[22]~77 ));
// synopsys translate_off
defparam \inst|counter[22]~76 .lut_mask = 16'hA50A;
defparam \inst|counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \inst|counter[22] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[22] .is_wysiwyg = "true";
defparam \inst|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cyclone10lp_lcell_comb \inst|counter[23]~78 (
// Equation(s):
// \inst|counter[23]~78_combout  = (\inst|counter [23] & (!\inst|counter[22]~77 )) # (!\inst|counter [23] & ((\inst|counter[22]~77 ) # (GND)))
// \inst|counter[23]~79  = CARRY((!\inst|counter[22]~77 ) # (!\inst|counter [23]))

	.dataa(gnd),
	.datab(\inst|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[22]~77 ),
	.combout(\inst|counter[23]~78_combout ),
	.cout(\inst|counter[23]~79 ));
// synopsys translate_off
defparam \inst|counter[23]~78 .lut_mask = 16'h3C3F;
defparam \inst|counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \inst|counter[23] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[23] .is_wysiwyg = "true";
defparam \inst|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cyclone10lp_lcell_comb \inst|counter[24]~80 (
// Equation(s):
// \inst|counter[24]~80_combout  = (\inst|counter [24] & (\inst|counter[23]~79  $ (GND))) # (!\inst|counter [24] & (!\inst|counter[23]~79  & VCC))
// \inst|counter[24]~81  = CARRY((\inst|counter [24] & !\inst|counter[23]~79 ))

	.dataa(gnd),
	.datab(\inst|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[23]~79 ),
	.combout(\inst|counter[24]~80_combout ),
	.cout(\inst|counter[24]~81 ));
// synopsys translate_off
defparam \inst|counter[24]~80 .lut_mask = 16'hC30C;
defparam \inst|counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \inst|counter[24] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[24] .is_wysiwyg = "true";
defparam \inst|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cyclone10lp_lcell_comb \inst|counter[25]~82 (
// Equation(s):
// \inst|counter[25]~82_combout  = (\inst|counter [25] & (!\inst|counter[24]~81 )) # (!\inst|counter [25] & ((\inst|counter[24]~81 ) # (GND)))
// \inst|counter[25]~83  = CARRY((!\inst|counter[24]~81 ) # (!\inst|counter [25]))

	.dataa(gnd),
	.datab(\inst|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[24]~81 ),
	.combout(\inst|counter[25]~82_combout ),
	.cout(\inst|counter[25]~83 ));
// synopsys translate_off
defparam \inst|counter[25]~82 .lut_mask = 16'h3C3F;
defparam \inst|counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \inst|counter[25] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[25] .is_wysiwyg = "true";
defparam \inst|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cyclone10lp_lcell_comb \inst|counter[26]~84 (
// Equation(s):
// \inst|counter[26]~84_combout  = (\inst|counter [26] & (\inst|counter[25]~83  $ (GND))) # (!\inst|counter [26] & (!\inst|counter[25]~83  & VCC))
// \inst|counter[26]~85  = CARRY((\inst|counter [26] & !\inst|counter[25]~83 ))

	.dataa(gnd),
	.datab(\inst|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[25]~83 ),
	.combout(\inst|counter[26]~84_combout ),
	.cout(\inst|counter[26]~85 ));
// synopsys translate_off
defparam \inst|counter[26]~84 .lut_mask = 16'hC30C;
defparam \inst|counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \inst|counter[26] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[26] .is_wysiwyg = "true";
defparam \inst|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cyclone10lp_lcell_comb \inst|counter[27]~86 (
// Equation(s):
// \inst|counter[27]~86_combout  = (\inst|counter [27] & (!\inst|counter[26]~85 )) # (!\inst|counter [27] & ((\inst|counter[26]~85 ) # (GND)))
// \inst|counter[27]~87  = CARRY((!\inst|counter[26]~85 ) # (!\inst|counter [27]))

	.dataa(\inst|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[26]~85 ),
	.combout(\inst|counter[27]~86_combout ),
	.cout(\inst|counter[27]~87 ));
// synopsys translate_off
defparam \inst|counter[27]~86 .lut_mask = 16'h5A5F;
defparam \inst|counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \inst|counter[27] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[27] .is_wysiwyg = "true";
defparam \inst|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cyclone10lp_lcell_comb \inst|counter[28]~88 (
// Equation(s):
// \inst|counter[28]~88_combout  = (\inst|counter [28] & (\inst|counter[27]~87  $ (GND))) # (!\inst|counter [28] & (!\inst|counter[27]~87  & VCC))
// \inst|counter[28]~89  = CARRY((\inst|counter [28] & !\inst|counter[27]~87 ))

	.dataa(gnd),
	.datab(\inst|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[27]~87 ),
	.combout(\inst|counter[28]~88_combout ),
	.cout(\inst|counter[28]~89 ));
// synopsys translate_off
defparam \inst|counter[28]~88 .lut_mask = 16'hC30C;
defparam \inst|counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \inst|counter[28] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[28] .is_wysiwyg = "true";
defparam \inst|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cyclone10lp_lcell_comb \inst|counter[29]~90 (
// Equation(s):
// \inst|counter[29]~90_combout  = (\inst|counter [29] & (!\inst|counter[28]~89 )) # (!\inst|counter [29] & ((\inst|counter[28]~89 ) # (GND)))
// \inst|counter[29]~91  = CARRY((!\inst|counter[28]~89 ) # (!\inst|counter [29]))

	.dataa(\inst|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[28]~89 ),
	.combout(\inst|counter[29]~90_combout ),
	.cout(\inst|counter[29]~91 ));
// synopsys translate_off
defparam \inst|counter[29]~90 .lut_mask = 16'h5A5F;
defparam \inst|counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \inst|counter[29] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[29] .is_wysiwyg = "true";
defparam \inst|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cyclone10lp_lcell_comb \inst|counter[30]~92 (
// Equation(s):
// \inst|counter[30]~92_combout  = (\inst|counter [30] & (\inst|counter[29]~91  $ (GND))) # (!\inst|counter [30] & (!\inst|counter[29]~91  & VCC))
// \inst|counter[30]~93  = CARRY((\inst|counter [30] & !\inst|counter[29]~91 ))

	.dataa(gnd),
	.datab(\inst|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|counter[29]~91 ),
	.combout(\inst|counter[30]~92_combout ),
	.cout(\inst|counter[30]~93 ));
// synopsys translate_off
defparam \inst|counter[30]~92 .lut_mask = 16'hC30C;
defparam \inst|counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \inst|counter[30] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[30] .is_wysiwyg = "true";
defparam \inst|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cyclone10lp_lcell_comb \inst|counter[31]~94 (
// Equation(s):
// \inst|counter[31]~94_combout  = \inst|counter [31] $ (\inst|counter[30]~93 )

	.dataa(\inst|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|counter[30]~93 ),
	.combout(\inst|counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|counter[31]~94 .lut_mask = 16'h5A5A;
defparam \inst|counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N31
dffeas \inst|counter[31] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|counter[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\inst|state.00000000000000000000000000000010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter[31] .is_wysiwyg = "true";
defparam \inst|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cyclone10lp_lcell_comb \inst|LessThan0~2 (
// Equation(s):
// \inst|LessThan0~2_combout  = (\inst|counter [29]) # ((\inst|counter [27]) # ((\inst|counter [26]) # (\inst|counter [28])))

	.dataa(\inst|counter [29]),
	.datab(\inst|counter [27]),
	.datac(\inst|counter [26]),
	.datad(\inst|counter [28]),
	.cin(gnd),
	.combout(\inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cyclone10lp_lcell_comb \inst|LessThan0~3 (
// Equation(s):
// \inst|LessThan0~3_combout  = (\inst|counter [31]) # ((\inst|LessThan0~2_combout ) # (\inst|counter [30]))

	.dataa(gnd),
	.datab(\inst|counter [31]),
	.datac(\inst|LessThan0~2_combout ),
	.datad(\inst|counter [30]),
	.cin(gnd),
	.combout(\inst|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~3 .lut_mask = 16'hFFFC;
defparam \inst|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cyclone10lp_lcell_comb \inst|LessThan0~4 (
// Equation(s):
// \inst|LessThan0~4_combout  = (\inst|counter [18] & \inst|counter [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|counter [18]),
	.datad(\inst|counter [17]),
	.cin(gnd),
	.combout(\inst|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~4 .lut_mask = 16'hF000;
defparam \inst|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
cyclone10lp_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (\inst|counter [22]) # ((\inst|counter [21] & (\inst|counter [19] & \inst|counter [20])))

	.dataa(\inst|counter [21]),
	.datab(\inst|counter [19]),
	.datac(\inst|counter [22]),
	.datad(\inst|counter [20]),
	.cin(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = 16'hF8F0;
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cyclone10lp_lcell_comb \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_combout  = (\inst|counter [25]) # ((\inst|counter [24]) # ((\inst|counter [23] & \inst|LessThan0~0_combout )))

	.dataa(\inst|counter [23]),
	.datab(\inst|counter [25]),
	.datac(\inst|counter [24]),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~1 .lut_mask = 16'hFEFC;
defparam \inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
cyclone10lp_lcell_comb \inst|LessThan0~5 (
// Equation(s):
// \inst|LessThan0~5_combout  = (\inst|counter [23] & (\inst|counter [21] & (\inst|counter [16] & \inst|counter [20])))

	.dataa(\inst|counter [23]),
	.datab(\inst|counter [21]),
	.datac(\inst|counter [16]),
	.datad(\inst|counter [20]),
	.cin(gnd),
	.combout(\inst|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~5 .lut_mask = 16'h8000;
defparam \inst|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cyclone10lp_lcell_comb \inst|LessThan0~7 (
// Equation(s):
// \inst|LessThan0~7_combout  = (\inst|counter [11] & ((\inst|counter [10]) # ((\inst|counter [9] & \inst|counter [8]))))

	.dataa(\inst|counter [9]),
	.datab(\inst|counter [11]),
	.datac(\inst|counter [8]),
	.datad(\inst|counter [10]),
	.cin(gnd),
	.combout(\inst|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~7 .lut_mask = 16'hCC80;
defparam \inst|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cyclone10lp_lcell_comb \inst|LessThan0~6 (
// Equation(s):
// \inst|LessThan0~6_combout  = (\inst|counter [14]) # ((\inst|counter [15]) # (\inst|counter [13]))

	.dataa(\inst|counter [14]),
	.datab(\inst|counter [15]),
	.datac(gnd),
	.datad(\inst|counter [13]),
	.cin(gnd),
	.combout(\inst|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~6 .lut_mask = 16'hFFEE;
defparam \inst|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cyclone10lp_lcell_comb \inst|LessThan0~8 (
// Equation(s):
// \inst|LessThan0~8_combout  = (\inst|LessThan0~5_combout  & ((\inst|LessThan0~6_combout ) # ((\inst|counter [12] & \inst|LessThan0~7_combout ))))

	.dataa(\inst|counter [12]),
	.datab(\inst|LessThan0~5_combout ),
	.datac(\inst|LessThan0~7_combout ),
	.datad(\inst|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\inst|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~8 .lut_mask = 16'hCC80;
defparam \inst|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
cyclone10lp_lcell_comb \inst|LessThan0~9 (
// Equation(s):
// \inst|LessThan0~9_combout  = (\inst|LessThan0~3_combout ) # ((\inst|LessThan0~1_combout ) # ((\inst|LessThan0~4_combout  & \inst|LessThan0~8_combout )))

	.dataa(\inst|LessThan0~3_combout ),
	.datab(\inst|LessThan0~4_combout ),
	.datac(\inst|LessThan0~1_combout ),
	.datad(\inst|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\inst|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~9 .lut_mask = 16'hFEFA;
defparam \inst|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N6
cyclone10lp_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (\inst1|sdram_controller|data_write_done~q  & (((!\inst|LessThan0~9_combout )) # (!\inst|state.00000000000000000000000000000010~q ))) # (!\inst1|sdram_controller|data_write_done~q  & 
// (\inst|state.00000000000000000000000000000000~q  & ((!\inst|LessThan0~9_combout ) # (!\inst|state.00000000000000000000000000000010~q ))))

	.dataa(\inst1|sdram_controller|data_write_done~q ),
	.datab(\inst|state.00000000000000000000000000000010~q ),
	.datac(\inst|state.00000000000000000000000000000000~q ),
	.datad(\inst|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'h32FA;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N7
dffeas \inst|state.00000000000000000000000000000000 (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.00000000000000000000000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.00000000000000000000000000000000 .is_wysiwyg = "true";
defparam \inst|state.00000000000000000000000000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read_valid~0 (
// Equation(s):
// \inst1|sdram_controller|data_read_valid~0_combout  = (\inst1|sdram_controller|state.STATE_READING~q  & (\inst1|sdram_controller|step [2] & ((\inst1|sdram_controller|step [0])))) # (!\inst1|sdram_controller|state.STATE_READING~q  & 
// (((\inst1|sdram_controller|data_read_valid~q ))))

	.dataa(\inst1|sdram_controller|step [2]),
	.datab(\inst1|sdram_controller|state.STATE_READING~q ),
	.datac(\inst1|sdram_controller|data_read_valid~q ),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read_valid~0 .lut_mask = 16'hB830;
defparam \inst1|sdram_controller|data_read_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N15
dffeas \inst1|sdram_controller|data_read_valid (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_read_valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_read_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_read_valid .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_read_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N12
cyclone10lp_lcell_comb \inst|Selector4~3 (
// Equation(s):
// \inst|Selector4~3_combout  = (\inst|state.00000000000000000000000000000010~q  & \inst|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.00000000000000000000000000000010~q ),
	.datad(\inst|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~3 .lut_mask = 16'hF000;
defparam \inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N20
cyclone10lp_lcell_comb \inst|Selector3~2 (
// Equation(s):
// \inst|Selector3~2_combout  = (!\inst|Selector4~3_combout  & ((\inst|Selector4~1_combout  & ((\inst|state.00000000000000000000000000000001~q ))) # (!\inst|Selector4~1_combout  & ((!\inst|state.00000000000000000000000000000001~q ) # 
// (!\inst1|sdram_controller|data_read_valid~q )))))

	.dataa(\inst|Selector4~1_combout ),
	.datab(\inst1|sdram_controller|data_read_valid~q ),
	.datac(\inst|state.00000000000000000000000000000001~q ),
	.datad(\inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~2 .lut_mask = 16'h00B5;
defparam \inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N21
dffeas \inst|state.00000000000000000000000000000001 (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.00000000000000000000000000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.00000000000000000000000000000001 .is_wysiwyg = "true";
defparam \inst|state.00000000000000000000000000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N10
cyclone10lp_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = (\inst|state.00000000000000000000000000000000~q  & (((!\inst1|sdram_controller|data_read_valid~q )) # (!\inst|state.00000000000000000000000000000001~q ))) # (!\inst|state.00000000000000000000000000000000~q  & 
// (!\inst1|sdram_controller|data_write_done~q  & ((!\inst1|sdram_controller|data_read_valid~q ) # (!\inst|state.00000000000000000000000000000001~q ))))

	.dataa(\inst|state.00000000000000000000000000000000~q ),
	.datab(\inst|state.00000000000000000000000000000001~q ),
	.datac(\inst1|sdram_controller|data_read_valid~q ),
	.datad(\inst1|sdram_controller|data_write_done~q ),
	.cin(gnd),
	.combout(\inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~1 .lut_mask = 16'h2A3F;
defparam \inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N4
cyclone10lp_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (\inst1|sdram_controller|data_read_valid~q  & \inst|state.00000000000000000000000000000001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|sdram_controller|data_read_valid~q ),
	.datad(\inst|state.00000000000000000000000000000001~q ),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'hF000;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N10
cyclone10lp_lcell_comb \inst|Selector4~2 (
// Equation(s):
// \inst|Selector4~2_combout  = (\inst|Selector4~1_combout  & (((\inst|state.00000000000000000000000000000010~q  & !\inst|LessThan0~9_combout )))) # (!\inst|Selector4~1_combout  & (\inst|Selector4~0_combout  & ((!\inst|LessThan0~9_combout ) # 
// (!\inst|state.00000000000000000000000000000010~q ))))

	.dataa(\inst|Selector4~1_combout ),
	.datab(\inst|Selector4~0_combout ),
	.datac(\inst|state.00000000000000000000000000000010~q ),
	.datad(\inst|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~2 .lut_mask = 16'h04E4;
defparam \inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N11
dffeas \inst|state.00000000000000000000000000000010 (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.00000000000000000000000000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.00000000000000000000000000000010 .is_wysiwyg = "true";
defparam \inst|state.00000000000000000000000000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N18
cyclone10lp_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\inst|state.00000000000000000000000000000001~q ) # ((\inst|state.00000000000000000000000000000010~q  & \inst|command [1]))

	.dataa(gnd),
	.datab(\inst|state.00000000000000000000000000000010~q ),
	.datac(\inst|command [1]),
	.datad(\inst|state.00000000000000000000000000000001~q ),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'hFFC0;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N19
dffeas \inst|command[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|command[1] .is_wysiwyg = "true";
defparam \inst|command[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|state~24 (
// Equation(s):
// \inst1|sdram_controller|state~24_combout  = (!\inst1|sdram_controller|pending_precharge~q  & ((\inst1|sdram_controller|LessThan0~2_combout ) # (\inst|command [1] $ (\inst|command [0]))))

	.dataa(\inst|command [1]),
	.datab(\inst1|sdram_controller|pending_precharge~q ),
	.datac(\inst|command [0]),
	.datad(\inst1|sdram_controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~24 .lut_mask = 16'h3312;
defparam \inst1|sdram_controller|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|state~23 (
// Equation(s):
// \inst1|sdram_controller|state~23_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q  & ((!\inst1|sdram_controller|state~36_combout ))) # (!\inst1|sdram_controller|state.STATE_WAITING~q  & (!\inst1|sdram_controller|state.STATE_READING~q  & 
// \inst1|sdram_controller|state~36_combout ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|state.STATE_READING~q ),
	.datac(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datad(\inst1|sdram_controller|state~36_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~23 .lut_mask = 16'h03F0;
defparam \inst1|sdram_controller|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|state.STATE_WAITING~0 (
// Equation(s):
// \inst1|sdram_controller|state.STATE_WAITING~0_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & (\inst1|sdram_controller|state~24_combout )) # (!\inst1|sdram_controller|state.STATE_IDLE~q  & ((\inst1|sdram_controller|state~23_combout )))

	.dataa(\inst1|sdram_controller|state~24_combout ),
	.datab(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datac(gnd),
	.datad(\inst1|sdram_controller|state~23_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state.STATE_WAITING~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state.STATE_WAITING~0 .lut_mask = 16'hBB88;
defparam \inst1|sdram_controller|state.STATE_WAITING~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cyclone10lp_lcell_comb \inst1|sdram_controller|state~25 (
// Equation(s):
// \inst1|sdram_controller|state~25_combout  = (\inst1|sdram_controller|step [1] & ((!\inst1|sdram_controller|step [2]))) # (!\inst1|sdram_controller|step [1] & ((\inst1|sdram_controller|step [2]) # (!\inst1|sdram_controller|step [0])))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [0]),
	.datac(\inst1|sdram_controller|step [1]),
	.datad(\inst1|sdram_controller|step [2]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~25 .lut_mask = 16'h0FF3;
defparam \inst1|sdram_controller|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N15
dffeas \inst1|sdram_controller|state.STATE_WAITING (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|state.STATE_WAITING~0_combout ),
	.asdata(\inst1|sdram_controller|state~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|state.STATE_WAITING .is_wysiwyg = "true";
defparam \inst1|sdram_controller|state.STATE_WAITING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~27 (
// Equation(s):
// \inst1|sdram_controller|destination_state~27_combout  = ((\inst1|sdram_controller|LessThan0~2_combout ) # ((\inst1|sdram_controller|destination_state.STATE_IDLE~q  & !\inst1|sdram_controller|address~3_combout ))) # 
// (!\inst1|sdram_controller|state.STATE_IDLE~q )

	.dataa(\inst1|sdram_controller|destination_state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datac(\inst1|sdram_controller|address~3_combout ),
	.datad(\inst1|sdram_controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~27 .lut_mask = 16'hFF3B;
defparam \inst1|sdram_controller|destination_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state.STATE_IDLE~0 (
// Equation(s):
// \inst1|sdram_controller|destination_state.STATE_IDLE~0_combout  = (\inst1|sdram_controller|destination_state~22_combout  & (\inst1|sdram_controller|destination_state~27_combout )) # (!\inst1|sdram_controller|destination_state~22_combout  & 
// ((\inst1|sdram_controller|destination_state.STATE_IDLE~q )))

	.dataa(\inst1|sdram_controller|destination_state~27_combout ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|destination_state.STATE_IDLE~q ),
	.datad(\inst1|sdram_controller|destination_state~22_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state.STATE_IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state.STATE_IDLE~0 .lut_mask = 16'hAAF0;
defparam \inst1|sdram_controller|destination_state.STATE_IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N8
cyclone10lp_lcell_comb \inst1|sdram_controller|destination_state~28 (
// Equation(s):
// \inst1|sdram_controller|destination_state~28_combout  = (\inst1|sdram_controller|step [1] & (((\inst1|sdram_controller|step [2] & \inst1|sdram_controller|destination_state.STATE_IDLE~q )))) # (!\inst1|sdram_controller|step [1] & 
// (\inst1|sdram_controller|step [0] & ((\inst1|sdram_controller|step [2]) # (\inst1|sdram_controller|destination_state.STATE_IDLE~q ))))

	.dataa(\inst1|sdram_controller|step [0]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|destination_state.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|destination_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state~28 .lut_mask = 16'hE220;
defparam \inst1|sdram_controller|destination_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N25
dffeas \inst1|sdram_controller|destination_state.STATE_IDLE (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|destination_state.STATE_IDLE~0_combout ),
	.asdata(\inst1|sdram_controller|destination_state~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|destination_state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|destination_state.STATE_IDLE .is_wysiwyg = "true";
defparam \inst1|sdram_controller|destination_state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|state~33 (
// Equation(s):
// \inst1|sdram_controller|state~33_combout  = (!\inst1|sdram_controller|state.STATE_IDLE~q  & ((\inst1|sdram_controller|state.STATE_READING~q ) # ((\inst1|sdram_controller|state.STATE_WAITING~q  & \inst1|sdram_controller|destination_state.STATE_IDLE~q ))))

	.dataa(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datab(\inst1|sdram_controller|state.STATE_READING~q ),
	.datac(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datad(\inst1|sdram_controller|destination_state.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~33 .lut_mask = 16'h0E0C;
defparam \inst1|sdram_controller|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N8
cyclone10lp_lcell_comb \inst1|sdram_controller|always1~0 (
// Equation(s):
// \inst1|sdram_controller|always1~0_combout  = (\inst1|sdram_controller|LessThan1~2_combout ) # (!\inst1|sdram_controller|pending_precharge~q )

	.dataa(gnd),
	.datab(\inst1|sdram_controller|pending_precharge~q ),
	.datac(gnd),
	.datad(\inst1|sdram_controller|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|always1~0 .lut_mask = 16'hFF33;
defparam \inst1|sdram_controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|state~31 (
// Equation(s):
// \inst1|sdram_controller|state~31_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & !\inst1|sdram_controller|LessThan0~2_combout )

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~31 .lut_mask = 16'h00AA;
defparam \inst1|sdram_controller|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|state~32 (
// Equation(s):
// \inst1|sdram_controller|state~32_combout  = (\inst1|sdram_controller|always1~0_combout  & (\inst1|sdram_controller|state~31_combout  & (\inst|command [0] $ (!\inst|command [1]))))

	.dataa(\inst|command [0]),
	.datab(\inst|command [1]),
	.datac(\inst1|sdram_controller|always1~0_combout ),
	.datad(\inst1|sdram_controller|state~31_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~32 .lut_mask = 16'h9000;
defparam \inst1|sdram_controller|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N12
cyclone10lp_lcell_comb \inst1|sdram_controller|state~34 (
// Equation(s):
// \inst1|sdram_controller|state~34_combout  = (\inst1|sdram_controller|state~32_combout ) # ((\inst1|sdram_controller|state~33_combout  & \inst1|sdram_controller|state~36_combout ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|state~33_combout ),
	.datac(\inst1|sdram_controller|state~32_combout ),
	.datad(\inst1|sdram_controller|state~36_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|state~34 .lut_mask = 16'hFCF0;
defparam \inst1|sdram_controller|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N13
dffeas \inst1|sdram_controller|state.STATE_IDLE (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|state.STATE_IDLE .is_wysiwyg = "true";
defparam \inst1|sdram_controller|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|step~2 (
// Equation(s):
// \inst1|sdram_controller|step~2_combout  = (!\inst1|sdram_controller|state.STATE_IDLE~q  & (\inst1|sdram_controller|step [1] $ (\inst1|sdram_controller|step [0])))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|step [1]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|step~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|step~2 .lut_mask = 16'h0550;
defparam \inst1|sdram_controller|step~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N29
dffeas \inst1|sdram_controller|step[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|step~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|step[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|step[1] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|step[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N8
cyclone10lp_lcell_comb \inst1|sdram_controller|Add1~0 (
// Equation(s):
// \inst1|sdram_controller|Add1~0_combout  = \inst1|sdram_controller|step [2] $ (((\inst1|sdram_controller|step [1] & \inst1|sdram_controller|step [0])))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Add1~0 .lut_mask = 16'h3CF0;
defparam \inst1|sdram_controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \inst1|sdram_controller|step[2] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.sload(gnd),
	.ena(\inst1|sdram_controller|step[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|step [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|step[2] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|step[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read[7]~0 (
// Equation(s):
// \inst1|sdram_controller|data_read[7]~0_combout  = (\inst1|sdram_controller|state.STATE_READING~q  & (((\inst1|sdram_controller|step [0]) # (!\inst1|sdram_controller|step [1])) # (!\inst1|sdram_controller|step [2])))

	.dataa(\inst1|sdram_controller|step [2]),
	.datab(\inst1|sdram_controller|step [0]),
	.datac(\inst1|sdram_controller|step [1]),
	.datad(\inst1|sdram_controller|state.STATE_READING~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[7]~0 .lut_mask = 16'hDF00;
defparam \inst1|sdram_controller|data_read[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N19
dffeas \inst1|sdram_controller|data_read[7] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_read[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|data_read[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[7] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N28
cyclone10lp_lcell_comb \inst|leds[7]~feeder (
// Equation(s):
// \inst|leds[7]~feeder_combout  = \inst1|sdram_controller|data_read [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|data_read [7]),
	.cin(gnd),
	.combout(\inst|leds[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|leds[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|leds[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N29
dffeas \inst|leds[7] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|leds[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|leds [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|leds[7] .is_wysiwyg = "true";
defparam \inst|leds[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N15
cyclone10lp_io_ibuf \SDRAM_DQ[6]~input (
	.i(SDRAM_DQ[6]),
	.ibar(gnd),
	.o(\SDRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[6]~input .bus_hold = "false";
defparam \SDRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read[6]~feeder (
// Equation(s):
// \inst1|sdram_controller|data_read[6]~feeder_combout  = \SDRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sdram_controller|data_read[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N27
dffeas \inst1|sdram_controller|data_read[6] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_read[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|data_read[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[6] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N8
cyclone10lp_lcell_comb \inst|leds[6]~feeder (
// Equation(s):
// \inst|leds[6]~feeder_combout  = \inst1|sdram_controller|data_read [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|sdram_controller|data_read [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|leds[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|leds[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst|leds[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N9
dffeas \inst|leds[6] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|leds[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|leds [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|leds[6] .is_wysiwyg = "true";
defparam \inst|leds[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N1
cyclone10lp_io_ibuf \SDRAM_DQ[5]~input (
	.i(SDRAM_DQ[5]),
	.ibar(gnd),
	.o(\SDRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[5]~input .bus_hold = "false";
defparam \SDRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read[5]~feeder (
// Equation(s):
// \inst1|sdram_controller|data_read[5]~feeder_combout  = \SDRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[5]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sdram_controller|data_read[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N25
dffeas \inst1|sdram_controller|data_read[5] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_read[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|data_read[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[5] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N14
cyclone10lp_lcell_comb \inst|leds[5]~feeder (
// Equation(s):
// \inst|leds[5]~feeder_combout  = \inst1|sdram_controller|data_read [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|data_read [5]),
	.cin(gnd),
	.combout(\inst|leds[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|leds[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|leds[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N15
dffeas \inst|leds[5] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|leds[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|leds [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|leds[5] .is_wysiwyg = "true";
defparam \inst|leds[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N1
cyclone10lp_io_ibuf \SDRAM_DQ[4]~input (
	.i(SDRAM_DQ[4]),
	.ibar(gnd),
	.o(\SDRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[4]~input .bus_hold = "false";
defparam \SDRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N10
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read[4]~feeder (
// Equation(s):
// \inst1|sdram_controller|data_read[4]~feeder_combout  = \SDRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sdram_controller|data_read[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N11
dffeas \inst1|sdram_controller|data_read[4] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_read[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|data_read[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[4] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N28
cyclone10lp_lcell_comb \inst|leds[4]~feeder (
// Equation(s):
// \inst|leds[4]~feeder_combout  = \inst1|sdram_controller|data_read [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|data_read [4]),
	.cin(gnd),
	.combout(\inst|leds[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|leds[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|leds[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N29
dffeas \inst|leds[4] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|leds[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|leds [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|leds[4] .is_wysiwyg = "true";
defparam \inst|leds[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N29
cyclone10lp_io_ibuf \SDRAM_DQ[3]~input (
	.i(SDRAM_DQ[3]),
	.ibar(gnd),
	.o(\SDRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[3]~input .bus_hold = "false";
defparam \SDRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N12
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read[3]~feeder (
// Equation(s):
// \inst1|sdram_controller|data_read[3]~feeder_combout  = \SDRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sdram_controller|data_read[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N13
dffeas \inst1|sdram_controller|data_read[3] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_read[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|data_read[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[3] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N22
cyclone10lp_lcell_comb \inst|leds[3]~feeder (
// Equation(s):
// \inst|leds[3]~feeder_combout  = \inst1|sdram_controller|data_read [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|data_read [3]),
	.cin(gnd),
	.combout(\inst|leds[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|leds[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|leds[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N23
dffeas \inst|leds[3] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|leds[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|leds [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|leds[3] .is_wysiwyg = "true";
defparam \inst|leds[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N1
cyclone10lp_io_ibuf \SDRAM_DQ[2]~input (
	.i(SDRAM_DQ[2]),
	.ibar(gnd),
	.o(\SDRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[2]~input .bus_hold = "false";
defparam \SDRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read[2]~feeder (
// Equation(s):
// \inst1|sdram_controller|data_read[2]~feeder_combout  = \SDRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sdram_controller|data_read[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N7
dffeas \inst1|sdram_controller|data_read[2] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_read[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|data_read[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[2] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N20
cyclone10lp_lcell_comb \inst|leds[2]~feeder (
// Equation(s):
// \inst|leds[2]~feeder_combout  = \inst1|sdram_controller|data_read [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|data_read [2]),
	.cin(gnd),
	.combout(\inst|leds[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|leds[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|leds[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N21
dffeas \inst|leds[2] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|leds[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|leds [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|leds[2] .is_wysiwyg = "true";
defparam \inst|leds[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N8
cyclone10lp_io_ibuf \SDRAM_DQ[1]~input (
	.i(SDRAM_DQ[1]),
	.ibar(gnd),
	.o(\SDRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[1]~input .bus_hold = "false";
defparam \SDRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read[1]~feeder (
// Equation(s):
// \inst1|sdram_controller|data_read[1]~feeder_combout  = \SDRAM_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[1]~input_o ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sdram_controller|data_read[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N17
dffeas \inst1|sdram_controller|data_read[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_read[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|data_read[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[1] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N30
cyclone10lp_lcell_comb \inst|leds[1]~feeder (
// Equation(s):
// \inst|leds[1]~feeder_combout  = \inst1|sdram_controller|data_read [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|data_read [1]),
	.cin(gnd),
	.combout(\inst|leds[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|leds[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|leds[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N31
dffeas \inst|leds[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|leds[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|leds [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|leds[1] .is_wysiwyg = "true";
defparam \inst|leds[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N15
cyclone10lp_io_ibuf \SDRAM_DQ[0]~input (
	.i(SDRAM_DQ[0]),
	.ibar(gnd),
	.o(\SDRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[0]~input .bus_hold = "false";
defparam \SDRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|data_read[0]~feeder (
// Equation(s):
// \inst1|sdram_controller|data_read[0]~feeder_combout  = \SDRAM_DQ[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|data_read[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sdram_controller|data_read[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N19
dffeas \inst1|sdram_controller|data_read[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|data_read[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|data_read[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|data_read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|data_read[0] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|data_read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y26_N4
cyclone10lp_lcell_comb \inst|leds[0]~feeder (
// Equation(s):
// \inst|leds[0]~feeder_combout  = \inst1|sdram_controller|data_read [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|data_read [0]),
	.cin(gnd),
	.combout(\inst|leds[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|leds[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|leds[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y26_N5
dffeas \inst|leds[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|leds[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|leds [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|leds[0] .is_wysiwyg = "true";
defparam \inst|leds[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N6
cyclone10lp_lcell_comb \inst|data[0]~21 (
// Equation(s):
// \inst|data[0]~21_combout  = !\inst|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|data[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data[0]~21 .lut_mask = 16'h0F0F;
defparam \inst|data[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N7
dffeas \inst|data[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[0] .is_wysiwyg = "true";
defparam \inst|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N8
cyclone10lp_lcell_comb \inst|data[1]~7 (
// Equation(s):
// \inst|data[1]~7_combout  = (\inst|data [0] & (\inst|data [1] $ (VCC))) # (!\inst|data [0] & (\inst|data [1] & VCC))
// \inst|data[1]~8  = CARRY((\inst|data [0] & \inst|data [1]))

	.dataa(\inst|data [0]),
	.datab(\inst|data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|data[1]~7_combout ),
	.cout(\inst|data[1]~8 ));
// synopsys translate_off
defparam \inst|data[1]~7 .lut_mask = 16'h6688;
defparam \inst|data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N9
dffeas \inst|data[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[1] .is_wysiwyg = "true";
defparam \inst|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N10
cyclone10lp_lcell_comb \inst|data[2]~9 (
// Equation(s):
// \inst|data[2]~9_combout  = (\inst|data [2] & (!\inst|data[1]~8 )) # (!\inst|data [2] & ((\inst|data[1]~8 ) # (GND)))
// \inst|data[2]~10  = CARRY((!\inst|data[1]~8 ) # (!\inst|data [2]))

	.dataa(\inst|data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|data[1]~8 ),
	.combout(\inst|data[2]~9_combout ),
	.cout(\inst|data[2]~10 ));
// synopsys translate_off
defparam \inst|data[2]~9 .lut_mask = 16'h5A5F;
defparam \inst|data[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y26_N11
dffeas \inst|data[2] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[2] .is_wysiwyg = "true";
defparam \inst|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N12
cyclone10lp_lcell_comb \inst|data[3]~11 (
// Equation(s):
// \inst|data[3]~11_combout  = (\inst|data [3] & (\inst|data[2]~10  $ (GND))) # (!\inst|data [3] & (!\inst|data[2]~10  & VCC))
// \inst|data[3]~12  = CARRY((\inst|data [3] & !\inst|data[2]~10 ))

	.dataa(\inst|data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|data[2]~10 ),
	.combout(\inst|data[3]~11_combout ),
	.cout(\inst|data[3]~12 ));
// synopsys translate_off
defparam \inst|data[3]~11 .lut_mask = 16'hA50A;
defparam \inst|data[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y26_N13
dffeas \inst|data[3] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[3] .is_wysiwyg = "true";
defparam \inst|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N14
cyclone10lp_lcell_comb \inst|data[4]~13 (
// Equation(s):
// \inst|data[4]~13_combout  = (\inst|data [4] & (!\inst|data[3]~12 )) # (!\inst|data [4] & ((\inst|data[3]~12 ) # (GND)))
// \inst|data[4]~14  = CARRY((!\inst|data[3]~12 ) # (!\inst|data [4]))

	.dataa(gnd),
	.datab(\inst|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|data[3]~12 ),
	.combout(\inst|data[4]~13_combout ),
	.cout(\inst|data[4]~14 ));
// synopsys translate_off
defparam \inst|data[4]~13 .lut_mask = 16'h3C3F;
defparam \inst|data[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y26_N15
dffeas \inst|data[4] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[4] .is_wysiwyg = "true";
defparam \inst|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N16
cyclone10lp_lcell_comb \inst|data[5]~15 (
// Equation(s):
// \inst|data[5]~15_combout  = (\inst|data [5] & (\inst|data[4]~14  $ (GND))) # (!\inst|data [5] & (!\inst|data[4]~14  & VCC))
// \inst|data[5]~16  = CARRY((\inst|data [5] & !\inst|data[4]~14 ))

	.dataa(gnd),
	.datab(\inst|data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|data[4]~14 ),
	.combout(\inst|data[5]~15_combout ),
	.cout(\inst|data[5]~16 ));
// synopsys translate_off
defparam \inst|data[5]~15 .lut_mask = 16'hC30C;
defparam \inst|data[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y26_N17
dffeas \inst|data[5] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[5] .is_wysiwyg = "true";
defparam \inst|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N18
cyclone10lp_lcell_comb \inst|data[6]~17 (
// Equation(s):
// \inst|data[6]~17_combout  = (\inst|data [6] & (!\inst|data[5]~16 )) # (!\inst|data [6] & ((\inst|data[5]~16 ) # (GND)))
// \inst|data[6]~18  = CARRY((!\inst|data[5]~16 ) # (!\inst|data [6]))

	.dataa(gnd),
	.datab(\inst|data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|data[5]~16 ),
	.combout(\inst|data[6]~17_combout ),
	.cout(\inst|data[6]~18 ));
// synopsys translate_off
defparam \inst|data[6]~17 .lut_mask = 16'h3C3F;
defparam \inst|data[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y26_N19
dffeas \inst|data[6] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[6] .is_wysiwyg = "true";
defparam \inst|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N20
cyclone10lp_lcell_comb \inst|data[7]~19 (
// Equation(s):
// \inst|data[7]~19_combout  = \inst|data[6]~18  $ (!\inst|data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|data [7]),
	.cin(\inst|data[6]~18 ),
	.combout(\inst|data[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data[7]~19 .lut_mask = 16'hF00F;
defparam \inst|data[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y26_N21
dffeas \inst|data[7] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data[7]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[7] .is_wysiwyg = "true";
defparam \inst|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N0
cyclone10lp_lcell_comb \inst|data_write[7]~feeder (
// Equation(s):
// \inst|data_write[7]~feeder_combout  = \inst|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|data [7]),
	.cin(gnd),
	.combout(\inst|data_write[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data_write[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|data_write[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N1
dffeas \inst|data_write[7] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data_write[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|state.00000000000000000000000000000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data_write [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data_write[7] .is_wysiwyg = "true";
defparam \inst|data_write[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_dq~0 (
// Equation(s):
// \inst1|sdram_controller|internal_dq~0_combout  = (\inst|data_write [7] & (((\inst1|sdram_controller|step [2]) # (\inst1|sdram_controller|step [0])) # (!\inst1|sdram_controller|step [1])))

	.dataa(\inst|data_write [7]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_dq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq~0 .lut_mask = 16'hAAA2;
defparam \inst1|sdram_controller|internal_dq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N27
dffeas \inst1|sdram_controller|internal_dq[7] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_dq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_dq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq[7] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_dq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N22
cyclone10lp_lcell_comb \inst|data_write[6]~feeder (
// Equation(s):
// \inst|data_write[6]~feeder_combout  = \inst|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|data [6]),
	.cin(gnd),
	.combout(\inst|data_write[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data_write[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|data_write[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N23
dffeas \inst|data_write[6] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data_write[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|state.00000000000000000000000000000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data_write [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data_write[6] .is_wysiwyg = "true";
defparam \inst|data_write[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_dq~1 (
// Equation(s):
// \inst1|sdram_controller|internal_dq~1_combout  = (\inst|data_write [6] & ((\inst1|sdram_controller|step [0]) # ((\inst1|sdram_controller|step [2]) # (!\inst1|sdram_controller|step [1]))))

	.dataa(\inst1|sdram_controller|step [0]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst|data_write [6]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_dq~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq~1 .lut_mask = 16'hFB00;
defparam \inst1|sdram_controller|internal_dq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N17
dffeas \inst1|sdram_controller|internal_dq[6] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_dq~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_dq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq[6] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_dq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N4
cyclone10lp_lcell_comb \inst|data_write[5]~feeder (
// Equation(s):
// \inst|data_write[5]~feeder_combout  = \inst|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|data [5]),
	.cin(gnd),
	.combout(\inst|data_write[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data_write[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|data_write[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N5
dffeas \inst|data_write[5] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data_write[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|state.00000000000000000000000000000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data_write [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data_write[5] .is_wysiwyg = "true";
defparam \inst|data_write[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_dq~2 (
// Equation(s):
// \inst1|sdram_controller|internal_dq~2_combout  = (\inst|data_write [5] & ((\inst1|sdram_controller|step [0]) # ((\inst1|sdram_controller|step [2]) # (!\inst1|sdram_controller|step [1]))))

	.dataa(\inst1|sdram_controller|step [0]),
	.datab(\inst|data_write [5]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [1]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_dq~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq~2 .lut_mask = 16'hC8CC;
defparam \inst1|sdram_controller|internal_dq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N31
dffeas \inst1|sdram_controller|internal_dq[5] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_dq~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_dq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq[5] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_dq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N26
cyclone10lp_lcell_comb \inst|data_write[4]~feeder (
// Equation(s):
// \inst|data_write[4]~feeder_combout  = \inst|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|data_write[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data_write[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst|data_write[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N27
dffeas \inst|data_write[4] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data_write[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|state.00000000000000000000000000000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data_write [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data_write[4] .is_wysiwyg = "true";
defparam \inst|data_write[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_dq~3 (
// Equation(s):
// \inst1|sdram_controller|internal_dq~3_combout  = (\inst|data_write [4] & (((\inst1|sdram_controller|step [2]) # (\inst1|sdram_controller|step [0])) # (!\inst1|sdram_controller|step [1])))

	.dataa(\inst|data_write [4]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_dq~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq~3 .lut_mask = 16'hAAA2;
defparam \inst1|sdram_controller|internal_dq~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N29
dffeas \inst1|sdram_controller|internal_dq[4] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_dq~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_dq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq[4] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_dq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N30
cyclone10lp_lcell_comb \inst|data_write[3]~feeder (
// Equation(s):
// \inst|data_write[3]~feeder_combout  = \inst|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|data [3]),
	.cin(gnd),
	.combout(\inst|data_write[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data_write[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|data_write[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N31
dffeas \inst|data_write[3] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data_write[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|state.00000000000000000000000000000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data_write [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data_write[3] .is_wysiwyg = "true";
defparam \inst|data_write[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_dq~4 (
// Equation(s):
// \inst1|sdram_controller|internal_dq~4_combout  = (\inst|data_write [3] & ((\inst1|sdram_controller|step [0]) # ((\inst1|sdram_controller|step [2]) # (!\inst1|sdram_controller|step [1]))))

	.dataa(\inst1|sdram_controller|step [0]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst|data_write [3]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_dq~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq~4 .lut_mask = 16'hFB00;
defparam \inst1|sdram_controller|internal_dq~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N23
dffeas \inst1|sdram_controller|internal_dq[3] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_dq~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_dq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq[3] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_dq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N24
cyclone10lp_lcell_comb \inst|data_write[2]~feeder (
// Equation(s):
// \inst|data_write[2]~feeder_combout  = \inst|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|data [2]),
	.cin(gnd),
	.combout(\inst|data_write[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data_write[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|data_write[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N25
dffeas \inst|data_write[2] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data_write[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|state.00000000000000000000000000000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data_write [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data_write[2] .is_wysiwyg = "true";
defparam \inst|data_write[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_dq~5 (
// Equation(s):
// \inst1|sdram_controller|internal_dq~5_combout  = (\inst|data_write [2] & ((\inst1|sdram_controller|step [0]) # ((\inst1|sdram_controller|step [2]) # (!\inst1|sdram_controller|step [1]))))

	.dataa(\inst1|sdram_controller|step [0]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst|data_write [2]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_dq~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq~5 .lut_mask = 16'hFB00;
defparam \inst1|sdram_controller|internal_dq~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N21
dffeas \inst1|sdram_controller|internal_dq[2] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_dq~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_dq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq[2] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_dq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N2
cyclone10lp_lcell_comb \inst|data_write[1]~feeder (
// Equation(s):
// \inst|data_write[1]~feeder_combout  = \inst|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|data_write[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data_write[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst|data_write[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N3
dffeas \inst|data_write[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data_write[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|state.00000000000000000000000000000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data_write [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data_write[1] .is_wysiwyg = "true";
defparam \inst|data_write[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N10
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_dq~6 (
// Equation(s):
// \inst1|sdram_controller|internal_dq~6_combout  = (\inst|data_write [1] & (((\inst1|sdram_controller|step [2]) # (\inst1|sdram_controller|step [0])) # (!\inst1|sdram_controller|step [1])))

	.dataa(\inst|data_write [1]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_dq~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq~6 .lut_mask = 16'hAAA2;
defparam \inst1|sdram_controller|internal_dq~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N11
dffeas \inst1|sdram_controller|internal_dq[1] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_dq~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_dq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq[1] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_dq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N28
cyclone10lp_lcell_comb \inst|data_write[0]~feeder (
// Equation(s):
// \inst|data_write[0]~feeder_combout  = \inst|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|data [0]),
	.cin(gnd),
	.combout(\inst|data_write[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data_write[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|data_write[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N29
dffeas \inst|data_write[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst|data_write[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|state.00000000000000000000000000000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data_write [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data_write[0] .is_wysiwyg = "true";
defparam \inst|data_write[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N4
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_dq~7 (
// Equation(s):
// \inst1|sdram_controller|internal_dq~7_combout  = (\inst|data_write [0] & ((\inst1|sdram_controller|step [0]) # ((\inst1|sdram_controller|step [2]) # (!\inst1|sdram_controller|step [1]))))

	.dataa(\inst1|sdram_controller|step [0]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst|data_write [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_dq~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq~7 .lut_mask = 16'hFB00;
defparam \inst1|sdram_controller|internal_dq~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N5
dffeas \inst1|sdram_controller|internal_dq[0] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_dq~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_dq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_dq[0] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_dq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|clock_enable~0 (
// Equation(s):
// \inst1|sdram_controller|clock_enable~0_combout  = (\inst1|sdram_controller|step [1] & (((\inst1|sdram_controller|clock_enable~q )))) # (!\inst1|sdram_controller|step [1] & ((\inst1|sdram_controller|step [2] & ((\inst1|sdram_controller|clock_enable~q ))) # 
// (!\inst1|sdram_controller|step [2] & (\inst1|sdram_controller|step [0]))))

	.dataa(\inst1|sdram_controller|step [1]),
	.datab(\inst1|sdram_controller|step [0]),
	.datac(\inst1|sdram_controller|clock_enable~q ),
	.datad(\inst1|sdram_controller|step [2]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|clock_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|clock_enable~0 .lut_mask = 16'hF0E4;
defparam \inst1|sdram_controller|clock_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N29
dffeas \inst1|sdram_controller|clock_enable (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|clock_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|clock_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|clock_enable .is_wysiwyg = "true";
defparam \inst1|sdram_controller|clock_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N2
cyclone10lp_lcell_comb \inst1|sdram_controller|Equal2~1 (
// Equation(s):
// \inst1|sdram_controller|Equal2~1_combout  = (!\inst1|sdram_controller|step [1] & (!\inst1|sdram_controller|step [2] & \inst1|sdram_controller|step [0]))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|step [0]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|Equal2~1 .lut_mask = 16'h0300;
defparam \inst1|sdram_controller|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~16 (
// Equation(s):
// \inst1|sdram_controller|internal_command~16_combout  = (\inst1|sdram_controller|state.STATE_WAITING~q ) # ((!\inst1|sdram_controller|state.STATE_PRECHARGE~q  & \inst1|sdram_controller|internal_command.CMD_NO_OP~q ))

	.dataa(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|state.STATE_PRECHARGE~q ),
	.datad(\inst1|sdram_controller|internal_command.CMD_NO_OP~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~16 .lut_mask = 16'hAFAA;
defparam \inst1|sdram_controller|internal_command~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~17 (
// Equation(s):
// \inst1|sdram_controller|internal_command~17_combout  = (!\inst1|sdram_controller|state.STATE_WRITING~q  & ((\inst1|sdram_controller|state.STATE_READING~q  & (!\inst1|sdram_controller|Equal2~0_combout )) # (!\inst1|sdram_controller|state.STATE_READING~q  & 
// ((\inst1|sdram_controller|internal_command~16_combout )))))

	.dataa(\inst1|sdram_controller|Equal2~0_combout ),
	.datab(\inst1|sdram_controller|state.STATE_READING~q ),
	.datac(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datad(\inst1|sdram_controller|internal_command~16_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~17 .lut_mask = 16'h0704;
defparam \inst1|sdram_controller|internal_command~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~18 (
// Equation(s):
// \inst1|sdram_controller|internal_command~18_combout  = (\inst1|sdram_controller|internal_command~17_combout ) # ((!\inst1|sdram_controller|Equal2~1_combout  & \inst1|sdram_controller|state.STATE_WRITING~q ))

	.dataa(\inst1|sdram_controller|Equal2~1_combout ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datad(\inst1|sdram_controller|internal_command~17_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~18 .lut_mask = 16'hFF50;
defparam \inst1|sdram_controller|internal_command~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N2
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~19 (
// Equation(s):
// \inst1|sdram_controller|internal_command~19_combout  = (\inst1|sdram_controller|always1~0_combout  & (!\inst1|sdram_controller|address~3_combout  & ((!\inst1|sdram_controller|LessThan0~2_combout )))) # (!\inst1|sdram_controller|always1~0_combout  & 
// (((\inst1|sdram_controller|internal_command.CMD_NO_OP~q ))))

	.dataa(\inst1|sdram_controller|address~3_combout ),
	.datab(\inst1|sdram_controller|internal_command.CMD_NO_OP~q ),
	.datac(\inst1|sdram_controller|always1~0_combout ),
	.datad(\inst1|sdram_controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~19 .lut_mask = 16'h0C5C;
defparam \inst1|sdram_controller|internal_command~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command.CMD_NO_OP~0 (
// Equation(s):
// \inst1|sdram_controller|internal_command.CMD_NO_OP~0_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & ((\inst1|sdram_controller|internal_command~19_combout ))) # (!\inst1|sdram_controller|state.STATE_IDLE~q  & 
// (\inst1|sdram_controller|internal_command~18_combout ))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|internal_command~18_combout ),
	.datac(gnd),
	.datad(\inst1|sdram_controller|internal_command~19_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command.CMD_NO_OP~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_NO_OP~0 .lut_mask = 16'hEE44;
defparam \inst1|sdram_controller|internal_command.CMD_NO_OP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N30
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~20 (
// Equation(s):
// \inst1|sdram_controller|internal_command~20_combout  = (\inst1|sdram_controller|step [2] & (\inst1|sdram_controller|internal_command.CMD_NO_OP~q  & \inst1|sdram_controller|step [1])) # (!\inst1|sdram_controller|step [2] & ((!\inst1|sdram_controller|step 
// [1])))

	.dataa(\inst1|sdram_controller|step [2]),
	.datab(\inst1|sdram_controller|internal_command.CMD_NO_OP~q ),
	.datac(\inst1|sdram_controller|step [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~20 .lut_mask = 16'h8585;
defparam \inst1|sdram_controller|internal_command~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N21
dffeas \inst1|sdram_controller|internal_command.CMD_NO_OP (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_command.CMD_NO_OP~0_combout ),
	.asdata(\inst1|sdram_controller|internal_command~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_command.CMD_NO_OP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_NO_OP .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_command.CMD_NO_OP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~29 (
// Equation(s):
// \inst1|sdram_controller|internal_command~29_combout  = (\inst1|sdram_controller|pending_precharge~q  & (!\inst1|sdram_controller|LessThan1~2_combout  & \inst1|sdram_controller|internal_command.CMD_WRITE~q ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|pending_precharge~q ),
	.datac(\inst1|sdram_controller|LessThan1~2_combout ),
	.datad(\inst1|sdram_controller|internal_command.CMD_WRITE~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~29 .lut_mask = 16'h0C00;
defparam \inst1|sdram_controller|internal_command~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~27 (
// Equation(s):
// \inst1|sdram_controller|internal_command~27_combout  = (!\inst1|sdram_controller|state.STATE_WAITING~q  & (!\inst1|sdram_controller|state.STATE_WRITING~q  & (!\inst1|sdram_controller|state.STATE_PRECHARGE~q  & 
// !\inst1|sdram_controller|state.STATE_READING~q )))

	.dataa(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datab(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datac(\inst1|sdram_controller|state.STATE_PRECHARGE~q ),
	.datad(\inst1|sdram_controller|state.STATE_READING~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~27 .lut_mask = 16'h0001;
defparam \inst1|sdram_controller|internal_command~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N12
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~28 (
// Equation(s):
// \inst1|sdram_controller|internal_command~28_combout  = (\inst1|sdram_controller|state.STATE_WRITING~q  & ((\inst1|sdram_controller|Equal2~1_combout ) # ((\inst1|sdram_controller|internal_command.CMD_WRITE~q  & 
// \inst1|sdram_controller|internal_command~27_combout )))) # (!\inst1|sdram_controller|state.STATE_WRITING~q  & (\inst1|sdram_controller|internal_command.CMD_WRITE~q  & ((\inst1|sdram_controller|internal_command~27_combout ))))

	.dataa(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datab(\inst1|sdram_controller|internal_command.CMD_WRITE~q ),
	.datac(\inst1|sdram_controller|Equal2~1_combout ),
	.datad(\inst1|sdram_controller|internal_command~27_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~28 .lut_mask = 16'hECA0;
defparam \inst1|sdram_controller|internal_command~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N20
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command.CMD_WRITE~0 (
// Equation(s):
// \inst1|sdram_controller|internal_command.CMD_WRITE~0_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & (\inst1|sdram_controller|internal_command~29_combout )) # (!\inst1|sdram_controller|state.STATE_IDLE~q  & 
// ((\inst1|sdram_controller|internal_command~28_combout )))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|internal_command~29_combout ),
	.datac(gnd),
	.datad(\inst1|sdram_controller|internal_command~28_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command.CMD_WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_WRITE~0 .lut_mask = 16'hDD88;
defparam \inst1|sdram_controller|internal_command.CMD_WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~30 (
// Equation(s):
// \inst1|sdram_controller|internal_command~30_combout  = (\inst1|sdram_controller|step [2] & (\inst1|sdram_controller|step [1] & \inst1|sdram_controller|internal_command.CMD_WRITE~q ))

	.dataa(\inst1|sdram_controller|step [2]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(gnd),
	.datad(\inst1|sdram_controller|internal_command.CMD_WRITE~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~30 .lut_mask = 16'h8800;
defparam \inst1|sdram_controller|internal_command~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N21
dffeas \inst1|sdram_controller|internal_command.CMD_WRITE (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_command.CMD_WRITE~0_combout ),
	.asdata(\inst1|sdram_controller|internal_command~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_command.CMD_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_WRITE .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_command.CMD_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N6
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~25 (
// Equation(s):
// \inst1|sdram_controller|internal_command~25_combout  = (\inst1|sdram_controller|internal_command.CMD_READ~q  & ((\inst1|sdram_controller|state.STATE_UNINIT~q ) # ((\inst1|sdram_controller|step [2] & \inst1|sdram_controller|step [1]))))

	.dataa(\inst1|sdram_controller|step [2]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|internal_command.CMD_READ~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~25 .lut_mask = 16'hF800;
defparam \inst1|sdram_controller|internal_command~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~23 (
// Equation(s):
// \inst1|sdram_controller|internal_command~23_combout  = (!\inst1|sdram_controller|state.STATE_UNINIT~q  & ((!\inst1|sdram_controller|step [2]) # (!\inst1|sdram_controller|step [1])))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|step [2]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~23 .lut_mask = 16'h030F;
defparam \inst1|sdram_controller|internal_command~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|address[4]~4 (
// Equation(s):
// \inst1|sdram_controller|address[4]~4_combout  = (!\inst1|sdram_controller|step [0] & (!\inst1|sdram_controller|step [1] & (!\inst1|sdram_controller|step [2] & \inst1|sdram_controller|state.STATE_READING~q )))

	.dataa(\inst1|sdram_controller|step [0]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|step [2]),
	.datad(\inst1|sdram_controller|state.STATE_READING~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address[4]~4 .lut_mask = 16'h0100;
defparam \inst1|sdram_controller|address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~21 (
// Equation(s):
// \inst1|sdram_controller|internal_command~21_combout  = (\inst1|sdram_controller|internal_command.CMD_READ~q  & (!\inst1|sdram_controller|state.STATE_PRECHARGE~q  & (!\inst1|sdram_controller|state.STATE_WAITING~q  & 
// !\inst1|sdram_controller|state.STATE_READING~q )))

	.dataa(\inst1|sdram_controller|internal_command.CMD_READ~q ),
	.datab(\inst1|sdram_controller|state.STATE_PRECHARGE~q ),
	.datac(\inst1|sdram_controller|state.STATE_WAITING~q ),
	.datad(\inst1|sdram_controller|state.STATE_READING~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~21 .lut_mask = 16'h0002;
defparam \inst1|sdram_controller|internal_command~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~22 (
// Equation(s):
// \inst1|sdram_controller|internal_command~22_combout  = (\inst1|sdram_controller|internal_command~21_combout ) # ((\inst1|sdram_controller|state.STATE_UNINIT~q  & \inst1|sdram_controller|address[4]~4_combout ))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|address[4]~4_combout ),
	.datad(\inst1|sdram_controller|internal_command~21_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~22 .lut_mask = 16'hFFC0;
defparam \inst1|sdram_controller|internal_command~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N8
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~24 (
// Equation(s):
// \inst1|sdram_controller|internal_command~24_combout  = (!\inst1|sdram_controller|state.STATE_WRITING~q  & (!\inst1|sdram_controller|state.STATE_IDLE~q  & (!\inst1|sdram_controller|internal_command~23_combout  & 
// \inst1|sdram_controller|internal_command~22_combout )))

	.dataa(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datab(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datac(\inst1|sdram_controller|internal_command~23_combout ),
	.datad(\inst1|sdram_controller|internal_command~22_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~24 .lut_mask = 16'h0100;
defparam \inst1|sdram_controller|internal_command~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~26 (
// Equation(s):
// \inst1|sdram_controller|internal_command~26_combout  = (\inst1|sdram_controller|internal_command~24_combout ) # ((\inst1|sdram_controller|internal_command~25_combout  & ((\inst1|sdram_controller|countdown[0]~1_combout ) # 
// (!\inst1|sdram_controller|state.STATE_UNINIT~q ))))

	.dataa(\inst1|sdram_controller|internal_command~25_combout ),
	.datab(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datac(\inst1|sdram_controller|internal_command~24_combout ),
	.datad(\inst1|sdram_controller|countdown[0]~1_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~26 .lut_mask = 16'hFAF2;
defparam \inst1|sdram_controller|internal_command~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N17
dffeas \inst1|sdram_controller|internal_command.CMD_READ (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_command~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_command.CMD_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_READ .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_command.CMD_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N2
cyclone10lp_lcell_comb \inst1|sdram_controller|row_address_strobe~5 (
// Equation(s):
// \inst1|sdram_controller|row_address_strobe~5_combout  = (\inst1|sdram_controller|internal_command.CMD_NO_OP~q ) # ((\inst1|sdram_controller|internal_command.CMD_WRITE~q ) # (\inst1|sdram_controller|internal_command.CMD_READ~q ))

	.dataa(\inst1|sdram_controller|internal_command.CMD_NO_OP~q ),
	.datab(\inst1|sdram_controller|internal_command.CMD_WRITE~q ),
	.datac(gnd),
	.datad(\inst1|sdram_controller|internal_command.CMD_READ~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|row_address_strobe~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|row_address_strobe~5 .lut_mask = 16'hFFEE;
defparam \inst1|sdram_controller|row_address_strobe~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~32 (
// Equation(s):
// \inst1|sdram_controller|internal_command~32_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & (((\inst1|sdram_controller|LessThan1~2_combout )) # (!\inst1|sdram_controller|pending_precharge~q ))) # (!\inst1|sdram_controller|state.STATE_IDLE~q  & 
// (((!\inst1|sdram_controller|internal_command~27_combout ))))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|pending_precharge~q ),
	.datac(\inst1|sdram_controller|internal_command~27_combout ),
	.datad(\inst1|sdram_controller|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~32 .lut_mask = 16'hAF27;
defparam \inst1|sdram_controller|internal_command~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~0 (
// Equation(s):
// \inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~0_combout  = (\inst1|sdram_controller|internal_command~32_combout  & (\inst1|sdram_controller|internal_command~33_combout )) # (!\inst1|sdram_controller|internal_command~32_combout  & 
// ((\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q )))

	.dataa(\inst1|sdram_controller|internal_command~33_combout ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q ),
	.datad(\inst1|sdram_controller|internal_command~32_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~0 .lut_mask = 16'hAAF0;
defparam \inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N4
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~34 (
// Equation(s):
// \inst1|sdram_controller|internal_command~34_combout  = (\inst1|sdram_controller|step [2] & ((\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q ) # (!\inst1|sdram_controller|step [1])))

	.dataa(\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q ),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(gnd),
	.datad(\inst1|sdram_controller|step [2]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~34 .lut_mask = 16'hBB00;
defparam \inst1|sdram_controller|internal_command~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N23
dffeas \inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~0_combout ),
	.asdata(\inst1|sdram_controller|internal_command~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N24
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~feeder (
// Equation(s):
// \inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~feeder_combout  = \inst1|sdram_controller|internal_command~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sdram_controller|internal_command~31_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~feeder .lut_mask = 16'hFF00;
defparam \inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~36 (
// Equation(s):
// \inst1|sdram_controller|internal_command~36_combout  = (\inst1|sdram_controller|state.STATE_UNINIT~q  & (((\inst1|sdram_controller|internal_command~32_combout )))) # (!\inst1|sdram_controller|state.STATE_UNINIT~q  & (((!\inst1|sdram_controller|step [1])) 
// # (!\inst1|sdram_controller|step [2])))

	.dataa(\inst1|sdram_controller|step [2]),
	.datab(\inst1|sdram_controller|step [1]),
	.datac(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datad(\inst1|sdram_controller|internal_command~32_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~36 .lut_mask = 16'hF707;
defparam \inst1|sdram_controller|internal_command~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N25
dffeas \inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|internal_command~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N0
cyclone10lp_lcell_comb \inst1|sdram_controller|column_address_strobe~2 (
// Equation(s):
// \inst1|sdram_controller|column_address_strobe~2_combout  = (\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q ) # ((\inst1|sdram_controller|internal_command.CMD_WRITE~q ) # ((\inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~q ) # 
// (\inst1|sdram_controller|internal_command.CMD_READ~q )))

	.dataa(\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q ),
	.datab(\inst1|sdram_controller|internal_command.CMD_WRITE~q ),
	.datac(\inst1|sdram_controller|internal_command.CMD_MODE_REGISTER_SET~q ),
	.datad(\inst1|sdram_controller|internal_command.CMD_READ~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|column_address_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|column_address_strobe~2 .lut_mask = 16'hFFFE;
defparam \inst1|sdram_controller|column_address_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|internal_command~35 (
// Equation(s):
// \inst1|sdram_controller|internal_command~35_combout  = (((\inst1|sdram_controller|LessThan0~2_combout ) # (!\inst1|sdram_controller|state.STATE_UNINIT~q )) # (!\inst1|sdram_controller|state.STATE_IDLE~q )) # (!\inst1|sdram_controller|address~3_combout )

	.dataa(\inst1|sdram_controller|address~3_combout ),
	.datab(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datac(\inst1|sdram_controller|LessThan0~2_combout ),
	.datad(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|internal_command~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command~35 .lut_mask = 16'hF7FF;
defparam \inst1|sdram_controller|internal_command~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N19
dffeas \inst1|sdram_controller|internal_command.CMD_BANK_ACTIVATE (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|internal_command~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|sdram_controller|internal_command~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|internal_command.CMD_BANK_ACTIVATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|internal_command.CMD_BANK_ACTIVATE .is_wysiwyg = "true";
defparam \inst1|sdram_controller|internal_command.CMD_BANK_ACTIVATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N14
cyclone10lp_lcell_comb \inst1|sdram_controller|write_enable~1 (
// Equation(s):
// \inst1|sdram_controller|write_enable~1_combout  = (\inst1|sdram_controller|internal_command.CMD_NO_OP~q ) # (((\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q ) # (\inst1|sdram_controller|internal_command.CMD_READ~q )) # 
// (!\inst1|sdram_controller|internal_command.CMD_BANK_ACTIVATE~q ))

	.dataa(\inst1|sdram_controller|internal_command.CMD_NO_OP~q ),
	.datab(\inst1|sdram_controller|internal_command.CMD_BANK_ACTIVATE~q ),
	.datac(\inst1|sdram_controller|internal_command.CMD_AUTO_REFRESH~q ),
	.datad(\inst1|sdram_controller|internal_command.CMD_READ~q ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|write_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|write_enable~1 .lut_mask = 16'hFFFB;
defparam \inst1|sdram_controller|write_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cyclone10lp_lcell_comb \inst1|sdram_controller|address~6 (
// Equation(s):
// \inst1|sdram_controller|address~6_combout  = (\inst1|sdram_controller|state.STATE_WRITING~q  & (\inst1|sdram_controller|Equal2~1_combout )) # (!\inst1|sdram_controller|state.STATE_WRITING~q  & (((\inst1|sdram_controller|state.STATE_READING~q  & 
// \inst1|sdram_controller|Equal2~0_combout ))))

	.dataa(\inst1|sdram_controller|Equal2~1_combout ),
	.datab(\inst1|sdram_controller|state.STATE_READING~q ),
	.datac(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datad(\inst1|sdram_controller|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address~6 .lut_mask = 16'hACA0;
defparam \inst1|sdram_controller|address~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N26
cyclone10lp_lcell_comb \inst1|sdram_controller|address~12 (
// Equation(s):
// \inst1|sdram_controller|address~12_combout  = (\inst1|sdram_controller|address~6_combout ) # ((\inst1|sdram_controller|state.STATE_PRECHARGE~q  & (!\inst1|sdram_controller|state.STATE_READING~q  & !\inst1|sdram_controller|state.STATE_WRITING~q )))

	.dataa(\inst1|sdram_controller|state.STATE_PRECHARGE~q ),
	.datab(\inst1|sdram_controller|state.STATE_READING~q ),
	.datac(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datad(\inst1|sdram_controller|address~6_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address~12 .lut_mask = 16'hFF02;
defparam \inst1|sdram_controller|address~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cyclone10lp_lcell_comb \inst1|sdram_controller|address~7 (
// Equation(s):
// \inst1|sdram_controller|address~7_combout  = (\inst1|sdram_controller|state.STATE_IDLE~q  & (\inst1|sdram_controller|address~3_combout )) # (!\inst1|sdram_controller|state.STATE_IDLE~q  & ((\inst1|sdram_controller|address~12_combout )))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|address~3_combout ),
	.datad(\inst1|sdram_controller|address~12_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address~7 .lut_mask = 16'hF5A0;
defparam \inst1|sdram_controller|address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cyclone10lp_lcell_comb \inst1|sdram_controller|address[10]~0 (
// Equation(s):
// \inst1|sdram_controller|address[10]~0_combout  = (\inst1|sdram_controller|address~7_combout  & (\inst1|sdram_controller|address~5_combout )) # (!\inst1|sdram_controller|address~7_combout  & ((\inst1|sdram_controller|address [10])))

	.dataa(gnd),
	.datab(\inst1|sdram_controller|address~5_combout ),
	.datac(\inst1|sdram_controller|address [10]),
	.datad(\inst1|sdram_controller|address~7_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address[10]~0 .lut_mask = 16'hCCF0;
defparam \inst1|sdram_controller|address[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cyclone10lp_lcell_comb \inst1|sdram_controller|address~8 (
// Equation(s):
// \inst1|sdram_controller|address~8_combout  = (\inst1|sdram_controller|step [1] & ((\inst1|sdram_controller|step [2] & (\inst1|sdram_controller|address [10])) # (!\inst1|sdram_controller|step [2] & ((!\inst1|sdram_controller|step [0]))))) # 
// (!\inst1|sdram_controller|step [1] & (\inst1|sdram_controller|address [10]))

	.dataa(\inst1|sdram_controller|address [10]),
	.datab(\inst1|sdram_controller|step [0]),
	.datac(\inst1|sdram_controller|step [1]),
	.datad(\inst1|sdram_controller|step [2]),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address~8 .lut_mask = 16'hAA3A;
defparam \inst1|sdram_controller|address~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N13
dffeas \inst1|sdram_controller|address[10] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|address[10]~0_combout ),
	.asdata(\inst1|sdram_controller|address~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|address[10] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N22
cyclone10lp_lcell_comb \inst1|sdram_controller|address[4]~9 (
// Equation(s):
// \inst1|sdram_controller|address[4]~9_combout  = (!\inst1|sdram_controller|state.STATE_IDLE~q  & ((\inst1|sdram_controller|state.STATE_WRITING~q  & ((!\inst1|sdram_controller|Equal2~1_combout ))) # (!\inst1|sdram_controller|state.STATE_WRITING~q  & 
// (!\inst1|sdram_controller|address[4]~4_combout ))))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(\inst1|sdram_controller|state.STATE_WRITING~q ),
	.datac(\inst1|sdram_controller|address[4]~4_combout ),
	.datad(\inst1|sdram_controller|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address[4]~9 .lut_mask = 16'h0145;
defparam \inst1|sdram_controller|address[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N28
cyclone10lp_lcell_comb \inst1|sdram_controller|address[4]~10 (
// Equation(s):
// \inst1|sdram_controller|address[4]~10_combout  = (\inst1|sdram_controller|address[4]~9_combout ) # ((\inst1|sdram_controller|state.STATE_IDLE~q  & !\inst1|sdram_controller|address~3_combout ))

	.dataa(\inst1|sdram_controller|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(\inst1|sdram_controller|address[4]~9_combout ),
	.datad(\inst1|sdram_controller|address~3_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address[4]~10 .lut_mask = 16'hF0FA;
defparam \inst1|sdram_controller|address[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N16
cyclone10lp_lcell_comb \inst1|sdram_controller|address[4]~11 (
// Equation(s):
// \inst1|sdram_controller|address[4]~11_combout  = (\inst1|sdram_controller|internal_command~31_combout  & (!\inst1|sdram_controller|state.STATE_UNINIT~q )) # (!\inst1|sdram_controller|internal_command~31_combout  & (\inst1|sdram_controller|address [4] & 
// ((\inst1|sdram_controller|address[4]~10_combout ) # (!\inst1|sdram_controller|state.STATE_UNINIT~q ))))

	.dataa(\inst1|sdram_controller|state.STATE_UNINIT~q ),
	.datab(\inst1|sdram_controller|internal_command~31_combout ),
	.datac(\inst1|sdram_controller|address [4]),
	.datad(\inst1|sdram_controller|address[4]~10_combout ),
	.cin(gnd),
	.combout(\inst1|sdram_controller|address[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sdram_controller|address[4]~11 .lut_mask = 16'h7454;
defparam \inst1|sdram_controller|address[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N17
dffeas \inst1|sdram_controller|address[4] (
	.clk(\CLK_48MHz~inputclkctrl_outclk ),
	.d(\inst1|sdram_controller|address[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sdram_controller|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sdram_controller|address[4] .is_wysiwyg = "true";
defparam \inst1|sdram_controller|address[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cyclone10lp_io_ibuf \MKR_AREF~input (
	.i(MKR_AREF),
	.ibar(gnd),
	.o(\MKR_AREF~input_o ));
// synopsys translate_off
defparam \MKR_AREF~input .bus_hold = "false";
defparam \MKR_AREF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cyclone10lp_io_ibuf \MKR_ANALOG[6]~input (
	.i(MKR_ANALOG[6]),
	.ibar(gnd),
	.o(\MKR_ANALOG[6]~input_o ));
// synopsys translate_off
defparam \MKR_ANALOG[6]~input .bus_hold = "false";
defparam \MKR_ANALOG[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cyclone10lp_io_ibuf \MKR_ANALOG[5]~input (
	.i(MKR_ANALOG[5]),
	.ibar(gnd),
	.o(\MKR_ANALOG[5]~input_o ));
// synopsys translate_off
defparam \MKR_ANALOG[5]~input .bus_hold = "false";
defparam \MKR_ANALOG[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N29
cyclone10lp_io_ibuf \MKR_ANALOG[4]~input (
	.i(MKR_ANALOG[4]),
	.ibar(gnd),
	.o(\MKR_ANALOG[4]~input_o ));
// synopsys translate_off
defparam \MKR_ANALOG[4]~input .bus_hold = "false";
defparam \MKR_ANALOG[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cyclone10lp_io_ibuf \MKR_ANALOG[3]~input (
	.i(MKR_ANALOG[3]),
	.ibar(gnd),
	.o(\MKR_ANALOG[3]~input_o ));
// synopsys translate_off
defparam \MKR_ANALOG[3]~input .bus_hold = "false";
defparam \MKR_ANALOG[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N29
cyclone10lp_io_ibuf \MKR_ANALOG[2]~input (
	.i(MKR_ANALOG[2]),
	.ibar(gnd),
	.o(\MKR_ANALOG[2]~input_o ));
// synopsys translate_off
defparam \MKR_ANALOG[2]~input .bus_hold = "false";
defparam \MKR_ANALOG[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N22
cyclone10lp_io_ibuf \MKR_ANALOG[1]~input (
	.i(MKR_ANALOG[1]),
	.ibar(gnd),
	.o(\MKR_ANALOG[1]~input_o ));
// synopsys translate_off
defparam \MKR_ANALOG[1]~input .bus_hold = "false";
defparam \MKR_ANALOG[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cyclone10lp_io_ibuf \MKR_ANALOG[0]~input (
	.i(MKR_ANALOG[0]),
	.ibar(gnd),
	.o(\MKR_ANALOG[0]~input_o ));
// synopsys translate_off
defparam \MKR_ANALOG[0]~input .bus_hold = "false";
defparam \MKR_ANALOG[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N8
cyclone10lp_io_ibuf \MKR_GPIO[14]~input (
	.i(MKR_GPIO[14]),
	.ibar(gnd),
	.o(\MKR_GPIO[14]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[14]~input .bus_hold = "false";
defparam \MKR_GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N15
cyclone10lp_io_ibuf \MKR_GPIO[13]~input (
	.i(MKR_GPIO[13]),
	.ibar(gnd),
	.o(\MKR_GPIO[13]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[13]~input .bus_hold = "false";
defparam \MKR_GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N1
cyclone10lp_io_ibuf \MKR_GPIO[12]~input (
	.i(MKR_GPIO[12]),
	.ibar(gnd),
	.o(\MKR_GPIO[12]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[12]~input .bus_hold = "false";
defparam \MKR_GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N15
cyclone10lp_io_ibuf \MKR_GPIO[11]~input (
	.i(MKR_GPIO[11]),
	.ibar(gnd),
	.o(\MKR_GPIO[11]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[11]~input .bus_hold = "false";
defparam \MKR_GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N22
cyclone10lp_io_ibuf \MKR_GPIO[10]~input (
	.i(MKR_GPIO[10]),
	.ibar(gnd),
	.o(\MKR_GPIO[10]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[10]~input .bus_hold = "false";
defparam \MKR_GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N8
cyclone10lp_io_ibuf \MKR_GPIO[9]~input (
	.i(MKR_GPIO[9]),
	.ibar(gnd),
	.o(\MKR_GPIO[9]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[9]~input .bus_hold = "false";
defparam \MKR_GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N15
cyclone10lp_io_ibuf \MKR_GPIO[8]~input (
	.i(MKR_GPIO[8]),
	.ibar(gnd),
	.o(\MKR_GPIO[8]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[8]~input .bus_hold = "false";
defparam \MKR_GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N15
cyclone10lp_io_ibuf \MKR_GPIO[7]~input (
	.i(MKR_GPIO[7]),
	.ibar(gnd),
	.o(\MKR_GPIO[7]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[7]~input .bus_hold = "false";
defparam \MKR_GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N22
cyclone10lp_io_ibuf \MKR_GPIO[6]~input (
	.i(MKR_GPIO[6]),
	.ibar(gnd),
	.o(\MKR_GPIO[6]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[6]~input .bus_hold = "false";
defparam \MKR_GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cyclone10lp_io_ibuf \MKR_GPIO[5]~input (
	.i(MKR_GPIO[5]),
	.ibar(gnd),
	.o(\MKR_GPIO[5]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[5]~input .bus_hold = "false";
defparam \MKR_GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
cyclone10lp_io_ibuf \MKR_GPIO[4]~input (
	.i(MKR_GPIO[4]),
	.ibar(gnd),
	.o(\MKR_GPIO[4]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[4]~input .bus_hold = "false";
defparam \MKR_GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cyclone10lp_io_ibuf \MKR_GPIO[3]~input (
	.i(MKR_GPIO[3]),
	.ibar(gnd),
	.o(\MKR_GPIO[3]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[3]~input .bus_hold = "false";
defparam \MKR_GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cyclone10lp_io_ibuf \MKR_GPIO[2]~input (
	.i(MKR_GPIO[2]),
	.ibar(gnd),
	.o(\MKR_GPIO[2]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[2]~input .bus_hold = "false";
defparam \MKR_GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cyclone10lp_io_ibuf \MKR_GPIO[1]~input (
	.i(MKR_GPIO[1]),
	.ibar(gnd),
	.o(\MKR_GPIO[1]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[1]~input .bus_hold = "false";
defparam \MKR_GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cyclone10lp_io_ibuf \MKR_GPIO[0]~input (
	.i(MKR_GPIO[0]),
	.ibar(gnd),
	.o(\MKR_GPIO[0]~input_o ));
// synopsys translate_off
defparam \MKR_GPIO[0]~input .bus_hold = "false";
defparam \MKR_GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N8
cyclone10lp_io_ibuf \SDRAM_DQ[15]~input (
	.i(SDRAM_DQ[15]),
	.ibar(gnd),
	.o(\SDRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[15]~input .bus_hold = "false";
defparam \SDRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N22
cyclone10lp_io_ibuf \SDRAM_DQ[14]~input (
	.i(SDRAM_DQ[14]),
	.ibar(gnd),
	.o(\SDRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[14]~input .bus_hold = "false";
defparam \SDRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N8
cyclone10lp_io_ibuf \SDRAM_DQ[13]~input (
	.i(SDRAM_DQ[13]),
	.ibar(gnd),
	.o(\SDRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[13]~input .bus_hold = "false";
defparam \SDRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N29
cyclone10lp_io_ibuf \SDRAM_DQ[12]~input (
	.i(SDRAM_DQ[12]),
	.ibar(gnd),
	.o(\SDRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[12]~input .bus_hold = "false";
defparam \SDRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cyclone10lp_io_ibuf \SDRAM_DQ[11]~input (
	.i(SDRAM_DQ[11]),
	.ibar(gnd),
	.o(\SDRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[11]~input .bus_hold = "false";
defparam \SDRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N8
cyclone10lp_io_ibuf \SDRAM_DQ[10]~input (
	.i(SDRAM_DQ[10]),
	.ibar(gnd),
	.o(\SDRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[10]~input .bus_hold = "false";
defparam \SDRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N1
cyclone10lp_io_ibuf \SDRAM_DQ[9]~input (
	.i(SDRAM_DQ[9]),
	.ibar(gnd),
	.o(\SDRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[9]~input .bus_hold = "false";
defparam \SDRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N29
cyclone10lp_io_ibuf \SDRAM_DQ[8]~input (
	.i(SDRAM_DQ[8]),
	.ibar(gnd),
	.o(\SDRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[8]~input .bus_hold = "false";
defparam \SDRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

assign SDRAM_CLK = \SDRAM_CLK~output_o ;

assign SDRAM_CKE = \SDRAM_CKE~output_o ;

assign SDRAM_CS_n = \SDRAM_CS_n~output_o ;

assign SDRAM_RAS_n = \SDRAM_RAS_n~output_o ;

assign SDRAM_CAS_n = \SDRAM_CAS_n~output_o ;

assign SDRAM_WE_n = \SDRAM_WE_n~output_o ;

assign SDRAM_ADDR[11] = \SDRAM_ADDR[11]~output_o ;

assign SDRAM_ADDR[10] = \SDRAM_ADDR[10]~output_o ;

assign SDRAM_ADDR[9] = \SDRAM_ADDR[9]~output_o ;

assign SDRAM_ADDR[8] = \SDRAM_ADDR[8]~output_o ;

assign SDRAM_ADDR[7] = \SDRAM_ADDR[7]~output_o ;

assign SDRAM_ADDR[6] = \SDRAM_ADDR[6]~output_o ;

assign SDRAM_ADDR[5] = \SDRAM_ADDR[5]~output_o ;

assign SDRAM_ADDR[4] = \SDRAM_ADDR[4]~output_o ;

assign SDRAM_ADDR[3] = \SDRAM_ADDR[3]~output_o ;

assign SDRAM_ADDR[2] = \SDRAM_ADDR[2]~output_o ;

assign SDRAM_ADDR[1] = \SDRAM_ADDR[1]~output_o ;

assign SDRAM_ADDR[0] = \SDRAM_ADDR[0]~output_o ;

assign SDRAM_BA[1] = \SDRAM_BA[1]~output_o ;

assign SDRAM_BA[0] = \SDRAM_BA[0]~output_o ;

assign SDRAM_DQM[1] = \SDRAM_DQM[1]~output_o ;

assign SDRAM_DQM[0] = \SDRAM_DQM[0]~output_o ;

assign MKR_AREF = \MKR_AREF~output_o ;

assign MKR_ANALOG[6] = \MKR_ANALOG[6]~output_o ;

assign MKR_ANALOG[5] = \MKR_ANALOG[5]~output_o ;

assign MKR_ANALOG[4] = \MKR_ANALOG[4]~output_o ;

assign MKR_ANALOG[3] = \MKR_ANALOG[3]~output_o ;

assign MKR_ANALOG[2] = \MKR_ANALOG[2]~output_o ;

assign MKR_ANALOG[1] = \MKR_ANALOG[1]~output_o ;

assign MKR_ANALOG[0] = \MKR_ANALOG[0]~output_o ;

assign MKR_GPIO[14] = \MKR_GPIO[14]~output_o ;

assign MKR_GPIO[13] = \MKR_GPIO[13]~output_o ;

assign MKR_GPIO[12] = \MKR_GPIO[12]~output_o ;

assign MKR_GPIO[11] = \MKR_GPIO[11]~output_o ;

assign MKR_GPIO[10] = \MKR_GPIO[10]~output_o ;

assign MKR_GPIO[9] = \MKR_GPIO[9]~output_o ;

assign MKR_GPIO[8] = \MKR_GPIO[8]~output_o ;

assign MKR_GPIO[7] = \MKR_GPIO[7]~output_o ;

assign MKR_GPIO[6] = \MKR_GPIO[6]~output_o ;

assign MKR_GPIO[5] = \MKR_GPIO[5]~output_o ;

assign MKR_GPIO[4] = \MKR_GPIO[4]~output_o ;

assign MKR_GPIO[3] = \MKR_GPIO[3]~output_o ;

assign MKR_GPIO[2] = \MKR_GPIO[2]~output_o ;

assign MKR_GPIO[1] = \MKR_GPIO[1]~output_o ;

assign MKR_GPIO[0] = \MKR_GPIO[0]~output_o ;

assign SDRAM_DQ[15] = \SDRAM_DQ[15]~output_o ;

assign SDRAM_DQ[14] = \SDRAM_DQ[14]~output_o ;

assign SDRAM_DQ[13] = \SDRAM_DQ[13]~output_o ;

assign SDRAM_DQ[12] = \SDRAM_DQ[12]~output_o ;

assign SDRAM_DQ[11] = \SDRAM_DQ[11]~output_o ;

assign SDRAM_DQ[10] = \SDRAM_DQ[10]~output_o ;

assign SDRAM_DQ[9] = \SDRAM_DQ[9]~output_o ;

assign SDRAM_DQ[8] = \SDRAM_DQ[8]~output_o ;

assign SDRAM_DQ[7] = \SDRAM_DQ[7]~output_o ;

assign SDRAM_DQ[6] = \SDRAM_DQ[6]~output_o ;

assign SDRAM_DQ[5] = \SDRAM_DQ[5]~output_o ;

assign SDRAM_DQ[4] = \SDRAM_DQ[4]~output_o ;

assign SDRAM_DQ[3] = \SDRAM_DQ[3]~output_o ;

assign SDRAM_DQ[2] = \SDRAM_DQ[2]~output_o ;

assign SDRAM_DQ[1] = \SDRAM_DQ[1]~output_o ;

assign SDRAM_DQ[0] = \SDRAM_DQ[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
