#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000146a5d222e0 .scope module, "tb_instr_exec" "tb_instr_exec" 2 23;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST_N";
o00000146a5d26518 .functor BUFZ 1, C4<z>; HiZ drive
v00000146a5d74e60_0 .net "CLK", 0 0, o00000146a5d26518;  0 drivers
v00000146a5d754a0_0 .net "PC", 7 0, v00000146a5d0a280_0;  1 drivers
o00000146a5d26548 .functor BUFZ 1, C4<z>; HiZ drive
v00000146a5d75180_0 .net "RST_N", 0 0, o00000146a5d26548;  0 drivers
v00000146a5d75720_0 .var "clk", 0 0;
RS_00000146a5d26188 .resolv tri, v00000146a5d755e0_0, L_00000146a5d75220;
v00000146a5d74d20_0 .net8 "data", 7 0, RS_00000146a5d26188;  2 drivers
v00000146a5d74dc0_0 .net "r", 0 0, v00000146a5d74a00_0;  1 drivers
v00000146a5d74c80_0 .var "rst", 0 0;
v00000146a5d75540_0 .net "w", 0 0, v00000146a5d74aa0_0;  1 drivers
S_00000146a5d22470 .scope module, "DUT" "processor" 2 30, 3 2 0, S_00000146a5d222e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INOUT 8 "data";
    .port_info 3 /OUTPUT 1 "r";
    .port_info 4 /OUTPUT 1 "w";
    .port_info 5 /OUTPUT 8 "PC";
P_00000146a5d22600 .param/l "decode" 0 3 18, C4<001>;
P_00000146a5d22638 .param/l "execute_add" 0 3 18, C4<010>;
P_00000146a5d22670 .param/l "execute_sub" 0 3 18, C4<011>;
P_00000146a5d226a8 .param/l "fetch" 0 3 18, C4<000>;
P_00000146a5d226e0 .param/l "mov" 0 3 18, C4<101>;
P_00000146a5d22718 .param/l "store" 0 3 18, C4<100>;
L_00000146a5d0f640 .functor AND 1, L_00000146a5d757c0, v00000146a5d74aa0_0, C4<1>, C4<1>;
v00000146a5d08920_0 .var "IR", 7 0;
v00000146a5d0a280_0 .var "PC", 7 0;
v00000146a5cc7350_0 .var "R0", 7 0;
v00000146a5d1e590_0 .var "R1", 7 0;
v00000146a5ccbf10_0 .var "R2", 7 0;
v00000146a5cc6c80_0 .net *"_ivl_1", 0 0, L_00000146a5d757c0;  1 drivers
v00000146a5cc6d20_0 .net *"_ivl_2", 0 0, L_00000146a5d0f640;  1 drivers
o00000146a5d26128 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000146a5cc6dc0_0 name=_ivl_4
v00000146a5cc6e60_0 .net "clk", 0 0, v00000146a5d75720_0;  1 drivers
v00000146a5cc6f00_0 .net8 "data", 7 0, RS_00000146a5d26188;  alias, 2 drivers
v00000146a5cc6fa0_0 .var "next_state", 2 0;
v00000146a5d74a00_0 .var "r", 0 0;
v00000146a5d752c0_0 .net "rst", 0 0, v00000146a5d74c80_0;  1 drivers
v00000146a5d75360_0 .var "state", 2 0;
v00000146a5d75680_0 .var "tmp_data", 7 0;
v00000146a5d74aa0_0 .var "w", 0 0;
E_00000146a5d0b290 .event anyedge, v00000146a5d75360_0;
E_00000146a5d0ae50 .event posedge, v00000146a5cc6e60_0;
L_00000146a5d757c0 .reduce/nor v00000146a5d74a00_0;
L_00000146a5d75220 .functor MUXZ 8, o00000146a5d26128, v00000146a5d75680_0, L_00000146a5d0f640, C4<>;
S_00000146a5d75880 .scope module, "M" "memory" 2 29, 2 4 0, S_00000146a5d222e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /INPUT 8 "PC";
    .port_info 4 /INOUT 8 "data";
v00000146a5d74960_0 .net "PC", 7 0, v00000146a5d0a280_0;  alias, 1 drivers
v00000146a5d75400_0 .net "clk", 0 0, v00000146a5d75720_0;  alias, 1 drivers
v00000146a5d748c0_0 .net8 "data", 7 0, RS_00000146a5d26188;  alias, 2 drivers
v00000146a5d75040 .array "mem", 0 2, 7 0;
v00000146a5d74b40_0 .net "r", 0 0, v00000146a5d74a00_0;  alias, 1 drivers
v00000146a5d755e0_0 .var "tmp_data", 7 0;
v00000146a5d750e0_0 .net "w", 0 0, v00000146a5d74aa0_0;  alias, 1 drivers
    .scope S_00000146a5d75880;
T_0 ;
    %pushi/vec4 85, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000146a5d75040, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000146a5d75880;
T_1 ;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000146a5d75040, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000146a5d75880;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000146a5d75040, 4, 0;
    %end;
    .thread T_2;
    .scope S_00000146a5d75880;
T_3 ;
    %wait E_00000146a5d0ae50;
    %load/vec4 v00000146a5d750e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000146a5d748c0_0;
    %ix/getv 3, v00000146a5d74960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000146a5d75040, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000146a5d75880;
T_4 ;
    %wait E_00000146a5d0ae50;
    %load/vec4 v00000146a5d74b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %ix/getv 4, v00000146a5d74960_0;
    %load/vec4a v00000146a5d75040, 4;
    %assign/vec4 v00000146a5d755e0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000146a5d22470;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000146a5d0a280_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_00000146a5d22470;
T_6 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000146a5cc7350_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_00000146a5d22470;
T_7 ;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v00000146a5d1e590_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_00000146a5d22470;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000146a5ccbf10_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_00000146a5d22470;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000146a5d08920_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_00000146a5d22470;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000146a5d74a00_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000146a5d22470;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000146a5d74aa0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000146a5d22470;
T_12 ;
    %wait E_00000146a5d0ae50;
    %load/vec4 v00000146a5d752c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000146a5d75360_0, 0, 3;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000146a5cc6fa0_0;
    %store/vec4 v00000146a5d75360_0, 0, 3;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000146a5d22470;
T_13 ;
    %wait E_00000146a5d0b290;
    %load/vec4 v00000146a5d75360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %jmp T_13.6;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000146a5d74aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000146a5d74a00_0, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000146a5cc6fa0_0, 0, 3;
    %jmp T_13.6;
T_13.1 ;
    %delay 1, 0;
    %load/vec4 v00000146a5cc6f00_0;
    %assign/vec4 v00000146a5d08920_0, 0;
    %delay 1, 0;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 2, 6, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.7, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000146a5cc6fa0_0, 0, 3;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 2, 6, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.9, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000146a5cc6fa0_0, 0, 3;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 2, 6, 4;
    %pad/u 3;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_13.11, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000146a5cc6fa0_0, 0, 3;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000146a5cc6fa0_0, 0, 3;
T_13.12 ;
T_13.10 ;
T_13.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000146a5d74a00_0, 0;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 2, 4, 4;
    %pad/u 8;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 2, 2, 3;
    %pad/u 8;
    %add;
    %assign/vec4 v00000146a5ccbf10_0, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000146a5cc6fa0_0, 0, 3;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 2, 4, 4;
    %pad/u 8;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 2, 2, 3;
    %pad/u 8;
    %sub;
    %assign/vec4 v00000146a5ccbf10_0, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000146a5cc6fa0_0, 0, 3;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v00000146a5ccbf10_0;
    %assign/vec4 v00000146a5d75680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000146a5d74aa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000146a5cc6fa0_0, 0, 3;
    %load/vec4 v00000146a5d0a280_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000146a5d0a280_0, 0;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 2, 3, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.17;
T_13.13 ;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 3, 0, 2;
    %pad/u 8;
    %assign/vec4 v00000146a5cc7350_0, 0;
    %jmp T_13.17;
T_13.14 ;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 3, 0, 2;
    %pad/u 8;
    %assign/vec4 v00000146a5d1e590_0, 0;
    %jmp T_13.17;
T_13.15 ;
    %load/vec4 v00000146a5d08920_0;
    %parti/s 3, 0, 2;
    %pad/u 8;
    %assign/vec4 v00000146a5ccbf10_0, 0;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000146a5cc6fa0_0, 0, 3;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000146a5d222e0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000146a5d75720_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000146a5d75720_0, 0;
    %delay 5, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_00000146a5d222e0;
T_15 ;
    %vpi_call 2 42 "$dumpfile", "xyz.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000146a5d222e0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000146a5d74c80_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000146a5d74c80_0, 0;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_instr_exec.v";
    "./instr_exec.v";
