{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701774244758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701774244759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:04:04 2023 " "Processing started: Tue Dec  5 18:04:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701774244759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774244759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774244759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701774245284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701774245284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_convert-RTL " "Found design unit 1: UART_convert-RTL" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255516 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_convert " "Found entity 1: UART_convert" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774255516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_kalkulator_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_kalkulator_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_kalkulator_integer-kalkulator " "Found design unit 1: top_kalkulator_integer-kalkulator" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255526 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_kalkulator_integer " "Found entity 1: top_kalkulator_integer" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774255526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_kalkulator_integer " "Elaborating entity \"top_kalkulator_integer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701774255830 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dump1 top_kalkulator_integer.vhd(99) " "Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(99): object \"dump1\" assigned a value but never read" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701774255832 "|top_kalkulator_integer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dump2 top_kalkulator_integer.vhd(99) " "Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(99): object \"dump2\" assigned a value but never read" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701774255832 "|top_kalkulator_integer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_M top_kalkulator_integer.vhd(186) " "VHDL Process Statement warning at top_kalkulator_integer.vhd(186): signal \"REG_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774255836 "|top_kalkulator_integer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_B top_kalkulator_integer.vhd(192) " "VHDL Process Statement warning at top_kalkulator_integer.vhd(192): signal \"REG_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774255836 "|top_kalkulator_integer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_convert UART_convert:UART " "Elaborating entity \"UART_convert\" for hierarchy \"UART_convert:UART\"" {  } { { "top_kalkulator_integer.vhd" "UART" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774255856 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led1 UART_convert.vhd(32) " "VHDL Signal Declaration warning at UART_convert.vhd(32): used implicit default value for signal \"led1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701774255865 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led2 UART_convert.vhd(33) " "VHDL Signal Declaration warning at UART_convert.vhd(33): used implicit default value for signal \"led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701774255865 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led3 UART_convert.vhd(34) " "VHDL Signal Declaration warning at UART_convert.vhd(34): used implicit default value for signal \"led3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701774255865 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SignChar UART_convert.vhd(122) " "Verilog HDL or VHDL warning at UART_convert.vhd(122): object \"SignChar\" assigned a value but never read" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701774255865 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_send UART_convert.vhd(511) " "VHDL Process Statement warning at UART_convert.vhd(511): signal \"clk_send\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774255865 "|top_kalkulator_integer|UART_convert:UART"}
{ "Warning" "WSGN_SEARCH_FILE" "my_uart_top.vhd 2 1 " "Using design file my_uart_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Found design unit 1: my_uart_top-structural" {  } { { "my_uart_top.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255879 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Found entity 1: my_uart_top" {  } { { "my_uart_top.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774255879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top UART_convert:UART\|my_uart_top:UART " "Elaborating entity \"my_uart_top\" for hierarchy \"UART_convert:UART\|my_uart_top:UART\"" {  } { { "UART_convert.vhd" "UART" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774255879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "speed_select.vhd 2 1 " "Using design file speed_select.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Found design unit 1: speed_select-RTL" {  } { { "speed_select.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255896 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774255896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select UART_convert:UART\|my_uart_top:UART\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"UART_convert:UART\|my_uart_top:UART\|speed_select:speed_rx\"" {  } { { "my_uart_top.vhd" "speed_rx" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774255896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_uart_rx.vhd 2 1 " "Using design file my_uart_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Found design unit 1: my_uart_rx-RTL" {  } { { "my_uart_rx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255912 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774255912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx UART_convert:UART\|my_uart_top:UART\|my_uart_rx:receiver " "Elaborating entity \"my_uart_rx\" for hierarchy \"UART_convert:UART\|my_uart_top:UART\|my_uart_rx:receiver\"" {  } { { "my_uart_top.vhd" "receiver" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774255914 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_uart_tx.vhd 2 1 " "Using design file my_uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Found design unit 1: my_uart_tx-RTL" {  } { { "my_uart_tx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255930 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774255930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx UART_convert:UART\|my_uart_top:UART\|my_uart_tx:transmitter " "Elaborating entity \"my_uart_tx\" for hierarchy \"UART_convert:UART\|my_uart_top:UART\|my_uart_tx:transmitter\"" {  } { { "my_uart_top.vhd" "transmitter" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774255932 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ascii_to_bcd.vhd 2 1 " "Using design file ascii_to_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_to_bcd-asciiBCD " "Found design unit 1: ascii_to_bcd-asciiBCD" {  } { { "ascii_to_bcd.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255947 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bcd " "Found entity 1: ascii_to_bcd" {  } { { "ascii_to_bcd.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774255947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_bcd UART_convert:UART\|ascii_to_bcd:CONVERT " "Elaborating entity \"ascii_to_bcd\" for hierarchy \"UART_convert:UART\|ascii_to_bcd:CONVERT\"" {  } { { "UART_convert.vhd" "CONVERT" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774255948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_to_ascii.vhd 2 1 " "Using design file bcd_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_ascii-asciiBCD " "Found design unit 1: bcd_to_ascii-asciiBCD" {  } { { "bcd_to_ascii.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255965 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_ascii " "Found entity 1: bcd_to_ascii" {  } { { "bcd_to_ascii.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774255965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_ascii UART_convert:UART\|bcd_to_ascii:CONVERT_TO_ASCII " "Elaborating entity \"bcd_to_ascii\" for hierarchy \"UART_convert:UART\|bcd_to_ascii:CONVERT_TO_ASCII\"" {  } { { "UART_convert.vhd" "CONVERT_TO_ASCII" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774255965 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockdiv.vhd 2 1 " "Using design file clockdiv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCKDIV-behavioural " "Found design unit 1: CLOCKDIV-behavioural" {  } { { "clockdiv.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255980 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCKDIV " "Found entity 1: CLOCKDIV" {  } { { "clockdiv.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255980 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774255980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKDIV UART_convert:UART\|CLOCKDIV:CLOCK7S " "Elaborating entity \"CLOCKDIV\" for hierarchy \"UART_convert:UART\|CLOCKDIV:CLOCK7S\"" {  } { { "UART_convert.vhd" "CLOCK7S" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774255980 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toplevel_sistem.vhd 2 1 " "Using design file toplevel_sistem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_sistem-sistem_arc " "Found design unit 1: toplevel_sistem-sistem_arc" {  } { { "toplevel_sistem.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255994 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_sistem " "Found entity 1: toplevel_sistem" {  } { { "toplevel_sistem.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774255994 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774255994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_sistem toplevel_sistem:kalkulator " "Elaborating entity \"toplevel_sistem\" for hierarchy \"toplevel_sistem:kalkulator\"" {  } { { "top_kalkulator_integer.vhd" "kalkulator" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774255995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kalkulator.vhd 2 1 " "Using design file kalkulator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulator-behavorial " "Found design unit 1: kalkulator-behavorial" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256022 ""} { "Info" "ISGN_ENTITY_NAME" "1 kalkulator " "Found entity 1: kalkulator" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kalkulator toplevel_sistem:kalkulator\|kalkulator:blokKalkulator " "Elaborating entity \"kalkulator\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\"" {  } { { "toplevel_sistem.vhd" "blokKalkulator" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256023 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_S kalkulator.vhd(147) " "VHDL Process Statement warning at kalkulator.vhd(147): signal \"output_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256028 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_S kalkulator.vhd(148) " "VHDL Process Statement warning at kalkulator.vhd(148): signal \"st_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256029 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_D kalkulator.vhd(150) " "VHDL Process Statement warning at kalkulator.vhd(150): signal \"output_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256029 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_D kalkulator.vhd(151) " "VHDL Process Statement warning at kalkulator.vhd(151): signal \"st_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256029 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_F kalkulator.vhd(153) " "VHDL Process Statement warning at kalkulator.vhd(153): signal \"output_F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256029 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_F kalkulator.vhd(154) " "VHDL Process Statement warning at kalkulator.vhd(154): signal \"st_F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256029 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_P kalkulator.vhd(159) " "VHDL Process Statement warning at kalkulator.vhd(159): signal \"output_P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256029 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_P kalkulator.vhd(160) " "VHDL Process Statement warning at kalkulator.vhd(160): signal \"st_P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256029 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator"}
{ "Warning" "WSGN_SEARCH_FILE" "addersubtractor.vhd 2 1 " "Using design file addersubtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-AdderSubtractor_arc " "Found design unit 1: AdderSubtractor-AdderSubtractor_arc" {  } { { "addersubtractor.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256059 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "addersubtractor.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs " "Elaborating entity \"AdderSubtractor\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\"" {  } { { "kalkulator.vhd" "addersubs" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256060 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int addersubtractor.vhd(94) " "VHDL Process Statement warning at addersubtractor.vhd(94): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addersubtractor.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256061 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.vhd 2 1 " "Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-FSM_arc " "Found design unit 1: FSM-FSM_arc" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256076 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor " "Elaborating entity \"FSM\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\"" {  } { { "addersubtractor.vhd" "FSM_AdderSubtractor" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256077 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pin fsm.vhd(84) " "VHDL Process Statement warning at fsm.vhd(84): signal \"Pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qin fsm.vhd(85) " "VHDL Process Statement warning at fsm.vhd(85): signal \"Qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P fsm.vhd(79) " "VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"P\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q fsm.vhd(79) " "VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] fsm.vhd(79) " "Inferred latch for \"Q\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] fsm.vhd(79) " "Inferred latch for \"Q\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] fsm.vhd(79) " "Inferred latch for \"Q\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] fsm.vhd(79) " "Inferred latch for \"Q\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] fsm.vhd(79) " "Inferred latch for \"Q\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] fsm.vhd(79) " "Inferred latch for \"Q\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] fsm.vhd(79) " "Inferred latch for \"Q\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] fsm.vhd(79) " "Inferred latch for \"Q\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] fsm.vhd(79) " "Inferred latch for \"Q\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] fsm.vhd(79) " "Inferred latch for \"Q\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] fsm.vhd(79) " "Inferred latch for \"Q\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] fsm.vhd(79) " "Inferred latch for \"Q\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] fsm.vhd(79) " "Inferred latch for \"Q\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] fsm.vhd(79) " "Inferred latch for \"Q\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] fsm.vhd(79) " "Inferred latch for \"Q\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] fsm.vhd(79) " "Inferred latch for \"Q\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256080 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] fsm.vhd(79) " "Inferred latch for \"Q\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] fsm.vhd(79) " "Inferred latch for \"Q\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] fsm.vhd(79) " "Inferred latch for \"Q\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] fsm.vhd(79) " "Inferred latch for \"Q\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] fsm.vhd(79) " "Inferred latch for \"Q\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] fsm.vhd(79) " "Inferred latch for \"Q\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] fsm.vhd(79) " "Inferred latch for \"Q\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] fsm.vhd(79) " "Inferred latch for \"Q\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] fsm.vhd(79) " "Inferred latch for \"Q\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] fsm.vhd(79) " "Inferred latch for \"Q\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] fsm.vhd(79) " "Inferred latch for \"Q\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] fsm.vhd(79) " "Inferred latch for \"Q\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] fsm.vhd(79) " "Inferred latch for \"Q\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] fsm.vhd(79) " "Inferred latch for \"Q\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] fsm.vhd(79) " "Inferred latch for \"Q\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] fsm.vhd(79) " "Inferred latch for \"Q\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] fsm.vhd(79) " "Inferred latch for \"Q\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] fsm.vhd(79) " "Inferred latch for \"Q\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] fsm.vhd(79) " "Inferred latch for \"Q\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] fsm.vhd(79) " "Inferred latch for \"Q\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] fsm.vhd(79) " "Inferred latch for \"Q\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] fsm.vhd(79) " "Inferred latch for \"Q\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] fsm.vhd(79) " "Inferred latch for \"Q\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] fsm.vhd(79) " "Inferred latch for \"Q\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] fsm.vhd(79) " "Inferred latch for \"Q\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[0\] fsm.vhd(79) " "Inferred latch for \"P\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256081 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[1\] fsm.vhd(79) " "Inferred latch for \"P\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[2\] fsm.vhd(79) " "Inferred latch for \"P\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[3\] fsm.vhd(79) " "Inferred latch for \"P\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[4\] fsm.vhd(79) " "Inferred latch for \"P\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[5\] fsm.vhd(79) " "Inferred latch for \"P\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[6\] fsm.vhd(79) " "Inferred latch for \"P\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[7\] fsm.vhd(79) " "Inferred latch for \"P\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[8\] fsm.vhd(79) " "Inferred latch for \"P\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[9\] fsm.vhd(79) " "Inferred latch for \"P\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[10\] fsm.vhd(79) " "Inferred latch for \"P\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[11\] fsm.vhd(79) " "Inferred latch for \"P\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[12\] fsm.vhd(79) " "Inferred latch for \"P\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[13\] fsm.vhd(79) " "Inferred latch for \"P\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[14\] fsm.vhd(79) " "Inferred latch for \"P\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[15\] fsm.vhd(79) " "Inferred latch for \"P\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[16\] fsm.vhd(79) " "Inferred latch for \"P\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[17\] fsm.vhd(79) " "Inferred latch for \"P\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[18\] fsm.vhd(79) " "Inferred latch for \"P\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[19\] fsm.vhd(79) " "Inferred latch for \"P\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[20\] fsm.vhd(79) " "Inferred latch for \"P\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[21\] fsm.vhd(79) " "Inferred latch for \"P\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256082 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[22\] fsm.vhd(79) " "Inferred latch for \"P\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[23\] fsm.vhd(79) " "Inferred latch for \"P\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[24\] fsm.vhd(79) " "Inferred latch for \"P\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[25\] fsm.vhd(79) " "Inferred latch for \"P\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[26\] fsm.vhd(79) " "Inferred latch for \"P\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[27\] fsm.vhd(79) " "Inferred latch for \"P\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[28\] fsm.vhd(79) " "Inferred latch for \"P\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[29\] fsm.vhd(79) " "Inferred latch for \"P\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[30\] fsm.vhd(79) " "Inferred latch for \"P\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[31\] fsm.vhd(79) " "Inferred latch for \"P\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[32\] fsm.vhd(79) " "Inferred latch for \"P\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[33\] fsm.vhd(79) " "Inferred latch for \"P\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[34\] fsm.vhd(79) " "Inferred latch for \"P\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[35\] fsm.vhd(79) " "Inferred latch for \"P\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[36\] fsm.vhd(79) " "Inferred latch for \"P\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[37\] fsm.vhd(79) " "Inferred latch for \"P\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[38\] fsm.vhd(79) " "Inferred latch for \"P\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[39\] fsm.vhd(79) " "Inferred latch for \"P\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[40\] fsm.vhd(79) " "Inferred latch for \"P\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256083 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.vhd 2 1 " "Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-Behavior " "Found design unit 1: mux21-Behavior" {  } { { "mux21.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux21.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256096 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|mux21:OUTP " "Elaborating entity \"mux21\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|mux21:OUTP\"" {  } { { "fsm.vhd" "OUTP" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256097 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s2comp.vhd 2 1 " "Using design file s2comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2Comp-S2Compp_arc " "Found design unit 1: S2Comp-S2Compp_arc" {  } { { "s2comp.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/s2comp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256112 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2Comp " "Found entity 1: S2Comp" {  } { { "s2comp.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/s2comp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2Comp toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P " "Elaborating entity \"S2Comp\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P\"" {  } { { "fsm.vhd" "COMP_P" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adderfsm.vhd 2 1 " "Using design file adderfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderFSM-adderFSM_arc " "Found design unit 1: adderFSM-adderFSM_arc" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256128 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderFSM " "Found entity 1: adderFSM" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderFSM toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|adderFSM:AdderFSMBlok " "Elaborating entity \"adderFSM\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|adderFSM:AdderFSMBlok\"" {  } { { "addersubtractor.vhd" "AdderFSMBlok" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256129 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "high adderfsm.vhd(43) " "VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal \"high\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701774256131 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "low adderfsm.vhd(44) " "VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal \"low\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701774256131 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count adderfsm.vhd(135) " "VHDL Process Statement warning at adderfsm.vhd(135): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256131 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(152) " "VHDL Process Statement warning at adderfsm.vhd(152): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256131 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(152) " "VHDL Process Statement warning at adderfsm.vhd(152): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256131 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(157) " "VHDL Process Statement warning at adderfsm.vhd(157): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256131 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(157) " "VHDL Process Statement warning at adderfsm.vhd(157): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256132 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(162) " "VHDL Process Statement warning at adderfsm.vhd(162): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256132 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(162) " "VHDL Process Statement warning at adderfsm.vhd(162): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256132 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(167) " "VHDL Process Statement warning at adderfsm.vhd(167): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256132 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(167) " "VHDL Process Statement warning at adderfsm.vhd(167): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256132 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"}
{ "Warning" "WSGN_SEARCH_FILE" "registerserial.vhd 2 1 " "Using design file registerserial.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSerial-register_arc " "Found design unit 1: RegisterSerial-register_arc" {  } { { "registerserial.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserial.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256151 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSerial " "Found entity 1: RegisterSerial" {  } { { "registerserial.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerial toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|adderFSM:AdderFSMBlok\|RegisterSerial:RegA " "Elaborating entity \"RegisterSerial\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|adderFSM:AdderFSMBlok\|RegisterSerial:RegA\"" {  } { { "adderfsm.vhd" "RegA" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256152 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divider.vhd 2 1 " "Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divider_component " "Found design unit 1: divider-divider_component" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256170 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian " "Elaborating entity \"divider\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\"" {  } { { "kalkulator.vhd" "pembagian" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256171 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_m1 divider.vhd(18) " "VHDL Signal Declaration warning at divider.vhd(18): used implicit default value for signal \"debug_m1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_m2 divider.vhd(18) " "VHDL Signal Declaration warning at divider.vhd(18): used implicit default value for signal \"debug_m2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signedP divider.vhd(171) " "Verilog HDL or VHDL warning at divider.vhd(171): object \"signedP\" assigned a value but never read" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SignedQ divider.vhd(171) " "Verilog HDL or VHDL warning at divider.vhd(171): object \"SignedQ\" assigned a value but never read" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nol divider.vhd(176) " "VHDL Signal Declaration warning at divider.vhd(176): used explicit default value for signal \"nol\" because signal was never assigned a value" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 176 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P_in divider.vhd(278) " "VHDL Process Statement warning at divider.vhd(278): signal \"P_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modulo_41 divider.vhd(279) " "VHDL Process Statement warning at divider.vhd(279): signal \"modulo_41\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_fsm divider.vhd(280) " "VHDL Process Statement warning at divider.vhd(280): signal \"status_fsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hasil_modulo_p_negatif divider.vhd(282) " "VHDL Process Statement warning at divider.vhd(282): signal \"hasil_modulo_p_negatif\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_fsm divider.vhd(283) " "VHDL Process Statement warning at divider.vhd(283): signal \"status_fsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hasil_pembagian divider.vhd(286) " "VHDL Process Statement warning at divider.vhd(286): signal \"hasil_pembagian\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256177 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_fsm divider.vhd(287) " "VHDL Process Statement warning at divider.vhd(287): signal \"status_fsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256178 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"}
{ "Warning" "WSGN_SEARCH_FILE" "dividerfsm.vhd 2 1 " "Using design file dividerfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dividerfsm-rtl " "Found design unit 1: dividerfsm-rtl" {  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256197 ""} { "Info" "ISGN_ENTITY_NAME" "1 dividerfsm " "Found entity 1: dividerfsm" {  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividerfsm toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider " "Elaborating entity \"dividerfsm\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\"" {  } { { "divider.vhd" "FSMDivider" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256199 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adder_st dividerfsm.vhd(107) " "VHDL Process Statement warning at dividerfsm.vhd(107): signal \"adder_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256200 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_scount dividerfsm.vhd(46) " "VHDL Process Statement warning at dividerfsm.vhd(46): inferring latch(es) for signal or variable \"add_scount\", which holds its previous value in one or more paths through the process" {  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256201 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider"}
{ "Warning" "WSGN_SEARCH_FILE" "get_signed.vhd 2 1 " "Using design file get_signed.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 get_signed-behavorial " "Found design unit 1: get_signed-behavorial" {  } { { "get_signed.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/get_signed.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256214 ""} { "Info" "ISGN_ENTITY_NAME" "1 get_signed " "Found entity 1: get_signed" {  } { { "get_signed.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/get_signed.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_Signed toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|get_Signed:get_signed_p " "Elaborating entity \"get_Signed\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|get_Signed:get_signed_p\"" {  } { { "divider.vhd" "get_signed_p" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256215 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signed_cheker.vhd 2 1 " "Using design file signed_cheker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_cheker-behavorial " "Found design unit 1: signed_cheker-behavorial" {  } { { "signed_cheker.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_cheker.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256230 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_cheker " "Found entity 1: signed_cheker" {  } { { "signed_cheker.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_cheker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_cheker toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|signed_cheker:signed_ceker " "Elaborating entity \"signed_cheker\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|signed_cheker:signed_ceker\"" {  } { { "divider.vhd" "signed_ceker" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256231 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paralelregister.vhd 2 1 " "Using design file paralelregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParalelRegister-register_arc " "Found design unit 1: ParalelRegister-register_arc" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256245 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister " "Found entity 1: ParalelRegister" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP " "Elaborating entity \"ParalelRegister\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\"" {  } { { "divider.vhd" "RegisterP" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256245 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregister.vhd(24) " "VHDL Process Statement warning at paralelregister.vhd(24): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister.vhd(27) " "VHDL Process Statement warning at paralelregister.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregister.vhd(20) " "VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregister.vhd(20) " "Inferred latch for \"REG\[0\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregister.vhd(20) " "Inferred latch for \"REG\[1\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregister.vhd(20) " "Inferred latch for \"REG\[2\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregister.vhd(20) " "Inferred latch for \"REG\[3\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregister.vhd(20) " "Inferred latch for \"REG\[4\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregister.vhd(20) " "Inferred latch for \"REG\[5\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregister.vhd(20) " "Inferred latch for \"REG\[6\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregister.vhd(20) " "Inferred latch for \"REG\[7\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregister.vhd(20) " "Inferred latch for \"REG\[8\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregister.vhd(20) " "Inferred latch for \"REG\[9\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregister.vhd(20) " "Inferred latch for \"REG\[10\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregister.vhd(20) " "Inferred latch for \"REG\[11\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregister.vhd(20) " "Inferred latch for \"REG\[12\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregister.vhd(20) " "Inferred latch for \"REG\[13\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregister.vhd(20) " "Inferred latch for \"REG\[14\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregister.vhd(20) " "Inferred latch for \"REG\[15\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregister.vhd(20) " "Inferred latch for \"REG\[16\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregister.vhd(20) " "Inferred latch for \"REG\[17\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregister.vhd(20) " "Inferred latch for \"REG\[18\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256247 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregister.vhd(20) " "Inferred latch for \"REG\[19\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregister.vhd(20) " "Inferred latch for \"REG\[20\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregister.vhd(20) " "Inferred latch for \"REG\[21\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregister.vhd(20) " "Inferred latch for \"REG\[22\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregister.vhd(20) " "Inferred latch for \"REG\[23\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregister.vhd(20) " "Inferred latch for \"REG\[24\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregister.vhd(20) " "Inferred latch for \"REG\[25\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregister.vhd(20) " "Inferred latch for \"REG\[26\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregister.vhd(20) " "Inferred latch for \"REG\[27\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregister.vhd(20) " "Inferred latch for \"REG\[28\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregister.vhd(20) " "Inferred latch for \"REG\[29\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregister.vhd(20) " "Inferred latch for \"REG\[30\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregister.vhd(20) " "Inferred latch for \"REG\[31\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregister.vhd(20) " "Inferred latch for \"REG\[32\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregister.vhd(20) " "Inferred latch for \"REG\[33\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregister.vhd(20) " "Inferred latch for \"REG\[34\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregister.vhd(20) " "Inferred latch for \"REG\[35\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregister.vhd(20) " "Inferred latch for \"REG\[36\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregister.vhd(20) " "Inferred latch for \"REG\[37\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregister.vhd(20) " "Inferred latch for \"REG\[38\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregister.vhd(20) " "Inferred latch for \"REG\[39\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregister.vhd(20) " "Inferred latch for \"REG\[40\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256248 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP"}
{ "Warning" "WSGN_SEARCH_FILE" "func_r.vhd 2 1 " "Using design file func_r.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_R-behavorial " "Found design unit 1: func_R-behavorial" {  } { { "func_r.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256262 ""} { "Info" "ISGN_ENTITY_NAME" "1 func_R " "Found entity 1: func_R" {  } { { "func_r.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func_R toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|func_R:transferPtoR " "Elaborating entity \"func_R\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|func_R:transferPtoR\"" {  } { { "divider.vhd" "transferPtoR" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256262 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output_result\[41\] func_r.vhd(9) " "Using initial value X (don't care) for net \"output_result\[41\]\" at func_r.vhd(9)" {  } { { "func_r.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256263 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|func_R:transferPtoR"}
{ "Warning" "WSGN_SEARCH_FILE" "func_s.vhd 2 1 " "Using design file func_s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_s-behavorial " "Found design unit 1: func_s-behavorial" {  } { { "func_s.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_s.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256279 ""} { "Info" "ISGN_ENTITY_NAME" "1 func_s " "Found entity 1: func_s" {  } { { "func_s.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func_S toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|func_S:transferQtoS " "Elaborating entity \"func_S\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|func_S:transferQtoS\"" {  } { { "divider.vhd" "transferQtoS" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|mux21:RInputSelector " "Elaborating entity \"mux21\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|mux21:RInputSelector\"" {  } { { "divider.vhd" "RInputSelector" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterR " "Elaborating entity \"ParalelRegister\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterR\"" {  } { { "divider.vhd" "RegisterR" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256286 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregister.vhd(24) " "VHDL Process Statement warning at paralelregister.vhd(24): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256287 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister.vhd(27) " "VHDL Process Statement warning at paralelregister.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256287 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregister.vhd(20) " "VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256287 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregister.vhd(20) " "Inferred latch for \"REG\[0\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregister.vhd(20) " "Inferred latch for \"REG\[1\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregister.vhd(20) " "Inferred latch for \"REG\[2\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregister.vhd(20) " "Inferred latch for \"REG\[3\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregister.vhd(20) " "Inferred latch for \"REG\[4\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregister.vhd(20) " "Inferred latch for \"REG\[5\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregister.vhd(20) " "Inferred latch for \"REG\[6\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregister.vhd(20) " "Inferred latch for \"REG\[7\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregister.vhd(20) " "Inferred latch for \"REG\[8\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregister.vhd(20) " "Inferred latch for \"REG\[9\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregister.vhd(20) " "Inferred latch for \"REG\[10\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregister.vhd(20) " "Inferred latch for \"REG\[11\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregister.vhd(20) " "Inferred latch for \"REG\[12\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregister.vhd(20) " "Inferred latch for \"REG\[13\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregister.vhd(20) " "Inferred latch for \"REG\[14\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregister.vhd(20) " "Inferred latch for \"REG\[15\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregister.vhd(20) " "Inferred latch for \"REG\[16\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregister.vhd(20) " "Inferred latch for \"REG\[17\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregister.vhd(20) " "Inferred latch for \"REG\[18\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregister.vhd(20) " "Inferred latch for \"REG\[19\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregister.vhd(20) " "Inferred latch for \"REG\[20\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregister.vhd(20) " "Inferred latch for \"REG\[21\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregister.vhd(20) " "Inferred latch for \"REG\[22\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregister.vhd(20) " "Inferred latch for \"REG\[23\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregister.vhd(20) " "Inferred latch for \"REG\[24\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256288 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregister.vhd(20) " "Inferred latch for \"REG\[25\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregister.vhd(20) " "Inferred latch for \"REG\[26\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregister.vhd(20) " "Inferred latch for \"REG\[27\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregister.vhd(20) " "Inferred latch for \"REG\[28\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregister.vhd(20) " "Inferred latch for \"REG\[29\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregister.vhd(20) " "Inferred latch for \"REG\[30\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregister.vhd(20) " "Inferred latch for \"REG\[31\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregister.vhd(20) " "Inferred latch for \"REG\[32\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregister.vhd(20) " "Inferred latch for \"REG\[33\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregister.vhd(20) " "Inferred latch for \"REG\[34\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregister.vhd(20) " "Inferred latch for \"REG\[35\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregister.vhd(20) " "Inferred latch for \"REG\[36\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregister.vhd(20) " "Inferred latch for \"REG\[37\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregister.vhd(20) " "Inferred latch for \"REG\[38\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregister.vhd(20) " "Inferred latch for \"REG\[39\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregister.vhd(20) " "Inferred latch for \"REG\[40\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[41\] paralelregister.vhd(20) " "Inferred latch for \"REG\[41\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[42\] paralelregister.vhd(20) " "Inferred latch for \"REG\[42\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[43\] paralelregister.vhd(20) " "Inferred latch for \"REG\[43\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[44\] paralelregister.vhd(20) " "Inferred latch for \"REG\[44\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[45\] paralelregister.vhd(20) " "Inferred latch for \"REG\[45\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256289 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[46\] paralelregister.vhd(20) " "Inferred latch for \"REG\[46\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[47\] paralelregister.vhd(20) " "Inferred latch for \"REG\[47\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[48\] paralelregister.vhd(20) " "Inferred latch for \"REG\[48\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[49\] paralelregister.vhd(20) " "Inferred latch for \"REG\[49\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[50\] paralelregister.vhd(20) " "Inferred latch for \"REG\[50\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[51\] paralelregister.vhd(20) " "Inferred latch for \"REG\[51\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[52\] paralelregister.vhd(20) " "Inferred latch for \"REG\[52\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[53\] paralelregister.vhd(20) " "Inferred latch for \"REG\[53\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[54\] paralelregister.vhd(20) " "Inferred latch for \"REG\[54\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[55\] paralelregister.vhd(20) " "Inferred latch for \"REG\[55\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[56\] paralelregister.vhd(20) " "Inferred latch for \"REG\[56\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[57\] paralelregister.vhd(20) " "Inferred latch for \"REG\[57\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[58\] paralelregister.vhd(20) " "Inferred latch for \"REG\[58\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[59\] paralelregister.vhd(20) " "Inferred latch for \"REG\[59\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[60\] paralelregister.vhd(20) " "Inferred latch for \"REG\[60\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256290 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[61\] paralelregister.vhd(20) " "Inferred latch for \"REG\[61\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[62\] paralelregister.vhd(20) " "Inferred latch for \"REG\[62\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[63\] paralelregister.vhd(20) " "Inferred latch for \"REG\[63\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[64\] paralelregister.vhd(20) " "Inferred latch for \"REG\[64\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[65\] paralelregister.vhd(20) " "Inferred latch for \"REG\[65\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[66\] paralelregister.vhd(20) " "Inferred latch for \"REG\[66\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[67\] paralelregister.vhd(20) " "Inferred latch for \"REG\[67\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[68\] paralelregister.vhd(20) " "Inferred latch for \"REG\[68\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[69\] paralelregister.vhd(20) " "Inferred latch for \"REG\[69\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[70\] paralelregister.vhd(20) " "Inferred latch for \"REG\[70\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[71\] paralelregister.vhd(20) " "Inferred latch for \"REG\[71\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[72\] paralelregister.vhd(20) " "Inferred latch for \"REG\[72\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[73\] paralelregister.vhd(20) " "Inferred latch for \"REG\[73\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[74\] paralelregister.vhd(20) " "Inferred latch for \"REG\[74\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[75\] paralelregister.vhd(20) " "Inferred latch for \"REG\[75\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[76\] paralelregister.vhd(20) " "Inferred latch for \"REG\[76\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[77\] paralelregister.vhd(20) " "Inferred latch for \"REG\[77\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[78\] paralelregister.vhd(20) " "Inferred latch for \"REG\[78\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[79\] paralelregister.vhd(20) " "Inferred latch for \"REG\[79\]\" at paralelregister.vhd(20)" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256291 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR"}
{ "Warning" "WSGN_SEARCH_FILE" "transfer_m.vhd 2 1 " "Using design file transfer_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Transfer_M-behavorial " "Found design unit 1: Transfer_M-behavorial" {  } { { "transfer_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/transfer_m.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Transfer_M " "Found entity 1: Transfer_M" {  } { { "transfer_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/transfer_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer_m toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|transfer_m:transfer_modulo " "Elaborating entity \"transfer_m\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|transfer_m:transfer_modulo\"" {  } { { "divider.vhd" "transfer_modulo" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerial toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|RegisterSerial:RegisterSerialS " "Elaborating entity \"RegisterSerial\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|RegisterSerial:RegisterSerialS\"" {  } { { "divider.vhd" "RegisterSerialS" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256309 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparatorreal.vhd 2 1 " "Using design file comparatorreal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparatorreal-comparator_arc " "Found design unit 1: comparatorreal-comparator_arc" {  } { { "comparatorreal.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparatorreal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256325 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparatorreal " "Found entity 1: comparatorreal" {  } { { "comparatorreal.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparatorreal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorreal toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|comparatorreal:ComparatorRS " "Elaborating entity \"comparatorreal\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|comparatorreal:ComparatorRS\"" {  } { { "divider.vhd" "ComparatorRS" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerserialkekiri.vhd 2 1 " "Using design file registerserialkekiri.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterSerialkekiri-register_arc " "Found design unit 1: RegisterSerialkekiri-register_arc" {  } { { "registerserialkekiri.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserialkekiri.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256342 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterSerialkekiri " "Found entity 1: RegisterSerialkekiri" {  } { { "registerserialkekiri.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserialkekiri.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSerialkekiri toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|RegisterSerialkekiri:RegisterOutput " "Elaborating entity \"RegisterSerialkekiri\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|RegisterSerialkekiri:RegisterOutput\"" {  } { { "divider.vhd" "RegisterOutput" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_checker.vhd 2 1 " "Using design file shift_checker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_checker-shift_checker_arc " "Found design unit 1: shift_checker-shift_checker_arc" {  } { { "shift_checker.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/shift_checker.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256359 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_checker " "Found entity 1: shift_checker" {  } { { "shift_checker.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/shift_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_checker toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|shift_checker:shift_cek " "Elaborating entity \"shift_checker\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|shift_checker:shift_cek\"" {  } { { "divider.vhd" "shift_cek" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor " "Elaborating entity \"AdderSubtractor\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\"" {  } { { "divider.vhd" "Subtractor" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int addersubtractor.vhd(94) " "VHDL Process Statement warning at addersubtractor.vhd(94): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addersubtractor.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256365 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor " "Elaborating entity \"FSM\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\"" {  } { { "addersubtractor.vhd" "FSM_AdderSubtractor" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pin fsm.vhd(84) " "VHDL Process Statement warning at fsm.vhd(84): signal \"Pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256370 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qin fsm.vhd(85) " "VHDL Process Statement warning at fsm.vhd(85): signal \"Qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P fsm.vhd(79) " "VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"P\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q fsm.vhd(79) " "VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] fsm.vhd(79) " "Inferred latch for \"Q\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] fsm.vhd(79) " "Inferred latch for \"Q\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] fsm.vhd(79) " "Inferred latch for \"Q\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] fsm.vhd(79) " "Inferred latch for \"Q\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] fsm.vhd(79) " "Inferred latch for \"Q\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] fsm.vhd(79) " "Inferred latch for \"Q\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] fsm.vhd(79) " "Inferred latch for \"Q\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] fsm.vhd(79) " "Inferred latch for \"Q\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] fsm.vhd(79) " "Inferred latch for \"Q\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] fsm.vhd(79) " "Inferred latch for \"Q\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] fsm.vhd(79) " "Inferred latch for \"Q\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256371 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] fsm.vhd(79) " "Inferred latch for \"Q\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] fsm.vhd(79) " "Inferred latch for \"Q\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] fsm.vhd(79) " "Inferred latch for \"Q\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] fsm.vhd(79) " "Inferred latch for \"Q\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] fsm.vhd(79) " "Inferred latch for \"Q\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] fsm.vhd(79) " "Inferred latch for \"Q\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] fsm.vhd(79) " "Inferred latch for \"Q\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] fsm.vhd(79) " "Inferred latch for \"Q\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] fsm.vhd(79) " "Inferred latch for \"Q\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] fsm.vhd(79) " "Inferred latch for \"Q\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] fsm.vhd(79) " "Inferred latch for \"Q\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] fsm.vhd(79) " "Inferred latch for \"Q\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] fsm.vhd(79) " "Inferred latch for \"Q\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] fsm.vhd(79) " "Inferred latch for \"Q\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] fsm.vhd(79) " "Inferred latch for \"Q\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256372 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] fsm.vhd(79) " "Inferred latch for \"Q\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] fsm.vhd(79) " "Inferred latch for \"Q\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] fsm.vhd(79) " "Inferred latch for \"Q\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] fsm.vhd(79) " "Inferred latch for \"Q\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] fsm.vhd(79) " "Inferred latch for \"Q\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] fsm.vhd(79) " "Inferred latch for \"Q\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] fsm.vhd(79) " "Inferred latch for \"Q\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] fsm.vhd(79) " "Inferred latch for \"Q\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] fsm.vhd(79) " "Inferred latch for \"Q\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] fsm.vhd(79) " "Inferred latch for \"Q\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] fsm.vhd(79) " "Inferred latch for \"Q\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] fsm.vhd(79) " "Inferred latch for \"Q\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] fsm.vhd(79) " "Inferred latch for \"Q\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] fsm.vhd(79) " "Inferred latch for \"Q\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256373 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] fsm.vhd(79) " "Inferred latch for \"Q\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[41\] fsm.vhd(79) " "Inferred latch for \"Q\[41\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[42\] fsm.vhd(79) " "Inferred latch for \"Q\[42\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[43\] fsm.vhd(79) " "Inferred latch for \"Q\[43\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[44\] fsm.vhd(79) " "Inferred latch for \"Q\[44\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[45\] fsm.vhd(79) " "Inferred latch for \"Q\[45\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[46\] fsm.vhd(79) " "Inferred latch for \"Q\[46\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[47\] fsm.vhd(79) " "Inferred latch for \"Q\[47\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[48\] fsm.vhd(79) " "Inferred latch for \"Q\[48\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[49\] fsm.vhd(79) " "Inferred latch for \"Q\[49\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[50\] fsm.vhd(79) " "Inferred latch for \"Q\[50\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[51\] fsm.vhd(79) " "Inferred latch for \"Q\[51\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[52\] fsm.vhd(79) " "Inferred latch for \"Q\[52\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[53\] fsm.vhd(79) " "Inferred latch for \"Q\[53\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[54\] fsm.vhd(79) " "Inferred latch for \"Q\[54\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256374 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[55\] fsm.vhd(79) " "Inferred latch for \"Q\[55\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[56\] fsm.vhd(79) " "Inferred latch for \"Q\[56\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[57\] fsm.vhd(79) " "Inferred latch for \"Q\[57\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[58\] fsm.vhd(79) " "Inferred latch for \"Q\[58\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[59\] fsm.vhd(79) " "Inferred latch for \"Q\[59\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[60\] fsm.vhd(79) " "Inferred latch for \"Q\[60\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[61\] fsm.vhd(79) " "Inferred latch for \"Q\[61\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[62\] fsm.vhd(79) " "Inferred latch for \"Q\[62\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[63\] fsm.vhd(79) " "Inferred latch for \"Q\[63\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[64\] fsm.vhd(79) " "Inferred latch for \"Q\[64\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[65\] fsm.vhd(79) " "Inferred latch for \"Q\[65\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[66\] fsm.vhd(79) " "Inferred latch for \"Q\[66\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[67\] fsm.vhd(79) " "Inferred latch for \"Q\[67\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[68\] fsm.vhd(79) " "Inferred latch for \"Q\[68\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[69\] fsm.vhd(79) " "Inferred latch for \"Q\[69\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256375 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[70\] fsm.vhd(79) " "Inferred latch for \"Q\[70\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[71\] fsm.vhd(79) " "Inferred latch for \"Q\[71\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[72\] fsm.vhd(79) " "Inferred latch for \"Q\[72\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[73\] fsm.vhd(79) " "Inferred latch for \"Q\[73\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[74\] fsm.vhd(79) " "Inferred latch for \"Q\[74\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[75\] fsm.vhd(79) " "Inferred latch for \"Q\[75\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[76\] fsm.vhd(79) " "Inferred latch for \"Q\[76\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[77\] fsm.vhd(79) " "Inferred latch for \"Q\[77\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[78\] fsm.vhd(79) " "Inferred latch for \"Q\[78\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[79\] fsm.vhd(79) " "Inferred latch for \"Q\[79\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[0\] fsm.vhd(79) " "Inferred latch for \"P\[0\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[1\] fsm.vhd(79) " "Inferred latch for \"P\[1\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[2\] fsm.vhd(79) " "Inferred latch for \"P\[2\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[3\] fsm.vhd(79) " "Inferred latch for \"P\[3\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[4\] fsm.vhd(79) " "Inferred latch for \"P\[4\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256376 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[5\] fsm.vhd(79) " "Inferred latch for \"P\[5\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[6\] fsm.vhd(79) " "Inferred latch for \"P\[6\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[7\] fsm.vhd(79) " "Inferred latch for \"P\[7\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[8\] fsm.vhd(79) " "Inferred latch for \"P\[8\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[9\] fsm.vhd(79) " "Inferred latch for \"P\[9\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[10\] fsm.vhd(79) " "Inferred latch for \"P\[10\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[11\] fsm.vhd(79) " "Inferred latch for \"P\[11\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[12\] fsm.vhd(79) " "Inferred latch for \"P\[12\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[13\] fsm.vhd(79) " "Inferred latch for \"P\[13\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[14\] fsm.vhd(79) " "Inferred latch for \"P\[14\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[15\] fsm.vhd(79) " "Inferred latch for \"P\[15\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256377 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[16\] fsm.vhd(79) " "Inferred latch for \"P\[16\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[17\] fsm.vhd(79) " "Inferred latch for \"P\[17\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[18\] fsm.vhd(79) " "Inferred latch for \"P\[18\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[19\] fsm.vhd(79) " "Inferred latch for \"P\[19\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[20\] fsm.vhd(79) " "Inferred latch for \"P\[20\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[21\] fsm.vhd(79) " "Inferred latch for \"P\[21\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[22\] fsm.vhd(79) " "Inferred latch for \"P\[22\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[23\] fsm.vhd(79) " "Inferred latch for \"P\[23\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[24\] fsm.vhd(79) " "Inferred latch for \"P\[24\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[25\] fsm.vhd(79) " "Inferred latch for \"P\[25\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[26\] fsm.vhd(79) " "Inferred latch for \"P\[26\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[27\] fsm.vhd(79) " "Inferred latch for \"P\[27\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[28\] fsm.vhd(79) " "Inferred latch for \"P\[28\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[29\] fsm.vhd(79) " "Inferred latch for \"P\[29\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[30\] fsm.vhd(79) " "Inferred latch for \"P\[30\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256378 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[31\] fsm.vhd(79) " "Inferred latch for \"P\[31\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[32\] fsm.vhd(79) " "Inferred latch for \"P\[32\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[33\] fsm.vhd(79) " "Inferred latch for \"P\[33\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[34\] fsm.vhd(79) " "Inferred latch for \"P\[34\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[35\] fsm.vhd(79) " "Inferred latch for \"P\[35\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[36\] fsm.vhd(79) " "Inferred latch for \"P\[36\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[37\] fsm.vhd(79) " "Inferred latch for \"P\[37\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[38\] fsm.vhd(79) " "Inferred latch for \"P\[38\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[39\] fsm.vhd(79) " "Inferred latch for \"P\[39\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[40\] fsm.vhd(79) " "Inferred latch for \"P\[40\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[41\] fsm.vhd(79) " "Inferred latch for \"P\[41\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[42\] fsm.vhd(79) " "Inferred latch for \"P\[42\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[43\] fsm.vhd(79) " "Inferred latch for \"P\[43\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[44\] fsm.vhd(79) " "Inferred latch for \"P\[44\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256379 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[45\] fsm.vhd(79) " "Inferred latch for \"P\[45\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[46\] fsm.vhd(79) " "Inferred latch for \"P\[46\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[47\] fsm.vhd(79) " "Inferred latch for \"P\[47\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[48\] fsm.vhd(79) " "Inferred latch for \"P\[48\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[49\] fsm.vhd(79) " "Inferred latch for \"P\[49\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[50\] fsm.vhd(79) " "Inferred latch for \"P\[50\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[51\] fsm.vhd(79) " "Inferred latch for \"P\[51\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[52\] fsm.vhd(79) " "Inferred latch for \"P\[52\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[53\] fsm.vhd(79) " "Inferred latch for \"P\[53\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[54\] fsm.vhd(79) " "Inferred latch for \"P\[54\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[55\] fsm.vhd(79) " "Inferred latch for \"P\[55\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[56\] fsm.vhd(79) " "Inferred latch for \"P\[56\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[57\] fsm.vhd(79) " "Inferred latch for \"P\[57\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256380 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[58\] fsm.vhd(79) " "Inferred latch for \"P\[58\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[59\] fsm.vhd(79) " "Inferred latch for \"P\[59\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[60\] fsm.vhd(79) " "Inferred latch for \"P\[60\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[61\] fsm.vhd(79) " "Inferred latch for \"P\[61\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[62\] fsm.vhd(79) " "Inferred latch for \"P\[62\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[63\] fsm.vhd(79) " "Inferred latch for \"P\[63\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[64\] fsm.vhd(79) " "Inferred latch for \"P\[64\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[65\] fsm.vhd(79) " "Inferred latch for \"P\[65\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[66\] fsm.vhd(79) " "Inferred latch for \"P\[66\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[67\] fsm.vhd(79) " "Inferred latch for \"P\[67\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[68\] fsm.vhd(79) " "Inferred latch for \"P\[68\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[69\] fsm.vhd(79) " "Inferred latch for \"P\[69\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[70\] fsm.vhd(79) " "Inferred latch for \"P\[70\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[71\] fsm.vhd(79) " "Inferred latch for \"P\[71\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256381 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[72\] fsm.vhd(79) " "Inferred latch for \"P\[72\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256382 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[73\] fsm.vhd(79) " "Inferred latch for \"P\[73\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256382 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[74\] fsm.vhd(79) " "Inferred latch for \"P\[74\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256382 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[75\] fsm.vhd(79) " "Inferred latch for \"P\[75\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256382 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[76\] fsm.vhd(79) " "Inferred latch for \"P\[76\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256382 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[77\] fsm.vhd(79) " "Inferred latch for \"P\[77\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256382 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[78\] fsm.vhd(79) " "Inferred latch for \"P\[78\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256382 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[79\] fsm.vhd(79) " "Inferred latch for \"P\[79\]\" at fsm.vhd(79)" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256382 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2Comp toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P " "Elaborating entity \"S2Comp\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|S2Comp:COMP_P\"" {  } { { "fsm.vhd" "COMP_P" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderFSM toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok " "Elaborating entity \"adderFSM\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\"" {  } { { "addersubtractor.vhd" "AdderFSMBlok" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256390 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "high adderfsm.vhd(43) " "VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal \"high\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701774256393 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "low adderfsm.vhd(44) " "VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal \"low\" because signal was never assigned a value" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701774256393 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count adderfsm.vhd(135) " "VHDL Process Statement warning at adderfsm.vhd(135): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256393 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(152) " "VHDL Process Statement warning at adderfsm.vhd(152): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256393 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(152) " "VHDL Process Statement warning at adderfsm.vhd(152): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256393 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(157) " "VHDL Process Statement warning at adderfsm.vhd(157): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256393 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(157) " "VHDL Process Statement warning at adderfsm.vhd(157): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256394 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(162) " "VHDL Process Statement warning at adderfsm.vhd(162): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256394 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(162) " "VHDL Process Statement warning at adderfsm.vhd(162): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256394 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QA adderfsm.vhd(167) " "VHDL Process Statement warning at adderfsm.vhd(167): signal \"QA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256394 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QB adderfsm.vhd(167) " "VHDL Process Statement warning at adderfsm.vhd(167): signal \"QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adderfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256394 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"}
{ "Warning" "WSGN_SEARCH_FILE" "signed_transfer.vhd 2 1 " "Using design file signed_transfer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_transfer-behavorial " "Found design unit 1: signed_transfer-behavorial" {  } { { "signed_transfer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_transfer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256411 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_transfer " "Found entity 1: signed_transfer" {  } { { "signed_transfer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_transfer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_transfer toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|signed_transfer:hasil_divider " "Elaborating entity \"signed_transfer\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|signed_transfer:hasil_divider\"" {  } { { "divider.vhd" "hasil_divider" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256412 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpb.vhd 2 1 " "Using design file fpb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPB-FPB_arc " "Found design unit 1: FPB-FPB_arc" {  } { { "fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256434 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPB " "Found entity 1: FPB" {  } { { "fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPB toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB " "Elaborating entity \"FPB\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\"" {  } { { "kalkulator.vhd" "FPBB" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256438 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_fpb.vhd 2 1 " "Using design file fsm_fpb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_fpb-fsm_fpb_arc " "Found design unit 1: fsm_fpb-fsm_fpb_arc" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256486 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_fpb " "Found entity 1: fsm_fpb" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_fpb toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control " "Elaborating entity \"fsm_fpb\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\"" {  } { { "fpb.vhd" "Control" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256487 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nstate fsm_fpb.vhd(34) " "VHDL Process Statement warning at fsm_fpb.vhd(34): inferring latch(es) for signal or variable \"nstate\", which holds its previous value in one or more paths through the process" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256490 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s10 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s10\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256491 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s9 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s9\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256491 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s8 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s8\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256491 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s7 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s7\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256492 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s6 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s6\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256492 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s5 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s5\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256492 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s4 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s4\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256492 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s3 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s3\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256492 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s2 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s2\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256493 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s1 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s1\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256493 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s0 fsm_fpb.vhd(34) " "Inferred latch for \"nstate.s0\" at fsm_fpb.vhd(34)" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256493 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control"}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer.vhd 2 1 " "Using design file multiplexer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-Behavior " "Found design unit 1: multiplexer-Behavior" {  } { { "multiplexer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplexer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256523 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|multiplexer:p_mux " "Elaborating entity \"multiplexer\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|multiplexer:p_mux\"" {  } { { "fpb.vhd" "p_mux" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paralelregister2.vhd 2 1 " "Using design file paralelregister2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParalelRegister2-register_arc " "Found design unit 1: ParalelRegister2-register_arc" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256540 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister2 " "Found entity 1: ParalelRegister2" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister2 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|ParalelRegister2:p_reg " "Elaborating entity \"ParalelRegister2\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|ParalelRegister2:p_reg\"" {  } { { "fpb.vhd" "p_reg" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256541 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregister2.vhd(24) " "VHDL Process Statement warning at paralelregister2.vhd(24): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregister2.vhd(27) " "VHDL Process Statement warning at paralelregister2.vhd(27): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregister2.vhd(20) " "VHDL Process Statement warning at paralelregister2.vhd(20): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[0\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[1\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[2\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[3\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[4\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[5\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[6\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[7\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[8\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[9\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[10\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[11\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256542 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[12\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[13\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[14\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[15\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[16\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[17\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[18\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[19\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[20\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[21\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[22\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[23\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[24\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[25\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[26\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[27\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[28\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[29\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[30\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[31\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[32\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[33\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[34\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[35\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256543 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[36\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256544 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[37\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256544 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[38\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256544 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[39\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256544 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregister2.vhd(20) " "Inferred latch for \"REG\[40\]\" at paralelregister2.vhd(20)" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256544 "|top_kalkulator_integer|toplevel_sistem:kalkulator|ParalelRegister2:reg_S"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.vhd 2 1 " "Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arc " "Found design unit 1: comparator-comparator_arc" {  } { { "comparator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256556 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|comparator:O_comp " "Elaborating entity \"comparator\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|comparator:O_comp\"" {  } { { "fpb.vhd" "O_comp" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplication.vhd 2 1 " "Using design file multiplication.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplication-Multi_arc " "Found design unit 1: Multiplication-Multi_arc" {  } { { "multiplication.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256580 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "multiplication.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256580 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplication toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian " "Elaborating entity \"Multiplication\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\"" {  } { { "kalkulator.vhd" "perkalian" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ct_comp multiplication.vhd(134) " "Verilog HDL or VHDL warning at multiplication.vhd(134): object \"Ct_comp\" assigned a value but never read" {  } { { "multiplication.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701774256584 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectorP multiplication.vhd(136) " "Verilog HDL or VHDL warning at multiplication.vhd(136): object \"selectorP\" assigned a value but never read" {  } { { "multiplication.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701774256585 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_multi.vhd 2 1 " "Using design file fsm_multi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Multi-FSM_arc " "Found design unit 1: FSM_Multi-FSM_arc" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256602 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Multi " "Found entity 1: FSM_Multi" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Multi toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control " "Elaborating entity \"FSM_Multi\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\"" {  } { { "multiplication.vhd" "control" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256604 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cState fsm_multi.vhd(43) " "VHDL Process Statement warning at fsm_multi.vhd(43): signal \"cState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256607 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fsm_multi.vhd(113) " "VHDL Process Statement warning at fsm_multi.vhd(113): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256607 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QMSB fsm_multi.vhd(114) " "VHDL Process Statement warning at fsm_multi.vhd(114): signal \"QMSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256607 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PMSB fsm_multi.vhd(114) " "VHDL Process Statement warning at fsm_multi.vhd(114): signal \"PMSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256607 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control"}
{ "Warning" "WSGN_SEARCH_FILE" "msb.vhd 2 1 " "Using design file msb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSB-MSB_arc " "Found design unit 1: MSB-MSB_arc" {  } { { "msb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256628 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSB " "Found entity 1: MSB" {  } { { "msb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256628 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSB toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|MSB:MSBP " "Elaborating entity \"MSB\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|MSB:MSBP\"" {  } { { "multiplication.vhd" "MSBP" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256629 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "firstbit msb.vhd(26) " "VHDL Process Statement warning at msb.vhd(26): signal \"firstbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "msb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256631 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "otherbit msb.vhd(27) " "VHDL Process Statement warning at msb.vhd(27): signal \"otherbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "msb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256631 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP"}
{ "Warning" "WSGN_SEARCH_FILE" "paralelregisterq.vhd 2 1 " "Using design file paralelregisterq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParalelRegisterQ-registerQ_arc " "Found design unit 1: ParalelRegisterQ-registerQ_arc" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256648 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegisterQ " "Found entity 1: ParalelRegisterQ" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegisterQ toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegisterQ:reg_q " "Elaborating entity \"ParalelRegisterQ\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegisterQ:reg_q\"" {  } { { "multiplication.vhd" "reg_q" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256649 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregisterq.vhd(26) " "VHDL Process Statement warning at paralelregisterq.vhd(26): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256650 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_REG paralelregisterq.vhd(27) " "VHDL Process Statement warning at paralelregisterq.vhd(27): signal \"IN_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256650 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG paralelregisterq.vhd(30) " "VHDL Process Statement warning at paralelregisterq.vhd(30): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256650 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qlsbb paralelregisterq.vhd(31) " "VHDL Process Statement warning at paralelregisterq.vhd(31): signal \"Qlsbb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256650 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG paralelregisterq.vhd(22) " "VHDL Process Statement warning at paralelregisterq.vhd(22): inferring latch(es) for signal or variable \"REG\", which holds its previous value in one or more paths through the process" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256650 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qlsbb paralelregisterq.vhd(22) " "VHDL Process Statement warning at paralelregisterq.vhd(22): inferring latch(es) for signal or variable \"Qlsbb\", which holds its previous value in one or more paths through the process" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qlsbb paralelregisterq.vhd(22) " "Inferred latch for \"Qlsbb\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[0\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[0\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[1\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[1\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[2\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[2\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[3\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[3\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[4\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[4\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[5\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[5\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[6\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[6\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[7\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[7\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[8\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[8\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[9\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[9\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[10\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[10\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[11\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[11\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[12\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[12\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[13\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[13\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[14\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[14\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[15\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[15\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[16\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[16\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[17\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[17\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256651 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[18\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[18\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[19\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[19\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[20\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[20\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[21\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[21\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[22\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[22\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[23\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[23\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[24\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[24\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[25\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[25\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[26\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[26\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[27\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[27\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[28\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[28\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[29\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[29\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[30\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[30\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[31\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[31\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[32\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[32\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[33\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[33\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[34\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[34\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[35\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[35\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[36\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[36\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[37\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[37\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[38\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[38\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256652 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[39\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[39\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256653 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG\[40\] paralelregisterq.vhd(22) " "Inferred latch for \"REG\[40\]\" at paralelregisterq.vhd(22)" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256653 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q"}
{ "Warning" "WSGN_SEARCH_FILE" "addersubtractor_m.vhd 2 1 " "Using design file addersubtractor_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor_M-AdderSubtractor_arc " "Found design unit 1: AdderSubtractor_M-AdderSubtractor_arc" {  } { { "addersubtractor_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256666 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor_M " "Found entity 1: AdderSubtractor_M" {  } { { "addersubtractor_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256666 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor_M toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub " "Elaborating entity \"AdderSubtractor_M\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\"" {  } { { "multiplication.vhd" "AddSub" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256667 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out_int addersubtractor_m.vhd(94) " "VHDL Process Statement warning at addersubtractor_m.vhd(94): signal \"Out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addersubtractor_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256669 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_m.vhd 2 1 " "Using design file fsm_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_M-FSM_arc " "Found design unit 1: FSM_M-FSM_arc" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256687 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_M " "Found entity 1: FSM_M" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256687 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_M toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor " "Elaborating entity \"FSM_M\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\"" {  } { { "addersubtractor_m.vhd" "FSM_AdderSubtractor" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256688 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pin fsm_m.vhd(84) " "VHDL Process Statement warning at fsm_m.vhd(84): signal \"Pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256692 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qin fsm_m.vhd(85) " "VHDL Process Statement warning at fsm_m.vhd(85): signal \"Qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701774256692 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P fsm_m.vhd(79) " "VHDL Process Statement warning at fsm_m.vhd(79): inferring latch(es) for signal or variable \"P\", which holds its previous value in one or more paths through the process" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256692 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q fsm_m.vhd(79) " "VHDL Process Statement warning at fsm_m.vhd(79): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701774256692 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] fsm_m.vhd(79) " "Inferred latch for \"Q\[0\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256692 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] fsm_m.vhd(79) " "Inferred latch for \"Q\[1\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256692 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] fsm_m.vhd(79) " "Inferred latch for \"Q\[2\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256692 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] fsm_m.vhd(79) " "Inferred latch for \"Q\[3\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256692 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] fsm_m.vhd(79) " "Inferred latch for \"Q\[4\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256692 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] fsm_m.vhd(79) " "Inferred latch for \"Q\[5\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] fsm_m.vhd(79) " "Inferred latch for \"Q\[6\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] fsm_m.vhd(79) " "Inferred latch for \"Q\[7\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] fsm_m.vhd(79) " "Inferred latch for \"Q\[8\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] fsm_m.vhd(79) " "Inferred latch for \"Q\[9\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] fsm_m.vhd(79) " "Inferred latch for \"Q\[10\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] fsm_m.vhd(79) " "Inferred latch for \"Q\[11\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] fsm_m.vhd(79) " "Inferred latch for \"Q\[12\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] fsm_m.vhd(79) " "Inferred latch for \"Q\[13\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] fsm_m.vhd(79) " "Inferred latch for \"Q\[14\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] fsm_m.vhd(79) " "Inferred latch for \"Q\[15\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] fsm_m.vhd(79) " "Inferred latch for \"Q\[16\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] fsm_m.vhd(79) " "Inferred latch for \"Q\[17\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] fsm_m.vhd(79) " "Inferred latch for \"Q\[18\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] fsm_m.vhd(79) " "Inferred latch for \"Q\[19\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] fsm_m.vhd(79) " "Inferred latch for \"Q\[20\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] fsm_m.vhd(79) " "Inferred latch for \"Q\[21\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] fsm_m.vhd(79) " "Inferred latch for \"Q\[22\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] fsm_m.vhd(79) " "Inferred latch for \"Q\[23\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] fsm_m.vhd(79) " "Inferred latch for \"Q\[24\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] fsm_m.vhd(79) " "Inferred latch for \"Q\[25\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256693 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] fsm_m.vhd(79) " "Inferred latch for \"Q\[26\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] fsm_m.vhd(79) " "Inferred latch for \"Q\[27\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] fsm_m.vhd(79) " "Inferred latch for \"Q\[28\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] fsm_m.vhd(79) " "Inferred latch for \"Q\[29\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] fsm_m.vhd(79) " "Inferred latch for \"Q\[30\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] fsm_m.vhd(79) " "Inferred latch for \"Q\[31\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] fsm_m.vhd(79) " "Inferred latch for \"Q\[32\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] fsm_m.vhd(79) " "Inferred latch for \"Q\[33\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] fsm_m.vhd(79) " "Inferred latch for \"Q\[34\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] fsm_m.vhd(79) " "Inferred latch for \"Q\[35\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] fsm_m.vhd(79) " "Inferred latch for \"Q\[36\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] fsm_m.vhd(79) " "Inferred latch for \"Q\[37\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] fsm_m.vhd(79) " "Inferred latch for \"Q\[38\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] fsm_m.vhd(79) " "Inferred latch for \"Q\[39\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] fsm_m.vhd(79) " "Inferred latch for \"Q\[40\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[0\] fsm_m.vhd(79) " "Inferred latch for \"P\[0\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[1\] fsm_m.vhd(79) " "Inferred latch for \"P\[1\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[2\] fsm_m.vhd(79) " "Inferred latch for \"P\[2\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[3\] fsm_m.vhd(79) " "Inferred latch for \"P\[3\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[4\] fsm_m.vhd(79) " "Inferred latch for \"P\[4\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[5\] fsm_m.vhd(79) " "Inferred latch for \"P\[5\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[6\] fsm_m.vhd(79) " "Inferred latch for \"P\[6\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[7\] fsm_m.vhd(79) " "Inferred latch for \"P\[7\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256694 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[8\] fsm_m.vhd(79) " "Inferred latch for \"P\[8\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[9\] fsm_m.vhd(79) " "Inferred latch for \"P\[9\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[10\] fsm_m.vhd(79) " "Inferred latch for \"P\[10\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[11\] fsm_m.vhd(79) " "Inferred latch for \"P\[11\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[12\] fsm_m.vhd(79) " "Inferred latch for \"P\[12\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[13\] fsm_m.vhd(79) " "Inferred latch for \"P\[13\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[14\] fsm_m.vhd(79) " "Inferred latch for \"P\[14\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[15\] fsm_m.vhd(79) " "Inferred latch for \"P\[15\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[16\] fsm_m.vhd(79) " "Inferred latch for \"P\[16\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[17\] fsm_m.vhd(79) " "Inferred latch for \"P\[17\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[18\] fsm_m.vhd(79) " "Inferred latch for \"P\[18\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[19\] fsm_m.vhd(79) " "Inferred latch for \"P\[19\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[20\] fsm_m.vhd(79) " "Inferred latch for \"P\[20\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[21\] fsm_m.vhd(79) " "Inferred latch for \"P\[21\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[22\] fsm_m.vhd(79) " "Inferred latch for \"P\[22\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[23\] fsm_m.vhd(79) " "Inferred latch for \"P\[23\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[24\] fsm_m.vhd(79) " "Inferred latch for \"P\[24\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[25\] fsm_m.vhd(79) " "Inferred latch for \"P\[25\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[26\] fsm_m.vhd(79) " "Inferred latch for \"P\[26\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[27\] fsm_m.vhd(79) " "Inferred latch for \"P\[27\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[28\] fsm_m.vhd(79) " "Inferred latch for \"P\[28\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[29\] fsm_m.vhd(79) " "Inferred latch for \"P\[29\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[30\] fsm_m.vhd(79) " "Inferred latch for \"P\[30\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256695 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[31\] fsm_m.vhd(79) " "Inferred latch for \"P\[31\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[32\] fsm_m.vhd(79) " "Inferred latch for \"P\[32\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[33\] fsm_m.vhd(79) " "Inferred latch for \"P\[33\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[34\] fsm_m.vhd(79) " "Inferred latch for \"P\[34\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[35\] fsm_m.vhd(79) " "Inferred latch for \"P\[35\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[36\] fsm_m.vhd(79) " "Inferred latch for \"P\[36\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[37\] fsm_m.vhd(79) " "Inferred latch for \"P\[37\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[38\] fsm_m.vhd(79) " "Inferred latch for \"P\[38\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[39\] fsm_m.vhd(79) " "Inferred latch for \"P\[39\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P\[40\] fsm_m.vhd(79) " "Inferred latch for \"P\[40\]\" at fsm_m.vhd(79)" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774256696 "|top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"}
{ "Warning" "WSGN_SEARCH_FILE" "arsshifter.vhd 2 1 " "Using design file arsshifter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arsShifter-ars_arc " "Found design unit 1: arsShifter-ars_arc" {  } { { "arsshifter.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/arsshifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256721 ""} { "Info" "ISGN_ENTITY_NAME" "1 arsShifter " "Found entity 1: arsShifter" {  } { { "arsshifter.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/arsshifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arsShifter toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|arsShifter:ArsShift " "Elaborating entity \"arsShifter\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|arsShifter:ArsShift\"" {  } { { "multiplication.vhd" "ArsShift" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256722 ""}
{ "Warning" "WSGN_SEARCH_FILE" "outfinal.vhd 2 1 " "Using design file outfinal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outFinal-outFinal_arc " "Found design unit 1: outFinal-outFinal_arc" {  } { { "outfinal.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/outfinal.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256737 ""} { "Info" "ISGN_ENTITY_NAME" "1 outFinal " "Found entity 1: outFinal" {  } { { "outfinal.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/outfinal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701774256737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701774256737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outFinal toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|outFinal:OutputFinal " "Elaborating entity \"outFinal\" for hierarchy \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|outFinal:OutputFinal\"" {  } { { "multiplication.vhd" "OutputFinal" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774256738 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UART_convert:UART\|my_uart_top:UART\|my_uart_tx:transmitter\|bps_start " "Converted tri-state buffer \"UART_convert:UART\|my_uart_top:UART\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701774257607 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UART_convert:UART\|my_uart_top:UART\|my_uart_rx:receiver\|bps_start " "Converted tri-state buffer \"UART_convert:UART\|my_uart_top:UART\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701774257607 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701774257607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s0_494 " "LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s0_494\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701774259294 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s1_479 " "LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s1_479\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701774259294 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s2_464 " "LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s2_464\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701774259295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s3_449 " "LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s3_449\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701774259295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s4_434 " "LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s4_434\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701774259295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s5_419 " "LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s5_419\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701774259295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s7_392 " "LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s7_392\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701774259295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s9_365 " "LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s9_365\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701774259295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s10_350 " "LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|nstate.s10_350\" is permanently enabled" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 34 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701774259295 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult19\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult19" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult18\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult18" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult11\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult11" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult12\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult12" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult13\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult13" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult14\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult14" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult15\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult15" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult16\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult16" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult17" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult9\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult9" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult10" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult8" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult4" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult5" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult6" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult7" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UART_convert:UART\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UART_convert:UART\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701774260199 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701774260199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult19 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260274 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult19\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult19\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult19\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult18 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260382 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult18\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260392 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult18\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult11 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260405 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult11\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260410 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult11\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult12 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260427 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult12\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult12\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult13 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260448 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260448 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult13\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260454 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260458 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult13\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult14 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260470 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260470 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult14\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260477 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260482 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult14\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult15 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260494 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260494 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult15\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult15\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult15\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult16 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260516 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult16\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260522 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260527 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult16\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult17 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260539 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult17\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260547 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult17\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_convert:UART\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_convert:UART\|lpm_mult:Mult10 " "Instantiated megafunction \"UART_convert:UART\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774260578 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701774260578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult10\|multcore:mult_core UART_convert:UART\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\|multcore:mult_core\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder UART_convert:UART\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_convert:UART\|lpm_mult:Mult10\|altshift:external_latency_ffs UART_convert:UART\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UART_convert:UART\|lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774260592 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701774261319 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[23\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[23\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[24\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[25\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[26\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[27\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[28\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[29\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[30\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[31\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[32\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[33\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[34\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[35\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[36\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[37\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[38\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[39\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterP\|REG\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[24\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[25\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[26\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[27\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[28\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[29\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[30\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[31\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[32\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[33\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[34\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[35\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[36\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[37\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[38\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[39\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\"" {  } { { "paralelregister.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[0\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegisterQ:reg_q\|Qlsbb " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[0\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegisterQ:reg_q\|Qlsbb\"" {  } { { "paralelregisterq.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[39\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[24\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[25\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[26\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[27\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[28\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[29\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[30\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[31\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[32\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[33\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[34\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[35\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[36\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[37\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[38\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[39\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[23\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[23\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[24\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[25\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[26\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[27\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[28\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[29\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[30\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[31\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[32\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[33\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[34\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[35\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[36\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[37\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[38\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[39\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[24\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[25\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[26\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[27\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[28\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[29\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[30\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[31\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[32\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[33\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[34\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[35\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[36\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[37\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[38\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[39\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|Q\[23\]\"" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[24\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[24\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[25\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[26\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[27\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[28\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[29\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[30\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[31\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[32\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[33\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[34\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[35\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[36\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[37\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[38\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[39\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\"" {  } { { "paralelregister2.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Duplicate LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\]\" merged with LATCH primitive \"toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\"" {  } { { "fsm_m.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd" 79 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701774261473 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701774261473 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd" 84 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701774261513 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701774261513 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_Segment\[7\] VCC " "Pin \"Seven_Segment\[7\]\" is stuck at VCC" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701774263286 "|top_kalkulator_integer|Seven_Segment[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701774263286 "|top_kalkulator_integer|led1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701774263286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701774263636 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701774267591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701774268363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701774268363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4794 " "Implemented 4794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701774268940 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701774268940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4773 " "Implemented 4773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701774268940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701774268940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701774269034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:04:29 2023 " "Processing ended: Tue Dec  5 18:04:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701774269034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701774269034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701774269034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701774269034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701774270690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701774270690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:04:30 2023 " "Processing started: Tue Dec  5 18:04:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701774270690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701774270690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701774270690 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701774270839 ""}
{ "Info" "0" "" "Project  = kalkulator-integer-vhdl" {  } {  } 0 0 "Project  = kalkulator-integer-vhdl" 0 0 "Fitter" 0 0 1701774270840 ""}
{ "Info" "0" "" "Revision = kalkulator-integer-vhdl" {  } {  } 0 0 "Revision = kalkulator-integer-vhdl" 0 0 "Fitter" 0 0 1701774270840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701774270985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701774270986 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "kalkulator-integer-vhdl EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"kalkulator-integer-vhdl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701774271029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701774271087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701774271087 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701774271276 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701774271286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701774271508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701774271508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701774271508 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701774271508 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701774271530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 9015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701774271530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 9017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701774271530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 9019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701774271530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 9021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701774271530 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701774271530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701774271537 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "756 " "The Timing Analyzer is analyzing 756 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701774272964 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kalkulator-integer-vhdl.sdc " "Synopsys Design Constraints File file not found: 'kalkulator-integer-vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701774272971 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701774272971 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|pembagian\|hasil_mod_fix\|FSM_AdderSubtractor\|AdderSubtractor~0  from: datad  to: combout " "Cell: kalkulator\|blokKalkulator\|pembagian\|hasil_mod_fix\|FSM_AdderSubtractor\|AdderSubtractor~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774273033 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: dataa  to: combout " "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774273033 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: datab  to: combout " "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774273033 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|status\[1\]~4  from: datab  to: combout " "Cell: kalkulator\|blokKalkulator\|status\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774273033 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701774273033 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701774273069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701774273072 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701774273077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_convert:UART\|REG_M\[1\] " "Destination node UART_convert:UART\|REG_M\[1\]" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_convert:UART\|REG_M\[2\] " "Destination node UART_convert:UART\|REG_M\[2\]" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 254 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701774273606 ""}  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 9007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_ALL  " "Automatically promoted node CLOCK_ALL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.R " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.R" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.Q " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.Q" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.S " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.S" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s9 " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s9" {  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.J " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.J" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.L " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.L" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.M " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.M" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.F " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.F" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.H " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.H" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.I " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.I" {  } { { "fsm_multi.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701774273606 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701774273606 ""}  } { { "top_kalkulator_integer.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd" 106 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 2233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_convert:UART\|clk_send  " "Automatically promoted node UART_convert:UART\|clk_send " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_convert:UART\|clk_send~0 " "Destination node UART_convert:UART\|clk_send~0" {  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 8976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273607 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701774273607 ""}  } { { "UART_convert.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 2212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273607 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "Automatically promoted node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~13 " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~13" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 7200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~14 " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~14" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 7201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273607 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701774273607 ""}  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 125 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273607 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "Automatically promoted node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273608 ""}  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|WideOr11~0  " "Automatically promoted node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|WideOr11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~13 " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~13" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 7108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~14 " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~14" {  } { { "fsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 7109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273608 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701774273608 ""}  } { { "fsm_fpb.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 6978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "Automatically promoted node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273608 ""}  } { { "dividerfsm.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|AdderSubtractor~0  " "Automatically promoted node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|AdderSubtractor:hasil_mod_fix\|FSM:FSM_AdderSubtractor\|AdderSubtractor~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273608 ""}  } { { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 6889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4  " "Automatically promoted node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273609 ""}  } { { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 8960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|status\[1\]~4  " "Automatically promoted node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|status\[1\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701774273609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_convert:UART\|SendData~0 " "Destination node UART_convert:UART\|SendData~0" {  } { { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 5402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|status\[0\]~5 " "Destination node toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|status\[0\]~5" {  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 5403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701774273609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701774273609 ""}  } { { "kalkulator.vhd" "" { Text "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 0 { 0 ""} 0 5401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701774273609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701774274585 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701774274599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701774274599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701774274612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701774274632 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701774274652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701774274652 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701774274663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701774275172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701774275188 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701774275188 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button_reset " "Node \"button_reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button_reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701774275410 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701774275410 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701774275411 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701774275425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701774276476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701774277832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701774277891 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701774289632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701774289632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701774291007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 6.3% " "2e+03 ns of routing delay (approximately 6.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1701774297472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701774298746 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701774298746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701774311524 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701774311524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701774311531 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.45 " "Total time spent on timing analysis during the Fitter is 10.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701774311834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701774311879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701774312526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701774312529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701774313443 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701774314960 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701774315563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/output_files/kalkulator-integer-vhdl.fit.smsg " "Generated suppressed messages file D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/output_files/kalkulator-integer-vhdl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701774316069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5950 " "Peak virtual memory: 5950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701774317415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:05:17 2023 " "Processing ended: Tue Dec  5 18:05:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701774317415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701774317415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701774317415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701774317415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701774318763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701774318764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:05:18 2023 " "Processing started: Tue Dec  5 18:05:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701774318764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701774318764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701774318764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701774319243 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701774319700 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701774319728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701774320014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:05:20 2023 " "Processing ended: Tue Dec  5 18:05:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701774320014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701774320014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701774320014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701774320014 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701774320750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701774321593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701774321593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:05:21 2023 " "Processing started: Tue Dec  5 18:05:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701774321593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701774321593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta kalkulator-integer-vhdl -c kalkulator-integer-vhdl " "Command: quartus_sta kalkulator-integer-vhdl -c kalkulator-integer-vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701774321594 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701774321745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701774322072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701774322072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774322142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774322142 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "756 " "The Timing Analyzer is analyzing 756 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701774322459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kalkulator-integer-vhdl.sdc " "Synopsys Design Constraints File file not found: 'kalkulator-integer-vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701774322621 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774322622 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_convert:UART\|clk_send UART_convert:UART\|clk_send " "create_clock -period 1.000 -name UART_convert:UART\|clk_send UART_convert:UART\|clk_send" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_ALL CLOCK_ALL " "create_clock -period 1.000 -name CLOCK_ALL CLOCK_ALL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " "create_clock -period 1.000 -name toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_convert:UART\|REG_M\[0\] UART_convert:UART\|REG_M\[0\] " "create_clock -period 1.000 -name UART_convert:UART\|REG_M\[0\] UART_convert:UART\|REG_M\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " "create_clock -period 1.000 -name UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701774322668 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701774322668 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|pembagian\|hasil_mod_fix\|FSM_AdderSubtractor\|AdderSubtractor~0  from: datac  to: combout " "Cell: kalkulator\|blokKalkulator\|pembagian\|hasil_mod_fix\|FSM_AdderSubtractor\|AdderSubtractor~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774322700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: datab  to: combout " "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774322700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|status\[1\]~4  from: datab  to: combout " "Cell: kalkulator\|blokKalkulator\|status\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774322700 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701774322700 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701774322719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701774322724 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701774322730 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701774322748 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701774323103 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701774323103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.682 " "Worst-case setup slack is -22.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.682           -2253.872 clk  " "  -22.682           -2253.872 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.187           -4584.568 CLOCK_ALL  " "   -8.187           -4584.568 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.924            -971.861 UART_convert:UART\|clk_send  " "   -6.924            -971.861 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.656            -240.542 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3  " "   -4.656            -240.542 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.735            -203.520 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "   -3.735            -203.520 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.494            -282.049 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7  " "   -3.494            -282.049 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.383             -20.943 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -3.383             -20.943 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.283            -168.042 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1  " "   -3.283            -168.042 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.149            -201.799 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "   -3.149            -201.799 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806            -225.667 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "   -2.806            -225.667 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683            -181.394 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G  " "   -2.683            -181.394 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.572             -74.969 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]  " "   -2.572             -74.969 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.110             -25.505 UART_convert:UART\|REG_M\[0\]  " "   -1.110             -25.505 UART_convert:UART\|REG_M\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774323108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.339 " "Worst-case hold slack is -0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339             -12.425 CLOCK_ALL  " "   -0.339             -12.425 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -1.280 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7  " "   -0.278              -1.280 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245              -2.326 UART_convert:UART\|REG_M\[0\]  " "   -0.245              -2.326 UART_convert:UART\|REG_M\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 UART_convert:UART\|clk_send  " "    0.217               0.000 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G  " "    0.407               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "    0.457               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]  " "    0.520               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "    0.673               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "    1.087               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.869               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "    1.869               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.981               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1  " "    1.981               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.133               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3  " "    2.133               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774323147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.667 " "Worst-case recovery slack is -4.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.667            -200.437 CLOCK_ALL  " "   -4.667            -200.437 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774323161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.262 " "Worst-case removal slack is -1.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262             -15.110 CLOCK_ALL  " "   -1.262             -15.110 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774323176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -480.327 clk  " "   -3.000            -480.327 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487           -3289.244 CLOCK_ALL  " "   -1.487           -3289.244 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -243.868 UART_convert:UART\|clk_send  " "   -1.487            -243.868 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -1.487             -22.305 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1  " "    0.248               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G  " "    0.300               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7  " "    0.302               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "    0.410               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 UART_convert:UART\|REG_M\[0\]  " "    0.413               0.000 UART_convert:UART\|REG_M\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3  " "    0.417               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]  " "    0.422               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "    0.445               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "    0.449               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774323183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774323183 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701774323728 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701774323728 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701774323744 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701774323786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701774324804 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|pembagian\|hasil_mod_fix\|FSM_AdderSubtractor\|AdderSubtractor~0  from: datac  to: combout " "Cell: kalkulator\|blokKalkulator\|pembagian\|hasil_mod_fix\|FSM_AdderSubtractor\|AdderSubtractor~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774325190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: datab  to: combout " "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774325190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|status\[1\]~4  from: datab  to: combout " "Cell: kalkulator\|blokKalkulator\|status\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774325190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701774325190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701774325194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701774325263 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701774325263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.111 " "Worst-case setup slack is -21.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.111           -2099.741 clk  " "  -21.111           -2099.741 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.224           -4156.938 CLOCK_ALL  " "   -7.224           -4156.938 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.483            -895.253 UART_convert:UART\|clk_send  " "   -6.483            -895.253 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.405            -223.878 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3  " "   -4.405            -223.878 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604            -191.117 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "   -3.604            -191.117 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.421            -272.965 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7  " "   -3.421            -272.965 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.003             -17.798 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -3.003             -17.798 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.986            -189.199 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "   -2.986            -189.199 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.984            -151.945 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1  " "   -2.984            -151.945 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.599            -172.871 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G  " "   -2.599            -172.871 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.563            -198.932 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "   -2.563            -198.932 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.464             -69.507 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]  " "   -2.464             -69.507 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195             -29.442 UART_convert:UART\|REG_M\[0\]  " "   -1.195             -29.442 UART_convert:UART\|REG_M\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774325275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.367 " "Worst-case hold slack is -0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367             -13.957 CLOCK_ALL  " "   -0.367             -13.957 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -0.637 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7  " "   -0.147              -0.637 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.372 UART_convert:UART\|REG_M\[0\]  " "   -0.109              -0.372 UART_convert:UART\|REG_M\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 UART_convert:UART\|clk_send  " "    0.104               0.000 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G  " "    0.350               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "    0.393               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]  " "    0.490               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "    0.625               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "    1.118               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.828               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1  " "    1.828               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.867               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "    1.867               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.075               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3  " "    2.075               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774325319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.302 " "Worst-case recovery slack is -4.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.302            -179.090 CLOCK_ALL  " "   -4.302            -179.090 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774325335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.222 " "Worst-case removal slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -15.126 CLOCK_ALL  " "   -1.222             -15.126 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774325352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -480.327 clk  " "   -3.000            -480.327 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487           -3290.084 CLOCK_ALL  " "   -1.487           -3290.084 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -243.868 UART_convert:UART\|clk_send  " "   -1.487            -243.868 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.345 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -1.487             -22.345 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G  " "    0.110               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1  " "    0.143               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7  " "    0.168               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 UART_convert:UART\|REG_M\[0\]  " "    0.263               0.000 UART_convert:UART\|REG_M\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3  " "    0.270               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]  " "    0.437               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "    0.438               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "    0.439               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "    0.439               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774325364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774325364 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701774326055 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701774326055 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701774326079 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|pembagian\|hasil_mod_fix\|FSM_AdderSubtractor\|AdderSubtractor~0  from: datac  to: combout " "Cell: kalkulator\|blokKalkulator\|pembagian\|hasil_mod_fix\|FSM_AdderSubtractor\|AdderSubtractor~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774326403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: datab  to: combout " "Cell: kalkulator\|blokKalkulator\|perkalian\|AddSub\|FSM_AdderSubtractor\|AdderSubtractor~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774326403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: kalkulator\|blokKalkulator\|status\[1\]~4  from: datab  to: combout " "Cell: kalkulator\|blokKalkulator\|status\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701774326403 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701774326403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701774326407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701774326442 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701774326442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.092 " "Worst-case setup slack is -9.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.092            -796.590 clk  " "   -9.092            -796.590 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.188           -1090.168 CLOCK_ALL  " "   -3.188           -1090.168 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.559            -344.439 UART_convert:UART\|clk_send  " "   -2.559            -344.439 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725             -77.691 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3  " "   -1.725             -77.691 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.291             -60.910 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "   -1.291             -60.910 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.224             -54.588 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7  " "   -1.224             -54.588 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221             -57.544 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1  " "   -1.221             -57.544 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.103              -5.401 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -1.103              -5.401 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011             -59.842 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "   -1.011             -59.842 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966             -44.608 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "   -0.966             -44.608 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871              -5.639 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]  " "   -0.871              -5.639 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801             -41.394 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G  " "   -0.801             -41.394 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.138 UART_convert:UART\|REG_M\[0\]  " "   -0.097              -0.138 UART_convert:UART\|REG_M\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774326463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.334 " "Worst-case hold slack is -0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334              -1.615 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7  " "   -0.334              -1.615 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.135 UART_convert:UART\|REG_M\[0\]  " "   -0.046              -0.135 UART_convert:UART\|REG_M\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 CLOCK_ALL  " "    0.015               0.000 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G  " "    0.119               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 UART_convert:UART\|clk_send  " "    0.187               0.000 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]  " "    0.214               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "    0.278               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "    0.535               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "    0.684               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "    0.989               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.148               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3  " "    1.148               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1  " "    1.187               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774326514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.777 " "Worst-case recovery slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777             -59.679 CLOCK_ALL  " "   -1.777             -59.679 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774326538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.541 " "Worst-case removal slack is -0.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -6.349 CLOCK_ALL  " "   -0.541              -6.349 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774326562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -344.856 clk  " "   -3.000            -344.856 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2212.000 CLOCK_ALL  " "   -1.000           -2212.000 CLOCK_ALL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -164.000 UART_convert:UART\|clk_send  " "   -1.000            -164.000 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -1.000             -15.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 UART_convert:UART\|REG_M\[0\]  " "    0.282               0.000 UART_convert:UART\|REG_M\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G  " "    0.342               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7  " "    0.354               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3  " "    0.363               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1  " "    0.372               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\]  " "    0.385               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]  " "    0.393               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R  " "    0.404               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN  " "    0.406               0.000 toplevel_sistem:kalkulator\|kalkulator:blokKalkulator\|divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701774326585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701774326585 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701774327530 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701774327530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701774328290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701774328291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701774328632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:05:28 2023 " "Processing ended: Tue Dec  5 18:05:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701774328632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701774328632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701774328632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701774328632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701774330204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701774330204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:05:30 2023 " "Processing started: Tue Dec  5 18:05:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701774330204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701774330204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701774330204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701774330908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "kalkulator-integer-vhdl.vo D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/simulation/questa/ simulation " "Generated file kalkulator-integer-vhdl.vo in folder \"D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701774331765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701774331833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:05:31 2023 " "Processing ended: Tue Dec  5 18:05:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701774331833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701774331833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701774331833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701774331833 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 166 s " "Quartus Prime Full Compilation was successful. 0 errors, 166 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701774332611 ""}
