{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 08:24:59 2015 " "Info: Processing started: Fri Oct 02 08:24:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off div_frec -c div_frec --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off div_frec -c div_frec --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register contador\[0\] register contador\[24\] 207.68 MHz 4.815 ns Internal " "Info: Clock \"clk\" has Internal fmax of 207.68 MHz between source register \"contador\[0\]\" and destination register \"contador\[24\]\" (period= 4.815 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.576 ns + Longest register register " "Info: + Longest register to register delay is 4.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador\[0\] 1 REG LCFF_X37_Y11_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y11_N1; Fanout = 3; REG Node = 'contador\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[0] } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.495 ns) 0.855 ns Add0~1 2 COMB LCCOMB_X37_Y11_N0 2 " "Info: 2: + IC(0.360 ns) + CELL(0.495 ns) = 0.855 ns; Loc. = LCCOMB_X37_Y11_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { contador[0] Add0~1 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.935 ns Add0~3 3 COMB LCCOMB_X37_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.935 ns; Loc. = LCCOMB_X37_Y11_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.015 ns Add0~5 4 COMB LCCOMB_X37_Y11_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.015 ns; Loc. = LCCOMB_X37_Y11_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.095 ns Add0~7 5 COMB LCCOMB_X37_Y11_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.095 ns; Loc. = LCCOMB_X37_Y11_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.175 ns Add0~9 6 COMB LCCOMB_X37_Y11_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.175 ns; Loc. = LCCOMB_X37_Y11_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.255 ns Add0~11 7 COMB LCCOMB_X37_Y11_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.255 ns; Loc. = LCCOMB_X37_Y11_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.335 ns Add0~13 8 COMB LCCOMB_X37_Y11_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.335 ns; Loc. = LCCOMB_X37_Y11_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.509 ns Add0~15 9 COMB LCCOMB_X37_Y11_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 1.509 ns; Loc. = LCCOMB_X37_Y11_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.589 ns Add0~17 10 COMB LCCOMB_X37_Y11_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.589 ns; Loc. = LCCOMB_X37_Y11_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.669 ns Add0~19 11 COMB LCCOMB_X37_Y11_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.669 ns; Loc. = LCCOMB_X37_Y11_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.749 ns Add0~21 12 COMB LCCOMB_X37_Y11_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.749 ns; Loc. = LCCOMB_X37_Y11_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.829 ns Add0~23 13 COMB LCCOMB_X37_Y11_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.829 ns; Loc. = LCCOMB_X37_Y11_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.909 ns Add0~25 14 COMB LCCOMB_X37_Y11_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 1.909 ns; Loc. = LCCOMB_X37_Y11_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.989 ns Add0~27 15 COMB LCCOMB_X37_Y11_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 1.989 ns; Loc. = LCCOMB_X37_Y11_N26; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.069 ns Add0~29 16 COMB LCCOMB_X37_Y11_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.069 ns; Loc. = LCCOMB_X37_Y11_N28; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.230 ns Add0~31 17 COMB LCCOMB_X37_Y11_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 2.230 ns; Loc. = LCCOMB_X37_Y11_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.310 ns Add0~33 18 COMB LCCOMB_X37_Y10_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.310 ns; Loc. = LCCOMB_X37_Y10_N0; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.390 ns Add0~35 19 COMB LCCOMB_X37_Y10_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.390 ns; Loc. = LCCOMB_X37_Y10_N2; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.470 ns Add0~37 20 COMB LCCOMB_X37_Y10_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.470 ns; Loc. = LCCOMB_X37_Y10_N4; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.550 ns Add0~39 21 COMB LCCOMB_X37_Y10_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.550 ns; Loc. = LCCOMB_X37_Y10_N6; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.630 ns Add0~41 22 COMB LCCOMB_X37_Y10_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.630 ns; Loc. = LCCOMB_X37_Y10_N8; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.710 ns Add0~43 23 COMB LCCOMB_X37_Y10_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.710 ns; Loc. = LCCOMB_X37_Y10_N10; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.790 ns Add0~45 24 COMB LCCOMB_X37_Y10_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 2.790 ns; Loc. = LCCOMB_X37_Y10_N12; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.964 ns Add0~47 25 COMB LCCOMB_X37_Y10_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 2.964 ns; Loc. = LCCOMB_X37_Y10_N14; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.422 ns Add0~48 26 COMB LCCOMB_X37_Y10_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 3.422 ns; Loc. = LCCOMB_X37_Y10_N16; Fanout = 1; COMB Node = 'Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~47 Add0~48 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.178 ns) 4.480 ns contador~43 27 COMB LCCOMB_X38_Y11_N16 1 " "Info: 27: + IC(0.880 ns) + CELL(0.178 ns) = 4.480 ns; Loc. = LCCOMB_X38_Y11_N16; Fanout = 1; COMB Node = 'contador~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Add0~48 contador~43 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.576 ns contador\[24\] 28 REG LCFF_X38_Y11_N17 3 " "Info: 28: + IC(0.000 ns) + CELL(0.096 ns) = 4.576 ns; Loc. = LCFF_X38_Y11_N17; Fanout = 3; REG Node = 'contador\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { contador~43 contador[24] } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.336 ns ( 72.90 % ) " "Info: Total cell delay = 3.336 ns ( 72.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 27.10 % ) " "Info: Total interconnect delay = 1.240 ns ( 27.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { contador[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~48 contador~43 contador[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.576 ns" { contador[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~48 {} contador~43 {} contador[24] {} } { 0.000ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.880ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.862 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns contador\[24\] 3 REG LCFF_X38_Y11_N17 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X38_Y11_N17; Fanout = 3; REG Node = 'contador\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl contador[24] } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl contador[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} contador[24] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns contador\[0\] 3 REG LCFF_X37_Y11_N1 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X37_Y11_N1; Fanout = 3; REG Node = 'contador\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl contador[0] } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl contador[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} contador[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl contador[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} contador[24] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl contador[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} contador[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { contador[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~48 contador~43 contador[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.576 ns" { contador[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~48 {} contador~43 {} contador[24] {} } { 0.000ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.880ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl contador[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} contador[24] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl contador[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} contador[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk clk_div clk_div~reg0 7.694 ns register " "Info: tco from clock \"clk\" to destination pin \"clk_div\" through register \"clk_div~reg0\" is 7.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.862 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns clk_div~reg0 3 REG LCFF_X38_Y11_N9 2 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X38_Y11_N9; Fanout = 2; REG Node = 'clk_div~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl clk_div~reg0 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl clk_div~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.555 ns + Longest register pin " "Info: + Longest register to pin delay is 4.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div~reg0 1 REG LCFF_X38_Y11_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N9; Fanout = 2; REG Node = 'clk_div~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div~reg0 } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(3.016 ns) 4.555 ns clk_div 2 PIN PIN_AB17 0 " "Info: 2: + IC(1.539 ns) + CELL(3.016 ns) = 4.555 ns; Loc. = PIN_AB17; Fanout = 0; PIN Node = 'clk_div'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.555 ns" { clk_div~reg0 clk_div } "NODE_NAME" } } { "div_frec.v" "" { Text "C:/Users/luisa/Downloads/presentaciones Electronica/CETI/Trabajos 7mo/Dgitales II/Verilog/div_frec/div_frec.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.016 ns ( 66.21 % ) " "Info: Total cell delay = 3.016 ns ( 66.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.539 ns ( 33.79 % ) " "Info: Total interconnect delay = 1.539 ns ( 33.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.555 ns" { clk_div~reg0 clk_div } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.555 ns" { clk_div~reg0 {} clk_div {} } { 0.000ns 1.539ns } { 0.000ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl clk_div~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.555 ns" { clk_div~reg0 clk_div } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.555 ns" { clk_div~reg0 {} clk_div {} } { 0.000ns 1.539ns } { 0.000ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 08:24:59 2015 " "Info: Processing ended: Fri Oct 02 08:24:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
