
State Machine - |top|sd_card_audio:sd_card_audio_m0|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state
Name state.ACK_WAIT state.LAST_HALF_CYCLE state.ACK state.DCLK_IDLE state.DCLK_EDGE state.IDLE 
state.IDLE 0 0 0 0 0 0 
state.DCLK_EDGE 0 0 0 0 1 1 
state.DCLK_IDLE 0 0 0 1 0 1 
state.ACK 0 0 1 0 0 1 
state.LAST_HALF_CYCLE 0 1 0 0 0 1 
state.ACK_WAIT 1 0 0 0 0 1 

State Machine - |top|sd_card_audio:sd_card_audio_m0|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state
Name state.S_END state.S_ERR state.S_WRITE_ACK state.S_WRITE_CRC state.S_WRITE_DATA_1 state.S_WRITE_DATA_0 state.S_WRITE_TOKEN state.S_READ_ACK state.S_READ state.S_READ_WAIT state.S_CMD_DATA state.S_CMD state.S_CMD_PRE state.S_INIT state.S_WAIT state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_CMD_PRE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_CMD 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_CMD_DATA 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_READ_WAIT 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_READ 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_READ_ACK 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_WRITE_TOKEN 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_WRITE_DATA_0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE_DATA_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE_CRC 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE_ACK 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_ERR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_END 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|sd_card_audio:sd_card_audio_m0|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state
Name state.S_CMD16 state.S_WAIT_READ_WRITE state.S_READ_END state.S_WRITE_END state.S_WRITE state.S_CMD24 state.S_READ state.S_CMD17 state.S_CMD41 state.S_CMD55 state.S_CMD8 state.S_CMD0 state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_CMD0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_CMD8 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_CMD55 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_CMD41 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_CMD17 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_READ 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_CMD24 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_WRITE 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_WRITE_END 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_READ_END 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_WAIT_READ_WRITE 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_CMD16 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|sd_card_audio:sd_card_audio_m0|wav_read:wav_read_m0|state
Name state.S_PLAY state.S_PLAY_WAIT state.S_FIND state.S_IDLE state.S_END 
state.S_IDLE 0 0 0 0 0 
state.S_FIND 0 0 1 1 0 
state.S_PLAY_WAIT 0 1 0 1 0 
state.S_PLAY 1 0 0 1 0 
state.S_END 0 0 0 1 1 

State Machine - |top|i2c_config:i2c_config_m0|state
Name state.S_WR_I2C_DONE state.S_WR_I2C state.S_WR_I2C_CHECK state.S_IDLE 
state.S_IDLE 0 0 0 0 
state.S_WR_I2C_CHECK 0 0 1 1 
state.S_WR_I2C 0 1 0 1 
state.S_WR_I2C_DONE 1 0 0 1 

State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state
Name state.S_RD_ACK state.S_RD_REG_ADDR1 state.S_WR_REG_ADDR1 state.S_WAIT state.S_WR_STOP state.S_RD_STOP state.S_RD_DATA state.S_RD_DEV_ADDR1 state.S_RD_REG_ADDR state.S_RD_DEV_ADDR0 state.S_WR_ERR_NACK state.S_WR_ACK state.S_WR_DATA state.S_WR_REG_ADDR state.S_WR_DEV_ADDR state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_WR_DEV_ADDR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_WR_REG_ADDR 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_WR_DATA 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_WR_ACK 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_WR_ERR_NACK 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_RD_DEV_ADDR0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_RD_REG_ADDR 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_RD_DEV_ADDR1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_RD_DATA 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_RD_STOP 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_WR_STOP 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_WR_REG_ADDR1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_RD_REG_ADDR1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_RD_ACK 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state
Name c_state.ST_IDLE c_state.ST_STOP c_state.ST_ACK c_state.ST_WRITE c_state.ST_READ c_state.ST_START 
c_state.ST_IDLE 0 0 0 0 0 0 
c_state.ST_START 1 0 0 0 0 1 
c_state.ST_READ 1 0 0 0 1 0 
c_state.ST_WRITE 1 0 0 1 0 0 
c_state.ST_ACK 1 0 1 0 0 0 
c_state.ST_STOP 1 1 0 0 0 0 
