; NOTE: This file is auto-generated by update_symbol_checks.py.
; NOTE: Do NOT modify this test manually!

; REQUIRES: 64bit
; RUN: llvm-nm %libdir/clbltfnh8.rtl --defined-only --no-demangle | FileCheck %s

; CHECK: _Z10__ocl20_orii
; CHECK-NEXT: _Z10__ocl20_orjj
; CHECK-NEXT: _Z10__ocl20_orll
; CHECK-NEXT: _Z10__ocl20_orlm
; CHECK-NEXT: _Z10__ocl20_orml
; CHECK-NEXT: _Z10__ocl20_ormm
; CHECK-NEXT: _Z10atomic_addPU3AS1Vdd
; CHECK-NEXT: _Z10atomic_addPU3AS1Vff
; CHECK-NEXT: _Z10atomic_addPU3AS1Vii
; CHECK-NEXT: _Z10atomic_addPU3AS1Vjj
; CHECK-NEXT: _Z10atomic_addPU3AS3Vdd
; CHECK-NEXT: _Z10atomic_addPU3AS3Vff
; CHECK-NEXT: _Z10atomic_addPU3AS3Vii
; CHECK-NEXT: _Z10atomic_addPU3AS3Vjj
; CHECK-NEXT: _Z10atomic_andPU3AS1Vii
; CHECK-NEXT: _Z10atomic_andPU3AS1Vjj
; CHECK-NEXT: _Z10atomic_andPU3AS3Vii
; CHECK-NEXT: _Z10atomic_andPU3AS3Vjj
; CHECK-NEXT: _Z10atomic_decPU3AS1Vi
; CHECK-NEXT: _Z10atomic_decPU3AS1Vj
; CHECK-NEXT: _Z10atomic_decPU3AS3Vi
; CHECK-NEXT: _Z10atomic_decPU3AS3Vj
; CHECK-NEXT: _Z10atomic_incPU3AS1Vi
; CHECK-NEXT: _Z10atomic_incPU3AS1Vj
; CHECK-NEXT: _Z10atomic_incPU3AS3Vi
; CHECK-NEXT: _Z10atomic_incPU3AS3Vj
; CHECK-NEXT: _Z10atomic_maxPU3AS1VDhDh
; CHECK-NEXT: _Z10atomic_maxPU3AS1Vdd
; CHECK-NEXT: _Z10atomic_maxPU3AS1Vff
; CHECK-NEXT: _Z10atomic_maxPU3AS1Vii
; CHECK-NEXT: _Z10atomic_maxPU3AS1Vjj
; CHECK-NEXT: _Z10atomic_maxPU3AS3VDhDh
; CHECK-NEXT: _Z10atomic_maxPU3AS3Vdd
; CHECK-NEXT: _Z10atomic_maxPU3AS3Vff
; CHECK-NEXT: _Z10atomic_maxPU3AS3Vii
; CHECK-NEXT: _Z10atomic_maxPU3AS3Vjj
; CHECK-NEXT: _Z10atomic_minPU3AS1VDhDh
; CHECK-NEXT: _Z10atomic_minPU3AS1Vdd
; CHECK-NEXT: _Z10atomic_minPU3AS1Vff
; CHECK-NEXT: _Z10atomic_minPU3AS1Vii
; CHECK-NEXT: _Z10atomic_minPU3AS1Vjj
; CHECK-NEXT: _Z10atomic_minPU3AS3VDhDh
; CHECK-NEXT: _Z10atomic_minPU3AS3Vdd
; CHECK-NEXT: _Z10atomic_minPU3AS3Vff
; CHECK-NEXT: _Z10atomic_minPU3AS3Vii
; CHECK-NEXT: _Z10atomic_minPU3AS3Vjj
; CHECK-NEXT: _Z10atomic_subPU3AS1Vdd
; CHECK-NEXT: _Z10atomic_subPU3AS1Vff
; CHECK-NEXT: _Z10atomic_subPU3AS1Vii
; CHECK-NEXT: _Z10atomic_subPU3AS1Vjj
; CHECK-NEXT: _Z10atomic_subPU3AS3Vii
; CHECK-NEXT: _Z10atomic_subPU3AS3Vjj
; CHECK-NEXT: _Z10atomic_xorPU3AS1Vii
; CHECK-NEXT: _Z10atomic_xorPU3AS1Vjj
; CHECK-NEXT: _Z10atomic_xorPU3AS3Vii
; CHECK-NEXT: _Z10atomic_xorPU3AS3Vjj
; CHECK-NEXT: _Z10half_exp10Dv16_f
; CHECK-NEXT: _Z10half_log10Dv16_f
; CHECK-NEXT: _Z10native_cosDv16_f
; CHECK-NEXT: _Z10native_cosDv8_d
; CHECK-NEXT: _Z10native_erfDv16_f
; CHECK-NEXT: _Z10native_erfDv8_d
; CHECK-NEXT: _Z10native_expDv16_f
; CHECK-NEXT: _Z10native_expDv8_d
; CHECK-NEXT: _Z10native_logDv16_f
; CHECK-NEXT: _Z10native_logDv8_d
; CHECK-NEXT: _Z10native_powDv16_fS_
; CHECK-NEXT: _Z10native_powDv8_dS_
; CHECK-NEXT: _Z10native_sinDv16_f
; CHECK-NEXT: _Z10native_sinDv8_d
; CHECK-NEXT: _Z10native_tanDv16_f
; CHECK-NEXT: _Z10native_tanDv8_d
; CHECK-NEXT: _Z10ndrange_1Dm
; CHECK-NEXT: _Z10ndrange_1Dmm
; CHECK-NEXT: _Z10ndrange_1Dmmm
; CHECK-NEXT: _Z10ndrange_2DPKm
; CHECK-NEXT: _Z10ndrange_2DPKmS0_
; CHECK-NEXT: _Z10ndrange_2DPKmS0_S0_
; CHECK-NEXT: _Z10ndrange_3DPKm
; CHECK-NEXT: _Z10ndrange_3DPKmS0_
; CHECK-NEXT: _Z10ndrange_3DPKmS0_S0_
; CHECK-NEXT: _Z10smoothstepDv3_dS_S_
; CHECK-NEXT: _Z10smoothstepddDv16_d
; CHECK-NEXT: _Z10smoothstepddDv2_d
; CHECK-NEXT: _Z10smoothstepddDv3_d
; CHECK-NEXT: _Z10smoothstepddDv4_d
; CHECK-NEXT: _Z10smoothstepddDv8_d
; CHECK-NEXT: _Z10smoothstepffDv16_f
; CHECK-NEXT: _Z10smoothstepffDv2_f
; CHECK-NEXT: _Z10smoothstepffDv3_f
; CHECK-NEXT: _Z10smoothstepffDv4_f
; CHECK-NEXT: _Z10smoothstepffDv8_f
; CHECK-NEXT: _Z10soa_cross3Dv16_dS_S_S_S_S_PS_S1_S1_
; CHECK-NEXT: _Z10soa_cross3Dv16_fS_S_S_S_S_PS_S1_S1_
; CHECK-NEXT: _Z10soa_cross3Dv4_dS_S_S_S_S_PS_S1_S1_
; CHECK-NEXT: _Z10soa_cross3Dv4_fS_S_S_S_S_PS_S1_S1_
; CHECK-NEXT: _Z10soa_cross3Dv8_dS_S_S_S_S_PS_S1_S1_
; CHECK-NEXT: _Z10soa_cross3Dv8_fS_S_S_S_S_PS_S1_S1_
; CHECK-NEXT: _Z10soa_cross4Dv16_dS_S_S_S_S_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z10soa_cross4Dv16_fS_S_S_S_S_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z10soa_cross4Dv4_dS_S_S_S_S_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z10soa_cross4Dv4_fS_S_S_S_S_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z10soa_cross4Dv8_dS_S_S_S_S_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z10soa_cross4Dv8_fS_S_S_S_S_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z10vload_halfmPKDh
; CHECK-NEXT: _Z10vload_halfmPU3AS1KDh
; CHECK-NEXT: _Z10vload_halfmPU3AS2KDh
; CHECK-NEXT: _Z10vload_halfmPU3AS3KDh
; CHECK-NEXT: _Z10vload_halfmPU3AS4KDh
; CHECK-NEXT: _Z11GetImagePtr20ocl_image1d_array_rof
; CHECK-NEXT: _Z11GetImagePtr20ocl_image1d_array_roi
; CHECK-NEXT: _Z11GetImagePtr20ocl_image1d_array_rwf
; CHECK-NEXT: _Z11GetImagePtr20ocl_image1d_array_rwi
; CHECK-NEXT: _Z11GetImagePtr20ocl_image1d_array_wof
; CHECK-NEXT: _Z11GetImagePtr20ocl_image1d_array_woi
; CHECK-NEXT: _Z11GetImagePtr20ocl_image2d_array_rof
; CHECK-NEXT: _Z11GetImagePtr20ocl_image2d_array_roi
; CHECK-NEXT: _Z11GetImagePtr20ocl_image2d_array_rwf
; CHECK-NEXT: _Z11GetImagePtr20ocl_image2d_array_rwi
; CHECK-NEXT: _Z11GetImagePtr20ocl_image2d_array_wof
; CHECK-NEXT: _Z11GetImagePtr20ocl_image2d_array_woi
; CHECK-NEXT: _Z11GetImagePtr26ocl_image2d_array_depth_rof
; CHECK-NEXT: _Z11GetImagePtr26ocl_image2d_array_depth_roi
; CHECK-NEXT: _Z11GetImagePtr26ocl_image2d_array_depth_rwf
; CHECK-NEXT: _Z11GetImagePtr26ocl_image2d_array_depth_rwi
; CHECK-NEXT: _Z11GetImagePtr26ocl_image2d_array_depth_wof
; CHECK-NEXT: _Z11GetImagePtr26ocl_image2d_array_depth_woi
; CHECK-NEXT: _Z11__ocl20_adddd
; CHECK-NEXT: _Z11__ocl20_addff
; CHECK-NEXT: _Z11__ocl20_addii
; CHECK-NEXT: _Z11__ocl20_addjj
; CHECK-NEXT: _Z11__ocl20_addll
; CHECK-NEXT: _Z11__ocl20_addml
; CHECK-NEXT: _Z11__ocl20_addmm
; CHECK-NEXT: _Z11__ocl20_andii
; CHECK-NEXT: _Z11__ocl20_andjj
; CHECK-NEXT: _Z11__ocl20_andll
; CHECK-NEXT: _Z11__ocl20_andlm
; CHECK-NEXT: _Z11__ocl20_andml
; CHECK-NEXT: _Z11__ocl20_andmm
; CHECK-NEXT: _Z11__ocl20_maxii
; CHECK-NEXT: _Z11__ocl20_maxjj
; CHECK-NEXT: _Z11__ocl20_maxll
; CHECK-NEXT: _Z11__ocl20_maxlm
; CHECK-NEXT: _Z11__ocl20_maxml
; CHECK-NEXT: _Z11__ocl20_maxmm
; CHECK-NEXT: _Z11__ocl20_minii
; CHECK-NEXT: _Z11__ocl20_minjj
; CHECK-NEXT: _Z11__ocl20_minll
; CHECK-NEXT: _Z11__ocl20_minlm
; CHECK-NEXT: _Z11__ocl20_minml
; CHECK-NEXT: _Z11__ocl20_minmm
; CHECK-NEXT: _Z11__ocl20_subdd
; CHECK-NEXT: _Z11__ocl20_subff
; CHECK-NEXT: _Z11__ocl20_subii
; CHECK-NEXT: _Z11__ocl20_subjj
; CHECK-NEXT: _Z11__ocl20_subll
; CHECK-NEXT: _Z11__ocl20_subml
; CHECK-NEXT: _Z11__ocl20_submm
; CHECK-NEXT: _Z11__ocl20_xorii
; CHECK-NEXT: _Z11__ocl20_xorjj
; CHECK-NEXT: _Z11__ocl20_xorll
; CHECK-NEXT: _Z11__ocl20_xorlm
; CHECK-NEXT: _Z11__ocl20_xorml
; CHECK-NEXT: _Z11__ocl20_xormm
; CHECK-NEXT: _Z11atomic_initPU3AS1VU7_Atomicdd
; CHECK-NEXT: _Z11atomic_initPU3AS1VU7_Atomicff
; CHECK-NEXT: _Z11atomic_initPU3AS1VU7_Atomicii
; CHECK-NEXT: _Z11atomic_initPU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z11atomic_initPU3AS1VU7_Atomicll
; CHECK-NEXT: _Z11atomic_initPU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z11atomic_initPU3AS3VU7_Atomicdd
; CHECK-NEXT: _Z11atomic_initPU3AS3VU7_Atomicff
; CHECK-NEXT: _Z11atomic_initPU3AS3VU7_Atomicii
; CHECK-NEXT: _Z11atomic_initPU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z11atomic_initPU3AS3VU7_Atomicll
; CHECK-NEXT: _Z11atomic_initPU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z11atomic_initPU3AS4VU7_Atomicdd
; CHECK-NEXT: _Z11atomic_initPU3AS4VU7_Atomicff
; CHECK-NEXT: _Z11atomic_initPU3AS4VU7_Atomicii
; CHECK-NEXT: _Z11atomic_initPU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z11atomic_initPU3AS4VU7_Atomicll
; CHECK-NEXT: _Z11atomic_initPU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z11atomic_loadPU3AS1VU7_AtomicDh
; CHECK-NEXT: _Z11atomic_loadPU3AS1VU7_Atomicd
; CHECK-NEXT: _Z11atomic_loadPU3AS1VU7_Atomicf
; CHECK-NEXT: _Z11atomic_loadPU3AS1VU7_Atomici
; CHECK-NEXT: _Z11atomic_loadPU3AS1VU7_Atomicj
; CHECK-NEXT: _Z11atomic_loadPU3AS1VU7_Atomicl
; CHECK-NEXT: _Z11atomic_loadPU3AS1VU7_Atomicm
; CHECK-NEXT: _Z11atomic_loadPU3AS3VU7_AtomicDh
; CHECK-NEXT: _Z11atomic_loadPU3AS3VU7_Atomicd
; CHECK-NEXT: _Z11atomic_loadPU3AS3VU7_Atomicf
; CHECK-NEXT: _Z11atomic_loadPU3AS3VU7_Atomici
; CHECK-NEXT: _Z11atomic_loadPU3AS3VU7_Atomicj
; CHECK-NEXT: _Z11atomic_loadPU3AS3VU7_Atomicl
; CHECK-NEXT: _Z11atomic_loadPU3AS3VU7_Atomicm
; CHECK-NEXT: _Z11atomic_loadPU3AS4VU7_AtomicDh
; CHECK-NEXT: _Z11atomic_loadPU3AS4VU7_Atomicd
; CHECK-NEXT: _Z11atomic_loadPU3AS4VU7_Atomicf
; CHECK-NEXT: _Z11atomic_loadPU3AS4VU7_Atomici
; CHECK-NEXT: _Z11atomic_loadPU3AS4VU7_Atomicj
; CHECK-NEXT: _Z11atomic_loadPU3AS4VU7_Atomicl
; CHECK-NEXT: _Z11atomic_loadPU3AS4VU7_Atomicm
; CHECK-NEXT: _Z11atomic_xchgPU3AS1Vff
; CHECK-NEXT: _Z11atomic_xchgPU3AS1Vii
; CHECK-NEXT: _Z11atomic_xchgPU3AS1Vjj
; CHECK-NEXT: _Z11atomic_xchgPU3AS3Vff
; CHECK-NEXT: _Z11atomic_xchgPU3AS3Vii
; CHECK-NEXT: _Z11atomic_xchgPU3AS3Vjj
; CHECK-NEXT: _Z11downConvertDv16_l
; CHECK-NEXT: _Z11downConvertDv4_l
; CHECK-NEXT: _Z11downConvertDv8_l
; CHECK-NEXT: _Z11half_divideDv16_fS_
; CHECK-NEXT: _Z11isunorderedDv16_fS_
; CHECK-NEXT: _Z11isunorderedDv3_dS_
; CHECK-NEXT: _Z11isunorderedDv4_dS_
; CHECK-NEXT: _Z11isunorderedDv8_dS_
; CHECK-NEXT: _Z11isunorderedDv8_fS_
; CHECK-NEXT: _Z11native_acosDv16_f
; CHECK-NEXT: _Z11native_acosDv8_d
; CHECK-NEXT: _Z11native_asinDv16_f
; CHECK-NEXT: _Z11native_asinDv8_d
; CHECK-NEXT: _Z11native_atanDv16_f
; CHECK-NEXT: _Z11native_atanDv8_d
; CHECK-NEXT: _Z11native_cbrtDv16_f
; CHECK-NEXT: _Z11native_cbrtDv8_d
; CHECK-NEXT: _Z11native_coshDv16_f
; CHECK-NEXT: _Z11native_coshDv8_d
; CHECK-NEXT: _Z11native_erfcDv16_f
; CHECK-NEXT: _Z11native_erfcDv8_d
; CHECK-NEXT: _Z11native_exp2Dv16_f
; CHECK-NEXT: _Z11native_exp2Dv8_d
; CHECK-NEXT: _Z11native_log2Dv16_f
; CHECK-NEXT: _Z11native_log2Dv8_d
; CHECK-NEXT: _Z11native_pownDv16_fDv16_i
; CHECK-NEXT: _Z11native_pownDv8_dDv8_i
; CHECK-NEXT: _Z11native_powrDv16_fS_
; CHECK-NEXT: _Z11native_powrDv8_dS_
; CHECK-NEXT: _Z11native_sinhDv16_f
; CHECK-NEXT: _Z11native_sinhDv8_d
; CHECK-NEXT: _Z11native_sqrtDv16_f
; CHECK-NEXT: _Z11native_sqrtDv8_d
; CHECK-NEXT: _Z11native_sqrtDv8_f
; CHECK-NEXT: _Z11native_sqrtd
; CHECK-NEXT: _Z11native_sqrtf
; CHECK-NEXT: _Z11native_tanhDv16_f
; CHECK-NEXT: _Z11native_tanhDv8_d
; CHECK-NEXT: _Z11read_imagef14ocl_image1d_ro11ocl_samplerf
; CHECK-NEXT: _Z11read_imagef14ocl_image1d_ro11ocl_sampleri
; CHECK-NEXT: _Z11read_imagef14ocl_image1d_roi
; CHECK-NEXT: _Z11read_imagef14ocl_image1d_rw11ocl_samplerf
; CHECK-NEXT: _Z11read_imagef14ocl_image1d_rw11ocl_sampleri
; CHECK-NEXT: _Z11read_imagef14ocl_image1d_rwi
; CHECK-NEXT: _Z11read_imagef14ocl_image2d_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagef14ocl_image2d_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagef14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z11read_imagef14ocl_image2d_rw11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagef14ocl_image2d_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagef14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z11read_imagef14ocl_image2d_wo11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagef14ocl_image3d_ro11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagef14ocl_image3d_ro11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagef14ocl_image3d_roDv4_i
; CHECK-NEXT: _Z11read_imagef14ocl_image3d_rw11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagef14ocl_image3d_rw11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagef14ocl_image3d_rwDv4_i
; CHECK-NEXT: _Z11read_imagef20ocl_image1d_array_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagef20ocl_image1d_array_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagef20ocl_image1d_array_roDv2_i
; CHECK-NEXT: _Z11read_imagef20ocl_image1d_array_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagef20ocl_image1d_array_rwDv2_i
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_array_ro11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_array_ro11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_array_roDv4_i
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_array_rw11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_array_rw11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_array_rwDv4_i
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_depth_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_depth_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_depth_roDv2_i
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_depth_rw11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_depth_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_depth_rwDv2_i
; CHECK-NEXT: _Z11read_imagef20ocl_image2d_depth_wo11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagef21ocl_image1d_buffer_roi
; CHECK-NEXT: _Z11read_imagef21ocl_image1d_buffer_rwi
; CHECK-NEXT: _Z11read_imagef26ocl_image2d_array_depth_ro11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagef26ocl_image2d_array_depth_ro11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagef26ocl_image2d_array_depth_roDv4_i
; CHECK-NEXT: _Z11read_imagef26ocl_image2d_array_depth_rw11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagef26ocl_image2d_array_depth_rw11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagef26ocl_image2d_array_depth_rwDv4_i
; CHECK-NEXT: _Z11read_imagei14ocl_image1d_ro11ocl_samplerf
; CHECK-NEXT: _Z11read_imagei14ocl_image1d_ro11ocl_sampleri
; CHECK-NEXT: _Z11read_imagei14ocl_image1d_roi
; CHECK-NEXT: _Z11read_imagei14ocl_image1d_rw11ocl_samplerf
; CHECK-NEXT: _Z11read_imagei14ocl_image1d_rw11ocl_sampleri
; CHECK-NEXT: _Z11read_imagei14ocl_image1d_rwi
; CHECK-NEXT: _Z11read_imagei14ocl_image2d_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagei14ocl_image2d_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagei14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z11read_imagei14ocl_image2d_rw11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagei14ocl_image2d_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagei14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z11read_imagei14ocl_image3d_ro11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagei14ocl_image3d_ro11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagei14ocl_image3d_roDv4_i
; CHECK-NEXT: _Z11read_imagei14ocl_image3d_rw11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagei14ocl_image3d_rw11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagei14ocl_image3d_rwDv4_i
; CHECK-NEXT: _Z11read_imagei20ocl_image1d_array_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagei20ocl_image1d_array_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagei20ocl_image1d_array_roDv2_i
; CHECK-NEXT: _Z11read_imagei20ocl_image1d_array_rw11ocl_samplerDv2_f
; CHECK-NEXT: _Z11read_imagei20ocl_image1d_array_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z11read_imagei20ocl_image1d_array_rwDv2_i
; CHECK-NEXT: _Z11read_imagei20ocl_image2d_array_ro11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagei20ocl_image2d_array_ro11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagei20ocl_image2d_array_roDv4_i
; CHECK-NEXT: _Z11read_imagei20ocl_image2d_array_rw11ocl_samplerDv4_f
; CHECK-NEXT: _Z11read_imagei20ocl_image2d_array_rw11ocl_samplerDv4_i
; CHECK-NEXT: _Z11read_imagei20ocl_image2d_array_rwDv4_i
; CHECK-NEXT: _Z11read_imagei21ocl_image1d_buffer_roi
; CHECK-NEXT: _Z11read_imagei21ocl_image1d_buffer_rwi
; CHECK-NEXT: _Z11vload_half2mPKDh
; CHECK-NEXT: _Z11vload_half2mPU3AS1KDh
; CHECK-NEXT: _Z11vload_half2mPU3AS2KDh
; CHECK-NEXT: _Z11vload_half2mPU3AS3KDh
; CHECK-NEXT: _Z11vload_half2mPU3AS4KDh
; CHECK-NEXT: _Z11vload_half3mPKDh
; CHECK-NEXT: _Z11vload_half3mPU3AS1KDh
; CHECK-NEXT: _Z11vload_half3mPU3AS2KDh
; CHECK-NEXT: _Z11vload_half3mPU3AS3KDh
; CHECK-NEXT: _Z11vload_half3mPU3AS4KDh
; CHECK-NEXT: _Z11vload_half4mPKDh
; CHECK-NEXT: _Z11vload_half4mPU3AS1KDh
; CHECK-NEXT: _Z11vload_half4mPU3AS2KDh
; CHECK-NEXT: _Z11vload_half4mPU3AS3KDh
; CHECK-NEXT: _Z11vload_half4mPU3AS4KDh
; CHECK-NEXT: _Z11vload_half8mPKDh
; CHECK-NEXT: _Z11vload_half8mPU3AS1KDh
; CHECK-NEXT: _Z11vload_half8mPU3AS2KDh
; CHECK-NEXT: _Z11vload_half8mPU3AS3KDh
; CHECK-NEXT: _Z11vload_half8mPU3AS4KDh
; CHECK-NEXT: _Z11vloada_halfmPKDh
; CHECK-NEXT: _Z11vloada_halfmPU3AS1KDh
; CHECK-NEXT: _Z11vloada_halfmPU3AS2KDh
; CHECK-NEXT: _Z11vloada_halfmPU3AS3KDh
; CHECK-NEXT: _Z11vloada_halfmPU3AS4KDh
; CHECK-NEXT: _Z11vstore_halfdmPDh
; CHECK-NEXT: _Z11vstore_halfdmPU3AS1Dh
; CHECK-NEXT: _Z11vstore_halfdmPU3AS3Dh
; CHECK-NEXT: _Z11vstore_halfdmPU3AS4Dh
; CHECK-NEXT: _Z11vstore_halffmPDh
; CHECK-NEXT: _Z11vstore_halffmPU3AS1Dh
; CHECK-NEXT: _Z11vstore_halffmPU3AS3Dh
; CHECK-NEXT: _Z11vstore_halffmPU3AS4Dh
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS1Viii
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS1Vjjj
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS1Vlll
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS1Vmmm
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS1iii
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS1jjj
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS1lll
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS1mmm
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS3Viii
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS3Vjjj
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS3Vlll
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS3Vmmm
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS3iii
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS3jjj
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS3lll
; CHECK-NEXT: _Z12atom_cmpxchgPU3AS3mmm
; CHECK-NEXT: _Z12atomic_storePU3AS1VU7_AtomicDhDh
; CHECK-NEXT: _Z12atomic_storePU3AS1VU7_Atomicdd
; CHECK-NEXT: _Z12atomic_storePU3AS1VU7_Atomicff
; CHECK-NEXT: _Z12atomic_storePU3AS1VU7_Atomicii
; CHECK-NEXT: _Z12atomic_storePU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z12atomic_storePU3AS1VU7_Atomicll
; CHECK-NEXT: _Z12atomic_storePU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z12atomic_storePU3AS3VU7_AtomicDhDh
; CHECK-NEXT: _Z12atomic_storePU3AS3VU7_Atomicdd
; CHECK-NEXT: _Z12atomic_storePU3AS3VU7_Atomicff
; CHECK-NEXT: _Z12atomic_storePU3AS3VU7_Atomicii
; CHECK-NEXT: _Z12atomic_storePU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z12atomic_storePU3AS3VU7_Atomicll
; CHECK-NEXT: _Z12atomic_storePU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z12atomic_storePU3AS4VU7_AtomicDhDh
; CHECK-NEXT: _Z12atomic_storePU3AS4VU7_Atomicdd
; CHECK-NEXT: _Z12atomic_storePU3AS4VU7_Atomicff
; CHECK-NEXT: _Z12atomic_storePU3AS4VU7_Atomicii
; CHECK-NEXT: _Z12atomic_storePU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z12atomic_storePU3AS4VU7_Atomicll
; CHECK-NEXT: _Z12atomic_storePU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z12modf_ret2ptrDv16_dPS_S1_
; CHECK-NEXT: _Z12modf_ret2ptrDv16_fPS_S1_
; CHECK-NEXT: _Z12modf_ret2ptrDv4_dPS_S1_
; CHECK-NEXT: _Z12modf_ret2ptrDv4_fPS_S1_
; CHECK-NEXT: _Z12modf_ret2ptrDv8_dPS_S1_
; CHECK-NEXT: _Z12modf_ret2ptrDv8_fPS_S1_
; CHECK-NEXT: _Z12native_acoshDv16_f
; CHECK-NEXT: _Z12native_acoshDv8_d
; CHECK-NEXT: _Z12native_asinhDv16_f
; CHECK-NEXT: _Z12native_asinhDv8_d
; CHECK-NEXT: _Z12native_atan2Dv16_fS_
; CHECK-NEXT: _Z12native_atan2Dv8_dS_
; CHECK-NEXT: _Z12native_atanhDv16_f
; CHECK-NEXT: _Z12native_atanhDv8_d
; CHECK-NEXT: _Z12native_cospiDv16_f
; CHECK-NEXT: _Z12native_cospiDv8_d
; CHECK-NEXT: _Z12native_exp10Dv16_f
; CHECK-NEXT: _Z12native_exp10Dv8_d
; CHECK-NEXT: _Z12native_expm1Dv16_f
; CHECK-NEXT: _Z12native_expm1Dv8_d
; CHECK-NEXT: _Z12native_fractDv16_dPS_
; CHECK-NEXT: _Z12native_fractDv16_dPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv16_dPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv16_dPU3AS4S_
; CHECK-NEXT: _Z12native_fractDv16_fPS_
; CHECK-NEXT: _Z12native_fractDv16_fPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv16_fPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv16_fPU3AS4S_
; CHECK-NEXT: _Z12native_fractDv2_dPS_
; CHECK-NEXT: _Z12native_fractDv2_dPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv2_dPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv2_dPU3AS4S_
; CHECK-NEXT: _Z12native_fractDv2_fPS_
; CHECK-NEXT: _Z12native_fractDv2_fPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv2_fPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv2_fPU3AS4S_
; CHECK-NEXT: _Z12native_fractDv3_dPS_
; CHECK-NEXT: _Z12native_fractDv3_dPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv3_dPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv3_dPU3AS4S_
; CHECK-NEXT: _Z12native_fractDv3_fPS_
; CHECK-NEXT: _Z12native_fractDv3_fPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv3_fPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv3_fPU3AS4S_
; CHECK-NEXT: _Z12native_fractDv4_dPS_
; CHECK-NEXT: _Z12native_fractDv4_dPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv4_dPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv4_dPU3AS4S_
; CHECK-NEXT: _Z12native_fractDv4_fPS_
; CHECK-NEXT: _Z12native_fractDv4_fPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv4_fPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv4_fPU3AS4S_
; CHECK-NEXT: _Z12native_fractDv8_dPS_
; CHECK-NEXT: _Z12native_fractDv8_dPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv8_dPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv8_dPU3AS4S_
; CHECK-NEXT: _Z12native_fractDv8_fPS_
; CHECK-NEXT: _Z12native_fractDv8_fPU3AS1S_
; CHECK-NEXT: _Z12native_fractDv8_fPU3AS3S_
; CHECK-NEXT: _Z12native_fractDv8_fPU3AS4S_
; CHECK-NEXT: _Z12native_fractdPU3AS1d
; CHECK-NEXT: _Z12native_fractdPU3AS3d
; CHECK-NEXT: _Z12native_fractdPU3AS4d
; CHECK-NEXT: _Z12native_fractdPd
; CHECK-NEXT: _Z12native_fractfPU3AS1f
; CHECK-NEXT: _Z12native_fractfPU3AS3f
; CHECK-NEXT: _Z12native_fractfPU3AS4f
; CHECK-NEXT: _Z12native_fractfPf
; CHECK-NEXT: _Z12native_log10Dv16_f
; CHECK-NEXT: _Z12native_log10Dv8_d
; CHECK-NEXT: _Z12native_log1pDv16_f
; CHECK-NEXT: _Z12native_log1pDv8_d
; CHECK-NEXT: _Z12native_rcbrtDv16_f
; CHECK-NEXT: _Z12native_rcbrtDv8_d
; CHECK-NEXT: _Z12native_recipDv16_f
; CHECK-NEXT: _Z12native_recipDv8_d
; CHECK-NEXT: _Z12native_recipDv8_f
; CHECK-NEXT: _Z12native_recipd
; CHECK-NEXT: _Z12native_recipf
; CHECK-NEXT: _Z12native_rootnDv16_fDv16_i
; CHECK-NEXT: _Z12native_rootnDv8_dDv8_i
; CHECK-NEXT: _Z12native_rsqrtDv16_f
; CHECK-NEXT: _Z12native_rsqrtDv8_d
; CHECK-NEXT: _Z12native_rsqrtDv8_f
; CHECK-NEXT: _Z12native_rsqrtd
; CHECK-NEXT: _Z12native_rsqrtf
; CHECK-NEXT: _Z12native_sinpiDv16_f
; CHECK-NEXT: _Z12native_sinpiDv8_d
; CHECK-NEXT: _Z12native_tanpiDv16_f
; CHECK-NEXT: _Z12native_tanpiDv8_d
; CHECK-NEXT: _Z12read_imageui14ocl_image1d_ro11ocl_samplerf
; CHECK-NEXT: _Z12read_imageui14ocl_image1d_ro11ocl_sampleri
; CHECK-NEXT: _Z12read_imageui14ocl_image1d_roi
; CHECK-NEXT: _Z12read_imageui14ocl_image1d_rw11ocl_samplerf
; CHECK-NEXT: _Z12read_imageui14ocl_image1d_rw11ocl_sampleri
; CHECK-NEXT: _Z12read_imageui14ocl_image1d_rwi
; CHECK-NEXT: _Z12read_imageui14ocl_image2d_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z12read_imageui14ocl_image2d_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z12read_imageui14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z12read_imageui14ocl_image2d_rw11ocl_samplerDv2_f
; CHECK-NEXT: _Z12read_imageui14ocl_image2d_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z12read_imageui14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z12read_imageui14ocl_image3d_ro11ocl_samplerDv4_f
; CHECK-NEXT: _Z12read_imageui14ocl_image3d_ro11ocl_samplerDv4_i
; CHECK-NEXT: _Z12read_imageui14ocl_image3d_roDv4_i
; CHECK-NEXT: _Z12read_imageui14ocl_image3d_rw11ocl_samplerDv4_f
; CHECK-NEXT: _Z12read_imageui14ocl_image3d_rw11ocl_samplerDv4_i
; CHECK-NEXT: _Z12read_imageui14ocl_image3d_rwDv4_i
; CHECK-NEXT: _Z12read_imageui20ocl_image1d_array_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z12read_imageui20ocl_image1d_array_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z12read_imageui20ocl_image1d_array_roDv2_i
; CHECK-NEXT: _Z12read_imageui20ocl_image1d_array_rw11ocl_samplerDv2_f
; CHECK-NEXT: _Z12read_imageui20ocl_image1d_array_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z12read_imageui20ocl_image1d_array_rwDv2_i
; CHECK-NEXT: _Z12read_imageui20ocl_image2d_array_ro11ocl_samplerDv4_f
; CHECK-NEXT: _Z12read_imageui20ocl_image2d_array_ro11ocl_samplerDv4_i
; CHECK-NEXT: _Z12read_imageui20ocl_image2d_array_roDv4_i
; CHECK-NEXT: _Z12read_imageui20ocl_image2d_array_rw11ocl_samplerDv4_f
; CHECK-NEXT: _Z12read_imageui20ocl_image2d_array_rw11ocl_samplerDv4_i
; CHECK-NEXT: _Z12read_imageui20ocl_image2d_array_rwDv4_i
; CHECK-NEXT: _Z12read_imageui21ocl_image1d_buffer_roi
; CHECK-NEXT: _Z12read_imageui21ocl_image1d_buffer_rwi
; CHECK-NEXT: _Z12retain_event12ocl_clkevent
; CHECK-NEXT: _Z12vload_half16mPKDh
; CHECK-NEXT: _Z12vload_half16mPU3AS1KDh
; CHECK-NEXT: _Z12vload_half16mPU3AS2KDh
; CHECK-NEXT: _Z12vload_half16mPU3AS3KDh
; CHECK-NEXT: _Z12vload_half16mPU3AS4KDh
; CHECK-NEXT: _Z12vloada_half2mPKDh
; CHECK-NEXT: _Z12vloada_half2mPU3AS1KDh
; CHECK-NEXT: _Z12vloada_half2mPU3AS2KDh
; CHECK-NEXT: _Z12vloada_half2mPU3AS3KDh
; CHECK-NEXT: _Z12vloada_half2mPU3AS4KDh
; CHECK-NEXT: _Z12vloada_half3mPKDh
; CHECK-NEXT: _Z12vloada_half3mPU3AS1KDh
; CHECK-NEXT: _Z12vloada_half3mPU3AS2KDh
; CHECK-NEXT: _Z12vloada_half3mPU3AS3KDh
; CHECK-NEXT: _Z12vloada_half3mPU3AS4KDh
; CHECK-NEXT: _Z12vloada_half4mPKDh
; CHECK-NEXT: _Z12vloada_half4mPU3AS1KDh
; CHECK-NEXT: _Z12vloada_half4mPU3AS2KDh
; CHECK-NEXT: _Z12vloada_half4mPU3AS3KDh
; CHECK-NEXT: _Z12vloada_half4mPU3AS4KDh
; CHECK-NEXT: _Z12vloada_half8mPKDh
; CHECK-NEXT: _Z12vloada_half8mPU3AS1KDh
; CHECK-NEXT: _Z12vloada_half8mPU3AS2KDh
; CHECK-NEXT: _Z12vloada_half8mPU3AS3KDh
; CHECK-NEXT: _Z12vloada_half8mPU3AS4KDh
; CHECK-NEXT: _Z12vstore_half2Dv2_dmPDh
; CHECK-NEXT: _Z12vstore_half2Dv2_dmPU3AS1Dh
; CHECK-NEXT: _Z12vstore_half2Dv2_dmPU3AS3Dh
; CHECK-NEXT: _Z12vstore_half2Dv2_dmPU3AS4Dh
; CHECK-NEXT: _Z12vstore_half2Dv2_fmPDh
; CHECK-NEXT: _Z12vstore_half2Dv2_fmPU3AS1Dh
; CHECK-NEXT: _Z12vstore_half2Dv2_fmPU3AS3Dh
; CHECK-NEXT: _Z12vstore_half2Dv2_fmPU3AS4Dh
; CHECK-NEXT: _Z12vstore_half3Dv3_dmPDh
; CHECK-NEXT: _Z12vstore_half3Dv3_dmPU3AS1Dh
; CHECK-NEXT: _Z12vstore_half3Dv3_dmPU3AS3Dh
; CHECK-NEXT: _Z12vstore_half3Dv3_dmPU3AS4Dh
; CHECK-NEXT: _Z12vstore_half3Dv3_fmPDh
; CHECK-NEXT: _Z12vstore_half3Dv3_fmPU3AS1Dh
; CHECK-NEXT: _Z12vstore_half3Dv3_fmPU3AS3Dh
; CHECK-NEXT: _Z12vstore_half3Dv3_fmPU3AS4Dh
; CHECK-NEXT: _Z12vstore_half4Dv4_dmPDh
; CHECK-NEXT: _Z12vstore_half4Dv4_dmPU3AS1Dh
; CHECK-NEXT: _Z12vstore_half4Dv4_dmPU3AS3Dh
; CHECK-NEXT: _Z12vstore_half4Dv4_dmPU3AS4Dh
; CHECK-NEXT: _Z12vstore_half4Dv4_fmPDh
; CHECK-NEXT: _Z12vstore_half4Dv4_fmPU3AS1Dh
; CHECK-NEXT: _Z12vstore_half4Dv4_fmPU3AS3Dh
; CHECK-NEXT: _Z12vstore_half4Dv4_fmPU3AS4Dh
; CHECK-NEXT: _Z12vstore_half8Dv8_dmPDh
; CHECK-NEXT: _Z12vstore_half8Dv8_dmPU3AS1Dh
; CHECK-NEXT: _Z12vstore_half8Dv8_dmPU3AS3Dh
; CHECK-NEXT: _Z12vstore_half8Dv8_dmPU3AS4Dh
; CHECK-NEXT: _Z12vstore_half8Dv8_fmPDh
; CHECK-NEXT: _Z12vstore_half8Dv8_fmPU3AS1Dh
; CHECK-NEXT: _Z12vstore_half8Dv8_fmPU3AS3Dh
; CHECK-NEXT: _Z12vstore_half8Dv8_fmPU3AS4Dh
; CHECK-NEXT: _Z12vstorea_halfdmPDh
; CHECK-NEXT: _Z12vstorea_halfdmPU3AS1Dh
; CHECK-NEXT: _Z12vstorea_halfdmPU3AS3Dh
; CHECK-NEXT: _Z12vstorea_halfdmPU3AS4Dh
; CHECK-NEXT: _Z12vstorea_halffmPDh
; CHECK-NEXT: _Z12vstorea_halffmPU3AS1Dh
; CHECK-NEXT: _Z12vstorea_halffmPU3AS3Dh
; CHECK-NEXT: _Z12vstorea_halffmPU3AS4Dh
; CHECK-NEXT: _Z12write_imagef14ocl_image1d_rwiDv4_f
; CHECK-NEXT: _Z12write_imagef14ocl_image1d_woiDv4_f
; CHECK-NEXT: _Z12write_imagef14ocl_image2d_rwDv2_iDv4_f
; CHECK-NEXT: _Z12write_imagef14ocl_image2d_woDv2_iDv4_f
; CHECK-NEXT: _Z12write_imagef14ocl_image3d_rwDv4_iDv4_f
; CHECK-NEXT: _Z12write_imagef14ocl_image3d_woDv4_iDv4_f
; CHECK-NEXT: _Z12write_imagef20ocl_image1d_array_rwDv2_iDv4_f
; CHECK-NEXT: _Z12write_imagef20ocl_image1d_array_woDv2_iDv4_f
; CHECK-NEXT: _Z12write_imagef20ocl_image2d_array_rwDv4_iDv4_f
; CHECK-NEXT: _Z12write_imagef20ocl_image2d_array_woDv4_iDv4_f
; CHECK-NEXT: _Z12write_imagef20ocl_image2d_depth_rwDv2_if
; CHECK-NEXT: _Z12write_imagef20ocl_image2d_depth_woDv2_if
; CHECK-NEXT: _Z12write_imagef21ocl_image1d_buffer_rwiDv4_f
; CHECK-NEXT: _Z12write_imagef21ocl_image1d_buffer_woiDv4_f
; CHECK-NEXT: _Z12write_imagef26ocl_image2d_array_depth_rwDv4_if
; CHECK-NEXT: _Z12write_imagef26ocl_image2d_array_depth_woDv4_if
; CHECK-NEXT: _Z12write_imagei14ocl_image1d_rwiDv4_i
; CHECK-NEXT: _Z12write_imagei14ocl_image1d_woiDv4_i
; CHECK-NEXT: _Z12write_imagei14ocl_image2d_rwDv2_iDv4_i
; CHECK-NEXT: _Z12write_imagei14ocl_image2d_woDv2_iDv4_i
; CHECK-NEXT: _Z12write_imagei14ocl_image3d_rwDv4_iS0_
; CHECK-NEXT: _Z12write_imagei14ocl_image3d_woDv4_iS0_
; CHECK-NEXT: _Z12write_imagei20ocl_image1d_array_rwDv2_iDv4_i
; CHECK-NEXT: _Z12write_imagei20ocl_image1d_array_woDv2_iDv4_i
; CHECK-NEXT: _Z12write_imagei20ocl_image2d_array_rwDv4_iS0_
; CHECK-NEXT: _Z12write_imagei20ocl_image2d_array_woDv4_iS0_
; CHECK-NEXT: _Z12write_imagei21ocl_image1d_buffer_rwiDv4_i
; CHECK-NEXT: _Z12write_imagei21ocl_image1d_buffer_woiDv4_i
; CHECK-NEXT: _Z13GetImagePtr2dP15_image_aux_dataf
; CHECK-NEXT: _Z13GetImagePtr2dP15_image_aux_datai
; CHECK-NEXT: _Z13convert_long8Dv8_d
; CHECK-NEXT: _Z13extract_pixel14ocl_image1d_roi
; CHECK-NEXT: _Z13extract_pixel14ocl_image1d_rwi
; CHECK-NEXT: _Z13extract_pixel14ocl_image1d_woi
; CHECK-NEXT: _Z13extract_pixel14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z13extract_pixel14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z13extract_pixel14ocl_image2d_woDv2_i
; CHECK-NEXT: _Z13extract_pixel14ocl_image3d_roDv4_i
; CHECK-NEXT: _Z13extract_pixel14ocl_image3d_rwDv4_i
; CHECK-NEXT: _Z13extract_pixel14ocl_image3d_woDv4_i
; CHECK-NEXT: _Z13extract_pixel20ocl_image1d_array_roDv2_i
; CHECK-NEXT: _Z13extract_pixel20ocl_image1d_array_rwDv2_i
; CHECK-NEXT: _Z13extract_pixel20ocl_image1d_array_woDv2_i
; CHECK-NEXT: _Z13extract_pixel20ocl_image2d_array_roDv4_i
; CHECK-NEXT: _Z13extract_pixel20ocl_image2d_array_rwDv4_i
; CHECK-NEXT: _Z13extract_pixel20ocl_image2d_array_woDv4_i
; CHECK-NEXT: _Z13extract_pixel20ocl_image2d_depth_roDv2_i
; CHECK-NEXT: _Z13extract_pixel20ocl_image2d_depth_rwDv2_i
; CHECK-NEXT: _Z13extract_pixel20ocl_image2d_depth_woDv2_i
; CHECK-NEXT: _Z13extract_pixel21ocl_image1d_buffer_roi
; CHECK-NEXT: _Z13extract_pixel21ocl_image1d_buffer_rwi
; CHECK-NEXT: _Z13extract_pixel21ocl_image1d_buffer_woi
; CHECK-NEXT: _Z13extract_pixel26ocl_image2d_array_depth_roDv4_i
; CHECK-NEXT: _Z13extract_pixel26ocl_image2d_array_depth_rwDv4_i
; CHECK-NEXT: _Z13extract_pixel26ocl_image2d_array_depth_woDv4_i
; CHECK-NEXT: _Z13fract_ret2ptrDv16_dPS_S1_
; CHECK-NEXT: _Z13fract_ret2ptrDv16_fPS_S1_
; CHECK-NEXT: _Z13fract_ret2ptrDv4_dPS_S1_
; CHECK-NEXT: _Z13fract_ret2ptrDv4_fPS_S1_
; CHECK-NEXT: _Z13fract_ret2ptrDv8_dPS_S1_
; CHECK-NEXT: _Z13fract_ret2ptrDv8_fPS_S1_
; CHECK-NEXT: _Z13get_image_dim14ocl_image2d_ro
; CHECK-NEXT: _Z13get_image_dim14ocl_image2d_rw
; CHECK-NEXT: _Z13get_image_dim14ocl_image2d_wo
; CHECK-NEXT: _Z13get_image_dim14ocl_image3d_ro
; CHECK-NEXT: _Z13get_image_dim14ocl_image3d_rw
; CHECK-NEXT: _Z13get_image_dim14ocl_image3d_wo
; CHECK-NEXT: _Z13get_image_dim20ocl_image2d_array_ro
; CHECK-NEXT: _Z13get_image_dim20ocl_image2d_array_rw
; CHECK-NEXT: _Z13get_image_dim20ocl_image2d_array_wo
; CHECK-NEXT: _Z13get_image_dim20ocl_image2d_depth_ro
; CHECK-NEXT: _Z13get_image_dim20ocl_image2d_depth_rw
; CHECK-NEXT: _Z13get_image_dim20ocl_image2d_depth_wo
; CHECK-NEXT: _Z13get_image_dim26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z13get_image_dim26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z13get_image_dim26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z13islessgreaterDv16_fS_
; CHECK-NEXT: _Z13islessgreaterDv3_dS_
; CHECK-NEXT: _Z13islessgreaterDv4_dS_
; CHECK-NEXT: _Z13islessgreaterDv8_dS_
; CHECK-NEXT: _Z13native_acospiDv16_f
; CHECK-NEXT: _Z13native_acospiDv8_d
; CHECK-NEXT: _Z13native_asinpiDv16_f
; CHECK-NEXT: _Z13native_asinpiDv8_d
; CHECK-NEXT: _Z13native_atanpiDv16_f
; CHECK-NEXT: _Z13native_atanpiDv8_d
; CHECK-NEXT: _Z13native_divideDv16_fS_
; CHECK-NEXT: _Z13native_divideDv8_dS_
; CHECK-NEXT: _Z13native_divideDv8_fS_
; CHECK-NEXT: _Z13native_sincosDv16_dPS_
; CHECK-NEXT: _Z13native_sincosDv16_dPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv16_dPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv16_dPU3AS4S_
; CHECK-NEXT: _Z13native_sincosDv16_fPS_
; CHECK-NEXT: _Z13native_sincosDv16_fPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv16_fPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv16_fPU3AS4S_
; CHECK-NEXT: _Z13native_sincosDv2_dPS_
; CHECK-NEXT: _Z13native_sincosDv2_dPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv2_dPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv2_dPU3AS4S_
; CHECK-NEXT: _Z13native_sincosDv2_fPS_
; CHECK-NEXT: _Z13native_sincosDv2_fPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv2_fPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv2_fPU3AS4S_
; CHECK-NEXT: _Z13native_sincosDv3_dPS_
; CHECK-NEXT: _Z13native_sincosDv3_dPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv3_dPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv3_dPU3AS4S_
; CHECK-NEXT: _Z13native_sincosDv3_fPS_
; CHECK-NEXT: _Z13native_sincosDv3_fPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv3_fPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv3_fPU3AS4S_
; CHECK-NEXT: _Z13native_sincosDv4_dPS_
; CHECK-NEXT: _Z13native_sincosDv4_dPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv4_dPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv4_dPU3AS4S_
; CHECK-NEXT: _Z13native_sincosDv4_fPS_
; CHECK-NEXT: _Z13native_sincosDv4_fPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv4_fPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv4_fPU3AS4S_
; CHECK-NEXT: _Z13native_sincosDv8_dPS_
; CHECK-NEXT: _Z13native_sincosDv8_dPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv8_dPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv8_dPU3AS4S_
; CHECK-NEXT: _Z13native_sincosDv8_fPS_
; CHECK-NEXT: _Z13native_sincosDv8_fPU3AS1S_
; CHECK-NEXT: _Z13native_sincosDv8_fPU3AS3S_
; CHECK-NEXT: _Z13native_sincosDv8_fPU3AS4S_
; CHECK-NEXT: _Z13native_sincosdPU3AS1d
; CHECK-NEXT: _Z13native_sincosdPU3AS3d
; CHECK-NEXT: _Z13native_sincosdPU3AS4d
; CHECK-NEXT: _Z13native_sincosdPd
; CHECK-NEXT: _Z13native_sincosfPU3AS1f
; CHECK-NEXT: _Z13native_sincosfPU3AS3f
; CHECK-NEXT: _Z13native_sincosfPU3AS4f
; CHECK-NEXT: _Z13native_sincosfPf
; CHECK-NEXT: _Z13release_event12ocl_clkevent
; CHECK-NEXT: _Z13sub_group_allDv16_iDv16_j
; CHECK-NEXT: _Z13sub_group_allDv32_iDv32_j
; CHECK-NEXT: _Z13sub_group_allDv4_iDv4_j
; CHECK-NEXT: _Z13sub_group_allDv64_iDv64_j
; CHECK-NEXT: _Z13sub_group_allDv8_iDv8_j
; CHECK-NEXT: _Z13sub_group_alli
; CHECK-NEXT: _Z13sub_group_anyDv16_iDv16_j
; CHECK-NEXT: _Z13sub_group_anyDv32_iDv32_j
; CHECK-NEXT: _Z13sub_group_anyDv4_iDv4_j
; CHECK-NEXT: _Z13sub_group_anyDv64_iDv64_j
; CHECK-NEXT: _Z13sub_group_anyDv8_iDv8_j
; CHECK-NEXT: _Z13sub_group_anyi
; CHECK-NEXT: _Z13vloada_half16mPKDh
; CHECK-NEXT: _Z13vloada_half16mPU3AS1KDh
; CHECK-NEXT: _Z13vloada_half16mPU3AS2KDh
; CHECK-NEXT: _Z13vloada_half16mPU3AS3KDh
; CHECK-NEXT: _Z13vloada_half16mPU3AS4KDh
; CHECK-NEXT: _Z13vstore_half16Dv16_dmPDh
; CHECK-NEXT: _Z13vstore_half16Dv16_dmPU3AS1Dh
; CHECK-NEXT: _Z13vstore_half16Dv16_dmPU3AS3Dh
; CHECK-NEXT: _Z13vstore_half16Dv16_dmPU3AS4Dh
; CHECK-NEXT: _Z13vstore_half16Dv16_fmPDh
; CHECK-NEXT: _Z13vstore_half16Dv16_fmPU3AS1Dh
; CHECK-NEXT: _Z13vstore_half16Dv16_fmPU3AS3Dh
; CHECK-NEXT: _Z13vstore_half16Dv16_fmPU3AS4Dh
; CHECK-NEXT: _Z13vstorea_half2Dv2_dmPDh
; CHECK-NEXT: _Z13vstorea_half2Dv2_dmPU3AS1Dh
; CHECK-NEXT: _Z13vstorea_half2Dv2_dmPU3AS3Dh
; CHECK-NEXT: _Z13vstorea_half2Dv2_dmPU3AS4Dh
; CHECK-NEXT: _Z13vstorea_half2Dv2_fmPDh
; CHECK-NEXT: _Z13vstorea_half2Dv2_fmPU3AS1Dh
; CHECK-NEXT: _Z13vstorea_half2Dv2_fmPU3AS3Dh
; CHECK-NEXT: _Z13vstorea_half2Dv2_fmPU3AS4Dh
; CHECK-NEXT: _Z13vstorea_half3Dv3_dmPDh
; CHECK-NEXT: _Z13vstorea_half3Dv3_dmPU3AS1Dh
; CHECK-NEXT: _Z13vstorea_half3Dv3_dmPU3AS3Dh
; CHECK-NEXT: _Z13vstorea_half3Dv3_dmPU3AS4Dh
; CHECK-NEXT: _Z13vstorea_half3Dv3_fmPDh
; CHECK-NEXT: _Z13vstorea_half3Dv3_fmPU3AS1Dh
; CHECK-NEXT: _Z13vstorea_half3Dv3_fmPU3AS3Dh
; CHECK-NEXT: _Z13vstorea_half3Dv3_fmPU3AS4Dh
; CHECK-NEXT: _Z13vstorea_half4Dv4_dmPDh
; CHECK-NEXT: _Z13vstorea_half4Dv4_dmPU3AS1Dh
; CHECK-NEXT: _Z13vstorea_half4Dv4_dmPU3AS3Dh
; CHECK-NEXT: _Z13vstorea_half4Dv4_dmPU3AS4Dh
; CHECK-NEXT: _Z13vstorea_half4Dv4_fmPDh
; CHECK-NEXT: _Z13vstorea_half4Dv4_fmPU3AS1Dh
; CHECK-NEXT: _Z13vstorea_half4Dv4_fmPU3AS3Dh
; CHECK-NEXT: _Z13vstorea_half4Dv4_fmPU3AS4Dh
; CHECK-NEXT: _Z13vstorea_half8Dv8_dmPDh
; CHECK-NEXT: _Z13vstorea_half8Dv8_dmPU3AS1Dh
; CHECK-NEXT: _Z13vstorea_half8Dv8_dmPU3AS3Dh
; CHECK-NEXT: _Z13vstorea_half8Dv8_dmPU3AS4Dh
; CHECK-NEXT: _Z13vstorea_half8Dv8_fmPDh
; CHECK-NEXT: _Z13vstorea_half8Dv8_fmPU3AS1Dh
; CHECK-NEXT: _Z13vstorea_half8Dv8_fmPU3AS3Dh
; CHECK-NEXT: _Z13vstorea_half8Dv8_fmPU3AS4Dh
; CHECK-NEXT: _Z13write_imageui14ocl_image1d_rwiDv4_j
; CHECK-NEXT: _Z13write_imageui14ocl_image1d_woiDv4_j
; CHECK-NEXT: _Z13write_imageui14ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z13write_imageui14ocl_image2d_woDv2_iDv4_j
; CHECK-NEXT: _Z13write_imageui14ocl_image3d_rwDv4_iDv4_j
; CHECK-NEXT: _Z13write_imageui14ocl_image3d_woDv4_iDv4_j
; CHECK-NEXT: _Z13write_imageui20ocl_image1d_array_rwDv2_iDv4_j
; CHECK-NEXT: _Z13write_imageui20ocl_image1d_array_woDv2_iDv4_j
; CHECK-NEXT: _Z13write_imageui20ocl_image2d_array_rwDv4_iDv4_j
; CHECK-NEXT: _Z13write_imageui20ocl_image2d_array_woDv4_iDv4_j
; CHECK-NEXT: _Z13write_imageui21ocl_image1d_buffer_rwiDv4_j
; CHECK-NEXT: _Z13write_imageui21ocl_image1d_buffer_woiDv4_j
; CHECK-NEXT: _Z14atomic_cmpxchgPU3AS1Vfff
; CHECK-NEXT: _Z14atomic_cmpxchgPU3AS1Viii
; CHECK-NEXT: _Z14atomic_cmpxchgPU3AS1Vjjj
; CHECK-NEXT: _Z14atomic_cmpxchgPU3AS3Vfff
; CHECK-NEXT: _Z14atomic_cmpxchgPU3AS3Viii
; CHECK-NEXT: _Z14atomic_cmpxchgPU3AS3Vjjj
; CHECK-NEXT: _Z14cast_to_globalPU3AS412ocl_clkevent
; CHECK-NEXT: _Z14convert_float4Dv4_d
; CHECK-NEXT: _Z14convert_float8Dv8_d
; CHECK-NEXT: _Z14convert_float8Dv8_i
; CHECK-NEXT: _Z14convert_float8Dv8_l
; CHECK-NEXT: _Z14convert_float8Dv8_m
; CHECK-NEXT: _Z14convert_long16Dv16_f
; CHECK-NEXT: _Z14convert_ulong8Dv8_d
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPK12ocl_clkeventPS0_
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPK12ocl_clkeventPU3AS1S0_
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPK12ocl_clkeventPU3AS3S0_
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPU3AS1K12ocl_clkeventPS0_
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPU3AS1K12ocl_clkeventPU3AS1S0_
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPU3AS1K12ocl_clkeventPU3AS3S0_
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPU3AS3K12ocl_clkeventPS0_
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPU3AS3K12ocl_clkeventPU3AS1S0_
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPU3AS3K12ocl_clkeventPU3AS3S0_
; CHECK-NEXT: _Z14enqueue_marker9ocl_queuejPU3AS4K12ocl_clkeventPU3AS4S0_
; CHECK-NEXT: _Z14fast_normalizeDv4_f
; CHECK-NEXT: _Z14intel_movemaskDv16_c
; CHECK-NEXT: _Z14intel_movemaskDv16_i
; CHECK-NEXT: _Z14intel_movemaskDv16_l
; CHECK-NEXT: _Z14intel_movemaskDv16_s
; CHECK-NEXT: _Z14intel_movemaskDv2_c
; CHECK-NEXT: _Z14intel_movemaskDv2_i
; CHECK-NEXT: _Z14intel_movemaskDv2_l
; CHECK-NEXT: _Z14intel_movemaskDv2_s
; CHECK-NEXT: _Z14intel_movemaskDv3_c
; CHECK-NEXT: _Z14intel_movemaskDv3_i
; CHECK-NEXT: _Z14intel_movemaskDv3_l
; CHECK-NEXT: _Z14intel_movemaskDv3_s
; CHECK-NEXT: _Z14intel_movemaskDv4_c
; CHECK-NEXT: _Z14intel_movemaskDv4_i
; CHECK-NEXT: _Z14intel_movemaskDv4_l
; CHECK-NEXT: _Z14intel_movemaskDv4_s
; CHECK-NEXT: _Z14intel_movemaskDv8_c
; CHECK-NEXT: _Z14intel_movemaskDv8_i
; CHECK-NEXT: _Z14intel_movemaskDv8_l
; CHECK-NEXT: _Z14intel_movemaskDv8_s
; CHECK-NEXT: _Z14intel_movemaskc
; CHECK-NEXT: _Z14intel_movemaski
; CHECK-NEXT: _Z14intel_movemaskl
; CHECK-NEXT: _Z14intel_movemasks
; CHECK-NEXT: _Z14is_valid_event12ocl_clkevent
; CHECK-NEXT: _Z14native_atan2piDv16_fS_
; CHECK-NEXT: _Z14native_atan2piDv8_dS_
; CHECK-NEXT: _Z14read_imagef_2dP15_image_aux_data11ocl_samplerDv2_f
; CHECK-NEXT: _Z14read_imagef_2dP15_image_aux_data11ocl_samplerDv2_i
; CHECK-NEXT: _Z14read_imagef_2dP15_image_aux_dataDv2_i
; CHECK-NEXT: _Z14read_mem_fencej
; CHECK-NEXT: _Z14sincos_ret2ptrDv16_dPS_S1_
; CHECK-NEXT: _Z14sincos_ret2ptrDv16_fPS_S1_
; CHECK-NEXT: _Z14sincos_ret2ptrDv4_dPS_S1_
; CHECK-NEXT: _Z14sincos_ret2ptrDv4_fPS_S1_
; CHECK-NEXT: _Z14sincos_ret2ptrDv8_dPS_S1_
; CHECK-NEXT: _Z14sincos_ret2ptrDv8_fPS_S1_
; CHECK-NEXT: _Z14soa_normalize2Dv16_dS_PS_S1_
; CHECK-NEXT: _Z14soa_normalize2Dv16_fS_PS_S1_
; CHECK-NEXT: _Z14soa_normalize2Dv4_dS_PS_S1_
; CHECK-NEXT: _Z14soa_normalize2Dv4_fS_PS_S1_
; CHECK-NEXT: _Z14soa_normalize2Dv8_dS_PS_S1_
; CHECK-NEXT: _Z14soa_normalize2Dv8_fS_PS_S1_
; CHECK-NEXT: _Z14soa_normalize3Dv16_dS_S_PS_S1_S1_
; CHECK-NEXT: _Z14soa_normalize3Dv16_fS_S_PS_S1_S1_
; CHECK-NEXT: _Z14soa_normalize3Dv4_dS_S_PS_S1_S1_
; CHECK-NEXT: _Z14soa_normalize3Dv4_fS_S_PS_S1_S1_
; CHECK-NEXT: _Z14soa_normalize3Dv8_dS_S_PS_S1_S1_
; CHECK-NEXT: _Z14soa_normalize3Dv8_fS_S_PS_S1_S1_
; CHECK-NEXT: _Z14soa_normalize4Dv16_dS_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z14soa_normalize4Dv16_fS_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z14soa_normalize4Dv4_dS_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z14soa_normalize4Dv4_fS_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z14soa_normalize4Dv8_dS_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z14soa_normalize4Dv8_fS_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z14vstorea_half16Dv16_dmPDh
; CHECK-NEXT: _Z14vstorea_half16Dv16_dmPU3AS1Dh
; CHECK-NEXT: _Z14vstorea_half16Dv16_dmPU3AS3Dh
; CHECK-NEXT: _Z14vstorea_half16Dv16_dmPU3AS4Dh
; CHECK-NEXT: _Z14vstorea_half16Dv16_fmPDh
; CHECK-NEXT: _Z14vstorea_half16Dv16_fmPU3AS1Dh
; CHECK-NEXT: _Z14vstorea_half16Dv16_fmPU3AS3Dh
; CHECK-NEXT: _Z14vstorea_half16Dv16_fmPU3AS4Dh
; CHECK-NEXT: _Z14work_group_allDv16_i
; CHECK-NEXT: _Z14work_group_allDv16_iDv16_j
; CHECK-NEXT: _Z14work_group_allDv16_iDv16_jPS_
; CHECK-NEXT: _Z14work_group_allDv16_iPS_
; CHECK-NEXT: _Z14work_group_allDv32_i
; CHECK-NEXT: _Z14work_group_allDv32_iDv32_j
; CHECK-NEXT: _Z14work_group_allDv32_iDv32_jPS_
; CHECK-NEXT: _Z14work_group_allDv32_iPS_
; CHECK-NEXT: _Z14work_group_allDv4_i
; CHECK-NEXT: _Z14work_group_allDv4_iDv4_j
; CHECK-NEXT: _Z14work_group_allDv4_iDv4_jPS_
; CHECK-NEXT: _Z14work_group_allDv4_iPS_
; CHECK-NEXT: _Z14work_group_allDv64_i
; CHECK-NEXT: _Z14work_group_allDv64_iDv64_j
; CHECK-NEXT: _Z14work_group_allDv64_iDv64_jPS_
; CHECK-NEXT: _Z14work_group_allDv64_iPS_
; CHECK-NEXT: _Z14work_group_allDv8_i
; CHECK-NEXT: _Z14work_group_allDv8_iDv8_j
; CHECK-NEXT: _Z14work_group_allDv8_iDv8_jPS_
; CHECK-NEXT: _Z14work_group_allDv8_iPS_
; CHECK-NEXT: _Z14work_group_alli
; CHECK-NEXT: _Z14work_group_alliPi
; CHECK-NEXT: _Z14work_group_anyDv16_i
; CHECK-NEXT: _Z14work_group_anyDv16_iDv16_j
; CHECK-NEXT: _Z14work_group_anyDv16_iDv16_jPS_
; CHECK-NEXT: _Z14work_group_anyDv16_iPS_
; CHECK-NEXT: _Z14work_group_anyDv32_i
; CHECK-NEXT: _Z14work_group_anyDv32_iDv32_j
; CHECK-NEXT: _Z14work_group_anyDv32_iDv32_jPS_
; CHECK-NEXT: _Z14work_group_anyDv32_iPS_
; CHECK-NEXT: _Z14work_group_anyDv4_i
; CHECK-NEXT: _Z14work_group_anyDv4_iDv4_j
; CHECK-NEXT: _Z14work_group_anyDv4_iDv4_jPS_
; CHECK-NEXT: _Z14work_group_anyDv4_iPS_
; CHECK-NEXT: _Z14work_group_anyDv64_i
; CHECK-NEXT: _Z14work_group_anyDv64_iDv64_j
; CHECK-NEXT: _Z14work_group_anyDv64_iDv64_jPS_
; CHECK-NEXT: _Z14work_group_anyDv64_iPS_
; CHECK-NEXT: _Z14work_group_anyDv8_i
; CHECK-NEXT: _Z14work_group_anyDv8_iDv8_j
; CHECK-NEXT: _Z14work_group_anyDv8_iDv8_jPS_
; CHECK-NEXT: _Z14work_group_anyDv8_iPS_
; CHECK-NEXT: _Z14work_group_anyi
; CHECK-NEXT: _Z14work_group_anyiPi
; CHECK-NEXT: _Z15atomic_exchangePU3AS1VU7_AtomicDhDh
; CHECK-NEXT: _Z15atomic_exchangePU3AS1VU7_Atomicdd
; CHECK-NEXT: _Z15atomic_exchangePU3AS1VU7_Atomicff
; CHECK-NEXT: _Z15atomic_exchangePU3AS1VU7_Atomicii
; CHECK-NEXT: _Z15atomic_exchangePU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z15atomic_exchangePU3AS1VU7_Atomicll
; CHECK-NEXT: _Z15atomic_exchangePU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z15atomic_exchangePU3AS3VU7_AtomicDhDh
; CHECK-NEXT: _Z15atomic_exchangePU3AS3VU7_Atomicdd
; CHECK-NEXT: _Z15atomic_exchangePU3AS3VU7_Atomicff
; CHECK-NEXT: _Z15atomic_exchangePU3AS3VU7_Atomicii
; CHECK-NEXT: _Z15atomic_exchangePU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z15atomic_exchangePU3AS3VU7_Atomicll
; CHECK-NEXT: _Z15atomic_exchangePU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z15atomic_exchangePU3AS4VU7_AtomicDhDh
; CHECK-NEXT: _Z15atomic_exchangePU3AS4VU7_Atomicdd
; CHECK-NEXT: _Z15atomic_exchangePU3AS4VU7_Atomicff
; CHECK-NEXT: _Z15atomic_exchangePU3AS4VU7_Atomicii
; CHECK-NEXT: _Z15atomic_exchangePU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z15atomic_exchangePU3AS4VU7_Atomicll
; CHECK-NEXT: _Z15atomic_exchangePU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS1VU7_Atomicii
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS1VU7_Atomicll
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS1VU7_Atomiclm
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS1VU7_Atomicml
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS3VU7_Atomicii
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS3VU7_Atomicll
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS3VU7_Atomiclm
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS3VU7_Atomicml
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS4VU7_Atomicii
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS4VU7_Atomicll
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS4VU7_Atomiclm
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS4VU7_Atomicml
; CHECK-NEXT: _Z15atomic_fetch_orPU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z15convert_double3Dv3_f
; CHECK-NEXT: _Z15convert_double3Dv3_i
; CHECK-NEXT: _Z15convert_double4Dv4_f
; CHECK-NEXT: _Z15convert_double4Dv4_i
; CHECK-NEXT: _Z15convert_double8Dv8_i
; CHECK-NEXT: _Z15convert_double8Dv8_j
; CHECK-NEXT: _Z15convert_double8Dv8_l
; CHECK-NEXT: _Z15convert_double8Dv8_m
; CHECK-NEXT: _Z15convert_float16Dv16_l
; CHECK-NEXT: _Z15convert_float16Dv16_m
; CHECK-NEXT: _Z15convert_ulong16Dv16_f
; CHECK-NEXT: _Z15get_image_depth14ocl_image3d_ro
; CHECK-NEXT: _Z15get_image_depth14ocl_image3d_rw
; CHECK-NEXT: _Z15get_image_depth14ocl_image3d_wo
; CHECK-NEXT: _Z15get_image_width14ocl_image1d_ro
; CHECK-NEXT: _Z15get_image_width14ocl_image1d_rw
; CHECK-NEXT: _Z15get_image_width14ocl_image1d_wo
; CHECK-NEXT: _Z15get_image_width14ocl_image2d_ro
; CHECK-NEXT: _Z15get_image_width14ocl_image2d_rw
; CHECK-NEXT: _Z15get_image_width14ocl_image2d_wo
; CHECK-NEXT: _Z15get_image_width14ocl_image3d_ro
; CHECK-NEXT: _Z15get_image_width14ocl_image3d_rw
; CHECK-NEXT: _Z15get_image_width14ocl_image3d_wo
; CHECK-NEXT: _Z15get_image_width20ocl_image1d_array_ro
; CHECK-NEXT: _Z15get_image_width20ocl_image1d_array_rw
; CHECK-NEXT: _Z15get_image_width20ocl_image1d_array_wo
; CHECK-NEXT: _Z15get_image_width20ocl_image2d_array_ro
; CHECK-NEXT: _Z15get_image_width20ocl_image2d_array_rw
; CHECK-NEXT: _Z15get_image_width20ocl_image2d_array_wo
; CHECK-NEXT: _Z15get_image_width20ocl_image2d_depth_ro
; CHECK-NEXT: _Z15get_image_width20ocl_image2d_depth_rw
; CHECK-NEXT: _Z15get_image_width20ocl_image2d_depth_wo
; CHECK-NEXT: _Z15get_image_width21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z15get_image_width21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z15get_image_width21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z15get_image_width26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z15get_image_width26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z15get_image_width26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z15v_islessgreaterDv16_dS_
; CHECK-NEXT: _Z15v_islessgreaterDv16_fS_
; CHECK-NEXT: _Z15v_islessgreaterDv4_dS_
; CHECK-NEXT: _Z15v_islessgreaterDv4_fS_
; CHECK-NEXT: _Z15v_islessgreaterDv8_dS_
; CHECK-NEXT: _Z15v_islessgreaterDv8_fS_
; CHECK-NEXT: _Z15vstore_half_rtedmPDh
; CHECK-NEXT: _Z15vstore_half_rtedmPU3AS1Dh
; CHECK-NEXT: _Z15vstore_half_rtedmPU3AS3Dh
; CHECK-NEXT: _Z15vstore_half_rtedmPU3AS4Dh
; CHECK-NEXT: _Z15vstore_half_rtefmPDh
; CHECK-NEXT: _Z15vstore_half_rtefmPU3AS1Dh
; CHECK-NEXT: _Z15vstore_half_rtefmPU3AS3Dh
; CHECK-NEXT: _Z15vstore_half_rtefmPU3AS4Dh
; CHECK-NEXT: _Z15vstore_half_rtndmPDh
; CHECK-NEXT: _Z15vstore_half_rtndmPU3AS1Dh
; CHECK-NEXT: _Z15vstore_half_rtndmPU3AS3Dh
; CHECK-NEXT: _Z15vstore_half_rtndmPU3AS4Dh
; CHECK-NEXT: _Z15vstore_half_rtnfmPDh
; CHECK-NEXT: _Z15vstore_half_rtnfmPU3AS1Dh
; CHECK-NEXT: _Z15vstore_half_rtnfmPU3AS3Dh
; CHECK-NEXT: _Z15vstore_half_rtnfmPU3AS4Dh
; CHECK-NEXT: _Z15vstore_half_rtpdmPDh
; CHECK-NEXT: _Z15vstore_half_rtpdmPU3AS1Dh
; CHECK-NEXT: _Z15vstore_half_rtpdmPU3AS3Dh
; CHECK-NEXT: _Z15vstore_half_rtpdmPU3AS4Dh
; CHECK-NEXT: _Z15vstore_half_rtpfmPDh
; CHECK-NEXT: _Z15vstore_half_rtpfmPU3AS1Dh
; CHECK-NEXT: _Z15vstore_half_rtpfmPU3AS3Dh
; CHECK-NEXT: _Z15vstore_half_rtpfmPU3AS4Dh
; CHECK-NEXT: _Z15vstore_half_rtzdmPDh
; CHECK-NEXT: _Z15vstore_half_rtzdmPU3AS1Dh
; CHECK-NEXT: _Z15vstore_half_rtzdmPU3AS3Dh
; CHECK-NEXT: _Z15vstore_half_rtzdmPU3AS4Dh
; CHECK-NEXT: _Z15vstore_half_rtzfmPDh
; CHECK-NEXT: _Z15vstore_half_rtzfmPU3AS1Dh
; CHECK-NEXT: _Z15vstore_half_rtzfmPU3AS3Dh
; CHECK-NEXT: _Z15vstore_half_rtzfmPU3AS4Dh
; CHECK-NEXT: _Z15write_mem_fencej
; CHECK-NEXT: _Z16ProjectToEdgeIntP15_image_aux_dataDv4_i
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS1VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS1VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS1VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS1VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS1VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS3VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS3VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS3VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS3VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS3VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS4VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS4VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS4VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS4VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS4VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_addPU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS1VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS1VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS1VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS1VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS3VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS3VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS3VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS3VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS4VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS4VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS4VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS4VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_andPU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS1VU7_AtomicDhDh
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS1VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS1VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS1VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS1VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS1VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS1VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS3VU7_AtomicDhDh
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS3VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS3VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS3VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS3VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS3VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS3VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS4VU7_AtomicDhDh
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS4VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS4VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS4VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS4VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS4VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS4VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_maxPU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS1VU7_AtomicDhDh
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS1VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS1VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS1VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS1VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS1VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS1VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS3VU7_AtomicDhDh
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS3VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS3VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS3VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS3VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS3VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS3VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS4VU7_AtomicDhDh
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS4VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS4VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS4VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS4VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS4VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS4VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_minPU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS1VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS1VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS1VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS1VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS1VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS3VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS3VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS3VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS3VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS3VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS4VU7_Atomicdd
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS4VU7_Atomicff
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS4VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS4VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS4VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_subPU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS1VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS1VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS1VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS1VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS1VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS1VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS3VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS3VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS3VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS3VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS3VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS3VU7_Atomicmm
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS4VU7_Atomicii
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS4VU7_Atomicjj
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS4VU7_Atomicll
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS4VU7_Atomiclm
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS4VU7_Atomicml
; CHECK-NEXT: _Z16atomic_fetch_xorPU3AS4VU7_Atomicmm
; CHECK-NEXT: _Z16convert_int3_rtzDv3_d
; CHECK-NEXT: _Z16convert_int4_rtzDv4_d
; CHECK-NEXT: _Z16convert_int8_rteDv8_d
; CHECK-NEXT: _Z16convert_int8_rtnDv8_d
; CHECK-NEXT: _Z16convert_int8_rtpDv8_d
; CHECK-NEXT: _Z16convert_int8_rtzDv8_d
; CHECK-NEXT: _Z16convert_int8_rtzDv8_f
; CHECK-NEXT: _Z16convert_int8_satDv8_d
; CHECK-NEXT: _Z16get_image_height14ocl_image2d_ro
; CHECK-NEXT: _Z16get_image_height14ocl_image2d_rw
; CHECK-NEXT: _Z16get_image_height14ocl_image2d_wo
; CHECK-NEXT: _Z16get_image_height14ocl_image3d_ro
; CHECK-NEXT: _Z16get_image_height14ocl_image3d_rw
; CHECK-NEXT: _Z16get_image_height14ocl_image3d_wo
; CHECK-NEXT: _Z16get_image_height20ocl_image2d_array_ro
; CHECK-NEXT: _Z16get_image_height20ocl_image2d_array_rw
; CHECK-NEXT: _Z16get_image_height20ocl_image2d_array_wo
; CHECK-NEXT: _Z16get_image_height20ocl_image2d_depth_ro
; CHECK-NEXT: _Z16get_image_height20ocl_image2d_depth_rw
; CHECK-NEXT: _Z16get_image_height20ocl_image2d_depth_wo
; CHECK-NEXT: _Z16get_image_height26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z16get_image_height26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z16get_image_height26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z16get_sub_group_idv
; CHECK-NEXT: _Z16mask_read_imagefi14ocl_image2d_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z16mask_read_imagefi14ocl_image2d_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z16mask_read_imagefi14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z16mask_read_imagefi14ocl_image2d_rw11ocl_samplerDv2_f
; CHECK-NEXT: _Z16mask_read_imagefi14ocl_image2d_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z16mask_read_imagefi14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z16mask_read_imageii14ocl_image2d_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z16mask_read_imageii14ocl_image2d_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z16mask_read_imageii14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z16mask_read_imageii14ocl_image2d_rw11ocl_samplerDv2_f
; CHECK-NEXT: _Z16mask_read_imageii14ocl_image2d_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z16mask_read_imageii14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z16vstore_half2_rteDv2_dmPDh
; CHECK-NEXT: _Z16vstore_half2_rteDv2_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half2_rteDv2_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half2_rteDv2_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half2_rteDv2_fmPDh
; CHECK-NEXT: _Z16vstore_half2_rteDv2_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half2_rteDv2_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half2_rteDv2_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half2_rtnDv2_dmPDh
; CHECK-NEXT: _Z16vstore_half2_rtnDv2_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half2_rtnDv2_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half2_rtnDv2_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half2_rtnDv2_fmPDh
; CHECK-NEXT: _Z16vstore_half2_rtnDv2_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half2_rtnDv2_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half2_rtnDv2_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half2_rtpDv2_dmPDh
; CHECK-NEXT: _Z16vstore_half2_rtpDv2_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half2_rtpDv2_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half2_rtpDv2_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half2_rtpDv2_fmPDh
; CHECK-NEXT: _Z16vstore_half2_rtpDv2_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half2_rtpDv2_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half2_rtpDv2_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half2_rtzDv2_dmPDh
; CHECK-NEXT: _Z16vstore_half2_rtzDv2_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half2_rtzDv2_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half2_rtzDv2_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half2_rtzDv2_fmPDh
; CHECK-NEXT: _Z16vstore_half2_rtzDv2_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half2_rtzDv2_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half2_rtzDv2_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half3_rteDv3_dmPDh
; CHECK-NEXT: _Z16vstore_half3_rteDv3_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half3_rteDv3_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half3_rteDv3_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half3_rteDv3_fmPDh
; CHECK-NEXT: _Z16vstore_half3_rteDv3_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half3_rteDv3_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half3_rteDv3_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half3_rtnDv3_dmPDh
; CHECK-NEXT: _Z16vstore_half3_rtnDv3_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half3_rtnDv3_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half3_rtnDv3_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half3_rtnDv3_fmPDh
; CHECK-NEXT: _Z16vstore_half3_rtnDv3_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half3_rtnDv3_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half3_rtnDv3_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half3_rtpDv3_dmPDh
; CHECK-NEXT: _Z16vstore_half3_rtpDv3_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half3_rtpDv3_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half3_rtpDv3_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half3_rtpDv3_fmPDh
; CHECK-NEXT: _Z16vstore_half3_rtpDv3_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half3_rtpDv3_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half3_rtpDv3_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half3_rtzDv3_dmPDh
; CHECK-NEXT: _Z16vstore_half3_rtzDv3_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half3_rtzDv3_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half3_rtzDv3_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half3_rtzDv3_fmPDh
; CHECK-NEXT: _Z16vstore_half3_rtzDv3_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half3_rtzDv3_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half3_rtzDv3_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half4_rteDv4_dmPDh
; CHECK-NEXT: _Z16vstore_half4_rteDv4_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half4_rteDv4_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half4_rteDv4_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half4_rteDv4_fmPDh
; CHECK-NEXT: _Z16vstore_half4_rteDv4_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half4_rteDv4_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half4_rteDv4_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half4_rtnDv4_dmPDh
; CHECK-NEXT: _Z16vstore_half4_rtnDv4_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half4_rtnDv4_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half4_rtnDv4_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half4_rtnDv4_fmPDh
; CHECK-NEXT: _Z16vstore_half4_rtnDv4_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half4_rtnDv4_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half4_rtnDv4_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half4_rtpDv4_dmPDh
; CHECK-NEXT: _Z16vstore_half4_rtpDv4_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half4_rtpDv4_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half4_rtpDv4_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half4_rtpDv4_fmPDh
; CHECK-NEXT: _Z16vstore_half4_rtpDv4_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half4_rtpDv4_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half4_rtpDv4_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half4_rtzDv4_dmPDh
; CHECK-NEXT: _Z16vstore_half4_rtzDv4_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half4_rtzDv4_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half4_rtzDv4_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half4_rtzDv4_fmPDh
; CHECK-NEXT: _Z16vstore_half4_rtzDv4_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half4_rtzDv4_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half4_rtzDv4_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half8_rteDv8_dmPDh
; CHECK-NEXT: _Z16vstore_half8_rteDv8_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half8_rteDv8_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half8_rteDv8_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half8_rteDv8_fmPDh
; CHECK-NEXT: _Z16vstore_half8_rteDv8_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half8_rteDv8_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half8_rteDv8_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half8_rtnDv8_dmPDh
; CHECK-NEXT: _Z16vstore_half8_rtnDv8_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half8_rtnDv8_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half8_rtnDv8_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half8_rtnDv8_fmPDh
; CHECK-NEXT: _Z16vstore_half8_rtnDv8_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half8_rtnDv8_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half8_rtnDv8_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half8_rtpDv8_dmPDh
; CHECK-NEXT: _Z16vstore_half8_rtpDv8_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half8_rtpDv8_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half8_rtpDv8_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half8_rtpDv8_fmPDh
; CHECK-NEXT: _Z16vstore_half8_rtpDv8_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half8_rtpDv8_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half8_rtpDv8_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half8_rtzDv8_dmPDh
; CHECK-NEXT: _Z16vstore_half8_rtzDv8_dmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half8_rtzDv8_dmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half8_rtzDv8_dmPU3AS4Dh
; CHECK-NEXT: _Z16vstore_half8_rtzDv8_fmPDh
; CHECK-NEXT: _Z16vstore_half8_rtzDv8_fmPU3AS1Dh
; CHECK-NEXT: _Z16vstore_half8_rtzDv8_fmPU3AS3Dh
; CHECK-NEXT: _Z16vstore_half8_rtzDv8_fmPU3AS4Dh
; CHECK-NEXT: _Z16vstorea_half_rtefmPDh
; CHECK-NEXT: _Z16vstorea_half_rtefmPU3AS1Dh
; CHECK-NEXT: _Z16vstorea_half_rtefmPU3AS3Dh
; CHECK-NEXT: _Z16vstorea_half_rtefmPU3AS4Dh
; CHECK-NEXT: _Z16vstorea_half_rtnfmPDh
; CHECK-NEXT: _Z16vstorea_half_rtnfmPU3AS1Dh
; CHECK-NEXT: _Z16vstorea_half_rtnfmPU3AS3Dh
; CHECK-NEXT: _Z16vstorea_half_rtnfmPU3AS4Dh
; CHECK-NEXT: _Z16vstorea_half_rtpfmPDh
; CHECK-NEXT: _Z16vstorea_half_rtpfmPU3AS1Dh
; CHECK-NEXT: _Z16vstorea_half_rtpfmPU3AS3Dh
; CHECK-NEXT: _Z16vstorea_half_rtpfmPU3AS4Dh
; CHECK-NEXT: _Z16vstorea_half_rtzfmPDh
; CHECK-NEXT: _Z16vstorea_half_rtzfmPU3AS1Dh
; CHECK-NEXT: _Z16vstorea_half_rtzfmPU3AS3Dh
; CHECK-NEXT: _Z16vstorea_half_rtzfmPU3AS4Dh
; CHECK-NEXT: _Z17atomic_flag_clearPU3AS1VU7_Atomici
; CHECK-NEXT: _Z17atomic_flag_clearPU3AS3VU7_Atomici
; CHECK-NEXT: _Z17atomic_flag_clearPU3AS4VU7_Atomici
; CHECK-NEXT: _Z17convert_char2_satDv2_i
; CHECK-NEXT: _Z17convert_char2_satDv2_s
; CHECK-NEXT: _Z17convert_char3_satDv3_i
; CHECK-NEXT: _Z17convert_char3_satDv3_s
; CHECK-NEXT: _Z17convert_char4_satDv4_i
; CHECK-NEXT: _Z17convert_char4_satDv4_s
; CHECK-NEXT: _Z17convert_char8_satDv8_d
; CHECK-NEXT: _Z17convert_char8_satDv8_i
; CHECK-NEXT: _Z17convert_char8_satDv8_s
; CHECK-NEXT: _Z17convert_int16_rteDv16_f
; CHECK-NEXT: _Z17convert_int16_rtnDv16_f
; CHECK-NEXT: _Z17convert_int16_rtpDv16_f
; CHECK-NEXT: _Z17convert_int16_rtzDv16_f
; CHECK-NEXT: _Z17convert_long8_rteDv8_d
; CHECK-NEXT: _Z17convert_long8_rtnDv8_d
; CHECK-NEXT: _Z17convert_long8_rtpDv8_d
; CHECK-NEXT: _Z17convert_long8_rtzDv8_d
; CHECK-NEXT: _Z17convert_long8_satDv8_d
; CHECK-NEXT: _Z17convert_long8_satDv8_f
; CHECK-NEXT: _Z17convert_uint8_rteDv8_d
; CHECK-NEXT: _Z17convert_uint8_rtnDv8_d
; CHECK-NEXT: _Z17convert_uint8_rtpDv8_d
; CHECK-NEXT: _Z17convert_uint8_rtzDv8_d
; CHECK-NEXT: _Z17convert_uint8_rtzDv8_f
; CHECK-NEXT: _Z17convert_uint8_satDv8_d
; CHECK-NEXT: _Z17create_user_eventv
; CHECK-NEXT: _Z17get_default_queuev
; CHECK-NEXT: _Z17mask_read_imageuii14ocl_image2d_ro11ocl_samplerDv2_f
; CHECK-NEXT: _Z17mask_read_imageuii14ocl_image2d_ro11ocl_samplerDv2_i
; CHECK-NEXT: _Z17mask_read_imageuii14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z17mask_read_imageuii14ocl_image2d_rw11ocl_samplerDv2_f
; CHECK-NEXT: _Z17mask_read_imageuii14ocl_image2d_rw11ocl_samplerDv2_i
; CHECK-NEXT: _Z17mask_read_imageuii14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z17mask_write_imagefi14ocl_image2d_rwDv2_iDv4_f
; CHECK-NEXT: _Z17mask_write_imagefi14ocl_image2d_woDv2_iDv4_f
; CHECK-NEXT: _Z17mask_write_imageii14ocl_image2d_rwDv2_iDv4_i
; CHECK-NEXT: _Z17mask_write_imageii14ocl_image2d_woDv2_iDv4_i
; CHECK-NEXT: _Z17soa4_read_imageui14ocl_image2d_ro11ocl_samplerDv4_iS1_PDv4_jS4_S4_S4_
; CHECK-NEXT: _Z17soa4_read_imageui14ocl_image2d_roDv4_iS0_PDv4_jS3_S3_S3_
; CHECK-NEXT: _Z17soa4_read_imageui14ocl_image2d_rw11ocl_samplerDv4_iS1_PDv4_jS4_S4_S4_
; CHECK-NEXT: _Z17soa4_read_imageui14ocl_image2d_rwDv4_iS0_PDv4_jS3_S3_S3_
; CHECK-NEXT: _Z17soa8_read_imageui14ocl_image2d_ro11ocl_samplerDv8_iS1_PDv8_jS4_S4_S4_
; CHECK-NEXT: _Z17soa8_read_imageui14ocl_image2d_roDv8_iS0_PDv8_jS3_S3_S3_
; CHECK-NEXT: _Z17soa8_read_imageui14ocl_image2d_rw11ocl_samplerDv8_iS1_PDv8_jS4_S4_S4_
; CHECK-NEXT: _Z17soa8_read_imageui14ocl_image2d_rwDv8_iS0_PDv8_jS3_S3_S3_
; CHECK-NEXT: _Z17sub_group_barrierj
; CHECK-NEXT: _Z17sub_group_barrierj12memory_scope
; CHECK-NEXT: _Z17sub_group_shuffleDv16_cDv16_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv16_dDv16_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv16_fDv16_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv16_hDv16_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv16_iDv16_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv16_jS_S_
; CHECK-NEXT: _Z17sub_group_shuffleDv16_lDv16_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv16_mDv16_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv16_sDv16_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv16_tDv16_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_cDv32_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_dDv32_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_fDv32_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_hDv32_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_iDv32_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_jS_S_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_lDv32_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_mDv32_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_sDv32_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv32_tDv32_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_cDv4_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_dDv4_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_fDv4_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_hDv4_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_iDv4_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_jS_S_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_lDv4_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_mDv4_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_sDv4_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv4_tDv4_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_cDv64_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_dDv64_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_fDv64_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_hDv64_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_iDv64_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_jS_S_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_lDv64_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_mDv64_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_sDv64_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv64_tDv64_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_cDv8_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_dDv8_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_fDv8_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_hDv8_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_iDv8_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_jS_S_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_lDv8_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_mDv8_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_sDv8_jS0_
; CHECK-NEXT: _Z17sub_group_shuffleDv8_tDv8_jS0_
; CHECK-NEXT: _Z17sub_group_shufflecj
; CHECK-NEXT: _Z17sub_group_shuffledj
; CHECK-NEXT: _Z17sub_group_shufflefj
; CHECK-NEXT: _Z17sub_group_shufflehj
; CHECK-NEXT: _Z17sub_group_shuffleij
; CHECK-NEXT: _Z17sub_group_shufflejj
; CHECK-NEXT: _Z17sub_group_shufflelj
; CHECK-NEXT: _Z17sub_group_shufflemj
; CHECK-NEXT: _Z17sub_group_shufflesj
; CHECK-NEXT: _Z17sub_group_shuffletj
; CHECK-NEXT: _Z17vstore_half16_rteDv16_dmPDh
; CHECK-NEXT: _Z17vstore_half16_rteDv16_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstore_half16_rteDv16_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstore_half16_rteDv16_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstore_half16_rteDv16_fmPDh
; CHECK-NEXT: _Z17vstore_half16_rteDv16_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstore_half16_rteDv16_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstore_half16_rteDv16_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstore_half16_rtnDv16_dmPDh
; CHECK-NEXT: _Z17vstore_half16_rtnDv16_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstore_half16_rtnDv16_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstore_half16_rtnDv16_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstore_half16_rtnDv16_fmPDh
; CHECK-NEXT: _Z17vstore_half16_rtnDv16_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstore_half16_rtnDv16_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstore_half16_rtnDv16_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstore_half16_rtpDv16_dmPDh
; CHECK-NEXT: _Z17vstore_half16_rtpDv16_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstore_half16_rtpDv16_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstore_half16_rtpDv16_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstore_half16_rtpDv16_fmPDh
; CHECK-NEXT: _Z17vstore_half16_rtpDv16_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstore_half16_rtpDv16_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstore_half16_rtpDv16_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstore_half16_rtzDv16_dmPDh
; CHECK-NEXT: _Z17vstore_half16_rtzDv16_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstore_half16_rtzDv16_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstore_half16_rtzDv16_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstore_half16_rtzDv16_fmPDh
; CHECK-NEXT: _Z17vstore_half16_rtzDv16_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstore_half16_rtzDv16_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstore_half16_rtzDv16_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half2_rteDv2_dmPDh
; CHECK-NEXT: _Z17vstorea_half2_rteDv2_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half2_rteDv2_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half2_rteDv2_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half2_rteDv2_fmPDh
; CHECK-NEXT: _Z17vstorea_half2_rteDv2_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half2_rteDv2_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half2_rteDv2_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half2_rtnDv2_dmPDh
; CHECK-NEXT: _Z17vstorea_half2_rtnDv2_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half2_rtnDv2_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half2_rtnDv2_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half2_rtnDv2_fmPDh
; CHECK-NEXT: _Z17vstorea_half2_rtnDv2_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half2_rtnDv2_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half2_rtnDv2_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half2_rtpDv2_dmPDh
; CHECK-NEXT: _Z17vstorea_half2_rtpDv2_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half2_rtpDv2_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half2_rtpDv2_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half2_rtpDv2_fmPDh
; CHECK-NEXT: _Z17vstorea_half2_rtpDv2_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half2_rtpDv2_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half2_rtpDv2_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half2_rtzDv2_dmPDh
; CHECK-NEXT: _Z17vstorea_half2_rtzDv2_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half2_rtzDv2_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half2_rtzDv2_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half2_rtzDv2_fmPDh
; CHECK-NEXT: _Z17vstorea_half2_rtzDv2_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half2_rtzDv2_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half2_rtzDv2_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half3_rteDv3_dmPDh
; CHECK-NEXT: _Z17vstorea_half3_rteDv3_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half3_rteDv3_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half3_rteDv3_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half3_rteDv3_fmPDh
; CHECK-NEXT: _Z17vstorea_half3_rteDv3_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half3_rteDv3_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half3_rteDv3_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half3_rtnDv3_dmPDh
; CHECK-NEXT: _Z17vstorea_half3_rtnDv3_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half3_rtnDv3_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half3_rtnDv3_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half3_rtnDv3_fmPDh
; CHECK-NEXT: _Z17vstorea_half3_rtnDv3_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half3_rtnDv3_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half3_rtnDv3_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half3_rtpDv3_dmPDh
; CHECK-NEXT: _Z17vstorea_half3_rtpDv3_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half3_rtpDv3_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half3_rtpDv3_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half3_rtpDv3_fmPDh
; CHECK-NEXT: _Z17vstorea_half3_rtpDv3_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half3_rtpDv3_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half3_rtpDv3_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half3_rtzDv3_dmPDh
; CHECK-NEXT: _Z17vstorea_half3_rtzDv3_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half3_rtzDv3_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half3_rtzDv3_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half3_rtzDv3_fmPDh
; CHECK-NEXT: _Z17vstorea_half3_rtzDv3_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half3_rtzDv3_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half3_rtzDv3_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half4_rteDv4_dmPDh
; CHECK-NEXT: _Z17vstorea_half4_rteDv4_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half4_rteDv4_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half4_rteDv4_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half4_rteDv4_fmPDh
; CHECK-NEXT: _Z17vstorea_half4_rteDv4_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half4_rteDv4_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half4_rteDv4_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half4_rtnDv4_dmPDh
; CHECK-NEXT: _Z17vstorea_half4_rtnDv4_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half4_rtnDv4_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half4_rtnDv4_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half4_rtnDv4_fmPDh
; CHECK-NEXT: _Z17vstorea_half4_rtnDv4_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half4_rtnDv4_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half4_rtnDv4_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half4_rtpDv4_dmPDh
; CHECK-NEXT: _Z17vstorea_half4_rtpDv4_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half4_rtpDv4_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half4_rtpDv4_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half4_rtpDv4_fmPDh
; CHECK-NEXT: _Z17vstorea_half4_rtpDv4_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half4_rtpDv4_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half4_rtpDv4_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half4_rtzDv4_dmPDh
; CHECK-NEXT: _Z17vstorea_half4_rtzDv4_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half4_rtzDv4_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half4_rtzDv4_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half4_rtzDv4_fmPDh
; CHECK-NEXT: _Z17vstorea_half4_rtzDv4_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half4_rtzDv4_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half4_rtzDv4_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half8_rteDv8_dmPDh
; CHECK-NEXT: _Z17vstorea_half8_rteDv8_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half8_rteDv8_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half8_rteDv8_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half8_rteDv8_fmPDh
; CHECK-NEXT: _Z17vstorea_half8_rteDv8_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half8_rteDv8_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half8_rteDv8_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half8_rtnDv8_dmPDh
; CHECK-NEXT: _Z17vstorea_half8_rtnDv8_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half8_rtnDv8_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half8_rtnDv8_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half8_rtnDv8_fmPDh
; CHECK-NEXT: _Z17vstorea_half8_rtnDv8_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half8_rtnDv8_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half8_rtnDv8_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half8_rtpDv8_dmPDh
; CHECK-NEXT: _Z17vstorea_half8_rtpDv8_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half8_rtpDv8_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half8_rtpDv8_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half8_rtpDv8_fmPDh
; CHECK-NEXT: _Z17vstorea_half8_rtpDv8_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half8_rtpDv8_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half8_rtpDv8_fmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half8_rtzDv8_dmPDh
; CHECK-NEXT: _Z17vstorea_half8_rtzDv8_dmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half8_rtzDv8_dmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half8_rtzDv8_dmPU3AS4Dh
; CHECK-NEXT: _Z17vstorea_half8_rtzDv8_fmPDh
; CHECK-NEXT: _Z17vstorea_half8_rtzDv8_fmPU3AS1Dh
; CHECK-NEXT: _Z17vstorea_half8_rtzDv8_fmPU3AS3Dh
; CHECK-NEXT: _Z17vstorea_half8_rtzDv8_fmPU3AS4Dh
; CHECK-NEXT: _Z17wait_group_eventsiP9ocl_event
; CHECK-NEXT: _Z17wait_group_eventsiPU3AS19ocl_event
; CHECK-NEXT: _Z17wait_group_eventsiPU3AS39ocl_event
; CHECK-NEXT: _Z17wait_group_eventsiPU3AS49ocl_event
; CHECK-NEXT: _Z18convert_char16_satDv16_i
; CHECK-NEXT: _Z18convert_char16_satDv16_s
; CHECK-NEXT: _Z18convert_float8_rtnDv8_d
; CHECK-NEXT: _Z18convert_float8_rtnDv8_l
; CHECK-NEXT: _Z18convert_float8_rtnDv8_m
; CHECK-NEXT: _Z18convert_float8_rtpDv8_d
; CHECK-NEXT: _Z18convert_float8_rtpDv8_l
; CHECK-NEXT: _Z18convert_float8_rtpDv8_m
; CHECK-NEXT: _Z18convert_float8_rtzDv8_d
; CHECK-NEXT: _Z18convert_float8_rtzDv8_l
; CHECK-NEXT: _Z18convert_float8_rtzDv8_m
; CHECK-NEXT: _Z18convert_long16_rteDv16_f
; CHECK-NEXT: _Z18convert_long16_rtnDv16_f
; CHECK-NEXT: _Z18convert_long16_rtpDv16_f
; CHECK-NEXT: _Z18convert_long16_rtzDv16_f
; CHECK-NEXT: _Z18convert_uchar2_satDv2_i
; CHECK-NEXT: _Z18convert_uchar2_satDv2_s
; CHECK-NEXT: _Z18convert_uchar3_satDv3_i
; CHECK-NEXT: _Z18convert_uchar3_satDv3_s
; CHECK-NEXT: _Z18convert_uchar4_satDv4_i
; CHECK-NEXT: _Z18convert_uchar4_satDv4_s
; CHECK-NEXT: _Z18convert_uchar8_satDv8_d
; CHECK-NEXT: _Z18convert_uchar8_satDv8_i
; CHECK-NEXT: _Z18convert_uchar8_satDv8_s
; CHECK-NEXT: _Z18convert_uint16_rteDv16_f
; CHECK-NEXT: _Z18convert_uint16_rtnDv16_f
; CHECK-NEXT: _Z18convert_uint16_rtpDv16_f
; CHECK-NEXT: _Z18convert_uint16_rtzDv16_f
; CHECK-NEXT: _Z18convert_ulong8_rteDv8_d
; CHECK-NEXT: _Z18convert_ulong8_rtnDv8_d
; CHECK-NEXT: _Z18convert_ulong8_rtpDv8_d
; CHECK-NEXT: _Z18convert_ulong8_rtzDv8_d
; CHECK-NEXT: _Z18convert_ulong8_satDv8_d
; CHECK-NEXT: _Z18convert_ulong8_satDv8_f
; CHECK-NEXT: _Z18get_num_sub_groupsv
; CHECK-NEXT: _Z18get_sub_group_sizev
; CHECK-NEXT: _Z18mask_write_imageuii14ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z18mask_write_imageuii14ocl_image2d_woDv2_iDv4_j
; CHECK-NEXT: _Z18soa16_read_imageui14ocl_image2d_ro11ocl_samplerDv16_iS1_PDv16_jS4_S4_S4_
; CHECK-NEXT: _Z18soa16_read_imageui14ocl_image2d_roDv16_iS0_PDv16_jS3_S3_S3_
; CHECK-NEXT: _Z18soa16_read_imageui14ocl_image2d_rw11ocl_samplerDv16_iS1_PDv16_jS4_S4_S4_
; CHECK-NEXT: _Z18soa16_read_imageui14ocl_image2d_rwDv16_iS0_PDv16_jS3_S3_S3_
; CHECK-NEXT: _Z18soa4_extract_pixel14ocl_image2d_roDv4_iS0_PU3AS4PvS4_S4_S4_
; CHECK-NEXT: _Z18soa4_extract_pixel14ocl_image2d_rwDv4_iS0_PU3AS4PvS4_S4_S4_
; CHECK-NEXT: _Z18soa4_extract_pixel14ocl_image2d_woDv4_iS0_PU3AS4PvS4_S4_S4_
; CHECK-NEXT: _Z18soa4_write_imageui14ocl_image2d_rwDv4_iS0_Dv4_jS1_S1_S1_
; CHECK-NEXT: _Z18soa4_write_imageui14ocl_image2d_woDv4_iS0_Dv4_jS1_S1_S1_
; CHECK-NEXT: _Z18soa8_extract_pixel14ocl_image2d_roDv8_iS0_PU3AS4PvS4_S4_S4_S4_S4_S4_S4_
; CHECK-NEXT: _Z18soa8_extract_pixel14ocl_image2d_rwDv8_iS0_PU3AS4PvS4_S4_S4_S4_S4_S4_S4_
; CHECK-NEXT: _Z18soa8_extract_pixel14ocl_image2d_woDv8_iS0_PU3AS4PvS4_S4_S4_S4_S4_S4_S4_
; CHECK-NEXT: _Z18soa8_write_imageui14ocl_image2d_rwDv8_iS0_Dv8_jS1_S1_S1_
; CHECK-NEXT: _Z18soa8_write_imageui14ocl_image2d_woDv8_iS0_Dv8_jS1_S1_S1_
; CHECK-NEXT: _Z18vstorea_half16_rteDv16_dmPDh
; CHECK-NEXT: _Z18vstorea_half16_rteDv16_dmPU3AS1Dh
; CHECK-NEXT: _Z18vstorea_half16_rteDv16_dmPU3AS3Dh
; CHECK-NEXT: _Z18vstorea_half16_rteDv16_dmPU3AS4Dh
; CHECK-NEXT: _Z18vstorea_half16_rteDv16_fmPDh
; CHECK-NEXT: _Z18vstorea_half16_rteDv16_fmPU3AS1Dh
; CHECK-NEXT: _Z18vstorea_half16_rteDv16_fmPU3AS3Dh
; CHECK-NEXT: _Z18vstorea_half16_rteDv16_fmPU3AS4Dh
; CHECK-NEXT: _Z18vstorea_half16_rtnDv16_dmPDh
; CHECK-NEXT: _Z18vstorea_half16_rtnDv16_dmPU3AS1Dh
; CHECK-NEXT: _Z18vstorea_half16_rtnDv16_dmPU3AS3Dh
; CHECK-NEXT: _Z18vstorea_half16_rtnDv16_dmPU3AS4Dh
; CHECK-NEXT: _Z18vstorea_half16_rtnDv16_fmPDh
; CHECK-NEXT: _Z18vstorea_half16_rtnDv16_fmPU3AS1Dh
; CHECK-NEXT: _Z18vstorea_half16_rtnDv16_fmPU3AS3Dh
; CHECK-NEXT: _Z18vstorea_half16_rtnDv16_fmPU3AS4Dh
; CHECK-NEXT: _Z18vstorea_half16_rtpDv16_dmPDh
; CHECK-NEXT: _Z18vstorea_half16_rtpDv16_dmPU3AS1Dh
; CHECK-NEXT: _Z18vstorea_half16_rtpDv16_dmPU3AS3Dh
; CHECK-NEXT: _Z18vstorea_half16_rtpDv16_dmPU3AS4Dh
; CHECK-NEXT: _Z18vstorea_half16_rtpDv16_fmPDh
; CHECK-NEXT: _Z18vstorea_half16_rtpDv16_fmPU3AS1Dh
; CHECK-NEXT: _Z18vstorea_half16_rtpDv16_fmPU3AS3Dh
; CHECK-NEXT: _Z18vstorea_half16_rtpDv16_fmPU3AS4Dh
; CHECK-NEXT: _Z18vstorea_half16_rtzDv16_dmPDh
; CHECK-NEXT: _Z18vstorea_half16_rtzDv16_dmPU3AS1Dh
; CHECK-NEXT: _Z18vstorea_half16_rtzDv16_dmPU3AS3Dh
; CHECK-NEXT: _Z18vstorea_half16_rtzDv16_dmPU3AS4Dh
; CHECK-NEXT: _Z18vstorea_half16_rtzDv16_fmPDh
; CHECK-NEXT: _Z18vstorea_half16_rtzDv16_fmPU3AS1Dh
; CHECK-NEXT: _Z18vstorea_half16_rtzDv16_fmPU3AS3Dh
; CHECK-NEXT: _Z18vstorea_half16_rtzDv16_fmPU3AS4Dh
; CHECK-NEXT: _Z19convert_double8_rteDv8_i
; CHECK-NEXT: _Z19convert_double8_rteDv8_j
; CHECK-NEXT: _Z19convert_double8_rteDv8_l
; CHECK-NEXT: _Z19convert_double8_rteDv8_m
; CHECK-NEXT: _Z19convert_double8_rtnDv8_i
; CHECK-NEXT: _Z19convert_double8_rtnDv8_j
; CHECK-NEXT: _Z19convert_double8_rtnDv8_l
; CHECK-NEXT: _Z19convert_double8_rtnDv8_m
; CHECK-NEXT: _Z19convert_double8_rtpDv8_i
; CHECK-NEXT: _Z19convert_double8_rtpDv8_j
; CHECK-NEXT: _Z19convert_double8_rtpDv8_l
; CHECK-NEXT: _Z19convert_double8_rtpDv8_m
; CHECK-NEXT: _Z19convert_double8_rtzDv8_i
; CHECK-NEXT: _Z19convert_double8_rtzDv8_j
; CHECK-NEXT: _Z19convert_double8_rtzDv8_l
; CHECK-NEXT: _Z19convert_double8_rtzDv8_m
; CHECK-NEXT: _Z19convert_float16_rtnDv16_i
; CHECK-NEXT: _Z19convert_float16_rtnDv16_j
; CHECK-NEXT: _Z19convert_float16_rtnDv16_l
; CHECK-NEXT: _Z19convert_float16_rtnDv16_m
; CHECK-NEXT: _Z19convert_float16_rtpDv16_i
; CHECK-NEXT: _Z19convert_float16_rtpDv16_j
; CHECK-NEXT: _Z19convert_float16_rtpDv16_l
; CHECK-NEXT: _Z19convert_float16_rtpDv16_m
; CHECK-NEXT: _Z19convert_float16_rtzDv16_i
; CHECK-NEXT: _Z19convert_float16_rtzDv16_j
; CHECK-NEXT: _Z19convert_float16_rtzDv16_l
; CHECK-NEXT: _Z19convert_float16_rtzDv16_m
; CHECK-NEXT: _Z19convert_uchar16_satDv16_i
; CHECK-NEXT: _Z19convert_uchar16_satDv16_s
; CHECK-NEXT: _Z19convert_ulong16_rteDv16_f
; CHECK-NEXT: _Z19convert_ulong16_rtnDv16_f
; CHECK-NEXT: _Z19convert_ulong16_rtpDv16_f
; CHECK-NEXT: _Z19convert_ulong16_rtzDv16_f
; CHECK-NEXT: _Z19convert_ushort8_satDv8_i
; CHECK-NEXT: _Z19get_image2d_dim_rawP15_image_aux_data
; CHECK-NEXT: _Z19is_valid_reserve_id13ocl_reserveid
; CHECK-NEXT: _Z19soa16_extract_pixel14ocl_image2d_roDv16_iS0_PU3AS4PvS4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_
; CHECK-NEXT: _Z19soa16_extract_pixel14ocl_image2d_rwDv16_iS0_PU3AS4PvS4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_
; CHECK-NEXT: _Z19soa16_extract_pixel14ocl_image2d_woDv16_iS0_PU3AS4PvS4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_S4_
; CHECK-NEXT: _Z19soa16_write_imageui14ocl_image2d_rwDv16_iS0_Dv16_jS1_S1_S1_
; CHECK-NEXT: _Z19soa16_write_imageui14ocl_image2d_woDv16_iS0_Dv16_jS1_S1_S1_
; CHECK-NEXT: _Z19soa_fast_normalize1Dv16_f
; CHECK-NEXT: _Z19soa_fast_normalize1Dv4_f
; CHECK-NEXT: _Z19soa_fast_normalize1Dv8_f
; CHECK-NEXT: _Z19soa_fast_normalize2Dv16_fS_PS_S1_
; CHECK-NEXT: _Z19soa_fast_normalize2Dv4_fS_PS_S1_
; CHECK-NEXT: _Z19soa_fast_normalize2Dv8_fS_PS_S1_
; CHECK-NEXT: _Z19soa_fast_normalize3Dv16_fS_S_PS_S1_S1_
; CHECK-NEXT: _Z19soa_fast_normalize3Dv4_fS_S_PS_S1_S1_
; CHECK-NEXT: _Z19soa_fast_normalize3Dv8_fS_S_PS_S1_S1_
; CHECK-NEXT: _Z19soa_fast_normalize4Dv16_fS_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z19soa_fast_normalize4Dv4_fS_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z19soa_fast_normalize4Dv8_fS_S_S_PS_S1_S1_S1_
; CHECK-NEXT: _Z19sub_group_broadcastDv128_cDv128_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_cDv128_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_cjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_cjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_dDv128_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_dDv128_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_djDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_djDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_fDv128_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_fDv128_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_fjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_fjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_hDv128_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_hDv128_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_hjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_hjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_iDv128_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_iDv128_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_ijDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_ijDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_jS_Dv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_jS_Dv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_jjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_jjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_lDv128_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_lDv128_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_ljDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_ljDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_mDv128_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_mDv128_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_mjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_mjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_sDv128_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_sDv128_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_sjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_sjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_tDv128_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_tDv128_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_tjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv128_tjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_cDv12_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_cjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_dDv12_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_djDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_fDv12_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_fjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_hDv12_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_hjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_iDv12_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_ijDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_jS_Dv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_jjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_lDv12_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_ljDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_mDv12_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_mjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_sDv12_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_sjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_tDv12_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv12_tjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_cDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_cDv16_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_cDv16_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_cj
; CHECK-NEXT: _Z19sub_group_broadcastDv16_cjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_cjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_dDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_dDv16_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_dDv16_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_dDv16_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv16_dj
; CHECK-NEXT: _Z19sub_group_broadcastDv16_djDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_djDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_djDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_fDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_fDv16_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_fDv16_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_fDv16_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv16_fj
; CHECK-NEXT: _Z19sub_group_broadcastDv16_fjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_fjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_fjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_hDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_hDv16_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_hDv16_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_hj
; CHECK-NEXT: _Z19sub_group_broadcastDv16_hjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_hjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_iDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_iDv16_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_iDv16_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_iDv16_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv16_ij
; CHECK-NEXT: _Z19sub_group_broadcastDv16_ijDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_ijDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_ijDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_jS_
; CHECK-NEXT: _Z19sub_group_broadcastDv16_jS_Dv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_jS_Dv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_jS_S_
; CHECK-NEXT: _Z19sub_group_broadcastDv16_jj
; CHECK-NEXT: _Z19sub_group_broadcastDv16_jjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_jjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_jjS_
; CHECK-NEXT: _Z19sub_group_broadcastDv16_lDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_lDv16_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_lDv16_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_lDv16_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv16_lj
; CHECK-NEXT: _Z19sub_group_broadcastDv16_ljDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_ljDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_ljDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_mDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_mDv16_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_mDv16_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_mDv16_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv16_mj
; CHECK-NEXT: _Z19sub_group_broadcastDv16_mjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_mjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_mjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_sDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_sDv16_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_sDv16_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_sj
; CHECK-NEXT: _Z19sub_group_broadcastDv16_sjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_sjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_tDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_tDv16_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_tDv16_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_tj
; CHECK-NEXT: _Z19sub_group_broadcastDv16_tjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv16_tjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_cDv24_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_cjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_dDv24_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_djDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_fDv24_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_fjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_hDv24_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_hjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_iDv24_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_ijDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_jS_Dv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_jjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_lDv24_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_ljDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_mDv24_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_mjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_sDv24_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_sjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_tDv24_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv24_tjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_cDv256_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_cjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_dDv256_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_djDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_fDv256_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_fjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_hDv256_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_hjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_iDv256_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_ijDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_jS_Dv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_jjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_lDv256_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_ljDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_mDv256_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_mjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_sDv256_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_sjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_tDv256_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv256_tjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_cDv2_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_cj
; CHECK-NEXT: _Z19sub_group_broadcastDv2_dDv2_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_dj
; CHECK-NEXT: _Z19sub_group_broadcastDv2_fDv2_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_fj
; CHECK-NEXT: _Z19sub_group_broadcastDv2_hDv2_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_hj
; CHECK-NEXT: _Z19sub_group_broadcastDv2_iDv2_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_ij
; CHECK-NEXT: _Z19sub_group_broadcastDv2_jS_
; CHECK-NEXT: _Z19sub_group_broadcastDv2_jj
; CHECK-NEXT: _Z19sub_group_broadcastDv2_lDv2_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_lj
; CHECK-NEXT: _Z19sub_group_broadcastDv2_mDv2_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_mj
; CHECK-NEXT: _Z19sub_group_broadcastDv2_sDv2_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_sj
; CHECK-NEXT: _Z19sub_group_broadcastDv2_tDv2_j
; CHECK-NEXT: _Z19sub_group_broadcastDv2_tj
; CHECK-NEXT: _Z19sub_group_broadcastDv32_cDv32_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_cDv32_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_cDv32_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_cjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_cjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_cjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_dDv32_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_dDv32_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_dDv32_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_dDv32_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv32_djDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_djDv32_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_djDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_djDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_fDv32_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_fDv32_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_fDv32_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_fDv32_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv32_fjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_fjDv32_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_fjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_fjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_hDv32_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_hDv32_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_hDv32_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_hjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_hjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_hjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_iDv32_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_iDv32_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_iDv32_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_iDv32_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv32_ijDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_ijDv32_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_ijDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_ijDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_jS_Dv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_jS_Dv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_jS_Dv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_jS_S_
; CHECK-NEXT: _Z19sub_group_broadcastDv32_jjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_jjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_jjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_jjS_
; CHECK-NEXT: _Z19sub_group_broadcastDv32_lDv32_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_lDv32_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_lDv32_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_lDv32_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv32_ljDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_ljDv32_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_ljDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_ljDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_mDv32_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_mDv32_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_mDv32_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_mDv32_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv32_mjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_mjDv32_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_mjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_mjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_sDv32_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_sDv32_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_sDv32_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_sjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_sjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_sjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_tDv32_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_tDv32_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_tDv32_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_tjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_tjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv32_tjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_cDv3_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_cj
; CHECK-NEXT: _Z19sub_group_broadcastDv3_dDv3_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_dj
; CHECK-NEXT: _Z19sub_group_broadcastDv3_fDv3_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_fj
; CHECK-NEXT: _Z19sub_group_broadcastDv3_hDv3_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_hj
; CHECK-NEXT: _Z19sub_group_broadcastDv3_iDv3_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_ij
; CHECK-NEXT: _Z19sub_group_broadcastDv3_jS_
; CHECK-NEXT: _Z19sub_group_broadcastDv3_jj
; CHECK-NEXT: _Z19sub_group_broadcastDv3_lDv3_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_lj
; CHECK-NEXT: _Z19sub_group_broadcastDv3_mDv3_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_mj
; CHECK-NEXT: _Z19sub_group_broadcastDv3_sDv3_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_sj
; CHECK-NEXT: _Z19sub_group_broadcastDv3_tDv3_j
; CHECK-NEXT: _Z19sub_group_broadcastDv3_tj
; CHECK-NEXT: _Z19sub_group_broadcastDv48_cDv48_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_cjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_dDv48_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_djDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_fDv48_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_fjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_hDv48_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_hjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_iDv48_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_ijDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_jS_Dv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_jjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_lDv48_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_ljDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_mDv48_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_mjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_sDv48_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_sjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_tDv48_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv48_tjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_cDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_cj
; CHECK-NEXT: _Z19sub_group_broadcastDv4_dDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_dDv4_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv4_dj
; CHECK-NEXT: _Z19sub_group_broadcastDv4_djDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_fDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_fDv4_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv4_fj
; CHECK-NEXT: _Z19sub_group_broadcastDv4_fjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_hDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_hj
; CHECK-NEXT: _Z19sub_group_broadcastDv4_iDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_iDv4_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv4_ij
; CHECK-NEXT: _Z19sub_group_broadcastDv4_ijDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_jS_
; CHECK-NEXT: _Z19sub_group_broadcastDv4_jS_S_
; CHECK-NEXT: _Z19sub_group_broadcastDv4_jj
; CHECK-NEXT: _Z19sub_group_broadcastDv4_jjS_
; CHECK-NEXT: _Z19sub_group_broadcastDv4_lDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_lDv4_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv4_lj
; CHECK-NEXT: _Z19sub_group_broadcastDv4_ljDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_mDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_mDv4_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv4_mj
; CHECK-NEXT: _Z19sub_group_broadcastDv4_mjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_sDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_sj
; CHECK-NEXT: _Z19sub_group_broadcastDv4_tDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv4_tj
; CHECK-NEXT: _Z19sub_group_broadcastDv64_cDv64_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_cDv64_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_cDv64_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_cjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_cjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_cjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_dDv64_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_dDv64_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_dDv64_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_dDv64_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv64_djDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_djDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_djDv64_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_djDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_fDv64_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_fDv64_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_fDv64_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_fDv64_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv64_fjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_fjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_fjDv64_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_fjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_hDv64_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_hDv64_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_hDv64_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_hjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_hjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_hjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_iDv64_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_iDv64_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_iDv64_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_iDv64_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv64_ijDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_ijDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_ijDv64_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_ijDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_jS_Dv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_jS_Dv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_jS_Dv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_jS_S_
; CHECK-NEXT: _Z19sub_group_broadcastDv64_jjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_jjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_jjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_jjS_
; CHECK-NEXT: _Z19sub_group_broadcastDv64_lDv64_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_lDv64_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_lDv64_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_lDv64_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv64_ljDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_ljDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_ljDv64_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_ljDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_mDv64_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_mDv64_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_mDv64_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_mDv64_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv64_mjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_mjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_mjDv64_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_mjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_sDv64_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_sDv64_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_sDv64_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_sjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_sjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_sjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_tDv64_jDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_tDv64_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_tDv64_jDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_tjDv16_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_tjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv64_tjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_cDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_cDv8_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_cj
; CHECK-NEXT: _Z19sub_group_broadcastDv8_cjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_dDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_dDv8_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_dDv8_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv8_dj
; CHECK-NEXT: _Z19sub_group_broadcastDv8_djDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_djDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_fDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_fDv8_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_fDv8_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv8_fj
; CHECK-NEXT: _Z19sub_group_broadcastDv8_fjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_fjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_hDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_hDv8_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_hj
; CHECK-NEXT: _Z19sub_group_broadcastDv8_hjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_iDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_iDv8_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_iDv8_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv8_ij
; CHECK-NEXT: _Z19sub_group_broadcastDv8_ijDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_ijDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_jS_
; CHECK-NEXT: _Z19sub_group_broadcastDv8_jS_Dv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_jS_S_
; CHECK-NEXT: _Z19sub_group_broadcastDv8_jj
; CHECK-NEXT: _Z19sub_group_broadcastDv8_jjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_jjS_
; CHECK-NEXT: _Z19sub_group_broadcastDv8_lDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_lDv8_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_lDv8_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv8_lj
; CHECK-NEXT: _Z19sub_group_broadcastDv8_ljDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_ljDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_mDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_mDv8_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_mDv8_jS0_
; CHECK-NEXT: _Z19sub_group_broadcastDv8_mj
; CHECK-NEXT: _Z19sub_group_broadcastDv8_mjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_mjDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_sDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_sDv8_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_sj
; CHECK-NEXT: _Z19sub_group_broadcastDv8_sjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_tDv8_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_tDv8_jDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastDv8_tj
; CHECK-NEXT: _Z19sub_group_broadcastDv8_tjDv4_j
; CHECK-NEXT: _Z19sub_group_broadcastdj
; CHECK-NEXT: _Z19sub_group_broadcastfj
; CHECK-NEXT: _Z19sub_group_broadcastij
; CHECK-NEXT: _Z19sub_group_broadcastjj
; CHECK-NEXT: _Z19sub_group_broadcastlj
; CHECK-NEXT: _Z19sub_group_broadcastmj
; CHECK-NEXT: _Z19work_group_add_utilDv16_dS_
; CHECK-NEXT: _Z19work_group_add_utilDv16_fS_
; CHECK-NEXT: _Z19work_group_add_utilDv16_iS_
; CHECK-NEXT: _Z19work_group_add_utilDv16_jS_
; CHECK-NEXT: _Z19work_group_add_utilDv16_lS_
; CHECK-NEXT: _Z19work_group_add_utilDv16_mS_
; CHECK-NEXT: _Z19work_group_add_utilDv32_dS_
; CHECK-NEXT: _Z19work_group_add_utilDv32_fS_
; CHECK-NEXT: _Z19work_group_add_utilDv32_iS_
; CHECK-NEXT: _Z19work_group_add_utilDv32_jS_
; CHECK-NEXT: _Z19work_group_add_utilDv32_lS_
; CHECK-NEXT: _Z19work_group_add_utilDv32_mS_
; CHECK-NEXT: _Z19work_group_add_utilDv4_dS_
; CHECK-NEXT: _Z19work_group_add_utilDv4_fS_
; CHECK-NEXT: _Z19work_group_add_utilDv4_iS_
; CHECK-NEXT: _Z19work_group_add_utilDv4_jS_
; CHECK-NEXT: _Z19work_group_add_utilDv4_lS_
; CHECK-NEXT: _Z19work_group_add_utilDv4_mS_
; CHECK-NEXT: _Z19work_group_add_utilDv64_dS_
; CHECK-NEXT: _Z19work_group_add_utilDv64_fS_
; CHECK-NEXT: _Z19work_group_add_utilDv64_iS_
; CHECK-NEXT: _Z19work_group_add_utilDv64_jS_
; CHECK-NEXT: _Z19work_group_add_utilDv64_lS_
; CHECK-NEXT: _Z19work_group_add_utilDv64_mS_
; CHECK-NEXT: _Z19work_group_add_utilDv8_dS_
; CHECK-NEXT: _Z19work_group_add_utilDv8_fS_
; CHECK-NEXT: _Z19work_group_add_utilDv8_iS_
; CHECK-NEXT: _Z19work_group_add_utilDv8_jS_
; CHECK-NEXT: _Z19work_group_add_utilDv8_lS_
; CHECK-NEXT: _Z19work_group_add_utilDv8_mS_
; CHECK-NEXT: _Z19work_group_add_utildd
; CHECK-NEXT: _Z19work_group_add_utilff
; CHECK-NEXT: _Z19work_group_add_utilii
; CHECK-NEXT: _Z19work_group_add_utiljj
; CHECK-NEXT: _Z19work_group_add_utilll
; CHECK-NEXT: _Z19work_group_add_utilmm
; CHECK-NEXT: _Z19work_group_all_utilDv16_iS_
; CHECK-NEXT: _Z19work_group_all_utilDv32_iS_
; CHECK-NEXT: _Z19work_group_all_utilDv4_iS_
; CHECK-NEXT: _Z19work_group_all_utilDv64_iS_
; CHECK-NEXT: _Z19work_group_all_utilDv8_iS_
; CHECK-NEXT: _Z19work_group_all_utilii
; CHECK-NEXT: _Z19work_group_any_utilDv16_iS_
; CHECK-NEXT: _Z19work_group_any_utilDv32_iS_
; CHECK-NEXT: _Z19work_group_any_utilDv4_iS_
; CHECK-NEXT: _Z19work_group_any_utilDv64_iS_
; CHECK-NEXT: _Z19work_group_any_utilDv8_iS_
; CHECK-NEXT: _Z19work_group_any_utilii
; CHECK-NEXT: _Z19work_group_mul_utilDv16_dS_
; CHECK-NEXT: _Z19work_group_mul_utilDv16_fS_
; CHECK-NEXT: _Z19work_group_mul_utilDv16_iS_
; CHECK-NEXT: _Z19work_group_mul_utilDv16_jS_
; CHECK-NEXT: _Z19work_group_mul_utilDv16_lS_
; CHECK-NEXT: _Z19work_group_mul_utilDv16_mS_
; CHECK-NEXT: _Z19work_group_mul_utilDv32_dS_
; CHECK-NEXT: _Z19work_group_mul_utilDv32_fS_
; CHECK-NEXT: _Z19work_group_mul_utilDv32_iS_
; CHECK-NEXT: _Z19work_group_mul_utilDv32_jS_
; CHECK-NEXT: _Z19work_group_mul_utilDv32_lS_
; CHECK-NEXT: _Z19work_group_mul_utilDv32_mS_
; CHECK-NEXT: _Z19work_group_mul_utilDv4_dS_
; CHECK-NEXT: _Z19work_group_mul_utilDv4_fS_
; CHECK-NEXT: _Z19work_group_mul_utilDv4_iS_
; CHECK-NEXT: _Z19work_group_mul_utilDv4_jS_
; CHECK-NEXT: _Z19work_group_mul_utilDv4_lS_
; CHECK-NEXT: _Z19work_group_mul_utilDv4_mS_
; CHECK-NEXT: _Z19work_group_mul_utilDv64_dS_
; CHECK-NEXT: _Z19work_group_mul_utilDv64_fS_
; CHECK-NEXT: _Z19work_group_mul_utilDv64_iS_
; CHECK-NEXT: _Z19work_group_mul_utilDv64_jS_
; CHECK-NEXT: _Z19work_group_mul_utilDv64_lS_
; CHECK-NEXT: _Z19work_group_mul_utilDv64_mS_
; CHECK-NEXT: _Z19work_group_mul_utilDv8_dS_
; CHECK-NEXT: _Z19work_group_mul_utilDv8_fS_
; CHECK-NEXT: _Z19work_group_mul_utilDv8_iS_
; CHECK-NEXT: _Z19work_group_mul_utilDv8_jS_
; CHECK-NEXT: _Z19work_group_mul_utilDv8_lS_
; CHECK-NEXT: _Z19work_group_mul_utilDv8_mS_
; CHECK-NEXT: _Z19work_group_mul_utildd
; CHECK-NEXT: _Z19work_group_mul_utilff
; CHECK-NEXT: _Z19work_group_mul_utilii
; CHECK-NEXT: _Z19work_group_mul_utiljj
; CHECK-NEXT: _Z19work_group_mul_utilll
; CHECK-NEXT: _Z19work_group_mul_utilmm
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_AtomicDh12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_AtomicDh12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicd12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicd12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicf12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicf12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomici12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomici12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicj12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicj12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicl12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicl12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicm12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS1VU7_Atomicm12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_AtomicDh12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_AtomicDh12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicd12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicd12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicf12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicf12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomici12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomici12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicj12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicj12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicl12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicl12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicm12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS3VU7_Atomicm12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_AtomicDh12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_AtomicDh12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicd12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicd12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicf12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicf12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomici12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomici12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicj12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicj12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicl12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicl12memory_order12memory_scope
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicm12memory_order
; CHECK-NEXT: _Z20atomic_load_explicitPU3AS4VU7_Atomicm12memory_order12memory_scope
; CHECK-NEXT: _Z20cast_to_global_constPU3AS4K12ocl_clkevent
; CHECK-NEXT: _Z20convert_int8_sat_rteDv8_d
; CHECK-NEXT: _Z20convert_int8_sat_rtnDv8_d
; CHECK-NEXT: _Z20convert_int8_sat_rtpDv8_d
; CHECK-NEXT: _Z20convert_int8_sat_rtzDv8_d
; CHECK-NEXT: _Z20get_image_array_size20ocl_image1d_array_ro
; CHECK-NEXT: _Z20get_image_array_size20ocl_image1d_array_rw
; CHECK-NEXT: _Z20get_image_array_size20ocl_image1d_array_wo
; CHECK-NEXT: _Z20get_image_array_size20ocl_image2d_array_ro
; CHECK-NEXT: _Z20get_image_array_size20ocl_image2d_array_rw
; CHECK-NEXT: _Z20get_image_array_size20ocl_image2d_array_wo
; CHECK-NEXT: _Z20get_image_array_size26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z20get_image_array_size26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z20get_image_array_size26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z20native_fract_ret2ptrDv16_dPS_S1_
; CHECK-NEXT: _Z20native_fract_ret2ptrDv16_fPS_S1_
; CHECK-NEXT: _Z20native_fract_ret2ptrDv4_dPS_S1_
; CHECK-NEXT: _Z20native_fract_ret2ptrDv4_fPS_S1_
; CHECK-NEXT: _Z20native_fract_ret2ptrDv8_dPS_S1_
; CHECK-NEXT: _Z20native_fract_ret2ptrDv8_fPS_S1_
; CHECK-NEXT: _Z20read_imagef_2d_arrayP15_image_aux_data11ocl_samplerDv4_f
; CHECK-NEXT: _Z20read_imagef_2d_arrayP15_image_aux_data11ocl_samplerDv4_i
; CHECK-NEXT: _Z20read_imagef_2d_arrayP15_image_aux_dataDv4_i
; CHECK-NEXT: _Z20scalar_islessgreaterdd
; CHECK-NEXT: _Z20scalar_islessgreaterff
; CHECK-NEXT: _Z20soa4_get_image_depth14ocl_image3d_ro
; CHECK-NEXT: _Z20soa4_get_image_depth14ocl_image3d_rw
; CHECK-NEXT: _Z20soa4_get_image_depth14ocl_image3d_wo
; CHECK-NEXT: _Z20soa4_get_image_width14ocl_image1d_ro
; CHECK-NEXT: _Z20soa4_get_image_width14ocl_image1d_rw
; CHECK-NEXT: _Z20soa4_get_image_width14ocl_image1d_wo
; CHECK-NEXT: _Z20soa4_get_image_width14ocl_image2d_ro
; CHECK-NEXT: _Z20soa4_get_image_width14ocl_image2d_rw
; CHECK-NEXT: _Z20soa4_get_image_width14ocl_image2d_wo
; CHECK-NEXT: _Z20soa4_get_image_width14ocl_image3d_ro
; CHECK-NEXT: _Z20soa4_get_image_width14ocl_image3d_rw
; CHECK-NEXT: _Z20soa4_get_image_width14ocl_image3d_wo
; CHECK-NEXT: _Z20soa4_get_image_width20ocl_image1d_array_ro
; CHECK-NEXT: _Z20soa4_get_image_width20ocl_image1d_array_rw
; CHECK-NEXT: _Z20soa4_get_image_width20ocl_image1d_array_wo
; CHECK-NEXT: _Z20soa4_get_image_width20ocl_image2d_array_ro
; CHECK-NEXT: _Z20soa4_get_image_width20ocl_image2d_array_rw
; CHECK-NEXT: _Z20soa4_get_image_width20ocl_image2d_array_wo
; CHECK-NEXT: _Z20soa4_get_image_width20ocl_image2d_depth_ro
; CHECK-NEXT: _Z20soa4_get_image_width20ocl_image2d_depth_rw
; CHECK-NEXT: _Z20soa4_get_image_width20ocl_image2d_depth_wo
; CHECK-NEXT: _Z20soa4_get_image_width21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z20soa4_get_image_width21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z20soa4_get_image_width21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z20soa4_get_image_width26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z20soa4_get_image_width26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z20soa4_get_image_width26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z20soa8_get_image_depth14ocl_image3d_ro
; CHECK-NEXT: _Z20soa8_get_image_depth14ocl_image3d_rw
; CHECK-NEXT: _Z20soa8_get_image_depth14ocl_image3d_wo
; CHECK-NEXT: _Z20soa8_get_image_width14ocl_image1d_ro
; CHECK-NEXT: _Z20soa8_get_image_width14ocl_image1d_rw
; CHECK-NEXT: _Z20soa8_get_image_width14ocl_image1d_wo
; CHECK-NEXT: _Z20soa8_get_image_width14ocl_image2d_ro
; CHECK-NEXT: _Z20soa8_get_image_width14ocl_image2d_rw
; CHECK-NEXT: _Z20soa8_get_image_width14ocl_image2d_wo
; CHECK-NEXT: _Z20soa8_get_image_width14ocl_image3d_ro
; CHECK-NEXT: _Z20soa8_get_image_width14ocl_image3d_rw
; CHECK-NEXT: _Z20soa8_get_image_width14ocl_image3d_wo
; CHECK-NEXT: _Z20soa8_get_image_width20ocl_image1d_array_ro
; CHECK-NEXT: _Z20soa8_get_image_width20ocl_image1d_array_rw
; CHECK-NEXT: _Z20soa8_get_image_width20ocl_image1d_array_wo
; CHECK-NEXT: _Z20soa8_get_image_width20ocl_image2d_array_ro
; CHECK-NEXT: _Z20soa8_get_image_width20ocl_image2d_array_rw
; CHECK-NEXT: _Z20soa8_get_image_width20ocl_image2d_array_wo
; CHECK-NEXT: _Z20soa8_get_image_width20ocl_image2d_depth_ro
; CHECK-NEXT: _Z20soa8_get_image_width20ocl_image2d_depth_rw
; CHECK-NEXT: _Z20soa8_get_image_width20ocl_image2d_depth_wo
; CHECK-NEXT: _Z20soa8_get_image_width21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z20soa8_get_image_width21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z20soa8_get_image_width21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z20soa8_get_image_width26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z20soa8_get_image_width26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z20soa8_get_image_width26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z20sub_group_reduce_addDv16_dDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv16_fDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv16_iDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv16_jS_
; CHECK-NEXT: _Z20sub_group_reduce_addDv16_lDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv16_mDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv32_dDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv32_fDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv32_iDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv32_jS_
; CHECK-NEXT: _Z20sub_group_reduce_addDv32_lDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv32_mDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv4_dDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv4_fDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv4_iDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv4_jS_
; CHECK-NEXT: _Z20sub_group_reduce_addDv4_lDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv4_mDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv64_dDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv64_fDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv64_iDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv64_jS_
; CHECK-NEXT: _Z20sub_group_reduce_addDv64_lDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv64_mDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv8_dDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv8_fDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv8_iDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv8_jS_
; CHECK-NEXT: _Z20sub_group_reduce_addDv8_lDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_addDv8_mDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_addd
; CHECK-NEXT: _Z20sub_group_reduce_addf
; CHECK-NEXT: _Z20sub_group_reduce_addi
; CHECK-NEXT: _Z20sub_group_reduce_addj
; CHECK-NEXT: _Z20sub_group_reduce_addl
; CHECK-NEXT: _Z20sub_group_reduce_addm
; CHECK-NEXT: _Z20sub_group_reduce_maxDv16_dDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv16_fDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv16_iDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv16_jS_
; CHECK-NEXT: _Z20sub_group_reduce_maxDv16_lDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv16_mDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv32_dDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv32_fDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv32_iDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv32_jS_
; CHECK-NEXT: _Z20sub_group_reduce_maxDv32_lDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv32_mDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv4_dDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv4_fDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv4_iDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv4_jS_
; CHECK-NEXT: _Z20sub_group_reduce_maxDv4_lDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv4_mDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv64_dDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv64_fDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv64_iDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv64_jS_
; CHECK-NEXT: _Z20sub_group_reduce_maxDv64_lDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv64_mDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv8_dDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv8_fDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv8_iDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv8_jS_
; CHECK-NEXT: _Z20sub_group_reduce_maxDv8_lDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_maxDv8_mDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_maxd
; CHECK-NEXT: _Z20sub_group_reduce_maxf
; CHECK-NEXT: _Z20sub_group_reduce_maxi
; CHECK-NEXT: _Z20sub_group_reduce_maxj
; CHECK-NEXT: _Z20sub_group_reduce_maxl
; CHECK-NEXT: _Z20sub_group_reduce_maxm
; CHECK-NEXT: _Z20sub_group_reduce_minDv16_dDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv16_fDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv16_iDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv16_jS_
; CHECK-NEXT: _Z20sub_group_reduce_minDv16_lDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv16_mDv16_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv32_dDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv32_fDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv32_iDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv32_jS_
; CHECK-NEXT: _Z20sub_group_reduce_minDv32_lDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv32_mDv32_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv4_dDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv4_fDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv4_iDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv4_jS_
; CHECK-NEXT: _Z20sub_group_reduce_minDv4_lDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv4_mDv4_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv64_dDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv64_fDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv64_iDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv64_jS_
; CHECK-NEXT: _Z20sub_group_reduce_minDv64_lDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv64_mDv64_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv8_dDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv8_fDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv8_iDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv8_jS_
; CHECK-NEXT: _Z20sub_group_reduce_minDv8_lDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_minDv8_mDv8_j
; CHECK-NEXT: _Z20sub_group_reduce_mind
; CHECK-NEXT: _Z20sub_group_reduce_minf
; CHECK-NEXT: _Z20sub_group_reduce_mini
; CHECK-NEXT: _Z20sub_group_reduce_minj
; CHECK-NEXT: _Z20sub_group_reduce_minl
; CHECK-NEXT: _Z20sub_group_reduce_minm
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_cDv16_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_dDv16_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_fDv16_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_hDv16_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_iDv16_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_jS_S_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_lDv16_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_mDv16_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_sDv16_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv16_tDv16_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_cDv4_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_dDv4_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_fDv4_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_hDv4_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_iDv4_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_jS_S_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_lDv4_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_mDv4_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_sDv4_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv4_tDv4_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_cDv8_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_dDv8_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_fDv8_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_hDv8_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_iDv8_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_jS_S_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_lDv8_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_mDv8_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_sDv8_jS0_
; CHECK-NEXT: _Z20sub_group_shuffle_upDv8_tDv8_jS0_
; CHECK-NEXT: _Z20work_group_broadcastDv16_cm
; CHECK-NEXT: _Z20work_group_broadcastDv16_cmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_cmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_cmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_cmmDv16_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_cmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_cmmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_cmmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_dm
; CHECK-NEXT: _Z20work_group_broadcastDv16_dmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_dmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_dmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_dmmDv16_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_dmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_dmmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_dmmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_fm
; CHECK-NEXT: _Z20work_group_broadcastDv16_fmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_fmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_fmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_fmmDv16_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_fmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_fmmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_fmmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_hm
; CHECK-NEXT: _Z20work_group_broadcastDv16_hmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_hmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_hmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_hmmDv16_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_hmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_hmmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_hmmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_im
; CHECK-NEXT: _Z20work_group_broadcastDv16_imDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_imm
; CHECK-NEXT: _Z20work_group_broadcastDv16_immDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_immDv16_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_immPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_immm
; CHECK-NEXT: _Z20work_group_broadcastDv16_immmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_jm
; CHECK-NEXT: _Z20work_group_broadcastDv16_jmS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_jmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_jmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_jmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_jmmS_PS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_jmmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_jmmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_lm
; CHECK-NEXT: _Z20work_group_broadcastDv16_lmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_lmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_lmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_lmmDv16_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_lmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_lmmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_lmmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_mm
; CHECK-NEXT: _Z20work_group_broadcastDv16_mmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_mmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_mmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_mmmDv16_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_mmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_mmmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_mmmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_sm
; CHECK-NEXT: _Z20work_group_broadcastDv16_smDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_smm
; CHECK-NEXT: _Z20work_group_broadcastDv16_smmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_smmDv16_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_smmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_smmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_smmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_tm
; CHECK-NEXT: _Z20work_group_broadcastDv16_tmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_tmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_tmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv16_tmmDv16_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_tmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv16_tmmm
; CHECK-NEXT: _Z20work_group_broadcastDv16_tmmmDv16_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_cm
; CHECK-NEXT: _Z20work_group_broadcastDv32_cmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_cmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_cmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_cmmDv32_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_cmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_cmmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_cmmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_dm
; CHECK-NEXT: _Z20work_group_broadcastDv32_dmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_dmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_dmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_dmmDv32_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_dmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_dmmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_dmmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_fm
; CHECK-NEXT: _Z20work_group_broadcastDv32_fmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_fmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_fmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_fmmDv32_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_fmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_fmmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_fmmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_hm
; CHECK-NEXT: _Z20work_group_broadcastDv32_hmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_hmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_hmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_hmmDv32_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_hmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_hmmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_hmmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_im
; CHECK-NEXT: _Z20work_group_broadcastDv32_imDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_imm
; CHECK-NEXT: _Z20work_group_broadcastDv32_immDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_immDv32_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_immPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_immm
; CHECK-NEXT: _Z20work_group_broadcastDv32_immmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_jm
; CHECK-NEXT: _Z20work_group_broadcastDv32_jmS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_jmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_jmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_jmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_jmmS_PS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_jmmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_jmmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_lm
; CHECK-NEXT: _Z20work_group_broadcastDv32_lmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_lmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_lmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_lmmDv32_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_lmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_lmmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_lmmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_mm
; CHECK-NEXT: _Z20work_group_broadcastDv32_mmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_mmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_mmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_mmmDv32_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_mmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_mmmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_mmmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_sm
; CHECK-NEXT: _Z20work_group_broadcastDv32_smDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_smm
; CHECK-NEXT: _Z20work_group_broadcastDv32_smmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_smmDv32_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_smmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_smmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_smmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_tm
; CHECK-NEXT: _Z20work_group_broadcastDv32_tmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_tmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_tmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv32_tmmDv32_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_tmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv32_tmmm
; CHECK-NEXT: _Z20work_group_broadcastDv32_tmmmDv32_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_cm
; CHECK-NEXT: _Z20work_group_broadcastDv4_cmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_cmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_cmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_cmmDv4_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_cmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_cmmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_cmmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_dm
; CHECK-NEXT: _Z20work_group_broadcastDv4_dmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_dmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_dmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_dmmDv4_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_dmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_dmmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_dmmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_fm
; CHECK-NEXT: _Z20work_group_broadcastDv4_fmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_fmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_fmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_fmmDv4_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_fmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_fmmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_fmmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_hm
; CHECK-NEXT: _Z20work_group_broadcastDv4_hmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_hmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_hmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_hmmDv4_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_hmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_hmmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_hmmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_im
; CHECK-NEXT: _Z20work_group_broadcastDv4_imDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_imm
; CHECK-NEXT: _Z20work_group_broadcastDv4_immDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_immDv4_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_immPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_immm
; CHECK-NEXT: _Z20work_group_broadcastDv4_immmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_jm
; CHECK-NEXT: _Z20work_group_broadcastDv4_jmS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_jmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_jmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_jmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_jmmS_PS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_jmmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_jmmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_lm
; CHECK-NEXT: _Z20work_group_broadcastDv4_lmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_lmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_lmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_lmmDv4_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_lmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_lmmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_lmmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_mm
; CHECK-NEXT: _Z20work_group_broadcastDv4_mmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_mmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_mmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_mmmDv4_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_mmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_mmmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_mmmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_sm
; CHECK-NEXT: _Z20work_group_broadcastDv4_smDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_smm
; CHECK-NEXT: _Z20work_group_broadcastDv4_smmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_smmDv4_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_smmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_smmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_smmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_tm
; CHECK-NEXT: _Z20work_group_broadcastDv4_tmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_tmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_tmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv4_tmmDv4_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_tmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv4_tmmm
; CHECK-NEXT: _Z20work_group_broadcastDv4_tmmmDv4_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_cm
; CHECK-NEXT: _Z20work_group_broadcastDv64_cmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_cmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_cmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_cmmDv64_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_cmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_cmmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_cmmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_dm
; CHECK-NEXT: _Z20work_group_broadcastDv64_dmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_dmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_dmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_dmmDv64_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_dmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_dmmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_dmmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_fm
; CHECK-NEXT: _Z20work_group_broadcastDv64_fmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_fmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_fmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_fmmDv64_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_fmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_fmmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_fmmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_hm
; CHECK-NEXT: _Z20work_group_broadcastDv64_hmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_hmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_hmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_hmmDv64_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_hmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_hmmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_hmmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_im
; CHECK-NEXT: _Z20work_group_broadcastDv64_imDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_imm
; CHECK-NEXT: _Z20work_group_broadcastDv64_immDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_immDv64_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_immPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_immm
; CHECK-NEXT: _Z20work_group_broadcastDv64_immmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_jm
; CHECK-NEXT: _Z20work_group_broadcastDv64_jmS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_jmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_jmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_jmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_jmmS_PS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_jmmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_jmmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_lm
; CHECK-NEXT: _Z20work_group_broadcastDv64_lmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_lmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_lmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_lmmDv64_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_lmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_lmmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_lmmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_mm
; CHECK-NEXT: _Z20work_group_broadcastDv64_mmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_mmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_mmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_mmmDv64_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_mmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_mmmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_mmmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_sm
; CHECK-NEXT: _Z20work_group_broadcastDv64_smDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_smm
; CHECK-NEXT: _Z20work_group_broadcastDv64_smmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_smmDv64_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_smmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_smmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_smmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_tm
; CHECK-NEXT: _Z20work_group_broadcastDv64_tmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_tmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_tmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv64_tmmDv64_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_tmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv64_tmmm
; CHECK-NEXT: _Z20work_group_broadcastDv64_tmmmDv64_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_cm
; CHECK-NEXT: _Z20work_group_broadcastDv8_cmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_cmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_cmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_cmmDv8_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_cmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_cmmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_cmmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_dm
; CHECK-NEXT: _Z20work_group_broadcastDv8_dmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_dmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_dmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_dmmDv8_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_dmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_dmmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_dmmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_fm
; CHECK-NEXT: _Z20work_group_broadcastDv8_fmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_fmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_fmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_fmmDv8_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_fmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_fmmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_fmmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_hm
; CHECK-NEXT: _Z20work_group_broadcastDv8_hmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_hmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_hmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_hmmDv8_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_hmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_hmmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_hmmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_im
; CHECK-NEXT: _Z20work_group_broadcastDv8_imDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_imm
; CHECK-NEXT: _Z20work_group_broadcastDv8_immDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_immDv8_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_immPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_immm
; CHECK-NEXT: _Z20work_group_broadcastDv8_immmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_jm
; CHECK-NEXT: _Z20work_group_broadcastDv8_jmS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_jmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_jmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_jmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_jmmS_PS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_jmmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_jmmmS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_lm
; CHECK-NEXT: _Z20work_group_broadcastDv8_lmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_lmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_lmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_lmmDv8_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_lmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_lmmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_lmmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_mm
; CHECK-NEXT: _Z20work_group_broadcastDv8_mmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_mmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_mmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_mmmDv8_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_mmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_mmmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_mmmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_sm
; CHECK-NEXT: _Z20work_group_broadcastDv8_smDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_smm
; CHECK-NEXT: _Z20work_group_broadcastDv8_smmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_smmDv8_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_smmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_smmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_smmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_tm
; CHECK-NEXT: _Z20work_group_broadcastDv8_tmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_tmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_tmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastDv8_tmmDv8_jPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_tmmPS_
; CHECK-NEXT: _Z20work_group_broadcastDv8_tmmm
; CHECK-NEXT: _Z20work_group_broadcastDv8_tmmmDv8_j
; CHECK-NEXT: _Z20work_group_broadcastcm
; CHECK-NEXT: _Z20work_group_broadcastcmm
; CHECK-NEXT: _Z20work_group_broadcastcmmPc
; CHECK-NEXT: _Z20work_group_broadcastcmmm
; CHECK-NEXT: _Z20work_group_broadcastdm
; CHECK-NEXT: _Z20work_group_broadcastdmm
; CHECK-NEXT: _Z20work_group_broadcastdmmPd
; CHECK-NEXT: _Z20work_group_broadcastdmmm
; CHECK-NEXT: _Z20work_group_broadcastfm
; CHECK-NEXT: _Z20work_group_broadcastfmm
; CHECK-NEXT: _Z20work_group_broadcastfmmPf
; CHECK-NEXT: _Z20work_group_broadcastfmmm
; CHECK-NEXT: _Z20work_group_broadcasthm
; CHECK-NEXT: _Z20work_group_broadcasthmm
; CHECK-NEXT: _Z20work_group_broadcasthmmPh
; CHECK-NEXT: _Z20work_group_broadcasthmmm
; CHECK-NEXT: _Z20work_group_broadcastim
; CHECK-NEXT: _Z20work_group_broadcastimm
; CHECK-NEXT: _Z20work_group_broadcastimmPi
; CHECK-NEXT: _Z20work_group_broadcastimmm
; CHECK-NEXT: _Z20work_group_broadcastjm
; CHECK-NEXT: _Z20work_group_broadcastjmm
; CHECK-NEXT: _Z20work_group_broadcastjmmPj
; CHECK-NEXT: _Z20work_group_broadcastjmmm
; CHECK-NEXT: _Z20work_group_broadcastlm
; CHECK-NEXT: _Z20work_group_broadcastlmm
; CHECK-NEXT: _Z20work_group_broadcastlmmPl
; CHECK-NEXT: _Z20work_group_broadcastlmmm
; CHECK-NEXT: _Z20work_group_broadcastmm
; CHECK-NEXT: _Z20work_group_broadcastmmm
; CHECK-NEXT: _Z20work_group_broadcastmmmPm
; CHECK-NEXT: _Z20work_group_broadcastmmmm
; CHECK-NEXT: _Z20work_group_broadcastsm
; CHECK-NEXT: _Z20work_group_broadcastsmm
; CHECK-NEXT: _Z20work_group_broadcastsmmPs
; CHECK-NEXT: _Z20work_group_broadcastsmmm
; CHECK-NEXT: _Z20work_group_broadcasttm
; CHECK-NEXT: _Z20work_group_broadcasttmm
; CHECK-NEXT: _Z20work_group_broadcasttmmPt
; CHECK-NEXT: _Z20work_group_broadcasttmmm
; CHECK-NEXT: _Z21SOA4_ProjectToEdgeIntP15_image_aux_dataDv4_iS2_PS2_S4_
; CHECK-NEXT: _Z21SOA8_ProjectToEdgeIntP15_image_aux_dataDv8_iS2_PS2_S4_
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_cPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_dPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_fPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_hPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_iPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_jPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_lPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_mPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_sPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv16_tPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_cPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_dPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_fPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_hPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_iPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_jPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_lPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_mPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_sPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv2_tPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_cPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_dPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_fPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_hPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_iPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_jPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_lPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_mPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_sPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv3_tPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_cPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_dPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_fPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_hPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_iPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_jPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_lPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_mPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_sPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv4_tPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_cPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_dPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_fPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_hPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_iPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_jPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_lPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_mPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_sPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1Dv8_tPU3AS3KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1cPU3AS3Kcm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1dPU3AS3Kdm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1fPU3AS3Kfm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1hPU3AS3Khm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1iPU3AS3Kim9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1jPU3AS3Kjm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1lPU3AS3Klm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1mPU3AS3Kmm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1sPU3AS3Ksm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS1tPU3AS3Ktm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_cPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_dPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_fPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_hPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_iPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_jPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_lPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_mPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_sPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv16_tPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_cPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_dPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_fPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_hPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_iPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_jPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_lPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_mPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_sPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv2_tPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_cPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_dPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_fPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_hPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_iPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_jPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_lPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_mPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_sPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv3_tPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_cPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_dPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_fPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_hPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_iPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_jPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_lPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_mPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_sPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv4_tPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_cPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_dPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_fPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_hPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_iPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_jPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_lPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_mPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_sPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3Dv8_tPU3AS1KS_m9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3cPU3AS1Kcm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3dPU3AS1Kdm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3fPU3AS1Kfm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3hPU3AS1Khm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3iPU3AS1Kim9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3jPU3AS1Kjm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3lPU3AS1Klm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3mPU3AS1Kmm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3sPU3AS1Ksm9ocl_event
; CHECK-NEXT: _Z21async_work_group_copyPU3AS3tPU3AS1Ktm9ocl_event
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicff12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicii12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicll12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS1VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicff12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicii12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicll12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS3VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicff12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicii12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicll12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z21atomic_store_explicitPU3AS4VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z21convert_char8_sat_rteDv8_d
; CHECK-NEXT: _Z21convert_char8_sat_rtnDv8_d
; CHECK-NEXT: _Z21convert_char8_sat_rtpDv8_d
; CHECK-NEXT: _Z21convert_char8_sat_rtzDv8_d
; CHECK-NEXT: _Z21convert_long8_sat_rteDv8_d
; CHECK-NEXT: _Z21convert_long8_sat_rteDv8_f
; CHECK-NEXT: _Z21convert_long8_sat_rtnDv8_d
; CHECK-NEXT: _Z21convert_long8_sat_rtnDv8_f
; CHECK-NEXT: _Z21convert_long8_sat_rtpDv8_d
; CHECK-NEXT: _Z21convert_long8_sat_rtpDv8_f
; CHECK-NEXT: _Z21convert_long8_sat_rtzDv8_d
; CHECK-NEXT: _Z21convert_long8_sat_rtzDv8_f
; CHECK-NEXT: _Z21convert_uint8_sat_rteDv8_d
; CHECK-NEXT: _Z21convert_uint8_sat_rtnDv8_d
; CHECK-NEXT: _Z21convert_uint8_sat_rtpDv8_d
; CHECK-NEXT: _Z21convert_uint8_sat_rtzDv8_d
; CHECK-NEXT: _Z21extract_pixel_in_byte14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z21extract_pixel_in_byte14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z21extract_pixel_in_byte14ocl_image2d_woDv2_i
; CHECK-NEXT: _Z21native_sincos_ret2ptrDv16_dPS_S1_
; CHECK-NEXT: _Z21native_sincos_ret2ptrDv16_fPS_S1_
; CHECK-NEXT: _Z21native_sincos_ret2ptrDv4_dPS_S1_
; CHECK-NEXT: _Z21native_sincos_ret2ptrDv4_fPS_S1_
; CHECK-NEXT: _Z21native_sincos_ret2ptrDv8_dPS_S1_
; CHECK-NEXT: _Z21native_sincos_ret2ptrDv8_fPS_S1_
; CHECK-NEXT: _Z21set_user_event_status12ocl_clkeventi
; CHECK-NEXT: _Z21soa16_get_image_depth14ocl_image3d_ro
; CHECK-NEXT: _Z21soa16_get_image_depth14ocl_image3d_rw
; CHECK-NEXT: _Z21soa16_get_image_depth14ocl_image3d_wo
; CHECK-NEXT: _Z21soa16_get_image_width14ocl_image1d_ro
; CHECK-NEXT: _Z21soa16_get_image_width14ocl_image1d_rw
; CHECK-NEXT: _Z21soa16_get_image_width14ocl_image1d_wo
; CHECK-NEXT: _Z21soa16_get_image_width14ocl_image2d_ro
; CHECK-NEXT: _Z21soa16_get_image_width14ocl_image2d_rw
; CHECK-NEXT: _Z21soa16_get_image_width14ocl_image2d_wo
; CHECK-NEXT: _Z21soa16_get_image_width14ocl_image3d_ro
; CHECK-NEXT: _Z21soa16_get_image_width14ocl_image3d_rw
; CHECK-NEXT: _Z21soa16_get_image_width14ocl_image3d_wo
; CHECK-NEXT: _Z21soa16_get_image_width20ocl_image1d_array_ro
; CHECK-NEXT: _Z21soa16_get_image_width20ocl_image1d_array_rw
; CHECK-NEXT: _Z21soa16_get_image_width20ocl_image1d_array_wo
; CHECK-NEXT: _Z21soa16_get_image_width20ocl_image2d_array_ro
; CHECK-NEXT: _Z21soa16_get_image_width20ocl_image2d_array_rw
; CHECK-NEXT: _Z21soa16_get_image_width20ocl_image2d_array_wo
; CHECK-NEXT: _Z21soa16_get_image_width20ocl_image2d_depth_ro
; CHECK-NEXT: _Z21soa16_get_image_width20ocl_image2d_depth_rw
; CHECK-NEXT: _Z21soa16_get_image_width20ocl_image2d_depth_wo
; CHECK-NEXT: _Z21soa16_get_image_width21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z21soa16_get_image_width21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z21soa16_get_image_width21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z21soa16_get_image_width26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z21soa16_get_image_width26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z21soa16_get_image_width26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z21soa4_get_image_height14ocl_image2d_ro
; CHECK-NEXT: _Z21soa4_get_image_height14ocl_image2d_rw
; CHECK-NEXT: _Z21soa4_get_image_height14ocl_image2d_wo
; CHECK-NEXT: _Z21soa4_get_image_height14ocl_image3d_ro
; CHECK-NEXT: _Z21soa4_get_image_height14ocl_image3d_rw
; CHECK-NEXT: _Z21soa4_get_image_height14ocl_image3d_wo
; CHECK-NEXT: _Z21soa4_get_image_height20ocl_image2d_array_ro
; CHECK-NEXT: _Z21soa4_get_image_height20ocl_image2d_array_rw
; CHECK-NEXT: _Z21soa4_get_image_height20ocl_image2d_array_wo
; CHECK-NEXT: _Z21soa4_get_image_height20ocl_image2d_depth_ro
; CHECK-NEXT: _Z21soa4_get_image_height20ocl_image2d_depth_rw
; CHECK-NEXT: _Z21soa4_get_image_height20ocl_image2d_depth_wo
; CHECK-NEXT: _Z21soa4_get_image_height26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z21soa4_get_image_height26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z21soa4_get_image_height26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z21soa8_get_image_height14ocl_image2d_ro
; CHECK-NEXT: _Z21soa8_get_image_height14ocl_image2d_rw
; CHECK-NEXT: _Z21soa8_get_image_height14ocl_image2d_wo
; CHECK-NEXT: _Z21soa8_get_image_height14ocl_image3d_ro
; CHECK-NEXT: _Z21soa8_get_image_height14ocl_image3d_rw
; CHECK-NEXT: _Z21soa8_get_image_height14ocl_image3d_wo
; CHECK-NEXT: _Z21soa8_get_image_height20ocl_image2d_array_ro
; CHECK-NEXT: _Z21soa8_get_image_height20ocl_image2d_array_rw
; CHECK-NEXT: _Z21soa8_get_image_height20ocl_image2d_array_wo
; CHECK-NEXT: _Z21soa8_get_image_height20ocl_image2d_depth_ro
; CHECK-NEXT: _Z21soa8_get_image_height20ocl_image2d_depth_rw
; CHECK-NEXT: _Z21soa8_get_image_height20ocl_image2d_depth_wo
; CHECK-NEXT: _Z21soa8_get_image_height26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z21soa8_get_image_height26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z21soa8_get_image_height26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_cDv16_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_dDv16_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_fDv16_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_hDv16_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_iDv16_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_jS_S_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_lDv16_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_mDv16_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_sDv16_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv16_tDv16_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_cDv32_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_dDv32_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_fDv32_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_hDv32_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_iDv32_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_jS_S_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_lDv32_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_mDv32_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_sDv32_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv32_tDv32_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_cDv4_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_dDv4_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_fDv4_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_hDv4_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_iDv4_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_jS_S_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_lDv4_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_mDv4_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_sDv4_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv4_tDv4_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_cDv64_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_dDv64_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_fDv64_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_hDv64_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_iDv64_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_jS_S_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_lDv64_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_mDv64_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_sDv64_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv64_tDv64_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_cDv8_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_dDv8_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_fDv8_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_hDv8_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_iDv8_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_jS_S_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_lDv8_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_mDv8_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_sDv8_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorDv8_tDv8_jS0_
; CHECK-NEXT: _Z21sub_group_shuffle_xorcj
; CHECK-NEXT: _Z21sub_group_shuffle_xordj
; CHECK-NEXT: _Z21sub_group_shuffle_xorfj
; CHECK-NEXT: _Z21sub_group_shuffle_xorhj
; CHECK-NEXT: _Z21sub_group_shuffle_xorij
; CHECK-NEXT: _Z21sub_group_shuffle_xorjj
; CHECK-NEXT: _Z21sub_group_shuffle_xorlj
; CHECK-NEXT: _Z21sub_group_shuffle_xormj
; CHECK-NEXT: _Z21sub_group_shuffle_xorsj
; CHECK-NEXT: _Z21sub_group_shuffle_xortj
; CHECK-NEXT: _Z21work_group_reduce_addDv16_c
; CHECK-NEXT: _Z21work_group_reduce_addDv16_cDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv16_d
; CHECK-NEXT: _Z21work_group_reduce_addDv16_dDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv16_dDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_dPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_f
; CHECK-NEXT: _Z21work_group_reduce_addDv16_fDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv16_fDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_fPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_h
; CHECK-NEXT: _Z21work_group_reduce_addDv16_hDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv16_i
; CHECK-NEXT: _Z21work_group_reduce_addDv16_iDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv16_iDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_iPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_jS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_l
; CHECK-NEXT: _Z21work_group_reduce_addDv16_lDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv16_lDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_lPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_m
; CHECK-NEXT: _Z21work_group_reduce_addDv16_mDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv16_mDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_mPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv16_s
; CHECK-NEXT: _Z21work_group_reduce_addDv16_sDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv16_t
; CHECK-NEXT: _Z21work_group_reduce_addDv16_tDv16_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_c
; CHECK-NEXT: _Z21work_group_reduce_addDv32_cDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_d
; CHECK-NEXT: _Z21work_group_reduce_addDv32_dDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_dDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_dPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_f
; CHECK-NEXT: _Z21work_group_reduce_addDv32_fDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_fDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_fPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_h
; CHECK-NEXT: _Z21work_group_reduce_addDv32_hDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_i
; CHECK-NEXT: _Z21work_group_reduce_addDv32_iDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_iDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_iPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_jS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_l
; CHECK-NEXT: _Z21work_group_reduce_addDv32_lDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_lDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_lPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_m
; CHECK-NEXT: _Z21work_group_reduce_addDv32_mDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_mDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_mPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv32_s
; CHECK-NEXT: _Z21work_group_reduce_addDv32_sDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv32_t
; CHECK-NEXT: _Z21work_group_reduce_addDv32_tDv32_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_c
; CHECK-NEXT: _Z21work_group_reduce_addDv4_cDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_d
; CHECK-NEXT: _Z21work_group_reduce_addDv4_dDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_dDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_dPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_f
; CHECK-NEXT: _Z21work_group_reduce_addDv4_fDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_fDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_fPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_h
; CHECK-NEXT: _Z21work_group_reduce_addDv4_hDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_i
; CHECK-NEXT: _Z21work_group_reduce_addDv4_iDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_iDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_iPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_jS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_l
; CHECK-NEXT: _Z21work_group_reduce_addDv4_lDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_lDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_lPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_m
; CHECK-NEXT: _Z21work_group_reduce_addDv4_mDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_mDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_mPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv4_s
; CHECK-NEXT: _Z21work_group_reduce_addDv4_sDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv4_t
; CHECK-NEXT: _Z21work_group_reduce_addDv4_tDv4_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_c
; CHECK-NEXT: _Z21work_group_reduce_addDv64_cDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_d
; CHECK-NEXT: _Z21work_group_reduce_addDv64_dDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_dDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_dPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_f
; CHECK-NEXT: _Z21work_group_reduce_addDv64_fDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_fDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_fPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_h
; CHECK-NEXT: _Z21work_group_reduce_addDv64_hDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_i
; CHECK-NEXT: _Z21work_group_reduce_addDv64_iDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_iDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_iPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_jS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_l
; CHECK-NEXT: _Z21work_group_reduce_addDv64_lDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_lDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_lPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_m
; CHECK-NEXT: _Z21work_group_reduce_addDv64_mDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_mDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_mPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv64_s
; CHECK-NEXT: _Z21work_group_reduce_addDv64_sDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv64_t
; CHECK-NEXT: _Z21work_group_reduce_addDv64_tDv64_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_c
; CHECK-NEXT: _Z21work_group_reduce_addDv8_cDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_d
; CHECK-NEXT: _Z21work_group_reduce_addDv8_dDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_dDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_dPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_f
; CHECK-NEXT: _Z21work_group_reduce_addDv8_fDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_fDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_fPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_h
; CHECK-NEXT: _Z21work_group_reduce_addDv8_hDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_i
; CHECK-NEXT: _Z21work_group_reduce_addDv8_iDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_iDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_iPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_jS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_l
; CHECK-NEXT: _Z21work_group_reduce_addDv8_lDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_lDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_lPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_m
; CHECK-NEXT: _Z21work_group_reduce_addDv8_mDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_mDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_mPS_
; CHECK-NEXT: _Z21work_group_reduce_addDv8_s
; CHECK-NEXT: _Z21work_group_reduce_addDv8_sDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addDv8_t
; CHECK-NEXT: _Z21work_group_reduce_addDv8_tDv8_j
; CHECK-NEXT: _Z21work_group_reduce_addc
; CHECK-NEXT: _Z21work_group_reduce_addd
; CHECK-NEXT: _Z21work_group_reduce_adddPd
; CHECK-NEXT: _Z21work_group_reduce_addf
; CHECK-NEXT: _Z21work_group_reduce_addfPf
; CHECK-NEXT: _Z21work_group_reduce_addh
; CHECK-NEXT: _Z21work_group_reduce_addi
; CHECK-NEXT: _Z21work_group_reduce_addiPi
; CHECK-NEXT: _Z21work_group_reduce_addj
; CHECK-NEXT: _Z21work_group_reduce_addjPj
; CHECK-NEXT: _Z21work_group_reduce_addl
; CHECK-NEXT: _Z21work_group_reduce_addlPl
; CHECK-NEXT: _Z21work_group_reduce_addm
; CHECK-NEXT: _Z21work_group_reduce_addmPm
; CHECK-NEXT: _Z21work_group_reduce_adds
; CHECK-NEXT: _Z21work_group_reduce_addt
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_c
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_cDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_d
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_dDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_dDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_dPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_f
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_fDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_fDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_fPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_h
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_hDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_i
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_iDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_iDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_iPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_jS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_l
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_lDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_lDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_lPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_m
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_mDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_mDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_mPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_s
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_sDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_t
; CHECK-NEXT: _Z21work_group_reduce_maxDv16_tDv16_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_c
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_cDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_d
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_dDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_dDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_dPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_f
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_fDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_fDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_fPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_h
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_hDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_i
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_iDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_iDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_iPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_jS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_l
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_lDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_lDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_lPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_m
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_mDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_mDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_mPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_s
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_sDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_t
; CHECK-NEXT: _Z21work_group_reduce_maxDv32_tDv32_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_c
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_cDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_d
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_dDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_dDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_dPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_f
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_fDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_fDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_fPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_h
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_hDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_i
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_iDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_iDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_iPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_jS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_l
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_lDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_lDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_lPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_m
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_mDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_mDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_mPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_s
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_sDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_t
; CHECK-NEXT: _Z21work_group_reduce_maxDv4_tDv4_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_c
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_cDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_d
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_dDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_dDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_dPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_f
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_fDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_fDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_fPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_h
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_hDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_i
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_iDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_iDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_iPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_jS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_l
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_lDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_lDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_lPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_m
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_mDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_mDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_mPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_s
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_sDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_t
; CHECK-NEXT: _Z21work_group_reduce_maxDv64_tDv64_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_c
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_cDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_d
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_dDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_dDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_dPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_f
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_fDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_fDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_fPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_h
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_hDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_i
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_iDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_iDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_iPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_jS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_l
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_lDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_lDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_lPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_m
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_mDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_mDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_mPS_
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_s
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_sDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_t
; CHECK-NEXT: _Z21work_group_reduce_maxDv8_tDv8_j
; CHECK-NEXT: _Z21work_group_reduce_maxc
; CHECK-NEXT: _Z21work_group_reduce_maxd
; CHECK-NEXT: _Z21work_group_reduce_maxdPd
; CHECK-NEXT: _Z21work_group_reduce_maxf
; CHECK-NEXT: _Z21work_group_reduce_maxfPf
; CHECK-NEXT: _Z21work_group_reduce_maxh
; CHECK-NEXT: _Z21work_group_reduce_maxi
; CHECK-NEXT: _Z21work_group_reduce_maxiPi
; CHECK-NEXT: _Z21work_group_reduce_maxj
; CHECK-NEXT: _Z21work_group_reduce_maxjPj
; CHECK-NEXT: _Z21work_group_reduce_maxl
; CHECK-NEXT: _Z21work_group_reduce_maxlPl
; CHECK-NEXT: _Z21work_group_reduce_maxm
; CHECK-NEXT: _Z21work_group_reduce_maxmPm
; CHECK-NEXT: _Z21work_group_reduce_maxs
; CHECK-NEXT: _Z21work_group_reduce_maxt
; CHECK-NEXT: _Z21work_group_reduce_minDv16_c
; CHECK-NEXT: _Z21work_group_reduce_minDv16_cDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv16_d
; CHECK-NEXT: _Z21work_group_reduce_minDv16_dDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv16_dDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_dPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_f
; CHECK-NEXT: _Z21work_group_reduce_minDv16_fDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv16_fDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_fPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_h
; CHECK-NEXT: _Z21work_group_reduce_minDv16_hDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv16_i
; CHECK-NEXT: _Z21work_group_reduce_minDv16_iDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv16_iDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_iPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_jS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_l
; CHECK-NEXT: _Z21work_group_reduce_minDv16_lDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv16_lDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_lPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_m
; CHECK-NEXT: _Z21work_group_reduce_minDv16_mDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv16_mDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_mPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv16_s
; CHECK-NEXT: _Z21work_group_reduce_minDv16_sDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv16_t
; CHECK-NEXT: _Z21work_group_reduce_minDv16_tDv16_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_c
; CHECK-NEXT: _Z21work_group_reduce_minDv32_cDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_d
; CHECK-NEXT: _Z21work_group_reduce_minDv32_dDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_dDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_dPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_f
; CHECK-NEXT: _Z21work_group_reduce_minDv32_fDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_fDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_fPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_h
; CHECK-NEXT: _Z21work_group_reduce_minDv32_hDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_i
; CHECK-NEXT: _Z21work_group_reduce_minDv32_iDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_iDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_iPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_jS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_l
; CHECK-NEXT: _Z21work_group_reduce_minDv32_lDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_lDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_lPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_m
; CHECK-NEXT: _Z21work_group_reduce_minDv32_mDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_mDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_mPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv32_s
; CHECK-NEXT: _Z21work_group_reduce_minDv32_sDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv32_t
; CHECK-NEXT: _Z21work_group_reduce_minDv32_tDv32_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_c
; CHECK-NEXT: _Z21work_group_reduce_minDv4_cDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_d
; CHECK-NEXT: _Z21work_group_reduce_minDv4_dDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_dDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_dPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_f
; CHECK-NEXT: _Z21work_group_reduce_minDv4_fDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_fDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_fPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_h
; CHECK-NEXT: _Z21work_group_reduce_minDv4_hDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_i
; CHECK-NEXT: _Z21work_group_reduce_minDv4_iDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_iDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_iPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_jS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_l
; CHECK-NEXT: _Z21work_group_reduce_minDv4_lDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_lDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_lPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_m
; CHECK-NEXT: _Z21work_group_reduce_minDv4_mDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_mDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_mPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv4_s
; CHECK-NEXT: _Z21work_group_reduce_minDv4_sDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv4_t
; CHECK-NEXT: _Z21work_group_reduce_minDv4_tDv4_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_c
; CHECK-NEXT: _Z21work_group_reduce_minDv64_cDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_d
; CHECK-NEXT: _Z21work_group_reduce_minDv64_dDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_dDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_dPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_f
; CHECK-NEXT: _Z21work_group_reduce_minDv64_fDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_fDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_fPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_h
; CHECK-NEXT: _Z21work_group_reduce_minDv64_hDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_i
; CHECK-NEXT: _Z21work_group_reduce_minDv64_iDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_iDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_iPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_jS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_l
; CHECK-NEXT: _Z21work_group_reduce_minDv64_lDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_lDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_lPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_m
; CHECK-NEXT: _Z21work_group_reduce_minDv64_mDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_mDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_mPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv64_s
; CHECK-NEXT: _Z21work_group_reduce_minDv64_sDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv64_t
; CHECK-NEXT: _Z21work_group_reduce_minDv64_tDv64_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_c
; CHECK-NEXT: _Z21work_group_reduce_minDv8_cDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_d
; CHECK-NEXT: _Z21work_group_reduce_minDv8_dDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_dDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_dPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_f
; CHECK-NEXT: _Z21work_group_reduce_minDv8_fDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_fDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_fPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_h
; CHECK-NEXT: _Z21work_group_reduce_minDv8_hDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_i
; CHECK-NEXT: _Z21work_group_reduce_minDv8_iDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_iDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_iPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_jS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_l
; CHECK-NEXT: _Z21work_group_reduce_minDv8_lDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_lDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_lPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_m
; CHECK-NEXT: _Z21work_group_reduce_minDv8_mDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_mDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_mPS_
; CHECK-NEXT: _Z21work_group_reduce_minDv8_s
; CHECK-NEXT: _Z21work_group_reduce_minDv8_sDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minDv8_t
; CHECK-NEXT: _Z21work_group_reduce_minDv8_tDv8_j
; CHECK-NEXT: _Z21work_group_reduce_minc
; CHECK-NEXT: _Z21work_group_reduce_mind
; CHECK-NEXT: _Z21work_group_reduce_mindPd
; CHECK-NEXT: _Z21work_group_reduce_minf
; CHECK-NEXT: _Z21work_group_reduce_minfPf
; CHECK-NEXT: _Z21work_group_reduce_minh
; CHECK-NEXT: _Z21work_group_reduce_mini
; CHECK-NEXT: _Z21work_group_reduce_miniPi
; CHECK-NEXT: _Z21work_group_reduce_minj
; CHECK-NEXT: _Z21work_group_reduce_minjPj
; CHECK-NEXT: _Z21work_group_reduce_minl
; CHECK-NEXT: _Z21work_group_reduce_minlPl
; CHECK-NEXT: _Z21work_group_reduce_minm
; CHECK-NEXT: _Z21work_group_reduce_minmPm
; CHECK-NEXT: _Z21work_group_reduce_mins
; CHECK-NEXT: _Z21work_group_reduce_mint
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_c
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_cDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_d
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_dDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_dDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_dPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_f
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_fDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_fDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_fPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_h
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_hDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_i
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_iDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_iDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_iPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_jS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_l
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_lDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_lDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_lPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_m
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_mDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_mDv16_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_mPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_s
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_sDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_t
; CHECK-NEXT: _Z21work_group_reduce_mulDv16_tDv16_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_c
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_cDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_d
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_dDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_dDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_dPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_f
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_fDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_fDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_fPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_h
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_hDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_i
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_iDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_iDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_iPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_jS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_l
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_lDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_lDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_lPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_m
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_mDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_mDv32_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_mPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_s
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_sDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_t
; CHECK-NEXT: _Z21work_group_reduce_mulDv32_tDv32_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_c
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_cDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_d
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_dDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_dDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_dPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_f
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_fDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_fDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_fPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_h
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_hDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_i
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_iDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_iDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_iPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_jS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_l
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_lDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_lDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_lPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_m
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_mDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_mDv4_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_mPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_s
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_sDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_t
; CHECK-NEXT: _Z21work_group_reduce_mulDv4_tDv4_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_c
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_cDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_d
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_dDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_dDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_dPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_f
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_fDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_fDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_fPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_h
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_hDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_i
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_iDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_iDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_iPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_jS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_l
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_lDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_lDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_lPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_m
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_mDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_mDv64_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_mPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_s
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_sDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_t
; CHECK-NEXT: _Z21work_group_reduce_mulDv64_tDv64_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_c
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_cDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_d
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_dDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_dDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_dPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_f
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_fDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_fDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_fPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_h
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_hDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_i
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_iDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_iDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_iPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_jS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_jS_PS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_l
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_lDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_lDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_lPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_m
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_mDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_mDv8_jPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_mPS_
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_s
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_sDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_t
; CHECK-NEXT: _Z21work_group_reduce_mulDv8_tDv8_j
; CHECK-NEXT: _Z21work_group_reduce_mulc
; CHECK-NEXT: _Z21work_group_reduce_muld
; CHECK-NEXT: _Z21work_group_reduce_muldPd
; CHECK-NEXT: _Z21work_group_reduce_mulf
; CHECK-NEXT: _Z21work_group_reduce_mulfPf
; CHECK-NEXT: _Z21work_group_reduce_mulh
; CHECK-NEXT: _Z21work_group_reduce_muli
; CHECK-NEXT: _Z21work_group_reduce_muliPi
; CHECK-NEXT: _Z21work_group_reduce_mulj
; CHECK-NEXT: _Z21work_group_reduce_muljPj
; CHECK-NEXT: _Z21work_group_reduce_mull
; CHECK-NEXT: _Z21work_group_reduce_mullPl
; CHECK-NEXT: _Z21work_group_reduce_mulm
; CHECK-NEXT: _Z21work_group_reduce_mulmPm
; CHECK-NEXT: _Z21work_group_reduce_muls
; CHECK-NEXT: _Z21work_group_reduce_mult
; CHECK-NEXT: _Z22SOA16_ProjectToEdgeIntP15_image_aux_dataDv16_iS2_PS2_S4_
; CHECK-NEXT: _Z22__ocl_extend_mask_to_4Dv4_i
; CHECK-NEXT: _Z22__ocl_extend_mask_to_8Dv4_i
; CHECK-NEXT: _Z22__ocl_extend_mask_to_8Dv8_i
; CHECK-NEXT: _Z22atomic_work_item_fencej12memory_order12memory_scope
; CHECK-NEXT: _Z22convert_uchar8_sat_rteDv8_d
; CHECK-NEXT: _Z22convert_uchar8_sat_rtnDv8_d
; CHECK-NEXT: _Z22convert_uchar8_sat_rtpDv8_d
; CHECK-NEXT: _Z22convert_uchar8_sat_rtzDv8_d
; CHECK-NEXT: _Z22convert_ulong8_sat_rteDv8_d
; CHECK-NEXT: _Z22convert_ulong8_sat_rteDv8_f
; CHECK-NEXT: _Z22convert_ulong8_sat_rtnDv8_d
; CHECK-NEXT: _Z22convert_ulong8_sat_rtnDv8_f
; CHECK-NEXT: _Z22convert_ulong8_sat_rtpDv8_d
; CHECK-NEXT: _Z22convert_ulong8_sat_rtpDv8_f
; CHECK-NEXT: _Z22convert_ulong8_sat_rtzDv8_d
; CHECK-NEXT: _Z22convert_ulong8_sat_rtzDv8_f
; CHECK-NEXT: _Z22get_max_sub_group_sizev
; CHECK-NEXT: _Z22get_sub_group_local_idv
; CHECK-NEXT: _Z22intel_sub_group_balloti
; CHECK-NEXT: _Z22mask_soa4_read_imageuiDv4_i14ocl_image2d_ro11ocl_samplerS_S_PDv4_jS4_S4_S4_
; CHECK-NEXT: _Z22mask_soa4_read_imageuiDv4_i14ocl_image2d_roS_S_PDv4_jS3_S3_S3_
; CHECK-NEXT: _Z22mask_soa4_read_imageuiDv4_i14ocl_image2d_rw11ocl_samplerS_S_PDv4_jS4_S4_S4_
; CHECK-NEXT: _Z22mask_soa4_read_imageuiDv4_i14ocl_image2d_woS_S_PDv4_jS3_S3_S3_
; CHECK-NEXT: _Z22mask_soa8_read_imageuiDv8_i14ocl_image2d_ro11ocl_samplerS_S_PDv8_jS4_S4_S4_
; CHECK-NEXT: _Z22mask_soa8_read_imageuiDv8_i14ocl_image2d_roS_S_PDv8_jS3_S3_S3_
; CHECK-NEXT: _Z22mask_soa8_read_imageuiDv8_i14ocl_image2d_wo11ocl_samplerS_S_PDv8_jS4_S4_S4_
; CHECK-NEXT: _Z22mask_soa8_read_imageuiDv8_i14ocl_image2d_woS_S_PDv8_jS3_S3_S3_
; CHECK-NEXT: _Z22soa16_get_image_height14ocl_image2d_ro
; CHECK-NEXT: _Z22soa16_get_image_height14ocl_image2d_rw
; CHECK-NEXT: _Z22soa16_get_image_height14ocl_image2d_wo
; CHECK-NEXT: _Z22soa16_get_image_height14ocl_image3d_ro
; CHECK-NEXT: _Z22soa16_get_image_height14ocl_image3d_rw
; CHECK-NEXT: _Z22soa16_get_image_height14ocl_image3d_wo
; CHECK-NEXT: _Z22soa16_get_image_height20ocl_image2d_array_ro
; CHECK-NEXT: _Z22soa16_get_image_height20ocl_image2d_array_rw
; CHECK-NEXT: _Z22soa16_get_image_height20ocl_image2d_array_wo
; CHECK-NEXT: _Z22soa16_get_image_height20ocl_image2d_depth_ro
; CHECK-NEXT: _Z22soa16_get_image_height20ocl_image2d_depth_rw
; CHECK-NEXT: _Z22soa16_get_image_height20ocl_image2d_depth_wo
; CHECK-NEXT: _Z22soa16_get_image_height26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z22soa16_get_image_height26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z22soa16_get_image_height26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_cDv16_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_dDv16_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_fDv16_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_hDv16_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_iDv16_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_jS_S_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_lDv16_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_mDv16_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_sDv16_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv16_tDv16_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_cDv4_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_dDv4_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_fDv4_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_hDv4_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_iDv4_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_jS_S_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_lDv4_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_mDv4_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_sDv4_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv4_tDv4_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_cDv8_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_dDv8_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_fDv8_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_hDv8_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_iDv8_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_jS_S_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_lDv8_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_mDv8_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_sDv8_jS0_
; CHECK-NEXT: _Z22sub_group_shuffle_downDv8_tDv8_jS0_
; CHECK-NEXT: _Z23__ocl_extend_mask_to_16Dv16_i
; CHECK-NEXT: _Z23__ocl_extend_mask_to_16Dv4_i
; CHECK-NEXT: _Z23__ocl_extend_mask_to_16Dv8_i
; CHECK-NEXT: _Z23__ocl_extend_mask_to_32Dv16_i
; CHECK-NEXT: _Z23__ocl_extend_mask_to_32Dv4_i
; CHECK-NEXT: _Z23__ocl_extend_mask_to_32Dv8_i
; CHECK-NEXT: _Z23__ocl_extend_mask_to_64Dv16_i
; CHECK-NEXT: _Z23__ocl_extend_mask_to_64Dv4_i
; CHECK-NEXT: _Z23__ocl_extend_mask_to_64Dv8_i
; CHECK-NEXT: _Z23get_image_channel_order14ocl_image1d_ro
; CHECK-NEXT: _Z23get_image_channel_order14ocl_image1d_rw
; CHECK-NEXT: _Z23get_image_channel_order14ocl_image1d_wo
; CHECK-NEXT: _Z23get_image_channel_order14ocl_image2d_ro
; CHECK-NEXT: _Z23get_image_channel_order14ocl_image2d_rw
; CHECK-NEXT: _Z23get_image_channel_order14ocl_image2d_wo
; CHECK-NEXT: _Z23get_image_channel_order14ocl_image3d_ro
; CHECK-NEXT: _Z23get_image_channel_order14ocl_image3d_rw
; CHECK-NEXT: _Z23get_image_channel_order14ocl_image3d_wo
; CHECK-NEXT: _Z23get_image_channel_order20ocl_image1d_array_ro
; CHECK-NEXT: _Z23get_image_channel_order20ocl_image1d_array_rw
; CHECK-NEXT: _Z23get_image_channel_order20ocl_image1d_array_wo
; CHECK-NEXT: _Z23get_image_channel_order20ocl_image2d_array_ro
; CHECK-NEXT: _Z23get_image_channel_order20ocl_image2d_array_rw
; CHECK-NEXT: _Z23get_image_channel_order20ocl_image2d_array_wo
; CHECK-NEXT: _Z23get_image_channel_order20ocl_image2d_depth_ro
; CHECK-NEXT: _Z23get_image_channel_order20ocl_image2d_depth_rw
; CHECK-NEXT: _Z23get_image_channel_order20ocl_image2d_depth_wo
; CHECK-NEXT: _Z23get_image_channel_order21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z23get_image_channel_order21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z23get_image_channel_order21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z23get_image_channel_order26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z23get_image_channel_order26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z23get_image_channel_order26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv1024_cDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv1024_fDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv1024_hDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv1024_iDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv1024_jDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv1024_lDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv1024_mDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv1024_sDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv1024_tDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_cDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_cDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_cDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_cDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_fDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_fDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_fDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_fDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_hDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_hDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_hDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_hDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_iDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_iDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_iDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_iDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_jDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_jDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_jDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_jDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_lDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_lDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_lDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_lDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_mDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_mDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_mDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_mDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_sDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_sDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_sDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_sDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_tDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_tDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_tDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv128_tDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv12_cDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv12_fDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv12_hDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv12_iDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv12_jDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv12_lDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv12_mDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv12_sDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv12_tDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_cDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_cDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_cDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_cj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_dDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_fDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_fDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_fDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_fj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_hDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_hDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_hDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_hj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_iDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_iDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_iDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_ij
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_jDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_jDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_jS_S_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_jj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_lDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_lDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_lDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_lj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_mDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_mDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_mDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_mj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_sDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_sDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_sDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_sj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_tDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_tDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_tDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv16_tj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv192_cDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv192_fDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv192_hDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv192_iDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv192_jDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv192_lDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv192_mDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv192_sDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv192_tDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv24_cDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv24_fDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv24_hDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv24_iDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv24_jDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv24_lDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv24_mDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv24_sDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv24_tDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_cDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_cDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_cDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_fDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_fDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_fDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_hDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_hDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_hDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_iDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_iDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_iDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_jDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_jDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_jDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_lDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_lDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_lDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_mDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_mDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_mDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_sDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_sDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_sDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_tDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_tDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv256_tDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv2_cj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv2_fj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv2_hj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv2_ij
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv2_jj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv2_lj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv2_mj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv2_sj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv2_tj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_cDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_cDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_cDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_cDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_dDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_fDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_fDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_fDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_fDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_hDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_hDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_hDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_hDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_iDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_iDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_iDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_iDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_jDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_jDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_jDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_jS_S_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_lDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_lDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_lDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_lDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_mDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_mDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_mDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_mDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_sDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_sDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_sDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_sDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_tDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_tDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_tDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv32_tDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv3_cj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv3_fj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv3_hj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv3_ij
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv3_jj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv3_lj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv3_mj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv3_sj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv3_tj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv48_cDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv48_fDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv48_hDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv48_iDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv48_jDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv48_lDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv48_mDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv48_sDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv48_tDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_cDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_cj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_dDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_fDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_fj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_hDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_hj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_iDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_ij
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_jS_S_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_jj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_lDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_lj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_mDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_mj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_sDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_sj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_tDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv4_tj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_cDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_cDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_fDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_fDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_hDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_hDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_iDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_iDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_jDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_jDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_lDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_lDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_mDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_mDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_sDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_sDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_tDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv512_tDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_cDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_cDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_cDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_cDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_cDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_dDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_fDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_fDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_fDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_fDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_fDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_hDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_hDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_hDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_hDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_hDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_iDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_iDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_iDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_iDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_iDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_jDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_jDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_jDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_jDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_jS_S_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_lDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_lDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_lDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_lDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_lDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_mDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_mDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_mDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_mDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_mDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_sDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_sDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_sDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_sDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_sDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_tDv16_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_tDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_tDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_tDv64_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv64_tDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_cDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_cDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_cj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_dDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_fDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_fDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_fj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_hDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_hDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_hj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_iDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_iDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_ij
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_jDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_jS_S_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_jj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_lDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_lDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_lj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_mDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_mDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_mj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_sDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_sDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_sj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_tDv4_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_tDv8_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv8_tj
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv96_cDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv96_fDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv96_hDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv96_iDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv96_jDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv96_lDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv96_mDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv96_sDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shuffleDv96_tDv32_jS0_
; CHECK-NEXT: _Z23intel_sub_group_shufflecj
; CHECK-NEXT: _Z23intel_sub_group_shuffledj
; CHECK-NEXT: _Z23intel_sub_group_shufflefj
; CHECK-NEXT: _Z23intel_sub_group_shufflehj
; CHECK-NEXT: _Z23intel_sub_group_shuffleij
; CHECK-NEXT: _Z23intel_sub_group_shufflejj
; CHECK-NEXT: _Z23intel_sub_group_shufflelj
; CHECK-NEXT: _Z23intel_sub_group_shufflemj
; CHECK-NEXT: _Z23intel_sub_group_shufflesj
; CHECK-NEXT: _Z23intel_sub_group_shuffletj
; CHECK-NEXT: _Z23mask_soa16_read_imageuiDv16_i14ocl_image2d_ro11ocl_samplerS_S_PDv16_jS4_S4_S4_
; CHECK-NEXT: _Z23mask_soa16_read_imageuiDv16_i14ocl_image2d_roS_S_PDv16_jS3_S3_S3_
; CHECK-NEXT: _Z23mask_soa16_read_imageuiDv16_i14ocl_image2d_wo11ocl_samplerS_S_PDv16_jS4_S4_S4_
; CHECK-NEXT: _Z23mask_soa16_read_imageuiDv16_i14ocl_image2d_woS_S_PDv16_jS3_S3_S3_
; CHECK-NEXT: _Z23mask_soa4_write_imageuiDv4_i14ocl_image2d_rwS_S_Dv4_jS1_S1_S1_
; CHECK-NEXT: _Z23mask_soa4_write_imageuiDv4_i14ocl_image2d_woS_S_Dv4_jS1_S1_S1_
; CHECK-NEXT: _Z23mask_soa8_write_imageuiDv8_i14ocl_image2d_rwS_S_Dv8_jS1_S1_S1_
; CHECK-NEXT: _Z23mask_soa8_write_imageuiDv8_i14ocl_image2d_woS_S_Dv8_jS1_S1_S1_
; CHECK-NEXT: _Z24__ocl_extend_mask_to_128Dv16_i
; CHECK-NEXT: _Z24__ocl_extend_mask_to_128Dv8_i
; CHECK-NEXT: _Z24__ocl_extend_mask_to_256Dv16_i
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicff12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicii12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicll12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS1VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicff12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicii12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicll12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS3VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicff12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicii12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicll12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z24atomic_exchange_explicitPU3AS4VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicii12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicll12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicml12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS1VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicii12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicll12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicml12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS3VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicii12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicll12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicml12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z24atomic_fetch_or_explicitPU3AS4VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z24atomic_flag_test_and_setPU3AS1VU7_Atomici
; CHECK-NEXT: _Z24atomic_flag_test_and_setPU3AS3VU7_Atomici
; CHECK-NEXT: _Z24atomic_flag_test_and_setPU3AS4VU7_Atomici
; CHECK-NEXT: _Z24mask_soa16_write_imageuiDv16_i14ocl_image2d_rwS_S_Dv16_jS1_S1_S1_
; CHECK-NEXT: _Z24mask_soa16_write_imageuiDv16_i14ocl_image2d_woS_S_Dv16_jS1_S1_S1_
; CHECK-NEXT: _Z25__finalize_work_group_allDv16_i
; CHECK-NEXT: _Z25__finalize_work_group_allDv16_iDv16_j
; CHECK-NEXT: _Z25__finalize_work_group_allDv32_i
; CHECK-NEXT: _Z25__finalize_work_group_allDv32_iDv32_j
; CHECK-NEXT: _Z25__finalize_work_group_allDv4_i
; CHECK-NEXT: _Z25__finalize_work_group_allDv4_iDv4_j
; CHECK-NEXT: _Z25__finalize_work_group_allDv64_i
; CHECK-NEXT: _Z25__finalize_work_group_allDv64_iDv64_j
; CHECK-NEXT: _Z25__finalize_work_group_allDv8_i
; CHECK-NEXT: _Z25__finalize_work_group_allDv8_iDv8_j
; CHECK-NEXT: _Z25__finalize_work_group_anyDv16_i
; CHECK-NEXT: _Z25__finalize_work_group_anyDv16_iDv16_j
; CHECK-NEXT: _Z25__finalize_work_group_anyDv32_i
; CHECK-NEXT: _Z25__finalize_work_group_anyDv32_iDv32_j
; CHECK-NEXT: _Z25__finalize_work_group_anyDv4_i
; CHECK-NEXT: _Z25__finalize_work_group_anyDv4_iDv4_j
; CHECK-NEXT: _Z25__finalize_work_group_anyDv64_i
; CHECK-NEXT: _Z25__finalize_work_group_anyDv64_iDv64_j
; CHECK-NEXT: _Z25__finalize_work_group_anyDv8_i
; CHECK-NEXT: _Z25__finalize_work_group_anyDv8_iDv8_j
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS1VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS3VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_add_explicitPU3AS4VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS1VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS3VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_and_explicitPU3AS4VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS1VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS3VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_max_explicitPU3AS4VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS1VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS3VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_AtomicDhDh12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_AtomicDhDh12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_min_explicitPU3AS4VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS1VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS3VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicdd12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicdd12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicff12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicff12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_sub_explicitPU3AS4VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS1VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS3VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicii12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicii12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicjj12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicjj12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicll12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicll12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomiclm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomiclm12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicml12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicml12memory_order12memory_scope
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicmm12memory_order
; CHECK-NEXT: _Z25atomic_fetch_xor_explicitPU3AS4VU7_Atomicmm12memory_order12memory_scope
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv16_cDv16_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv16_cjDv16_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv16_hDv16_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv16_hjDv16_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv16_sDv16_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv16_sjDv16_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv16_tDv16_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv16_tjDv16_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv32_cDv32_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv32_cjDv32_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv32_hDv32_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv32_hjDv32_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv32_sDv32_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv32_sjDv32_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv32_tDv32_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv32_tjDv32_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv4_cDv4_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv4_cjDv4_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv4_hDv4_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv4_hjDv4_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv4_sDv4_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv4_sjDv4_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv4_tDv4_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv4_tjDv4_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv64_cDv64_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv64_cjDv64_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv64_hDv64_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv64_hjDv64_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv64_sDv64_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv64_sjDv64_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv64_tDv64_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv64_tjDv64_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv8_cDv8_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv8_cjDv8_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv8_hDv8_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv8_hjDv8_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv8_sDv8_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv8_sjDv8_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv8_tDv8_jS0_
; CHECK-NEXT: _Z25intel_sub_group_broadcastDv8_tjDv8_j
; CHECK-NEXT: _Z25intel_sub_group_broadcastcj
; CHECK-NEXT: _Z25intel_sub_group_broadcasthj
; CHECK-NEXT: _Z25intel_sub_group_broadcastsj
; CHECK-NEXT: _Z25intel_sub_group_broadcasttj
; CHECK-NEXT: _Z26atomic_flag_clear_explicitPU3AS1VU7_Atomici12memory_order
; CHECK-NEXT: _Z26atomic_flag_clear_explicitPU3AS1VU7_Atomici12memory_order12memory_scope
; CHECK-NEXT: _Z26atomic_flag_clear_explicitPU3AS3VU7_Atomici12memory_order
; CHECK-NEXT: _Z26atomic_flag_clear_explicitPU3AS3VU7_Atomici12memory_order12memory_scope
; CHECK-NEXT: _Z26atomic_flag_clear_explicitPU3AS4VU7_Atomici12memory_order
; CHECK-NEXT: _Z26atomic_flag_clear_explicitPU3AS4VU7_Atomici12memory_order12memory_scope
; CHECK-NEXT: _Z26intel_sub_group_block_read14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z26intel_sub_group_block_read14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z26intel_sub_group_block_readPU3AS1Kj
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv16_cDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv16_hDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv16_sDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv16_tDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv32_cDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv32_hDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv32_sDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv32_tDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv4_cDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv4_hDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv4_sDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv4_tDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv64_cDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv64_hDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv64_sDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv64_tDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv8_cDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv8_hDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv8_sDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addDv8_tDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_addc
; CHECK-NEXT: _Z26intel_sub_group_reduce_addh
; CHECK-NEXT: _Z26intel_sub_group_reduce_adds
; CHECK-NEXT: _Z26intel_sub_group_reduce_addt
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv16_cDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv16_hDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv16_sDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv16_tDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv32_cDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv32_hDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv32_sDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv32_tDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv4_cDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv4_hDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv4_sDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv4_tDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv64_cDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv64_hDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv64_sDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv64_tDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv8_cDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv8_hDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv8_sDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxDv8_tDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxc
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxh
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxs
; CHECK-NEXT: _Z26intel_sub_group_reduce_maxt
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv16_cDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv16_hDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv16_sDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv16_tDv16_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv32_cDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv32_hDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv32_sDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv32_tDv32_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv4_cDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv4_hDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv4_sDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv4_tDv4_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv64_cDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv64_hDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv64_sDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv64_tDv64_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv8_cDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv8_hDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv8_sDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minDv8_tDv8_j
; CHECK-NEXT: _Z26intel_sub_group_reduce_minc
; CHECK-NEXT: _Z26intel_sub_group_reduce_minh
; CHECK-NEXT: _Z26intel_sub_group_reduce_mins
; CHECK-NEXT: _Z26intel_sub_group_reduce_mint
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv1024_cS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv1024_fS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv1024_hS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv1024_iS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv1024_jS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv1024_lS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv1024_mS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv1024_sS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv1024_tS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_cS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_cS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_cS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_cS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_fS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_fS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_fS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_fS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_hS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_hS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_hS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_hS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_iS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_iS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_iS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_iS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_jS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_jS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_jS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_jS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_lS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_lS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_lS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_lS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_mS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_mS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_mS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_mS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_sS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_sS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_sS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_sS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_tS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_tS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_tS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv128_tS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv12_cS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv12_fS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv12_hS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv12_iS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv12_jS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv12_lS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv12_mS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv12_sS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv12_tS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_cS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_cS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_cS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_cS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_dS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_fS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_fS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_fS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_fS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_hS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_hS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_hS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_hS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_iS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_iS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_iS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_iS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_jS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_jS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_jS_S_S_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_jS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_lS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_lS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_lS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_lS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_mS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_mS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_mS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_mS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_sS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_sS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_sS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_sS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_tS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_tS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_tS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv16_tS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv192_cS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv192_fS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv192_hS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv192_iS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv192_jS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv192_lS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv192_mS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv192_sS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv192_tS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv24_cS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv24_fS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv24_hS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv24_iS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv24_jS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv24_lS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv24_mS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv24_sS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv24_tS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_cS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_cS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_cS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_fS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_fS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_fS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_hS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_hS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_hS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_iS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_iS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_iS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_jS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_jS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_jS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_lS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_lS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_lS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_mS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_mS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_mS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_sS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_sS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_sS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_tS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_tS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv256_tS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv2_cS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv2_fS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv2_hS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv2_iS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv2_jS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv2_lS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv2_mS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv2_sS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv2_tS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_cS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_cS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_cS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_cS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_dS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_fS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_fS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_fS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_fS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_hS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_hS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_hS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_hS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_iS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_iS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_iS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_iS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_jS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_jS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_jS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_jS_S_S_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_lS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_lS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_lS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_lS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_mS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_mS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_mS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_mS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_sS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_sS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_sS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_sS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_tS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_tS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_tS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv32_tS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv3_cS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv3_fS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv3_hS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv3_iS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv3_jS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv3_lS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv3_mS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv3_sS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv3_tS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv48_cS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv48_fS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv48_hS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv48_iS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv48_jS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv48_lS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv48_mS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv48_sS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv48_tS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_cS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_cS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_dS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_fS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_fS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_hS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_hS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_iS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_iS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_jS_S_S_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_jS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_lS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_lS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_mS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_mS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_sS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_sS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_tS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv4_tS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_cS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_cS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_fS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_fS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_hS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_hS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_iS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_iS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_jS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_jS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_lS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_lS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_mS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_mS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_sS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_sS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_tS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv512_tS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_cS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_cS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_cS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_cS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_cS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_dS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_fS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_fS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_fS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_fS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_fS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_hS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_hS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_hS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_hS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_hS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_iS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_iS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_iS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_iS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_iS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_jS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_jS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_jS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_jS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_jS_S_S_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_lS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_lS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_lS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_lS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_lS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_mS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_mS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_mS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_mS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_mS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_sS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_sS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_sS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_sS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_sS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_tS_Dv16_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_tS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_tS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_tS_Dv64_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv64_tS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_cS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_cS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_cS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_dS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_fS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_fS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_fS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_hS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_hS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_hS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_iS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_iS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_iS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_jS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_jS_S_S_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_jS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_lS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_lS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_lS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_mS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_mS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_mS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_sS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_sS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_sS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_tS_Dv4_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_tS_Dv8_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv8_tS_j
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv96_cS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv96_fS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv96_hS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv96_iS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv96_jS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv96_lS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv96_mS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv96_sS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upDv96_tS_Dv32_jS0_
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upccj
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upddj
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upffj
; CHECK-NEXT: _Z26intel_sub_group_shuffle_uphhj
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upiij
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upjjj
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upllj
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upmmj
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upssj
; CHECK-NEXT: _Z26intel_sub_group_shuffle_upttj
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv16_cDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv16_hDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv16_sDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv16_tDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv32_cDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv32_hDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv32_sDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv32_tDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv4_cDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv4_hDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv4_sDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv4_tDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv64_cDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv64_hDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv64_sDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv64_tDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv8_cDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv8_hDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv8_sDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addDv8_tDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_addce_addc
; CHECK-NEXT: _Z26sub_group_reduce_addce_addh
; CHECK-NEXT: _Z26sub_group_reduce_addce_adds
; CHECK-NEXT: _Z26sub_group_reduce_addce_addt
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv16_cDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv16_hDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv16_sDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv16_tDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv32_cDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv32_hDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv32_sDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv32_tDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv4_cDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv4_hDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv4_sDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv4_tDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv64_cDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv64_hDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv64_sDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv64_tDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv8_cDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv8_hDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv8_sDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxDv8_tDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxc
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxh
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxs
; CHECK-NEXT: _Z26sub_group_reduce_maxce_maxt
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv16_cDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv16_hDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv16_sDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv16_tDv16_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv32_cDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv32_hDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv32_sDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv32_tDv32_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv4_cDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv4_hDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv4_sDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv4_tDv4_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv64_cDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv64_hDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv64_sDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv64_tDv64_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv8_cDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv8_hDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv8_sDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minDv8_tDv8_j
; CHECK-NEXT: _Z26sub_group_reduce_mince_minc
; CHECK-NEXT: _Z26sub_group_reduce_mince_minh
; CHECK-NEXT: _Z26sub_group_reduce_mince_mins
; CHECK-NEXT: _Z26sub_group_reduce_mince_mint
; CHECK-NEXT: _Z27get_enqueued_num_sub_groupsv
; CHECK-NEXT: _Z27get_image_channel_data_type14ocl_image1d_ro
; CHECK-NEXT: _Z27get_image_channel_data_type14ocl_image1d_rw
; CHECK-NEXT: _Z27get_image_channel_data_type14ocl_image1d_wo
; CHECK-NEXT: _Z27get_image_channel_data_type14ocl_image2d_ro
; CHECK-NEXT: _Z27get_image_channel_data_type14ocl_image2d_rw
; CHECK-NEXT: _Z27get_image_channel_data_type14ocl_image2d_wo
; CHECK-NEXT: _Z27get_image_channel_data_type14ocl_image3d_ro
; CHECK-NEXT: _Z27get_image_channel_data_type14ocl_image3d_rw
; CHECK-NEXT: _Z27get_image_channel_data_type14ocl_image3d_wo
; CHECK-NEXT: _Z27get_image_channel_data_type20ocl_image1d_array_ro
; CHECK-NEXT: _Z27get_image_channel_data_type20ocl_image1d_array_rw
; CHECK-NEXT: _Z27get_image_channel_data_type20ocl_image1d_array_wo
; CHECK-NEXT: _Z27get_image_channel_data_type20ocl_image2d_array_ro
; CHECK-NEXT: _Z27get_image_channel_data_type20ocl_image2d_array_rw
; CHECK-NEXT: _Z27get_image_channel_data_type20ocl_image2d_array_wo
; CHECK-NEXT: _Z27get_image_channel_data_type20ocl_image2d_depth_ro
; CHECK-NEXT: _Z27get_image_channel_data_type20ocl_image2d_depth_rw
; CHECK-NEXT: _Z27get_image_channel_data_type20ocl_image2d_depth_wo
; CHECK-NEXT: _Z27get_image_channel_data_type21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z27get_image_channel_data_type21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z27get_image_channel_data_type21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z27get_image_channel_data_type26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z27get_image_channel_data_type26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z27get_image_channel_data_type26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z27intel_sub_group_block_read214ocl_image2d_roDv2_i
; CHECK-NEXT: _Z27intel_sub_group_block_read214ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z27intel_sub_group_block_read2PU3AS1Kj
; CHECK-NEXT: _Z27intel_sub_group_block_read414ocl_image2d_roDv2_i
; CHECK-NEXT: _Z27intel_sub_group_block_read414ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z27intel_sub_group_block_read4PU3AS1Kj
; CHECK-NEXT: _Z27intel_sub_group_block_read814ocl_image2d_roDv2_i
; CHECK-NEXT: _Z27intel_sub_group_block_read814ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z27intel_sub_group_block_read8PU3AS1Kj
; CHECK-NEXT: _Z27intel_sub_group_block_write14ocl_image2d_rwDv2_ij
; CHECK-NEXT: _Z27intel_sub_group_block_write14ocl_image2d_woDv2_ij
; CHECK-NEXT: _Z27intel_sub_group_block_writePU3AS1jj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv1024_cDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv1024_fDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv1024_hDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv1024_iDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv1024_jDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv1024_lDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv1024_mDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv1024_sDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv1024_tDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_cDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_cDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_cDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_cDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_fDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_fDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_fDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_fDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_hDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_hDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_hDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_hDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_iDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_iDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_iDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_iDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_jDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_jDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_jDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_jDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_lDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_lDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_lDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_lDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_mDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_mDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_mDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_mDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_sDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_sDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_sDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_sDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_tDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_tDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_tDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv128_tDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv12_cDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv12_fDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv12_hDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv12_iDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv12_jDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv12_lDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv12_mDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv12_sDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv12_tDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_cDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_cDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_cDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_cj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_dDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_fDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_fDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_fDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_fj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_hDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_hDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_hDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_hj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_iDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_iDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_iDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_ij
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_jDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_jDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_jS_S_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_jj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_lDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_lDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_lDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_lj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_mDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_mDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_mDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_mj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_sDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_sDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_sDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_sj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_tDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_tDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_tDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv16_tj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv192_cDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv192_fDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv192_hDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv192_iDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv192_jDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv192_lDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv192_mDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv192_sDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv192_tDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv24_cDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv24_fDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv24_hDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv24_iDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv24_jDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv24_lDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv24_mDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv24_sDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv24_tDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_cDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_cDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_cDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_fDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_fDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_fDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_hDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_hDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_hDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_iDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_iDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_iDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_jDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_jDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_jDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_lDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_lDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_lDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_mDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_mDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_mDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_sDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_sDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_sDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_tDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_tDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv256_tDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv2_cj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv2_fj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv2_hj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv2_ij
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv2_jj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv2_lj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv2_mj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv2_sj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv2_tj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_cDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_cDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_cDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_cDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_dDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_fDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_fDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_fDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_fDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_hDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_hDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_hDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_hDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_iDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_iDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_iDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_iDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_jDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_jDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_jDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_jS_S_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_lDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_lDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_lDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_lDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_mDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_mDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_mDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_mDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_sDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_sDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_sDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_sDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_tDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_tDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_tDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv32_tDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv3_cj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv3_fj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv3_hj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv3_ij
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv3_jj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv3_lj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv3_mj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv3_sj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv3_tj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv48_cDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv48_fDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv48_hDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv48_iDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv48_jDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv48_lDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv48_mDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv48_sDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv48_tDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_cDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_cj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_dDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_fDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_fj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_hDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_hj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_iDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_ij
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_jS_S_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_jj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_lDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_lj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_mDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_mj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_sDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_sj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_tDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv4_tj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_cDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_cDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_fDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_fDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_hDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_hDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_iDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_iDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_jDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_jDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_lDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_lDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_mDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_mDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_sDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_sDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_tDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv512_tDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_cDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_cDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_cDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_cDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_cDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_dDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_fDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_fDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_fDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_fDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_fDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_hDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_hDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_hDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_hDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_hDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_iDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_iDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_iDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_iDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_iDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_jDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_jDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_jDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_jDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_jS_S_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_lDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_lDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_lDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_lDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_lDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_mDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_mDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_mDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_mDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_mDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_sDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_sDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_sDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_sDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_sDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_tDv16_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_tDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_tDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_tDv64_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv64_tDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_cDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_cDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_cj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_dDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_fDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_fDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_fj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_hDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_hDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_hj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_iDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_iDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_ij
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_jDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_jS_S_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_jj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_lDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_lDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_lj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_mDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_mDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_mj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_sDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_sDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_sj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_tDv4_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_tDv8_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv8_tj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv96_cDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv96_fDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv96_hDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv96_iDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv96_jDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv96_lDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv96_mDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv96_sDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorDv96_tDv32_jS0_
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorcj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xordj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorfj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorhj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorij
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorjj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorlj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xormj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xorsj
; CHECK-NEXT: _Z27intel_sub_group_shuffle_xortj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicdPU3AS1dd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicdPU3AS3dd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicdPdd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicfPU3AS1ff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicfPU3AS3ff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicfPff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomiciPU3AS1ii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomiciPU3AS3ii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomiciPii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicjPU3AS1jj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicjPU3AS3jj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicjPjj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomiclPU3AS1ll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomiclPU3AS3ll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomiclPll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicmPU3AS1mm
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicmPU3AS3mm
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS1VU7_AtomicmPmm
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicdPU3AS1dd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicdPU3AS3dd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicdPdd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicfPU3AS1ff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicfPU3AS3ff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicfPff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomiciPU3AS1ii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomiciPU3AS3ii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomiciPii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicjPU3AS1jj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicjPU3AS3jj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicjPjj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomiclPU3AS1ll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomiclPU3AS3ll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomiclPll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicmPU3AS1mm
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicmPU3AS3mm
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS3VU7_AtomicmPmm
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicdPU3AS1dd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicdPU3AS3dd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicdPU3AS4dd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicdPdd
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicfPU3AS1ff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicfPU3AS3ff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicfPU3AS4ff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicfPff
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomiciPU3AS1ii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomiciPU3AS3ii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomiciPU3AS4ii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomiciPii
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicjPU3AS1jj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicjPU3AS3jj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicjPU3AS4jj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicjPjj
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomiclPU3AS1ll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomiclPU3AS3ll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomiclPU3AS4ll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomiclPll
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicmPU3AS1mm
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicmPU3AS3mm
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicmPU3AS4mm
; CHECK-NEXT: _Z28atomic_compare_exchange_weakPU3AS4VU7_AtomicmPmm
; CHECK-NEXT: _Z28capture_event_profiling_info12ocl_clkeventiPU3AS1m
; CHECK-NEXT: _Z28capture_event_profiling_info12ocl_clkeventiPU3AS1v
; CHECK-NEXT: _Z28intel_sub_group_block_write214ocl_image2d_rwDv2_iDv2_j
; CHECK-NEXT: _Z28intel_sub_group_block_write214ocl_image2d_woDv2_iDv2_j
; CHECK-NEXT: _Z28intel_sub_group_block_write2PU3AS1jDv2_j
; CHECK-NEXT: _Z28intel_sub_group_block_write414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z28intel_sub_group_block_write414ocl_image2d_woDv2_iDv4_j
; CHECK-NEXT: _Z28intel_sub_group_block_write4PU3AS1jDv4_j
; CHECK-NEXT: _Z28intel_sub_group_block_write814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z28intel_sub_group_block_write814ocl_image2d_woDv2_iDv8_j
; CHECK-NEXT: _Z28intel_sub_group_block_write8PU3AS1jDv8_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv1024_cS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv1024_fS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv1024_hS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv1024_iS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv1024_jS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv1024_lS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv1024_mS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv1024_sS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv1024_tS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_cS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_cS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_cS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_cS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_fS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_fS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_fS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_fS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_hS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_hS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_hS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_hS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_iS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_iS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_iS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_iS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_jS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_jS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_jS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_jS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_lS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_lS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_lS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_lS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_mS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_mS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_mS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_mS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_sS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_sS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_sS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_sS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_tS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_tS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_tS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv128_tS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv12_cS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv12_fS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv12_hS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv12_iS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv12_jS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv12_lS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv12_mS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv12_sS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv12_tS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_cS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_cS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_cS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_cS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_dS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_fS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_fS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_fS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_fS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_hS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_hS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_hS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_hS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_iS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_iS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_iS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_iS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_jS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_jS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_jS_S_S_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_jS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_lS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_lS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_lS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_lS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_mS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_mS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_mS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_mS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_sS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_sS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_sS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_sS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_tS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_tS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_tS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv16_tS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv192_cS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv192_fS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv192_hS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv192_iS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv192_jS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv192_lS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv192_mS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv192_sS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv192_tS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv24_cS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv24_fS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv24_hS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv24_iS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv24_jS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv24_lS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv24_mS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv24_sS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv24_tS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_cS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_cS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_cS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_fS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_fS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_fS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_hS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_hS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_hS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_iS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_iS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_iS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_jS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_jS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_jS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_lS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_lS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_lS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_mS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_mS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_mS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_sS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_sS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_sS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_tS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_tS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv256_tS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv2_cS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv2_fS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv2_hS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv2_iS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv2_jS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv2_lS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv2_mS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv2_sS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv2_tS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_cS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_cS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_cS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_cS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_dS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_fS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_fS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_fS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_fS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_hS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_hS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_hS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_hS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_iS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_iS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_iS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_iS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_jS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_jS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_jS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_jS_S_S_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_lS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_lS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_lS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_lS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_mS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_mS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_mS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_mS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_sS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_sS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_sS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_sS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_tS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_tS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_tS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv32_tS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv3_cS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv3_fS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv3_hS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv3_iS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv3_jS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv3_lS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv3_mS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv3_sS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv3_tS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv48_cS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv48_fS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv48_hS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv48_iS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv48_jS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv48_lS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv48_mS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv48_sS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv48_tS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_cS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_cS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_dS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_fS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_fS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_hS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_hS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_iS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_iS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_jS_S_S_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_jS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_lS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_lS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_mS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_mS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_sS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_sS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_tS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv4_tS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_cS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_cS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_fS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_fS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_hS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_hS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_iS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_iS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_jS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_jS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_lS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_lS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_mS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_mS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_sS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_sS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_tS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv512_tS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_cS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_cS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_cS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_cS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_cS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_dS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_fS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_fS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_fS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_fS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_fS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_hS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_hS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_hS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_hS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_hS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_iS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_iS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_iS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_iS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_iS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_jS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_jS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_jS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_jS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_jS_S_S_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_lS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_lS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_lS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_lS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_lS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_mS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_mS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_mS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_mS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_mS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_sS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_sS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_sS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_sS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_sS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_tS_Dv16_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_tS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_tS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_tS_Dv64_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv64_tS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_cS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_cS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_cS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_dS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_fS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_fS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_fS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_hS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_hS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_hS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_iS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_iS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_iS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_jS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_jS_S_S_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_jS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_lS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_lS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_lS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_mS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_mS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_mS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_sS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_sS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_sS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_tS_Dv4_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_tS_Dv8_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv8_tS_j
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv96_cS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv96_fS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv96_hS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv96_iS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv96_jS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv96_lS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv96_mS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv96_sS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downDv96_tS_Dv32_jS0_
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downccj
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downddj
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downffj
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downhhj
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downiij
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downjjj
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downllj
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downmmj
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downssj
; CHECK-NEXT: _Z28intel_sub_group_shuffle_downttj
; CHECK-NEXT: _Z28soa4_get_image_channel_order14ocl_image1d_ro
; CHECK-NEXT: _Z28soa4_get_image_channel_order14ocl_image1d_rw
; CHECK-NEXT: _Z28soa4_get_image_channel_order14ocl_image1d_wo
; CHECK-NEXT: _Z28soa4_get_image_channel_order14ocl_image2d_ro
; CHECK-NEXT: _Z28soa4_get_image_channel_order14ocl_image2d_rw
; CHECK-NEXT: _Z28soa4_get_image_channel_order14ocl_image2d_wo
; CHECK-NEXT: _Z28soa4_get_image_channel_order14ocl_image3d_ro
; CHECK-NEXT: _Z28soa4_get_image_channel_order14ocl_image3d_rw
; CHECK-NEXT: _Z28soa4_get_image_channel_order14ocl_image3d_wo
; CHECK-NEXT: _Z28soa4_get_image_channel_order20ocl_image1d_array_ro
; CHECK-NEXT: _Z28soa4_get_image_channel_order20ocl_image1d_array_rw
; CHECK-NEXT: _Z28soa4_get_image_channel_order20ocl_image1d_array_wo
; CHECK-NEXT: _Z28soa4_get_image_channel_order20ocl_image2d_array_ro
; CHECK-NEXT: _Z28soa4_get_image_channel_order20ocl_image2d_array_rw
; CHECK-NEXT: _Z28soa4_get_image_channel_order20ocl_image2d_array_wo
; CHECK-NEXT: _Z28soa4_get_image_channel_order20ocl_image2d_depth_ro
; CHECK-NEXT: _Z28soa4_get_image_channel_order20ocl_image2d_depth_rw
; CHECK-NEXT: _Z28soa4_get_image_channel_order20ocl_image2d_depth_wo
; CHECK-NEXT: _Z28soa4_get_image_channel_order21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z28soa4_get_image_channel_order21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z28soa4_get_image_channel_order21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z28soa4_get_image_channel_order26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z28soa4_get_image_channel_order26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z28soa4_get_image_channel_order26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z28soa8_get_image_channel_order14ocl_image1d_ro
; CHECK-NEXT: _Z28soa8_get_image_channel_order14ocl_image1d_rw
; CHECK-NEXT: _Z28soa8_get_image_channel_order14ocl_image1d_wo
; CHECK-NEXT: _Z28soa8_get_image_channel_order14ocl_image2d_ro
; CHECK-NEXT: _Z28soa8_get_image_channel_order14ocl_image2d_rw
; CHECK-NEXT: _Z28soa8_get_image_channel_order14ocl_image2d_wo
; CHECK-NEXT: _Z28soa8_get_image_channel_order14ocl_image3d_ro
; CHECK-NEXT: _Z28soa8_get_image_channel_order14ocl_image3d_rw
; CHECK-NEXT: _Z28soa8_get_image_channel_order14ocl_image3d_wo
; CHECK-NEXT: _Z28soa8_get_image_channel_order20ocl_image1d_array_ro
; CHECK-NEXT: _Z28soa8_get_image_channel_order20ocl_image1d_array_rw
; CHECK-NEXT: _Z28soa8_get_image_channel_order20ocl_image1d_array_wo
; CHECK-NEXT: _Z28soa8_get_image_channel_order20ocl_image2d_array_ro
; CHECK-NEXT: _Z28soa8_get_image_channel_order20ocl_image2d_array_rw
; CHECK-NEXT: _Z28soa8_get_image_channel_order20ocl_image2d_array_wo
; CHECK-NEXT: _Z28soa8_get_image_channel_order20ocl_image2d_depth_ro
; CHECK-NEXT: _Z28soa8_get_image_channel_order20ocl_image2d_depth_rw
; CHECK-NEXT: _Z28soa8_get_image_channel_order20ocl_image2d_depth_wo
; CHECK-NEXT: _Z28soa8_get_image_channel_order21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z28soa8_get_image_channel_order21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z28soa8_get_image_channel_order21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z28soa8_get_image_channel_order26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z28soa8_get_image_channel_order26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z28soa8_get_image_channel_order26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv16_dDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv16_fDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv16_iDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv16_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv16_lDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv16_mDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv32_dDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv32_fDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv32_iDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv32_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv32_lDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv32_mDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv4_dDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv4_fDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv4_iDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv4_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv4_lDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv4_mDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv64_dDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv64_fDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv64_iDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv64_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv64_lDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv64_mDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv8_dDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv8_fDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv8_iDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv8_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv8_lDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addDv8_mDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addd
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addf
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addi
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addj
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addl
; CHECK-NEXT: _Z28sub_group_scan_exclusive_addm
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv16_dDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv16_fDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv16_iDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv16_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv16_lDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv16_mDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv32_dDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv32_fDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv32_iDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv32_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv32_lDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv32_mDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv4_dDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv4_fDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv4_iDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv4_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv4_lDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv4_mDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv64_dDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv64_fDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv64_iDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv64_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv64_lDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv64_mDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv8_dDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv8_fDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv8_iDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv8_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv8_lDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxDv8_mDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxd
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxf
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxi
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxj
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxl
; CHECK-NEXT: _Z28sub_group_scan_exclusive_maxm
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv16_dDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv16_fDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv16_iDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv16_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv16_lDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv16_mDv16_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv32_dDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv32_fDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv32_iDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv32_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv32_lDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv32_mDv32_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv4_dDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv4_fDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv4_iDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv4_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv4_lDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv4_mDv4_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv64_dDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv64_fDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv64_iDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv64_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv64_lDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv64_mDv64_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv8_dDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv8_fDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv8_iDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv8_jS_
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv8_lDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minDv8_mDv8_j
; CHECK-NEXT: _Z28sub_group_scan_exclusive_mind
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minf
; CHECK-NEXT: _Z28sub_group_scan_exclusive_mini
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minj
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minl
; CHECK-NEXT: _Z28sub_group_scan_exclusive_minm
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv16_dDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv16_fDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv16_iDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv16_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv16_lDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv16_mDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv32_dDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv32_fDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv32_iDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv32_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv32_lDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv32_mDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv4_dDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv4_fDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv4_iDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv4_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv4_lDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv4_mDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv64_dDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv64_fDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv64_iDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv64_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv64_lDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv64_mDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv8_dDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv8_fDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv8_iDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv8_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv8_lDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addDv8_mDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addd
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addf
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addi
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addj
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addl
; CHECK-NEXT: _Z28sub_group_scan_inclusive_addm
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv16_dDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv16_fDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv16_iDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv16_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv16_lDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv16_mDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv32_dDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv32_fDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv32_iDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv32_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv32_lDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv32_mDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv4_dDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv4_fDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv4_iDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv4_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv4_lDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv4_mDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv64_dDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv64_fDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv64_iDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv64_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv64_lDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv64_mDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv8_dDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv8_fDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv8_iDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv8_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv8_lDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxDv8_mDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxd
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxf
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxi
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxj
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxl
; CHECK-NEXT: _Z28sub_group_scan_inclusive_maxm
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv16_dDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv16_fDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv16_iDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv16_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv16_lDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv16_mDv16_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv32_dDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv32_fDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv32_iDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv32_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv32_lDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv32_mDv32_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv4_dDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv4_fDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv4_iDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv4_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv4_lDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv4_mDv4_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv64_dDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv64_fDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv64_iDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv64_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv64_lDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv64_mDv64_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv8_dDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv8_fDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv8_iDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv8_jS_
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv8_lDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minDv8_mDv8_j
; CHECK-NEXT: _Z28sub_group_scan_inclusive_mind
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minf
; CHECK-NEXT: _Z28sub_group_scan_inclusive_mini
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minj
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minl
; CHECK-NEXT: _Z28sub_group_scan_inclusive_minm
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_cPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_dPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_fPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_hPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_iPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_jPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_lPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_mPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_sPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv16_tPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_cPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_dPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_fPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_hPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_iPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_jPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_lPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_mPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_sPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv2_tPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_cPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_dPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_fPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_hPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_iPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_jPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_lPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_mPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_sPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv3_tPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_cPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_dPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_fPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_hPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_iPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_jPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_lPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_mPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_sPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv4_tPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_cPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_dPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_fPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_hPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_iPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_jPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_lPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_mPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_sPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1Dv8_tPU3AS3KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1cPU3AS3Kcmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1dPU3AS3Kdmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1fPU3AS3Kfmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1hPU3AS3Khmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1iPU3AS3Kimm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1jPU3AS3Kjmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1lPU3AS3Klmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1mPU3AS3Kmmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1sPU3AS3Ksmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS1tPU3AS3Ktmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_cPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_dPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_fPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_hPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_iPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_jPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_lPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_mPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_sPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv16_tPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_cPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_dPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_fPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_hPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_iPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_jPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_lPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_mPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_sPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv2_tPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_cPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_dPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_fPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_hPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_iPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_jPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_lPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_mPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_sPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv3_tPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_cPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_dPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_fPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_hPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_iPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_jPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_lPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_mPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_sPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv4_tPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_cPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_dPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_fPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_hPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_iPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_jPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_lPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_mPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_sPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3Dv8_tPU3AS1KS_mm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3cPU3AS1Kcmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3dPU3AS1Kdmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3fPU3AS1Kfmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3hPU3AS1Khmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3iPU3AS1Kimm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3jPU3AS1Kjmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3lPU3AS1Klmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3mPU3AS1Kmmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3sPU3AS1Ksmm9ocl_event
; CHECK-NEXT: _Z29async_work_group_strided_copyPU3AS3tPU3AS1Ktmm9ocl_event
; CHECK-NEXT: _Z29intel_sub_group_block_read1_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read1_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read1_4PU3AS1KjDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read1_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read1_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read1_8PU3AS1KjDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read2_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read2_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read2_4PU3AS1KjDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read2_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read2_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read2_8PU3AS1KjDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read4_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read4_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read4_4PU3AS1KjDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read4_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read4_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read4_8PU3AS1KjDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read8_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read8_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read8_4PU3AS1KjDv4_j
; CHECK-NEXT: _Z29intel_sub_group_block_read8_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read8_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read8_8PU3AS1KjDv8_j
; CHECK-NEXT: _Z29intel_sub_group_block_read_uc14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z29intel_sub_group_block_read_uc14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z29intel_sub_group_block_read_ucPU3AS1Kh
; CHECK-NEXT: _Z29intel_sub_group_block_read_ui14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z29intel_sub_group_block_read_ui14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z29intel_sub_group_block_read_uiPU3AS1Kj
; CHECK-NEXT: _Z29intel_sub_group_block_read_ul14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z29intel_sub_group_block_read_ul14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z29intel_sub_group_block_read_ulPU3AS1Km
; CHECK-NEXT: _Z29intel_sub_group_block_read_us14ocl_image2d_roDv2_i
; CHECK-NEXT: _Z29intel_sub_group_block_read_us14ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z29intel_sub_group_block_read_usPU3AS1Kt
; CHECK-NEXT: _Z29soa16_get_image_channel_order14ocl_image1d_ro
; CHECK-NEXT: _Z29soa16_get_image_channel_order14ocl_image1d_rw
; CHECK-NEXT: _Z29soa16_get_image_channel_order14ocl_image1d_wo
; CHECK-NEXT: _Z29soa16_get_image_channel_order14ocl_image2d_ro
; CHECK-NEXT: _Z29soa16_get_image_channel_order14ocl_image2d_rw
; CHECK-NEXT: _Z29soa16_get_image_channel_order14ocl_image2d_wo
; CHECK-NEXT: _Z29soa16_get_image_channel_order14ocl_image3d_ro
; CHECK-NEXT: _Z29soa16_get_image_channel_order14ocl_image3d_rw
; CHECK-NEXT: _Z29soa16_get_image_channel_order14ocl_image3d_wo
; CHECK-NEXT: _Z29soa16_get_image_channel_order20ocl_image1d_array_ro
; CHECK-NEXT: _Z29soa16_get_image_channel_order20ocl_image1d_array_rw
; CHECK-NEXT: _Z29soa16_get_image_channel_order20ocl_image1d_array_wo
; CHECK-NEXT: _Z29soa16_get_image_channel_order20ocl_image2d_array_ro
; CHECK-NEXT: _Z29soa16_get_image_channel_order20ocl_image2d_array_rw
; CHECK-NEXT: _Z29soa16_get_image_channel_order20ocl_image2d_array_wo
; CHECK-NEXT: _Z29soa16_get_image_channel_order20ocl_image2d_depth_ro
; CHECK-NEXT: _Z29soa16_get_image_channel_order20ocl_image2d_depth_rw
; CHECK-NEXT: _Z29soa16_get_image_channel_order20ocl_image2d_depth_wo
; CHECK-NEXT: _Z29soa16_get_image_channel_order21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z29soa16_get_image_channel_order21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z29soa16_get_image_channel_order21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z29soa16_get_image_channel_order26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z29soa16_get_image_channel_order26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z29soa16_get_image_channel_order26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_cDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_dDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_dDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_fDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_fDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_hDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_iDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_iDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_lDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_lDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_mDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_mDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_sDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv16_tDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_cDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_dDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_dDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_fDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_fDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_hDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_iDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_iDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_lDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_lDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_mDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_mDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_sDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv32_tDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_cDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_dDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_dDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_fDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_fDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_hDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_iDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_iDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_lDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_lDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_mDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_mDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_sDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv4_tDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_cDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_dDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_dDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_fDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_fDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_hDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_iDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_iDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_lDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_lDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_mDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_mDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_sDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv64_tDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_cDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_dDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_dDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_fDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_fDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_hDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_iDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_iDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_lDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_lDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_mDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_mDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_sDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_addDv8_tDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_addc
; CHECK-NEXT: _Z29work_group_scan_exclusive_addd
; CHECK-NEXT: _Z29work_group_scan_exclusive_adddPd
; CHECK-NEXT: _Z29work_group_scan_exclusive_addf
; CHECK-NEXT: _Z29work_group_scan_exclusive_addfPf
; CHECK-NEXT: _Z29work_group_scan_exclusive_addh
; CHECK-NEXT: _Z29work_group_scan_exclusive_addi
; CHECK-NEXT: _Z29work_group_scan_exclusive_addiPi
; CHECK-NEXT: _Z29work_group_scan_exclusive_addj
; CHECK-NEXT: _Z29work_group_scan_exclusive_addjPj
; CHECK-NEXT: _Z29work_group_scan_exclusive_addl
; CHECK-NEXT: _Z29work_group_scan_exclusive_addlPl
; CHECK-NEXT: _Z29work_group_scan_exclusive_addm
; CHECK-NEXT: _Z29work_group_scan_exclusive_addmPm
; CHECK-NEXT: _Z29work_group_scan_exclusive_adds
; CHECK-NEXT: _Z29work_group_scan_exclusive_addt
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_cDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_dDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_fDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_hDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_iDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_iDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_lDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_lDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_mDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_mDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_sDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv16_tDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_cDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_dDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_fDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_hDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_iDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_iDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_lDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_lDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_mDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_mDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_sDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv32_tDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_cDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_dDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_fDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_hDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_iDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_iDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_lDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_lDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_mDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_mDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_sDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv4_tDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_cDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_dDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_fDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_hDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_iDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_iDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_lDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_lDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_mDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_mDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_sDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv64_tDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_cDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_dDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_fDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_hDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_iDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_iDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_lDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_lDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_mDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_mDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_sDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxDv8_tDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxc
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxd
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxdPd
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxf
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxfPf
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxh
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxi
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxiPi
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxj
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxjPj
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxl
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxlPl
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxm
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxmPm
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxs
; CHECK-NEXT: _Z29work_group_scan_exclusive_maxt
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_cDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_dDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_dDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_fDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_fDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_hDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_iDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_iDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_lDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_lDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_mDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_mDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_sDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv16_tDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_cDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_dDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_dDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_fDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_fDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_hDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_iDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_iDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_lDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_lDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_mDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_mDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_sDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv32_tDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_cDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_dDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_dDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_fDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_fDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_hDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_iDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_iDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_lDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_lDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_mDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_mDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_sDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv4_tDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_cDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_dDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_dDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_fDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_fDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_hDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_iDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_iDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_lDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_lDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_mDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_mDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_sDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv64_tDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_cDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_dDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_dDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_fDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_fDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_hDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_iDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_iDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_lDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_lDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_mDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_mDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_sDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_minDv8_tDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_minc
; CHECK-NEXT: _Z29work_group_scan_exclusive_mind
; CHECK-NEXT: _Z29work_group_scan_exclusive_mindPd
; CHECK-NEXT: _Z29work_group_scan_exclusive_minf
; CHECK-NEXT: _Z29work_group_scan_exclusive_minfPf
; CHECK-NEXT: _Z29work_group_scan_exclusive_minh
; CHECK-NEXT: _Z29work_group_scan_exclusive_mini
; CHECK-NEXT: _Z29work_group_scan_exclusive_miniPi
; CHECK-NEXT: _Z29work_group_scan_exclusive_minj
; CHECK-NEXT: _Z29work_group_scan_exclusive_minjPj
; CHECK-NEXT: _Z29work_group_scan_exclusive_minl
; CHECK-NEXT: _Z29work_group_scan_exclusive_minlPl
; CHECK-NEXT: _Z29work_group_scan_exclusive_minm
; CHECK-NEXT: _Z29work_group_scan_exclusive_minmPm
; CHECK-NEXT: _Z29work_group_scan_exclusive_mins
; CHECK-NEXT: _Z29work_group_scan_exclusive_mint
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_cDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_dDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_dDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_fDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_fDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_hDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_iDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_iDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_lDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_lDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_mDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_mDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_sDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv16_tDv16_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_cDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_dDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_dDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_fDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_fDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_hDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_iDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_iDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_lDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_lDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_mDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_mDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_sDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv32_tDv32_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_cDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_dDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_dDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_fDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_fDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_hDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_iDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_iDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_lDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_lDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_mDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_mDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_sDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv4_tDv4_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_cDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_dDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_dDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_fDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_fDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_hDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_iDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_iDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_lDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_lDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_mDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_mDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_sDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv64_tDv64_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_c
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_cDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_d
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_dDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_dDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_dPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_f
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_fDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_fDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_fPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_h
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_hDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_i
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_iDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_iDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_iPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_jS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_l
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_lDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_lDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_lPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_m
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_mDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_mDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_mPS_
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_s
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_sDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_t
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulDv8_tDv8_j
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulc
; CHECK-NEXT: _Z29work_group_scan_exclusive_muld
; CHECK-NEXT: _Z29work_group_scan_exclusive_muldPd
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulf
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulfPf
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulh
; CHECK-NEXT: _Z29work_group_scan_exclusive_muli
; CHECK-NEXT: _Z29work_group_scan_exclusive_muliPi
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulj
; CHECK-NEXT: _Z29work_group_scan_exclusive_muljPj
; CHECK-NEXT: _Z29work_group_scan_exclusive_mull
; CHECK-NEXT: _Z29work_group_scan_exclusive_mullPl
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulm
; CHECK-NEXT: _Z29work_group_scan_exclusive_mulmPm
; CHECK-NEXT: _Z29work_group_scan_exclusive_muls
; CHECK-NEXT: _Z29work_group_scan_exclusive_mult
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_cDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_dDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_dDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_fDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_fDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_hDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_iDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_iDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_lDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_lDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_mDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_mDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_sDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv16_tDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_cDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_dDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_dDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_fDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_fDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_hDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_iDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_iDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_lDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_lDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_mDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_mDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_sDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv32_tDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_cDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_dDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_dDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_fDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_fDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_hDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_iDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_iDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_lDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_lDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_mDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_mDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_sDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv4_tDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_cDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_dDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_dDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_fDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_fDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_hDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_iDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_iDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_lDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_lDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_mDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_mDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_sDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv64_tDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_cDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_dDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_dDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_fDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_fDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_hDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_iDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_iDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_lDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_lDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_mDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_mDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_sDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_addDv8_tDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_addc
; CHECK-NEXT: _Z29work_group_scan_inclusive_addd
; CHECK-NEXT: _Z29work_group_scan_inclusive_adddPd
; CHECK-NEXT: _Z29work_group_scan_inclusive_addf
; CHECK-NEXT: _Z29work_group_scan_inclusive_addfPf
; CHECK-NEXT: _Z29work_group_scan_inclusive_addh
; CHECK-NEXT: _Z29work_group_scan_inclusive_addi
; CHECK-NEXT: _Z29work_group_scan_inclusive_addiPi
; CHECK-NEXT: _Z29work_group_scan_inclusive_addj
; CHECK-NEXT: _Z29work_group_scan_inclusive_addjPj
; CHECK-NEXT: _Z29work_group_scan_inclusive_addl
; CHECK-NEXT: _Z29work_group_scan_inclusive_addlPl
; CHECK-NEXT: _Z29work_group_scan_inclusive_addm
; CHECK-NEXT: _Z29work_group_scan_inclusive_addmPm
; CHECK-NEXT: _Z29work_group_scan_inclusive_adds
; CHECK-NEXT: _Z29work_group_scan_inclusive_addt
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_cDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_dDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_fDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_hDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_iDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_iDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_lDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_lDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_mDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_mDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_sDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv16_tDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_cDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_dDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_fDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_hDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_iDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_iDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_lDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_lDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_mDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_mDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_sDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv32_tDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_cDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_dDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_fDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_hDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_iDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_iDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_lDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_lDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_mDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_mDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_sDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv4_tDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_cDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_dDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_fDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_hDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_iDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_iDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_lDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_lDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_mDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_mDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_sDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv64_tDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_cDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_dDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_fDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_hDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_iDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_iDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_lDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_lDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_mDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_mDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_sDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxDv8_tDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxc
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxd
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxdPd
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxf
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxfPf
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxh
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxi
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxiPi
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxj
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxjPj
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxl
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxlPl
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxm
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxmPm
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxs
; CHECK-NEXT: _Z29work_group_scan_inclusive_maxt
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_cDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_dDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_dDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_fDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_fDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_hDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_iDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_iDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_lDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_lDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_mDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_mDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_sDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv16_tDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_cDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_dDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_dDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_fDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_fDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_hDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_iDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_iDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_lDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_lDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_mDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_mDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_sDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv32_tDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_cDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_dDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_dDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_fDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_fDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_hDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_iDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_iDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_lDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_lDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_mDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_mDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_sDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv4_tDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_cDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_dDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_dDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_fDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_fDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_hDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_iDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_iDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_lDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_lDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_mDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_mDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_sDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv64_tDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_cDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_dDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_dDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_fDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_fDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_hDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_iDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_iDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_lDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_lDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_mDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_mDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_sDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_minDv8_tDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_minc
; CHECK-NEXT: _Z29work_group_scan_inclusive_mind
; CHECK-NEXT: _Z29work_group_scan_inclusive_mindPd
; CHECK-NEXT: _Z29work_group_scan_inclusive_minf
; CHECK-NEXT: _Z29work_group_scan_inclusive_minfPf
; CHECK-NEXT: _Z29work_group_scan_inclusive_minh
; CHECK-NEXT: _Z29work_group_scan_inclusive_mini
; CHECK-NEXT: _Z29work_group_scan_inclusive_miniPi
; CHECK-NEXT: _Z29work_group_scan_inclusive_minj
; CHECK-NEXT: _Z29work_group_scan_inclusive_minjPj
; CHECK-NEXT: _Z29work_group_scan_inclusive_minl
; CHECK-NEXT: _Z29work_group_scan_inclusive_minlPl
; CHECK-NEXT: _Z29work_group_scan_inclusive_minm
; CHECK-NEXT: _Z29work_group_scan_inclusive_minmPm
; CHECK-NEXT: _Z29work_group_scan_inclusive_mins
; CHECK-NEXT: _Z29work_group_scan_inclusive_mint
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_cDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_dDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_dDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_fDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_fDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_hDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_iDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_iDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_lDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_lDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_mDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_mDv16_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_sDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv16_tDv16_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_cDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_dDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_dDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_fDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_fDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_hDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_iDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_iDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_lDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_lDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_mDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_mDv32_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_sDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv32_tDv32_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_cDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_dDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_dDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_fDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_fDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_hDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_iDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_iDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_lDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_lDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_mDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_mDv4_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_sDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv4_tDv4_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_cDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_dDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_dDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_fDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_fDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_hDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_iDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_iDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_lDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_lDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_mDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_mDv64_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_sDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv64_tDv64_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_c
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_cDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_d
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_dDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_dDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_dPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_f
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_fDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_fDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_fPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_h
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_hDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_i
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_iDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_iDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_iPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_jS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_jS_PS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_l
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_lDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_lDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_lPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_m
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_mDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_mDv8_jPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_mPS_
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_s
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_sDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_t
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulDv8_tDv8_j
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulc
; CHECK-NEXT: _Z29work_group_scan_inclusive_muld
; CHECK-NEXT: _Z29work_group_scan_inclusive_muldPd
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulf
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulfPf
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulh
; CHECK-NEXT: _Z29work_group_scan_inclusive_muli
; CHECK-NEXT: _Z29work_group_scan_inclusive_muliPi
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulj
; CHECK-NEXT: _Z29work_group_scan_inclusive_muljPj
; CHECK-NEXT: _Z29work_group_scan_inclusive_mull
; CHECK-NEXT: _Z29work_group_scan_inclusive_mullPl
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulm
; CHECK-NEXT: _Z29work_group_scan_inclusive_mulmPm
; CHECK-NEXT: _Z29work_group_scan_inclusive_muls
; CHECK-NEXT: _Z29work_group_scan_inclusive_mult
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicdPU3AS1dd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicdPU3AS3dd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicdPdd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicfPU3AS1ff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicfPU3AS3ff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicfPff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomiciPU3AS1ii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomiciPU3AS3ii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomiciPii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicjPU3AS1jj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicjPU3AS3jj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicjPjj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomiclPU3AS1ll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomiclPU3AS3ll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomiclPll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicmPU3AS1mm
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicmPU3AS3mm
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS1VU7_AtomicmPmm
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicdPU3AS1dd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicdPU3AS3dd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicdPdd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicfPU3AS1ff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicfPU3AS3ff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicfPff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomiciPU3AS1ii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomiciPU3AS3ii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomiciPii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicjPU3AS1jj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicjPU3AS3jj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicjPjj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomiclPU3AS1ll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomiclPU3AS3ll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomiclPll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicmPU3AS1mm
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicmPU3AS3mm
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS3VU7_AtomicmPmm
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicdPU3AS1dd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicdPU3AS3dd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicdPU3AS4dd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicdPdd
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicfPU3AS1ff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicfPU3AS3ff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicfPU3AS4ff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicfPff
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomiciPU3AS1ii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomiciPU3AS3ii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomiciPU3AS4ii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomiciPii
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicjPU3AS1jj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicjPU3AS3jj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicjPU3AS4jj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicjPjj
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomiclPU3AS1ll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomiclPU3AS3ll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomiclPU3AS4ll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomiclPll
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicmPU3AS1mm
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicmPU3AS3mm
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicmPU3AS4mm
; CHECK-NEXT: _Z30atomic_compare_exchange_strongPU3AS4VU7_AtomicmPmm
; CHECK-NEXT: _Z30intel_sub_group_block_read1_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read1_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read1_16PU3AS1KjDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read1_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read1_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read1_32PU3AS1KjDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read1_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read1_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read1_64PU3AS1KjDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read2_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read2_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read2_16PU3AS1KjDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read2_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read2_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read2_32PU3AS1KjDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read2_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read2_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read2_64PU3AS1KjDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read4_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read4_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read4_16PU3AS1KjDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read4_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read4_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read4_32PU3AS1KjDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read4_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read4_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read4_64PU3AS1KjDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read8_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read8_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read8_16PU3AS1KjDv16_j
; CHECK-NEXT: _Z30intel_sub_group_block_read8_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read8_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read8_32PU3AS1KjDv32_j
; CHECK-NEXT: _Z30intel_sub_group_block_read8_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read8_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read8_64PU3AS1KjDv64_j
; CHECK-NEXT: _Z30intel_sub_group_block_read_uc214ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_uc214ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_uc2PU3AS1Kh
; CHECK-NEXT: _Z30intel_sub_group_block_read_uc414ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_uc414ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_uc4PU3AS1Kh
; CHECK-NEXT: _Z30intel_sub_group_block_read_uc814ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_uc814ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_uc8PU3AS1Kh
; CHECK-NEXT: _Z30intel_sub_group_block_read_ui214ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ui214ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ui2PU3AS1Kj
; CHECK-NEXT: _Z30intel_sub_group_block_read_ui414ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ui414ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ui4PU3AS1Kj
; CHECK-NEXT: _Z30intel_sub_group_block_read_ui814ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ui814ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ui8PU3AS1Kj
; CHECK-NEXT: _Z30intel_sub_group_block_read_ul214ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ul214ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ul2PU3AS1Km
; CHECK-NEXT: _Z30intel_sub_group_block_read_ul414ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ul414ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ul4PU3AS1Km
; CHECK-NEXT: _Z30intel_sub_group_block_read_ul814ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ul814ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_ul8PU3AS1Km
; CHECK-NEXT: _Z30intel_sub_group_block_read_us214ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_us214ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_us2PU3AS1Kt
; CHECK-NEXT: _Z30intel_sub_group_block_read_us414ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_us414ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_us4PU3AS1Kt
; CHECK-NEXT: _Z30intel_sub_group_block_read_us814ocl_image2d_roDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_us814ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z30intel_sub_group_block_read_us8PU3AS1Kt
; CHECK-NEXT: _Z30intel_sub_group_block_write1_414ocl_image2d_rwDv2_iDv4_jS1_
; CHECK-NEXT: _Z30intel_sub_group_block_write1_414ocl_image2d_woDv2_iDv4_jS1_
; CHECK-NEXT: _Z30intel_sub_group_block_write1_4PU3AS1jDv4_jS1_
; CHECK-NEXT: _Z30intel_sub_group_block_write1_814ocl_image2d_rwDv2_iDv8_jS1_
; CHECK-NEXT: _Z30intel_sub_group_block_write1_814ocl_image2d_woDv2_iDv8_jS1_
; CHECK-NEXT: _Z30intel_sub_group_block_write1_8PU3AS1jDv8_jS1_
; CHECK-NEXT: _Z30intel_sub_group_block_write2_414ocl_image2d_rwDv2_iDv8_jDv4_j
; CHECK-NEXT: _Z30intel_sub_group_block_write2_414ocl_image2d_woDv2_iDv8_jDv4_j
; CHECK-NEXT: _Z30intel_sub_group_block_write2_4PU3AS1jDv8_jDv4_j
; CHECK-NEXT: _Z30intel_sub_group_block_write2_814ocl_image2d_rwDv2_iDv16_jDv8_j
; CHECK-NEXT: _Z30intel_sub_group_block_write2_814ocl_image2d_woDv2_iDv16_jDv8_j
; CHECK-NEXT: _Z30intel_sub_group_block_write2_8PU3AS1jDv16_jDv8_j
; CHECK-NEXT: _Z30intel_sub_group_block_write4_414ocl_image2d_rwDv2_iDv16_jDv4_j
; CHECK-NEXT: _Z30intel_sub_group_block_write4_414ocl_image2d_woDv2_iDv16_jDv4_j
; CHECK-NEXT: _Z30intel_sub_group_block_write4_4PU3AS1jDv16_jDv4_j
; CHECK-NEXT: _Z30intel_sub_group_block_write4_814ocl_image2d_rwDv2_iDv32_jDv8_j
; CHECK-NEXT: _Z30intel_sub_group_block_write4_814ocl_image2d_woDv2_iDv32_jDv8_j
; CHECK-NEXT: _Z30intel_sub_group_block_write4_8PU3AS1jDv32_jDv8_j
; CHECK-NEXT: _Z30intel_sub_group_block_write8_414ocl_image2d_rwDv2_iDv32_jDv4_j
; CHECK-NEXT: _Z30intel_sub_group_block_write8_414ocl_image2d_woDv2_iDv32_jDv4_j
; CHECK-NEXT: _Z30intel_sub_group_block_write8_4PU3AS1jDv32_jDv4_j
; CHECK-NEXT: _Z30intel_sub_group_block_write8_814ocl_image2d_rwDv2_iDv64_jDv8_j
; CHECK-NEXT: _Z30intel_sub_group_block_write8_814ocl_image2d_woDv2_iDv64_jDv8_j
; CHECK-NEXT: _Z30intel_sub_group_block_write8_8PU3AS1jDv64_jDv8_j
; CHECK-NEXT: _Z30intel_sub_group_block_write_uc14ocl_image2d_rwDv2_ih
; CHECK-NEXT: _Z30intel_sub_group_block_write_uc14ocl_image2d_woDv2_ih
; CHECK-NEXT: _Z30intel_sub_group_block_write_ucPU3AS1hh
; CHECK-NEXT: _Z30intel_sub_group_block_write_ui14ocl_image2d_rwDv2_ij
; CHECK-NEXT: _Z30intel_sub_group_block_write_ui14ocl_image2d_woDv2_ij
; CHECK-NEXT: _Z30intel_sub_group_block_write_uiPU3AS1jj
; CHECK-NEXT: _Z30intel_sub_group_block_write_ul14ocl_image2d_rwDv2_im
; CHECK-NEXT: _Z30intel_sub_group_block_write_ul14ocl_image2d_woDv2_im
; CHECK-NEXT: _Z30intel_sub_group_block_write_ulPU3AS1mm
; CHECK-NEXT: _Z30intel_sub_group_block_write_us14ocl_image2d_rwDv2_it
; CHECK-NEXT: _Z30intel_sub_group_block_write_us14ocl_image2d_woDv2_it
; CHECK-NEXT: _Z30intel_sub_group_block_write_usPU3AS1tt
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_1x4Dv4_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_1x8Dv8_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_2x4Dv8_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_2x8Dv16_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_3x4Dv12_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_3x8Dv24_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_4x1Dv4_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_4x2Dv8_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_4x3Dv12_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_4x4Dv16_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_4x8Dv32_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_8x1Dv8_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_8x2Dv16_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_8x3Dv24_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_8x4Dv32_i
; CHECK-NEXT: _Z31__ocl_shuffle_transpose_int_8x8Dv64_i
; CHECK-NEXT: _Z31intel_sub_group_block_read_uc1614ocl_image2d_roDv2_i
; CHECK-NEXT: _Z31intel_sub_group_block_read_uc1614ocl_image2d_rwDv2_i
; CHECK-NEXT: _Z31intel_sub_group_block_read_uc16PU3AS1Kh
; CHECK-NEXT: _Z31intel_sub_group_block_write1_1614ocl_image2d_rwDv2_iDv16_jS1_
; CHECK-NEXT: _Z31intel_sub_group_block_write1_1614ocl_image2d_woDv2_iDv16_jS1_
; CHECK-NEXT: _Z31intel_sub_group_block_write1_16PU3AS1jDv16_jS1_
; CHECK-NEXT: _Z31intel_sub_group_block_write1_3214ocl_image2d_rwDv2_iDv32_jS1_
; CHECK-NEXT: _Z31intel_sub_group_block_write1_3214ocl_image2d_woDv2_iDv32_jS1_
; CHECK-NEXT: _Z31intel_sub_group_block_write1_32PU3AS1jDv32_jS1_
; CHECK-NEXT: _Z31intel_sub_group_block_write1_6414ocl_image2d_rwDv2_iDv64_jS1_
; CHECK-NEXT: _Z31intel_sub_group_block_write1_6414ocl_image2d_woDv2_iDv64_jS1_
; CHECK-NEXT: _Z31intel_sub_group_block_write1_64PU3AS1jDv64_jS1_
; CHECK-NEXT: _Z31intel_sub_group_block_write2_1614ocl_image2d_rwDv2_iDv32_jDv16_j
; CHECK-NEXT: _Z31intel_sub_group_block_write2_1614ocl_image2d_woDv2_iDv32_jDv16_j
; CHECK-NEXT: _Z31intel_sub_group_block_write2_16PU3AS1jDv32_jDv16_j
; CHECK-NEXT: _Z31intel_sub_group_block_write2_3214ocl_image2d_rwDv2_iDv64_jDv32_j
; CHECK-NEXT: _Z31intel_sub_group_block_write2_3214ocl_image2d_woDv2_iDv64_jDv32_j
; CHECK-NEXT: _Z31intel_sub_group_block_write2_32PU3AS1jDv64_jDv32_j
; CHECK-NEXT: _Z31intel_sub_group_block_write2_6414ocl_image2d_rwDv2_iDv128_jDv64_j
; CHECK-NEXT: _Z31intel_sub_group_block_write2_6414ocl_image2d_woDv2_iDv128_jDv64_j
; CHECK-NEXT: _Z31intel_sub_group_block_write2_64PU3AS1jDv128_jDv64_j
; CHECK-NEXT: _Z31intel_sub_group_block_write4_1614ocl_image2d_rwDv2_iDv64_jDv16_j
; CHECK-NEXT: _Z31intel_sub_group_block_write4_1614ocl_image2d_woDv2_iDv64_jDv16_j
; CHECK-NEXT: _Z31intel_sub_group_block_write4_16PU3AS1jDv64_jDv16_j
; CHECK-NEXT: _Z31intel_sub_group_block_write4_3214ocl_image2d_rwDv2_iDv128_jDv32_j
; CHECK-NEXT: _Z31intel_sub_group_block_write4_3214ocl_image2d_woDv2_iDv128_jDv32_j
; CHECK-NEXT: _Z31intel_sub_group_block_write4_32PU3AS1jDv128_jDv32_j
; CHECK-NEXT: _Z31intel_sub_group_block_write4_6414ocl_image2d_rwDv2_iDv256_jDv64_j
; CHECK-NEXT: _Z31intel_sub_group_block_write4_6414ocl_image2d_woDv2_iDv256_jDv64_j
; CHECK-NEXT: _Z31intel_sub_group_block_write4_64PU3AS1jDv256_jDv64_j
; CHECK-NEXT: _Z31intel_sub_group_block_write8_1614ocl_image2d_rwDv2_iDv128_jDv16_j
; CHECK-NEXT: _Z31intel_sub_group_block_write8_1614ocl_image2d_woDv2_iDv128_jDv16_j
; CHECK-NEXT: _Z31intel_sub_group_block_write8_16PU3AS1jDv128_jDv16_j
; CHECK-NEXT: _Z31intel_sub_group_block_write8_3214ocl_image2d_rwDv2_iDv256_jDv32_j
; CHECK-NEXT: _Z31intel_sub_group_block_write8_3214ocl_image2d_woDv2_iDv256_jDv32_j
; CHECK-NEXT: _Z31intel_sub_group_block_write8_32PU3AS1jDv256_jDv32_j
; CHECK-NEXT: _Z31intel_sub_group_block_write8_6414ocl_image2d_rwDv2_iDv512_jDv64_j
; CHECK-NEXT: _Z31intel_sub_group_block_write8_6414ocl_image2d_woDv2_iDv512_jDv64_j
; CHECK-NEXT: _Z31intel_sub_group_block_write8_64PU3AS1jDv512_jDv64_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_uc214ocl_image2d_rwDv2_iDv2_h
; CHECK-NEXT: _Z31intel_sub_group_block_write_uc214ocl_image2d_woDv2_iDv2_h
; CHECK-NEXT: _Z31intel_sub_group_block_write_uc2PU3AS1hDv2_h
; CHECK-NEXT: _Z31intel_sub_group_block_write_uc414ocl_image2d_rwDv2_iDv4_h
; CHECK-NEXT: _Z31intel_sub_group_block_write_uc414ocl_image2d_woDv2_iDv4_h
; CHECK-NEXT: _Z31intel_sub_group_block_write_uc4PU3AS1hDv4_h
; CHECK-NEXT: _Z31intel_sub_group_block_write_uc814ocl_image2d_rwDv2_iDv8_h
; CHECK-NEXT: _Z31intel_sub_group_block_write_uc814ocl_image2d_woDv2_iDv8_h
; CHECK-NEXT: _Z31intel_sub_group_block_write_uc8PU3AS1hDv8_h
; CHECK-NEXT: _Z31intel_sub_group_block_write_ui214ocl_image2d_rwDv2_iDv2_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_ui214ocl_image2d_woDv2_iDv2_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_ui2PU3AS1jDv2_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_ui414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_ui414ocl_image2d_woDv2_iDv4_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_ui4PU3AS1jDv4_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_ui814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_ui814ocl_image2d_woDv2_iDv8_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_ui8PU3AS1jDv8_j
; CHECK-NEXT: _Z31intel_sub_group_block_write_ul214ocl_image2d_rwDv2_iDv2_m
; CHECK-NEXT: _Z31intel_sub_group_block_write_ul214ocl_image2d_woDv2_iDv2_m
; CHECK-NEXT: _Z31intel_sub_group_block_write_ul2PU3AS1mDv2_m
; CHECK-NEXT: _Z31intel_sub_group_block_write_ul414ocl_image2d_rwDv2_iDv4_m
; CHECK-NEXT: _Z31intel_sub_group_block_write_ul414ocl_image2d_woDv2_iDv4_m
; CHECK-NEXT: _Z31intel_sub_group_block_write_ul4PU3AS1mDv4_m
; CHECK-NEXT: _Z31intel_sub_group_block_write_ul814ocl_image2d_rwDv2_iDv8_m
; CHECK-NEXT: _Z31intel_sub_group_block_write_ul814ocl_image2d_woDv2_iDv8_m
; CHECK-NEXT: _Z31intel_sub_group_block_write_ul8PU3AS1mDv8_m
; CHECK-NEXT: _Z31intel_sub_group_block_write_us214ocl_image2d_rwDv2_iDv2_t
; CHECK-NEXT: _Z31intel_sub_group_block_write_us214ocl_image2d_woDv2_iDv2_t
; CHECK-NEXT: _Z31intel_sub_group_block_write_us2PU3AS1tDv2_t
; CHECK-NEXT: _Z31intel_sub_group_block_write_us414ocl_image2d_rwDv2_iDv4_t
; CHECK-NEXT: _Z31intel_sub_group_block_write_us414ocl_image2d_woDv2_iDv4_t
; CHECK-NEXT: _Z31intel_sub_group_block_write_us4PU3AS1tDv4_t
; CHECK-NEXT: _Z31intel_sub_group_block_write_us814ocl_image2d_rwDv2_iDv8_t
; CHECK-NEXT: _Z31intel_sub_group_block_write_us814ocl_image2d_woDv2_iDv8_t
; CHECK-NEXT: _Z31intel_sub_group_block_write_us8PU3AS1tDv8_t
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv16_cDv16_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv16_hDv16_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv16_iDv16_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv16_jS_
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv16_lDv16_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv16_mDv16_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv16_sDv16_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv16_tDv16_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv4_cDv4_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv4_hDv4_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv4_iDv4_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv4_jS_
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv4_lDv4_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv4_mDv4_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv4_sDv4_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv4_tDv4_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv8_cDv8_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv8_hDv8_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv8_iDv8_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv8_jS_
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv8_lDv8_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv8_mDv8_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv8_sDv8_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orDv8_tDv8_j
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orc
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orh
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_ori
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orj
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orl
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_orm
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_ors
; CHECK-NEXT: _Z31sub_group_non_uniform_reduce_ort
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_dDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_fDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_iDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_lDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv16_mDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_dDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_fDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_iDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_lDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv32_mDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_dDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_fDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_iDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_lDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv4_mDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_dDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_fDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_iDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_lDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv64_mDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_dDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_fDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_iDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_lDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_addDv8_mDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_dDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_fDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_iDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_lDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv16_mDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_dDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_fDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_iDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_lDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv32_mDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_dDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_fDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_iDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_lDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv4_mDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_dDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_fDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_iDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_lDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv64_mDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_dDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_fDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_iDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_lDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_maxDv8_mDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_dDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_fDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_iDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_lDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv16_mDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_dDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_fDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_iDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_lDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv32_mDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_dDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_fDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_iDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_lDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv4_mDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_dDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_fDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_iDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_lDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv64_mDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_dDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_fDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_iDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_lDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_minDv8_mDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_dDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_fDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_iDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_lDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv16_mDv16_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_dDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_fDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_iDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_lDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv32_mDv32_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_dDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_fDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_iDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_lDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv4_mDv4_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_dDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_fDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_iDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_lDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv64_mDv64_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_d
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_dDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_f
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_fDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_i
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_iDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_jS_
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_l
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_lDv8_j
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_m
; CHECK-NEXT: _Z32__finalize_work_group_reduce_mulDv8_mDv8_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_1x4Dv4_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_1x8Dv8_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_2x4Dv8_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_2x8Dv16_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_3x4Dv12_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_3x8Dv24_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_4x1Dv4_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_4x2Dv8_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_4x3Dv12_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_4x4Dv16_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_4x8Dv32_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_8x1Dv8_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_8x2Dv16_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_8x3Dv24_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_8x4Dv32_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_char_8x8Dv64_c
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_16x1Dv16_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_16x2Dv32_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_16x3Dv48_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_16x4Dv64_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_16x8Dv128_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_1x16Dv16_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_1x32Dv32_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_1x64Dv64_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_2x16Dv32_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_2x32Dv64_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_2x64Dv128_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_32x1Dv32_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_32x2Dv64_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_32x3Dv96_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_32x4Dv128_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_32x8Dv256_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_3x16Dv48_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_3x32Dv96_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_3x64Dv192_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_4x16Dv64_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_4x32Dv128_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_4x64Dv256_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_64x1Dv64_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_64x2Dv128_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_64x3Dv192_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_64x4Dv256_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_64x8Dv512_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_8x16Dv128_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_8x32Dv256_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_int_8x64Dv512_i
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_1x4Dv4_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_1x8Dv8_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_2x4Dv8_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_2x8Dv16_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_3x4Dv12_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_3x8Dv24_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_4x1Dv4_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_4x2Dv8_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_4x3Dv12_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_4x4Dv16_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_4x8Dv32_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_8x1Dv8_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_8x2Dv16_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_8x3Dv24_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_8x4Dv32_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_long_8x8Dv64_l
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_1x4Dv4_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_1x8Dv8_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_2x4Dv8_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_2x8Dv16_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_3x4Dv12_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_3x8Dv24_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_4x1Dv4_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_4x2Dv8_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_4x3Dv12_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_4x4Dv16_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_4x8Dv32_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_8x1Dv8_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_8x2Dv16_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_8x3Dv24_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_8x4Dv32_j
; CHECK-NEXT: _Z32__ocl_shuffle_transpose_uint_8x8Dv64_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc1_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc1_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc1_4PU3AS1KhDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc1_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc1_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc1_8PU3AS1KhDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc2_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc2_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc2_4PU3AS1KhDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc2_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc2_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc2_8PU3AS1KhDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc4_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc4_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc4_4PU3AS1KhDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc4_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc4_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc4_8PU3AS1KhDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc8_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc8_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc8_4PU3AS1KhDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc8_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc8_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_uc8_8PU3AS1KhDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui1_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui1_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui1_4PU3AS1KjDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui1_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui1_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui1_8PU3AS1KjDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui2_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui2_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui2_4PU3AS1KjDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui2_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui2_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui2_8PU3AS1KjDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui4_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui4_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui4_4PU3AS1KjDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui4_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui4_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui4_8PU3AS1KjDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui8_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui8_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui8_4PU3AS1KjDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui8_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui8_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ui8_8PU3AS1KjDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul1_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul1_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul1_4PU3AS1KmDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul1_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul1_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul1_8PU3AS1KmDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul2_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul2_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul2_4PU3AS1KmDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul2_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul2_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul2_8PU3AS1KmDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul4_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul4_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul4_4PU3AS1KmDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul4_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul4_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul4_8PU3AS1KmDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul8_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul8_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul8_4PU3AS1KmDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul8_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul8_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_ul8_8PU3AS1KmDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us1_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us1_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us1_4PU3AS1KtDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us1_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us1_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us1_8PU3AS1KtDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us2_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us2_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us2_4PU3AS1KtDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us2_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us2_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us2_8PU3AS1KtDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us4_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us4_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us4_4PU3AS1KtDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us4_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us4_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us4_8PU3AS1KtDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us8_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us8_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us8_4PU3AS1KtDv4_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us8_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us8_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_read_us8_8PU3AS1KtDv8_j
; CHECK-NEXT: _Z32intel_sub_group_block_write_uc1614ocl_image2d_rwDv2_iDv16_h
; CHECK-NEXT: _Z32intel_sub_group_block_write_uc1614ocl_image2d_woDv2_iDv16_h
; CHECK-NEXT: _Z32intel_sub_group_block_write_uc16PU3AS1hDv16_h
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type14ocl_image1d_ro
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type14ocl_image1d_rw
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type14ocl_image1d_wo
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type14ocl_image2d_ro
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type14ocl_image2d_rw
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type14ocl_image2d_wo
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type14ocl_image3d_ro
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type14ocl_image3d_rw
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type14ocl_image3d_wo
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type20ocl_image1d_array_ro
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type20ocl_image1d_array_rw
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type20ocl_image1d_array_wo
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type20ocl_image2d_array_ro
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type20ocl_image2d_array_rw
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type20ocl_image2d_array_wo
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type20ocl_image2d_depth_ro
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type20ocl_image2d_depth_rw
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type20ocl_image2d_depth_wo
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z32soa4_get_image_channel_data_type26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type14ocl_image1d_ro
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type14ocl_image1d_rw
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type14ocl_image1d_wo
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type14ocl_image2d_ro
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type14ocl_image2d_rw
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type14ocl_image2d_wo
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type14ocl_image3d_ro
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type14ocl_image3d_rw
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type14ocl_image3d_wo
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type20ocl_image1d_array_ro
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type20ocl_image1d_array_rw
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type20ocl_image1d_array_wo
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type20ocl_image2d_array_ro
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type20ocl_image2d_array_rw
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type20ocl_image2d_array_wo
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type20ocl_image2d_depth_ro
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type20ocl_image2d_depth_rw
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type20ocl_image2d_depth_wo
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z32soa8_get_image_channel_data_type26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_cDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_dDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_fDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_hDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_iDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_lDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_mDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_sDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv16_tDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_cDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_dDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_fDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_hDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_iDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_lDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_mDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_sDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv32_tDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_cDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_dDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_fDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_hDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_iDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_lDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_mDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_sDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv4_tDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_cDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_dDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_fDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_hDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_iDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_lDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_mDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_sDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv64_tDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_cDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_dDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_fDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_hDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_iDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_lDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_mDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_sDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addDv8_tDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addc
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addd
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addf
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addh
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addi
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addj
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addl
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addm
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_adds
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_addt
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv16_cDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv16_hDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv16_iDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv16_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv16_lDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv16_mDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv16_sDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv16_tDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv4_cDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv4_hDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv4_iDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv4_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv4_lDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv4_mDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv4_sDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv4_tDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv8_cDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv8_hDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv8_iDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv8_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv8_lDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv8_mDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv8_sDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andDv8_tDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andc
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andh
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andi
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andj
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andl
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andm
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_ands
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_andt
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_cDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_dDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_fDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_hDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_iDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_lDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_mDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_sDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv16_tDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_cDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_dDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_fDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_hDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_iDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_lDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_mDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_sDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv32_tDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_cDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_dDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_fDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_hDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_iDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_lDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_mDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_sDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv4_tDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_cDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_dDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_fDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_hDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_iDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_lDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_mDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_sDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv64_tDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_cDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_dDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_fDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_hDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_iDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_lDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_mDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_sDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxDv8_tDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxc
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxd
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxf
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxh
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxi
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxj
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxl
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxm
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxs
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_maxt
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_cDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_dDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_fDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_hDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_iDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_lDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_mDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_sDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv16_tDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_cDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_dDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_fDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_hDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_iDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_lDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_mDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_sDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv32_tDv32_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_cDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_dDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_fDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_hDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_iDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_lDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_mDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_sDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv4_tDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_cDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_dDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_fDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_hDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_iDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_lDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_mDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_sDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv64_tDv64_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_cDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_dDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_fDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_hDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_iDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_lDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_mDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_sDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minDv8_tDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minc
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mind
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minf
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minh
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mini
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minj
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minl
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_minm
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mins
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mint
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_cDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_dDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_fDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_hDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_iDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_lDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_mDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_sDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv16_tDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_cDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_dDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_fDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_hDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_iDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_lDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_mDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_sDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv4_tDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_cDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_dDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_fDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_hDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_iDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_lDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_mDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_sDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulDv8_tDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulc
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_muld
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulf
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulh
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_muli
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulj
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mull
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mulm
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_muls
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_mult
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv16_cDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv16_hDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv16_iDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv16_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv16_lDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv16_mDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv16_sDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv16_tDv16_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv4_cDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv4_hDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv4_iDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv4_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv4_lDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv4_mDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv4_sDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv4_tDv4_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv8_cDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv8_hDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv8_iDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv8_jS_
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv8_lDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv8_mDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv8_sDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorDv8_tDv8_j
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorc
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorh
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xori
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorj
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorl
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xorm
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xors
; CHECK-NEXT: _Z32sub_group_non_uniform_reduce_xort
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_16x1Dv16_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_16x2Dv32_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_16x3Dv48_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_16x4Dv64_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_16x8Dv128_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_1x16Dv16_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_1x32Dv32_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_1x64Dv64_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_2x16Dv32_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_2x32Dv64_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_2x64Dv128_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_32x1Dv32_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_32x2Dv64_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_32x3Dv96_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_32x4Dv128_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_32x8Dv256_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_3x16Dv48_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_3x32Dv96_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_3x64Dv192_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_4x16Dv64_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_4x32Dv128_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_4x64Dv256_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_64x1Dv64_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_64x2Dv128_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_64x3Dv192_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_64x4Dv256_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_64x8Dv512_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_8x16Dv128_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_8x32Dv256_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_char_8x64Dv512_c
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_1x4Dv4_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_1x8Dv8_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_2x4Dv8_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_2x8Dv16_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_3x4Dv12_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_3x8Dv24_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_4x1Dv4_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_4x2Dv8_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_4x3Dv12_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_4x4Dv16_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_4x8Dv32_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_8x1Dv8_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_8x2Dv16_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_8x3Dv24_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_8x4Dv32_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_float_8x8Dv64_f
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_int_16x16Dv256_i
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_int_16x32Dv512_i
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_int_16x64Dv1024_i
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_int_32x16Dv512_i
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_int_64x16Dv1024_i
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_16x1Dv16_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_16x2Dv32_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_16x3Dv48_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_16x4Dv64_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_16x8Dv128_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_1x16Dv16_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_1x32Dv32_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_1x64Dv64_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_2x16Dv32_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_2x32Dv64_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_2x64Dv128_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_32x1Dv32_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_32x2Dv64_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_32x3Dv96_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_32x4Dv128_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_32x8Dv256_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_3x16Dv48_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_3x32Dv96_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_3x64Dv192_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_4x16Dv64_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_4x32Dv128_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_4x64Dv256_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_64x1Dv64_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_64x2Dv128_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_64x3Dv192_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_64x4Dv256_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_64x8Dv512_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_8x16Dv128_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_8x32Dv256_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_long_8x64Dv512_l
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_1x4Dv4_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_1x8Dv8_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_2x4Dv8_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_2x8Dv16_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_3x4Dv12_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_3x8Dv24_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_4x1Dv4_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_4x2Dv8_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_4x3Dv12_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_4x4Dv16_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_4x8Dv32_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_8x1Dv8_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_8x2Dv16_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_8x3Dv24_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_8x4Dv32_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_short_8x8Dv64_s
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_1x4Dv4_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_1x8Dv8_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_2x4Dv8_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_2x8Dv16_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_3x4Dv12_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_3x8Dv24_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_4x1Dv4_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_4x2Dv8_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_4x3Dv12_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_4x4Dv16_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_4x8Dv32_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_8x1Dv8_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_8x2Dv16_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_8x3Dv24_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_8x4Dv32_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uchar_8x8Dv64_h
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_16x1Dv16_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_16x2Dv32_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_16x3Dv48_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_16x4Dv64_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_16x8Dv128_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_1x16Dv16_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_1x32Dv32_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_1x64Dv64_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_2x16Dv32_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_2x32Dv64_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_2x64Dv128_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_32x1Dv32_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_32x2Dv64_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_32x3Dv96_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_32x4Dv128_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_32x8Dv256_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_3x16Dv48_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_3x32Dv96_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_3x64Dv192_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_4x16Dv64_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_4x32Dv128_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_4x64Dv256_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_64x1Dv64_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_64x2Dv128_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_64x3Dv192_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_64x4Dv256_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_64x8Dv512_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_8x16Dv128_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_8x32Dv256_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_uint_8x64Dv512_j
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_1x4Dv4_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_1x8Dv8_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_2x4Dv8_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_2x8Dv16_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_3x4Dv12_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_3x8Dv24_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_4x1Dv4_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_4x2Dv8_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_4x3Dv12_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_4x4Dv16_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_4x8Dv32_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_8x1Dv8_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_8x2Dv16_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_8x3Dv24_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_8x4Dv32_m
; CHECK-NEXT: _Z33__ocl_shuffle_transpose_ulong_8x8Dv64_m
; CHECK-NEXT: _Z33atomic_flag_test_and_set_explicitPU3AS1VU7_Atomici12memory_order
; CHECK-NEXT: _Z33atomic_flag_test_and_set_explicitPU3AS1VU7_Atomici12memory_order12memory_scope
; CHECK-NEXT: _Z33atomic_flag_test_and_set_explicitPU3AS3VU7_Atomici12memory_order
; CHECK-NEXT: _Z33atomic_flag_test_and_set_explicitPU3AS3VU7_Atomici12memory_order12memory_scope
; CHECK-NEXT: _Z33atomic_flag_test_and_set_explicitPU3AS4VU7_Atomici12memory_order
; CHECK-NEXT: _Z33atomic_flag_test_and_set_explicitPU3AS4VU7_Atomici12memory_order12memory_scope
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc16_414ocl_image2d_roDv2_iDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc16_414ocl_image2d_rwDv2_iDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc16_4PU3AS1KhDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc16_814ocl_image2d_roDv2_iDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc16_814ocl_image2d_rwDv2_iDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc16_8PU3AS1KhDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc1_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc1_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc1_16PU3AS1KhDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc1_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc1_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc1_32PU3AS1KhDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc1_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc1_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc1_64PU3AS1KhDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc2_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc2_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc2_16PU3AS1KhDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc2_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc2_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc2_32PU3AS1KhDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc2_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc2_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc2_64PU3AS1KhDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc4_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc4_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc4_16PU3AS1KhDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc4_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc4_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc4_32PU3AS1KhDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc4_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc4_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc4_64PU3AS1KhDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc8_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc8_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc8_16PU3AS1KhDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc8_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc8_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc8_32PU3AS1KhDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc8_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc8_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_uc8_64PU3AS1KhDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui1_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui1_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui1_16PU3AS1KjDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui1_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui1_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui1_32PU3AS1KjDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui1_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui1_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui1_64PU3AS1KjDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui2_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui2_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui2_16PU3AS1KjDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui2_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui2_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui2_32PU3AS1KjDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui2_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui2_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui2_64PU3AS1KjDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui4_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui4_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui4_16PU3AS1KjDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui4_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui4_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui4_32PU3AS1KjDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui4_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui4_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui4_64PU3AS1KjDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui8_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui8_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui8_16PU3AS1KjDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui8_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui8_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui8_32PU3AS1KjDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui8_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui8_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ui8_64PU3AS1KjDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul1_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul1_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul1_16PU3AS1KmDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul1_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul1_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul1_32PU3AS1KmDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul1_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul1_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul1_64PU3AS1KmDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul2_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul2_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul2_16PU3AS1KmDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul2_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul2_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul2_32PU3AS1KmDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul2_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul2_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul2_64PU3AS1KmDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul4_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul4_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul4_16PU3AS1KmDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul4_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul4_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul4_32PU3AS1KmDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul4_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul4_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul4_64PU3AS1KmDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul8_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul8_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul8_16PU3AS1KmDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul8_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul8_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul8_32PU3AS1KmDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul8_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul8_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_ul8_64PU3AS1KmDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us1_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us1_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us1_16PU3AS1KtDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us1_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us1_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us1_32PU3AS1KtDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us1_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us1_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us1_64PU3AS1KtDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us2_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us2_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us2_16PU3AS1KtDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us2_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us2_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us2_32PU3AS1KtDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us2_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us2_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us2_64PU3AS1KtDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us4_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us4_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us4_16PU3AS1KtDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us4_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us4_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us4_32PU3AS1KtDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us4_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us4_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us4_64PU3AS1KtDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us8_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us8_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us8_16PU3AS1KtDv16_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us8_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us8_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us8_32PU3AS1KtDv32_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us8_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us8_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_read_us8_64PU3AS1KtDv64_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc1_414ocl_image2d_rwDv2_iDv4_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc1_414ocl_image2d_woDv2_iDv4_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc1_4PU3AS1hDv4_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc1_814ocl_image2d_rwDv2_iDv8_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc1_814ocl_image2d_woDv2_iDv8_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc1_8PU3AS1hDv8_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc2_414ocl_image2d_rwDv2_iDv8_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc2_414ocl_image2d_woDv2_iDv8_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc2_4PU3AS1hDv8_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc2_814ocl_image2d_rwDv2_iDv16_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc2_814ocl_image2d_woDv2_iDv16_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc2_8PU3AS1hDv16_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc4_414ocl_image2d_rwDv2_iDv16_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc4_414ocl_image2d_woDv2_iDv16_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc4_4PU3AS1hDv16_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc4_814ocl_image2d_rwDv2_iDv32_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc4_814ocl_image2d_woDv2_iDv32_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc4_8PU3AS1hDv32_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc8_414ocl_image2d_rwDv2_iDv32_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc8_414ocl_image2d_woDv2_iDv32_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc8_4PU3AS1hDv32_hDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc8_814ocl_image2d_rwDv2_iDv64_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc8_814ocl_image2d_woDv2_iDv64_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_uc8_8PU3AS1hDv64_hDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui1_414ocl_image2d_rwDv2_iDv4_jS1_
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui1_414ocl_image2d_woDv2_iDv4_jS1_
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui1_4PU3AS1jDv4_jS1_
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui1_814ocl_image2d_rwDv2_iDv8_jS1_
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui1_814ocl_image2d_woDv2_iDv8_jS1_
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui1_8PU3AS1jDv8_jS1_
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui2_414ocl_image2d_rwDv2_iDv8_jDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui2_414ocl_image2d_woDv2_iDv8_jDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui2_4PU3AS1jDv8_jDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui2_814ocl_image2d_rwDv2_iDv16_jDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui2_814ocl_image2d_woDv2_iDv16_jDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui2_8PU3AS1jDv16_jDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui4_414ocl_image2d_rwDv2_iDv16_jDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui4_414ocl_image2d_woDv2_iDv16_jDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui4_4PU3AS1jDv16_jDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui4_814ocl_image2d_rwDv2_iDv32_jDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui4_814ocl_image2d_woDv2_iDv32_jDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui4_8PU3AS1jDv32_jDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui8_414ocl_image2d_rwDv2_iDv32_jDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui8_414ocl_image2d_woDv2_iDv32_jDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui8_4PU3AS1jDv32_jDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui8_814ocl_image2d_rwDv2_iDv64_jDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui8_814ocl_image2d_woDv2_iDv64_jDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ui8_8PU3AS1jDv64_jDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul1_414ocl_image2d_rwDv2_iDv4_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul1_414ocl_image2d_woDv2_iDv4_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul1_4PU3AS1mDv4_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul1_814ocl_image2d_rwDv2_iDv8_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul1_814ocl_image2d_woDv2_iDv8_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul1_8PU3AS1mDv8_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul2_414ocl_image2d_rwDv2_iDv8_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul2_414ocl_image2d_woDv2_iDv8_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul2_4PU3AS1mDv8_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul2_814ocl_image2d_rwDv2_iDv16_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul2_814ocl_image2d_woDv2_iDv16_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul2_8PU3AS1mDv16_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul4_414ocl_image2d_rwDv2_iDv16_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul4_414ocl_image2d_woDv2_iDv16_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul4_4PU3AS1mDv16_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul4_814ocl_image2d_rwDv2_iDv32_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul4_814ocl_image2d_woDv2_iDv32_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul4_8PU3AS1mDv32_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul8_414ocl_image2d_rwDv2_iDv32_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul8_414ocl_image2d_woDv2_iDv32_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul8_4PU3AS1mDv32_mDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul8_814ocl_image2d_rwDv2_iDv64_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul8_814ocl_image2d_woDv2_iDv64_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_ul8_8PU3AS1mDv64_mDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us1_414ocl_image2d_rwDv2_iDv4_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us1_414ocl_image2d_woDv2_iDv4_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us1_4PU3AS1tDv4_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us1_814ocl_image2d_rwDv2_iDv8_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us1_814ocl_image2d_woDv2_iDv8_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us1_8PU3AS1tDv8_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us2_414ocl_image2d_rwDv2_iDv8_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us2_414ocl_image2d_woDv2_iDv8_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us2_4PU3AS1tDv8_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us2_814ocl_image2d_rwDv2_iDv16_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us2_814ocl_image2d_woDv2_iDv16_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us2_8PU3AS1tDv16_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us4_414ocl_image2d_rwDv2_iDv16_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us4_414ocl_image2d_woDv2_iDv16_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us4_4PU3AS1tDv16_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us4_814ocl_image2d_rwDv2_iDv32_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us4_814ocl_image2d_woDv2_iDv32_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us4_8PU3AS1tDv32_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us8_414ocl_image2d_rwDv2_iDv32_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us8_414ocl_image2d_woDv2_iDv32_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us8_4PU3AS1tDv32_tDv4_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us8_814ocl_image2d_rwDv2_iDv64_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us8_814ocl_image2d_woDv2_iDv64_tDv8_j
; CHECK-NEXT: _Z33intel_sub_group_block_write_us8_8PU3AS1tDv64_tDv8_j
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type14ocl_image1d_ro
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type14ocl_image1d_rw
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type14ocl_image1d_wo
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type14ocl_image2d_ro
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type14ocl_image2d_rw
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type14ocl_image2d_wo
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type14ocl_image3d_ro
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type14ocl_image3d_rw
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type14ocl_image3d_wo
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type20ocl_image1d_array_ro
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type20ocl_image1d_array_rw
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type20ocl_image1d_array_wo
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type20ocl_image2d_array_ro
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type20ocl_image2d_array_rw
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type20ocl_image2d_array_wo
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type20ocl_image2d_depth_ro
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type20ocl_image2d_depth_rw
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type20ocl_image2d_depth_wo
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type21ocl_image1d_buffer_ro
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type21ocl_image1d_buffer_rw
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type21ocl_image1d_buffer_wo
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type26ocl_image2d_array_depth_ro
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type26ocl_image2d_array_depth_rw
; CHECK-NEXT: _Z33soa16_get_image_channel_data_type26ocl_image2d_array_depth_wo
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_char_16x16Dv256_c
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_char_16x32Dv512_c
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_char_16x64Dv1024_c
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_char_32x16Dv512_c
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_char_64x16Dv1024_c
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_double_3x4Dv12_d
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_double_3x8Dv24_d
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_double_4x3Dv12_d
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_double_4x8Dv32_d
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_double_8x3Dv24_d
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_double_8x4Dv32_d
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_double_8x8Dv64_d
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_16x1Dv16_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_16x2Dv32_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_16x3Dv48_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_16x4Dv64_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_16x8Dv128_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_1x16Dv16_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_1x32Dv32_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_1x64Dv64_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_2x16Dv32_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_2x32Dv64_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_2x64Dv128_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_32x1Dv32_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_32x2Dv64_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_32x3Dv96_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_32x4Dv128_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_32x8Dv256_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_3x16Dv48_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_3x32Dv96_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_3x64Dv192_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_4x16Dv64_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_4x32Dv128_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_4x64Dv256_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_64x1Dv64_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_64x2Dv128_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_64x3Dv192_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_64x4Dv256_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_64x8Dv512_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_8x16Dv128_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_8x32Dv256_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_float_8x64Dv512_f
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_long_16x16Dv256_l
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_long_16x32Dv512_l
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_long_16x64Dv1024_l
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_long_32x16Dv512_l
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_long_64x16Dv1024_l
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_16x1Dv16_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_16x2Dv32_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_16x3Dv48_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_16x4Dv64_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_16x8Dv128_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_1x16Dv16_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_1x32Dv32_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_1x64Dv64_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_2x16Dv32_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_2x32Dv64_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_2x64Dv128_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_32x1Dv32_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_32x2Dv64_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_32x3Dv96_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_32x4Dv128_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_32x8Dv256_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_3x16Dv48_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_3x32Dv96_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_3x64Dv192_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_4x16Dv64_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_4x32Dv128_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_4x64Dv256_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_64x1Dv64_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_64x2Dv128_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_64x3Dv192_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_64x4Dv256_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_64x8Dv512_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_8x16Dv128_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_8x32Dv256_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_short_8x64Dv512_s
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_16x1Dv16_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_16x2Dv32_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_16x3Dv48_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_16x4Dv64_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_16x8Dv128_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_1x16Dv16_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_1x32Dv32_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_1x64Dv64_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_2x16Dv32_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_2x32Dv64_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_2x64Dv128_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_32x1Dv32_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_32x2Dv64_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_32x3Dv96_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_32x4Dv128_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_32x8Dv256_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_3x16Dv48_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_3x32Dv96_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_3x64Dv192_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_4x16Dv64_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_4x32Dv128_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_4x64Dv256_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_64x1Dv64_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_64x2Dv128_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_64x3Dv192_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_64x4Dv256_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_64x8Dv512_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_8x16Dv128_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_8x32Dv256_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uchar_8x64Dv512_h
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uint_16x16Dv256_j
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uint_16x32Dv512_j
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uint_16x64Dv1024_j
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uint_32x16Dv512_j
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_uint_64x16Dv1024_j
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_16x1Dv16_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_16x2Dv32_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_16x3Dv48_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_16x4Dv64_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_16x8Dv128_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_1x16Dv16_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_1x32Dv32_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_1x64Dv64_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_2x16Dv32_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_2x32Dv64_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_2x64Dv128_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_32x1Dv32_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_32x2Dv64_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_32x3Dv96_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_32x4Dv128_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_32x8Dv256_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_3x16Dv48_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_3x32Dv96_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_3x64Dv192_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_4x16Dv64_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_4x32Dv128_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_4x64Dv256_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_64x1Dv64_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_64x2Dv128_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_64x3Dv192_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_64x4Dv256_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_64x8Dv512_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_8x16Dv128_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_8x32Dv256_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ulong_8x64Dv512_m
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_1x4Dv4_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_1x8Dv8_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_2x4Dv8_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_2x8Dv16_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_3x4Dv12_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_3x8Dv24_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_4x1Dv4_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_4x2Dv8_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_4x3Dv12_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_4x4Dv16_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_4x8Dv32_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_8x1Dv8_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_8x2Dv16_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_8x3Dv24_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_8x4Dv32_t
; CHECK-NEXT: _Z34__ocl_shuffle_transpose_ushort_8x8Dv64_t
; CHECK-NEXT: _Z34intel_sub_group_block_read_uc16_1614ocl_image2d_roDv2_iDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_read_uc16_1614ocl_image2d_rwDv2_iDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_read_uc16_16PU3AS1KhDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_read_uc16_3214ocl_image2d_roDv2_iDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_read_uc16_3214ocl_image2d_rwDv2_iDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_read_uc16_32PU3AS1KhDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_read_uc16_6414ocl_image2d_roDv2_iDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_read_uc16_6414ocl_image2d_rwDv2_iDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_read_uc16_64PU3AS1KhDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc16_414ocl_image2d_rwDv2_iDv64_hDv4_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc16_414ocl_image2d_woDv2_iDv64_hDv4_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc16_4PU3AS1hDv64_hDv4_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc16_814ocl_image2d_rwDv2_iDv128_hDv8_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc16_814ocl_image2d_woDv2_iDv128_hDv8_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc16_8PU3AS1hDv128_hDv8_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc1_1614ocl_image2d_rwDv2_iDv16_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc1_1614ocl_image2d_woDv2_iDv16_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc1_16PU3AS1hDv16_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc1_3214ocl_image2d_rwDv2_iDv32_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc1_3214ocl_image2d_woDv2_iDv32_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc1_32PU3AS1hDv32_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc1_6414ocl_image2d_rwDv2_iDv64_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc1_6414ocl_image2d_woDv2_iDv64_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc1_64PU3AS1hDv64_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc2_1614ocl_image2d_rwDv2_iDv32_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc2_1614ocl_image2d_woDv2_iDv32_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc2_16PU3AS1hDv32_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc2_3214ocl_image2d_rwDv2_iDv64_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc2_3214ocl_image2d_woDv2_iDv64_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc2_32PU3AS1hDv64_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc2_6414ocl_image2d_rwDv2_iDv128_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc2_6414ocl_image2d_woDv2_iDv128_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc2_64PU3AS1hDv128_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc4_1614ocl_image2d_rwDv2_iDv64_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc4_1614ocl_image2d_woDv2_iDv64_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc4_16PU3AS1hDv64_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc4_3214ocl_image2d_rwDv2_iDv128_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc4_3214ocl_image2d_woDv2_iDv128_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc4_32PU3AS1hDv128_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc4_6414ocl_image2d_rwDv2_iDv256_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc4_6414ocl_image2d_woDv2_iDv256_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc4_64PU3AS1hDv256_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc8_1614ocl_image2d_rwDv2_iDv128_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc8_1614ocl_image2d_woDv2_iDv128_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc8_16PU3AS1hDv128_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc8_3214ocl_image2d_rwDv2_iDv256_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc8_3214ocl_image2d_woDv2_iDv256_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc8_32PU3AS1hDv256_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc8_6414ocl_image2d_rwDv2_iDv512_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc8_6414ocl_image2d_woDv2_iDv512_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_uc8_64PU3AS1hDv512_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui1_1614ocl_image2d_rwDv2_iDv16_jS1_
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui1_1614ocl_image2d_woDv2_iDv16_jS1_
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui1_16PU3AS1jDv16_jS1_
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui1_3214ocl_image2d_rwDv2_iDv32_jS1_
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui1_3214ocl_image2d_woDv2_iDv32_jS1_
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui1_32PU3AS1jDv32_jS1_
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui1_6414ocl_image2d_rwDv2_iDv64_jS1_
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui1_6414ocl_image2d_woDv2_iDv64_jS1_
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui1_64PU3AS1jDv64_jS1_
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui2_1614ocl_image2d_rwDv2_iDv32_jDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui2_1614ocl_image2d_woDv2_iDv32_jDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui2_16PU3AS1jDv32_jDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui2_3214ocl_image2d_rwDv2_iDv64_jDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui2_3214ocl_image2d_woDv2_iDv64_jDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui2_32PU3AS1jDv64_jDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui2_6414ocl_image2d_rwDv2_iDv128_jDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui2_6414ocl_image2d_woDv2_iDv128_jDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui2_64PU3AS1jDv128_jDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui4_1614ocl_image2d_rwDv2_iDv64_jDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui4_1614ocl_image2d_woDv2_iDv64_jDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui4_16PU3AS1jDv64_jDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui4_3214ocl_image2d_rwDv2_iDv128_jDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui4_3214ocl_image2d_woDv2_iDv128_jDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui4_32PU3AS1jDv128_jDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui4_6414ocl_image2d_rwDv2_iDv256_jDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui4_6414ocl_image2d_woDv2_iDv256_jDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui4_64PU3AS1jDv256_jDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui8_1614ocl_image2d_rwDv2_iDv128_jDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui8_1614ocl_image2d_woDv2_iDv128_jDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui8_16PU3AS1jDv128_jDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui8_3214ocl_image2d_rwDv2_iDv256_jDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui8_3214ocl_image2d_woDv2_iDv256_jDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui8_32PU3AS1jDv256_jDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui8_6414ocl_image2d_rwDv2_iDv512_jDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui8_6414ocl_image2d_woDv2_iDv512_jDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ui8_64PU3AS1jDv512_jDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul1_1614ocl_image2d_rwDv2_iDv16_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul1_1614ocl_image2d_woDv2_iDv16_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul1_16PU3AS1mDv16_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul1_3214ocl_image2d_rwDv2_iDv32_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul1_3214ocl_image2d_woDv2_iDv32_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul1_32PU3AS1mDv32_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul1_6414ocl_image2d_rwDv2_iDv64_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul1_6414ocl_image2d_woDv2_iDv64_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul1_64PU3AS1mDv64_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul2_1614ocl_image2d_rwDv2_iDv32_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul2_1614ocl_image2d_woDv2_iDv32_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul2_16PU3AS1mDv32_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul2_3214ocl_image2d_rwDv2_iDv64_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul2_3214ocl_image2d_woDv2_iDv64_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul2_32PU3AS1mDv64_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul2_6414ocl_image2d_rwDv2_iDv128_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul2_6414ocl_image2d_woDv2_iDv128_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul2_64PU3AS1mDv128_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul4_1614ocl_image2d_rwDv2_iDv64_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul4_1614ocl_image2d_woDv2_iDv64_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul4_16PU3AS1mDv64_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul4_3214ocl_image2d_rwDv2_iDv128_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul4_3214ocl_image2d_woDv2_iDv128_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul4_32PU3AS1mDv128_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul4_6414ocl_image2d_rwDv2_iDv256_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul4_6414ocl_image2d_woDv2_iDv256_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul4_64PU3AS1mDv256_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul8_1614ocl_image2d_rwDv2_iDv128_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul8_1614ocl_image2d_woDv2_iDv128_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul8_16PU3AS1mDv128_mDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul8_3214ocl_image2d_rwDv2_iDv256_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul8_3214ocl_image2d_woDv2_iDv256_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul8_32PU3AS1mDv256_mDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul8_6414ocl_image2d_rwDv2_iDv512_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul8_6414ocl_image2d_woDv2_iDv512_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_ul8_64PU3AS1mDv512_mDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us1_1614ocl_image2d_rwDv2_iDv16_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us1_1614ocl_image2d_woDv2_iDv16_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us1_16PU3AS1tDv16_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us1_3214ocl_image2d_rwDv2_iDv32_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us1_3214ocl_image2d_woDv2_iDv32_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us1_32PU3AS1tDv32_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us1_6414ocl_image2d_rwDv2_iDv64_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us1_6414ocl_image2d_woDv2_iDv64_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us1_64PU3AS1tDv64_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us2_1614ocl_image2d_rwDv2_iDv32_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us2_1614ocl_image2d_woDv2_iDv32_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us2_16PU3AS1tDv32_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us2_3214ocl_image2d_rwDv2_iDv64_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us2_3214ocl_image2d_woDv2_iDv64_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us2_32PU3AS1tDv64_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us2_6414ocl_image2d_rwDv2_iDv128_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us2_6414ocl_image2d_woDv2_iDv128_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us2_64PU3AS1tDv128_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us4_1614ocl_image2d_rwDv2_iDv64_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us4_1614ocl_image2d_woDv2_iDv64_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us4_16PU3AS1tDv64_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us4_3214ocl_image2d_rwDv2_iDv128_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us4_3214ocl_image2d_woDv2_iDv128_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us4_32PU3AS1tDv128_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us4_6414ocl_image2d_rwDv2_iDv256_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us4_6414ocl_image2d_woDv2_iDv256_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us4_64PU3AS1tDv256_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us8_1614ocl_image2d_rwDv2_iDv128_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us8_1614ocl_image2d_woDv2_iDv128_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us8_16PU3AS1tDv128_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us8_3214ocl_image2d_rwDv2_iDv256_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us8_3214ocl_image2d_woDv2_iDv256_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us8_32PU3AS1tDv256_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us8_6414ocl_image2d_rwDv2_iDv512_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us8_6414ocl_image2d_woDv2_iDv512_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_block_write_us8_64PU3AS1tDv512_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv16_cDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv16_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv16_sDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv16_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv32_cDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv32_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv32_sDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv32_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv4_cDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv4_hDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv4_sDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv4_tDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv64_cDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv64_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv64_sDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv64_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv8_cDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv8_hDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv8_sDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addDv8_tDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addc
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addh
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_adds
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_addt
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv16_cDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv16_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv16_sDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv16_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv32_cDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv32_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv32_sDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv32_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv4_cDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv4_hDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv4_sDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv4_tDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv64_cDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv64_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv64_sDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv64_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv8_cDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv8_hDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv8_sDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxDv8_tDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxc
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxh
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxs
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_maxt
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv16_cDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv16_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv16_sDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv16_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv32_cDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv32_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv32_sDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv32_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv4_cDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv4_hDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv4_sDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv4_tDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv64_cDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv64_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv64_sDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv64_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv8_cDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv8_hDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv8_sDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minDv8_tDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minc
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_minh
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_mins
; CHECK-NEXT: _Z34intel_sub_group_scan_exclusive_mint
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv16_cDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv16_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv16_sDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv16_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv32_cDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv32_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv32_sDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv32_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv4_cDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv4_hDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv4_sDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv4_tDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv64_cDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv64_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv64_sDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv64_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv8_cDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv8_hDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv8_sDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addDv8_tDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addc
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addh
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_adds
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_addt
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv16_cDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv16_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv16_sDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv16_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv32_cDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv32_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv32_sDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv32_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv4_cDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv4_hDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv4_sDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv4_tDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv64_cDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv64_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv64_sDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv64_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv8_cDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv8_hDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv8_sDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxDv8_tDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxc
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxh
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxs
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_maxt
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv16_cDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv16_hDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv16_sDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv16_tDv16_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv32_cDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv32_hDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv32_sDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv32_tDv32_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv4_cDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv4_hDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv4_sDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv4_tDv4_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv64_cDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv64_hDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv64_sDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv64_tDv64_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv8_cDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv8_hDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv8_sDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minDv8_tDv8_j
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minc
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_minh
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_mins
; CHECK-NEXT: _Z34intel_sub_group_scan_inclusive_mint
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv16_cDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv16_hDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv16_sDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv16_tDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv32_cDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv32_hDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv32_sDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv32_tDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv4_cDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv4_hDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv4_sDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv4_tDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv64_cDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv64_hDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv64_sDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv64_tDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv8_cDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv8_hDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv8_sDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addDv8_tDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addc
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addh
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_adds
; CHECK-NEXT: _Z34sub_group_scan_exclusive_addve_addt
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv16_cDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv16_hDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv16_sDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv16_tDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv32_cDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv32_hDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv32_sDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv32_tDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv4_cDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv4_hDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv4_sDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv4_tDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv64_cDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv64_hDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv64_sDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv64_tDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv8_cDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv8_hDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv8_sDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxDv8_tDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxc
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxh
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxs
; CHECK-NEXT: _Z34sub_group_scan_exclusive_maxve_maxt
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv16_cDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv16_hDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv16_sDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv16_tDv16_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv32_cDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv32_hDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv32_sDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv32_tDv32_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv4_cDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv4_hDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv4_sDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv4_tDv4_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv64_cDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv64_hDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv64_sDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv64_tDv64_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv8_cDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv8_hDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv8_sDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minDv8_tDv8_j
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minc
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_minh
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_mins
; CHECK-NEXT: _Z34sub_group_scan_exclusive_minve_mint
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv16_cDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv16_hDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv16_sDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv16_tDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv32_cDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv32_hDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv32_sDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv32_tDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv4_cDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv4_hDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv4_sDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv4_tDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv64_cDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv64_hDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv64_sDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv64_tDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv8_cDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv8_hDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv8_sDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addDv8_tDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addc
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addh
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_adds
; CHECK-NEXT: _Z34sub_group_scan_inclusive_addve_addt
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv16_cDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv16_hDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv16_sDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv16_tDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv32_cDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv32_hDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv32_sDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv32_tDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv4_cDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv4_hDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv4_sDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv4_tDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv64_cDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv64_hDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv64_sDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv64_tDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv8_cDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv8_hDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv8_sDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxDv8_tDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxc
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxh
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxs
; CHECK-NEXT: _Z34sub_group_scan_inclusive_maxve_maxt
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv16_cDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv16_hDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv16_sDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv16_tDv16_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv32_cDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv32_hDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv32_sDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv32_tDv32_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv4_cDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv4_hDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv4_sDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv4_tDv4_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv64_cDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv64_hDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv64_sDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv64_tDv64_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv8_cDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv8_hDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv8_sDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minDv8_tDv8_j
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minc
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_minh
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_mins
; CHECK-NEXT: _Z34sub_group_scan_inclusive_minve_mint
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_16x2Dv32_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_16x3Dv48_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_16x4Dv64_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_16x8Dv128_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_1x32Dv32_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_1x64Dv64_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_2x16Dv32_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_2x32Dv64_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_2x64Dv128_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_32x1Dv32_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_32x2Dv64_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_32x3Dv96_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_32x4Dv128_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_32x8Dv256_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_3x16Dv48_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_3x32Dv96_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_3x64Dv192_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_4x16Dv64_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_4x32Dv128_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_4x64Dv256_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_64x1Dv64_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_64x2Dv128_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_64x3Dv192_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_64x4Dv256_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_64x8Dv512_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_8x16Dv128_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_8x32Dv256_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_double_8x64Dv512_d
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_float_16x16Dv256_f
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_float_16x32Dv512_f
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_float_16x64Dv1024_f
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_float_32x16Dv512_f
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_float_64x16Dv1024_f
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_short_16x16Dv256_s
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_short_16x32Dv512_s
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_short_16x64Dv1024_s
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_short_32x16Dv512_s
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_short_64x16Dv1024_s
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_uchar_16x16Dv256_h
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_uchar_16x32Dv512_h
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_uchar_16x64Dv1024_h
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_uchar_32x16Dv512_h
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_uchar_64x16Dv1024_h
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ulong_16x16Dv256_m
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ulong_16x32Dv512_m
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ulong_16x64Dv1024_m
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ulong_32x16Dv512_m
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ulong_64x16Dv1024_m
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_16x1Dv16_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_16x2Dv32_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_16x3Dv48_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_16x4Dv64_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_16x8Dv128_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_1x16Dv16_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_1x32Dv32_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_1x64Dv64_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_2x16Dv32_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_2x32Dv64_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_2x64Dv128_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_32x1Dv32_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_32x2Dv64_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_32x3Dv96_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_32x4Dv128_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_32x8Dv256_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_3x16Dv48_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_3x32Dv96_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_3x64Dv192_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_4x16Dv64_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_4x32Dv128_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_4x64Dv256_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_64x1Dv64_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_64x2Dv128_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_64x3Dv192_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_64x4Dv256_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_64x8Dv512_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_8x16Dv128_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_8x32Dv256_t
; CHECK-NEXT: _Z35__ocl_shuffle_transpose_ushort_8x64Dv512_t
; CHECK-NEXT: _Z35intel_sub_group_block_write_uc16_1614ocl_image2d_rwDv2_iDv256_hDv16_j
; CHECK-NEXT: _Z35intel_sub_group_block_write_uc16_1614ocl_image2d_woDv2_iDv256_hDv16_j
; CHECK-NEXT: _Z35intel_sub_group_block_write_uc16_16PU3AS1hDv256_hDv16_j
; CHECK-NEXT: _Z35intel_sub_group_block_write_uc16_3214ocl_image2d_rwDv2_iDv512_hDv32_j
; CHECK-NEXT: _Z35intel_sub_group_block_write_uc16_3214ocl_image2d_woDv2_iDv512_hDv32_j
; CHECK-NEXT: _Z35intel_sub_group_block_write_uc16_32PU3AS1hDv512_hDv32_j
; CHECK-NEXT: _Z35intel_sub_group_block_write_uc16_6414ocl_image2d_rwDv2_iDv1024_hDv64_j
; CHECK-NEXT: _Z35intel_sub_group_block_write_uc16_6414ocl_image2d_woDv2_iDv1024_hDv64_j
; CHECK-NEXT: _Z35intel_sub_group_block_write_uc16_64PU3AS1hDv1024_hDv64_j
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_double_16x16Dv256_d
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_double_16x32Dv512_d
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_double_16x64Dv1024_d
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_double_32x16Dv512_d
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_double_64x16Dv1024_d
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_ushort_16x16Dv256_t
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_ushort_16x32Dv512_t
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_ushort_16x64Dv1024_t
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_ushort_32x16Dv512_t
; CHECK-NEXT: _Z36__ocl_shuffle_transpose_ushort_64x16Dv1024_t
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicdPU3AS1dd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicdPU3AS1dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicdPU3AS3dd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicdPU3AS3dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicdPdd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicdPdd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicfPU3AS1ff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicfPU3AS1ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicfPU3AS3ff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicfPU3AS3ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicfPff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicfPff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiciPU3AS1ii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiciPU3AS1ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiciPU3AS3ii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiciPU3AS3ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiciPii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiciPii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicjPU3AS1jj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicjPU3AS1jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicjPU3AS3jj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicjPU3AS3jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicjPjj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicjPjj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiclPU3AS1ll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiclPU3AS1ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiclPU3AS3ll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiclPU3AS3ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiclPll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomiclPll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicmPU3AS1mm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicmPU3AS1mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicmPU3AS3mm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicmPU3AS3mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicmPmm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS1VU7_AtomicmPmm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicdPU3AS1dd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicdPU3AS1dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicdPU3AS3dd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicdPU3AS3dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicdPdd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicdPdd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicfPU3AS1ff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicfPU3AS1ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicfPU3AS3ff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicfPU3AS3ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicfPff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicfPff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiciPU3AS1ii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiciPU3AS1ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiciPU3AS3ii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiciPU3AS3ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiciPii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiciPii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicjPU3AS1jj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicjPU3AS1jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicjPU3AS3jj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicjPU3AS3jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicjPjj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicjPjj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiclPU3AS1ll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiclPU3AS1ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiclPU3AS3ll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiclPU3AS3ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiclPll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomiclPll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicmPU3AS1mm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicmPU3AS1mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicmPU3AS3mm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicmPU3AS3mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicmPmm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS3VU7_AtomicmPmm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicdPU3AS1dd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicdPU3AS1dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicdPU3AS3dd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicdPU3AS3dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicdPU3AS4dd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicdPU3AS4dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicdPdd12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicdPdd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicfPU3AS1ff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicfPU3AS1ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicfPU3AS3ff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicfPU3AS3ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicfPU3AS4ff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicfPU3AS4ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicfPff12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicfPff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiciPU3AS1ii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiciPU3AS1ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiciPU3AS3ii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiciPU3AS3ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiciPU3AS4ii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiciPU3AS4ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiciPii12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiciPii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicjPU3AS1jj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicjPU3AS1jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicjPU3AS3jj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicjPU3AS3jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicjPU3AS4jj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicjPU3AS4jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicjPjj12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicjPjj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiclPU3AS1ll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiclPU3AS1ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiclPU3AS3ll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiclPU3AS3ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiclPU3AS4ll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiclPU3AS4ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiclPll12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomiclPll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicmPU3AS1mm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicmPU3AS1mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicmPU3AS3mm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicmPU3AS3mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicmPU3AS4mm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicmPU3AS4mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicmPmm12memory_orderS4_
; CHECK-NEXT: _Z37atomic_compare_exchange_weak_explicitPU3AS4VU7_AtomicmPmm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicdPU3AS1dd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicdPU3AS1dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicdPU3AS3dd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicdPU3AS3dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicdPdd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicdPdd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicfPU3AS1ff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicfPU3AS1ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicfPU3AS3ff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicfPU3AS3ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicfPff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicfPff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiciPU3AS1ii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiciPU3AS1ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiciPU3AS3ii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiciPU3AS3ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiciPii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiciPii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicjPU3AS1jj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicjPU3AS1jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicjPU3AS3jj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicjPU3AS3jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicjPjj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicjPjj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiclPU3AS1ll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiclPU3AS1ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiclPU3AS3ll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiclPU3AS3ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiclPll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomiclPll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicmPU3AS1mm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicmPU3AS1mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicmPU3AS3mm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicmPU3AS3mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicmPmm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS1VU7_AtomicmPmm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicdPU3AS1dd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicdPU3AS1dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicdPU3AS3dd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicdPU3AS3dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicdPdd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicdPdd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicfPU3AS1ff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicfPU3AS1ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicfPU3AS3ff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicfPU3AS3ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicfPff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicfPff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiciPU3AS1ii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiciPU3AS1ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiciPU3AS3ii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiciPU3AS3ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiciPii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiciPii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicjPU3AS1jj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicjPU3AS1jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicjPU3AS3jj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicjPU3AS3jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicjPjj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicjPjj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiclPU3AS1ll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiclPU3AS1ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiclPU3AS3ll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiclPU3AS3ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiclPll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomiclPll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicmPU3AS1mm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicmPU3AS1mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicmPU3AS3mm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicmPU3AS3mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicmPmm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS3VU7_AtomicmPmm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicdPU3AS1dd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicdPU3AS1dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicdPU3AS3dd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicdPU3AS3dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicdPU3AS4dd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicdPU3AS4dd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicdPdd12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicdPdd12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicfPU3AS1ff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicfPU3AS1ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicfPU3AS3ff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicfPU3AS3ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicfPU3AS4ff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicfPU3AS4ff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicfPff12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicfPff12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiciPU3AS1ii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiciPU3AS1ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiciPU3AS3ii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiciPU3AS3ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiciPU3AS4ii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiciPU3AS4ii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiciPii12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiciPii12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicjPU3AS1jj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicjPU3AS1jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicjPU3AS3jj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicjPU3AS3jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicjPU3AS4jj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicjPU3AS4jj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicjPjj12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicjPjj12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiclPU3AS1ll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiclPU3AS1ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiclPU3AS3ll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiclPU3AS3ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiclPU3AS4ll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiclPU3AS4ll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiclPll12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomiclPll12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicmPU3AS1mm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicmPU3AS1mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicmPU3AS3mm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicmPU3AS3mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicmPU3AS4mm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicmPU3AS4mm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicmPmm12memory_orderS4_
; CHECK-NEXT: _Z39atomic_compare_exchange_strong_explicitPU3AS4VU7_AtomicmPmm12memory_orderS4_12memory_scope
; CHECK-NEXT: _Z39sub_group_non_uniform_reduce_logical_orDv16_iDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_reduce_logical_orDv4_iDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_reduce_logical_orDv8_iDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_reduce_logical_ori
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv16_cDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv16_hDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv16_iDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv16_jS_
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv16_lDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv16_mDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv16_sDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv16_tDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv4_cDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv4_hDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv4_iDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv4_jS_
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv4_lDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv4_mDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv4_sDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv4_tDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv8_cDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv8_hDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv8_iDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv8_jS_
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv8_lDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv8_mDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv8_sDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orDv8_tDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orc
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orh
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_ori
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orj
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orl
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_orm
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_ors
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_exclusive_ort
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv16_cDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv16_hDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv16_iDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv16_jS_
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv16_lDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv16_mDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv16_sDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv16_tDv16_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv4_cDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv4_hDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv4_iDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv4_jS_
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv4_lDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv4_mDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv4_sDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv4_tDv4_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv8_cDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv8_hDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv8_iDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv8_jS_
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv8_lDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv8_mDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv8_sDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orDv8_tDv8_j
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orc
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orh
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_ori
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orj
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orl
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_orm
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_ors
; CHECK-NEXT: _Z39sub_group_non_uniform_scan_inclusive_ort
; CHECK-NEXT: _Z3absDv16_i
; CHECK-NEXT: _Z3absDv16_s
; CHECK-NEXT: _Z3absDv8_i
; CHECK-NEXT: _Z3absDv8_l
; CHECK-NEXT: _Z3allDv3_l
; CHECK-NEXT: _Z3allDv4_l
; CHECK-NEXT: _Z3allDv8_i
; CHECK-NEXT: _Z3anyDv3_l
; CHECK-NEXT: _Z3anyDv4_l
; CHECK-NEXT: _Z3anyDv8_i
; CHECK-NEXT: _Z3cosDv16_f
; CHECK-NEXT: _Z3cosDv8_d
; CHECK-NEXT: _Z3dotDv2_dS_
; CHECK-NEXT: _Z3dotDv3_dS_
; CHECK-NEXT: _Z3dotDv4_dS_
; CHECK-NEXT: _Z3dotDv4_fS_
; CHECK-NEXT: _Z3erfDv16_f
; CHECK-NEXT: _Z3erfDv8_d
; CHECK-NEXT: _Z3expDv16_f
; CHECK-NEXT: _Z3expDv8_d
; CHECK-NEXT: _Z3fmaDv16_dS_S_
; CHECK-NEXT: _Z3fmaDv16_fS_S_
; CHECK-NEXT: _Z3fmaDv2_dS_S_
; CHECK-NEXT: _Z3fmaDv2_fS_S_
; CHECK-NEXT: _Z3fmaDv3_dS_S_
; CHECK-NEXT: _Z3fmaDv3_fS_S_
; CHECK-NEXT: _Z3fmaDv4_dS_S_
; CHECK-NEXT: _Z3fmaDv4_fS_S_
; CHECK-NEXT: _Z3fmaDv8_dS_S_
; CHECK-NEXT: _Z3fmaDv8_fS_S_
; CHECK-NEXT: _Z3fmaddd
; CHECK-NEXT: _Z3fmafff
; CHECK-NEXT: _Z3logDv16_f
; CHECK-NEXT: _Z3logDv8_d
; CHECK-NEXT: _Z3maxDv16_cS_
; CHECK-NEXT: _Z3maxDv16_cc
; CHECK-NEXT: _Z3maxDv16_dd
; CHECK-NEXT: _Z3maxDv16_ff
; CHECK-NEXT: _Z3maxDv16_hS_
; CHECK-NEXT: _Z3maxDv16_hh
; CHECK-NEXT: _Z3maxDv16_iS_
; CHECK-NEXT: _Z3maxDv16_ii
; CHECK-NEXT: _Z3maxDv16_jS_
; CHECK-NEXT: _Z3maxDv16_jj
; CHECK-NEXT: _Z3maxDv16_ll
; CHECK-NEXT: _Z3maxDv16_mm
; CHECK-NEXT: _Z3maxDv16_sS_
; CHECK-NEXT: _Z3maxDv16_ss
; CHECK-NEXT: _Z3maxDv16_tS_
; CHECK-NEXT: _Z3maxDv16_tt
; CHECK-NEXT: _Z3maxDv2_cc
; CHECK-NEXT: _Z3maxDv2_dd
; CHECK-NEXT: _Z3maxDv2_ff
; CHECK-NEXT: _Z3maxDv2_hh
; CHECK-NEXT: _Z3maxDv2_ii
; CHECK-NEXT: _Z3maxDv2_jj
; CHECK-NEXT: _Z3maxDv2_ll
; CHECK-NEXT: _Z3maxDv2_mm
; CHECK-NEXT: _Z3maxDv2_ss
; CHECK-NEXT: _Z3maxDv2_tt
; CHECK-NEXT: _Z3maxDv3_cc
; CHECK-NEXT: _Z3maxDv3_dd
; CHECK-NEXT: _Z3maxDv3_ff
; CHECK-NEXT: _Z3maxDv3_hh
; CHECK-NEXT: _Z3maxDv3_ii
; CHECK-NEXT: _Z3maxDv3_jj
; CHECK-NEXT: _Z3maxDv3_ll
; CHECK-NEXT: _Z3maxDv3_mm
; CHECK-NEXT: _Z3maxDv3_ss
; CHECK-NEXT: _Z3maxDv3_tt
; CHECK-NEXT: _Z3maxDv4_cc
; CHECK-NEXT: _Z3maxDv4_dd
; CHECK-NEXT: _Z3maxDv4_ff
; CHECK-NEXT: _Z3maxDv4_hh
; CHECK-NEXT: _Z3maxDv4_iS_
; CHECK-NEXT: _Z3maxDv4_ii
; CHECK-NEXT: _Z3maxDv4_jS_
; CHECK-NEXT: _Z3maxDv4_jj
; CHECK-NEXT: _Z3maxDv4_ll
; CHECK-NEXT: _Z3maxDv4_mm
; CHECK-NEXT: _Z3maxDv4_ss
; CHECK-NEXT: _Z3maxDv4_tt
; CHECK-NEXT: _Z3maxDv8_cc
; CHECK-NEXT: _Z3maxDv8_dd
; CHECK-NEXT: _Z3maxDv8_ff
; CHECK-NEXT: _Z3maxDv8_hh
; CHECK-NEXT: _Z3maxDv8_iS_
; CHECK-NEXT: _Z3maxDv8_ii
; CHECK-NEXT: _Z3maxDv8_jS_
; CHECK-NEXT: _Z3maxDv8_jj
; CHECK-NEXT: _Z3maxDv8_lS_
; CHECK-NEXT: _Z3maxDv8_ll
; CHECK-NEXT: _Z3maxDv8_mS_
; CHECK-NEXT: _Z3maxDv8_mm
; CHECK-NEXT: _Z3maxDv8_sS_
; CHECK-NEXT: _Z3maxDv8_ss
; CHECK-NEXT: _Z3maxDv8_tS_
; CHECK-NEXT: _Z3maxDv8_tt
; CHECK-NEXT: _Z3minDv16_cS_
; CHECK-NEXT: _Z3minDv16_cc
; CHECK-NEXT: _Z3minDv16_dd
; CHECK-NEXT: _Z3minDv16_ff
; CHECK-NEXT: _Z3minDv16_hS_
; CHECK-NEXT: _Z3minDv16_hh
; CHECK-NEXT: _Z3minDv16_iS_
; CHECK-NEXT: _Z3minDv16_ii
; CHECK-NEXT: _Z3minDv16_jS_
; CHECK-NEXT: _Z3minDv16_jj
; CHECK-NEXT: _Z3minDv16_ll
; CHECK-NEXT: _Z3minDv16_mm
; CHECK-NEXT: _Z3minDv16_sS_
; CHECK-NEXT: _Z3minDv16_ss
; CHECK-NEXT: _Z3minDv16_tS_
; CHECK-NEXT: _Z3minDv16_tt
; CHECK-NEXT: _Z3minDv2_cc
; CHECK-NEXT: _Z3minDv2_dd
; CHECK-NEXT: _Z3minDv2_ff
; CHECK-NEXT: _Z3minDv2_hh
; CHECK-NEXT: _Z3minDv2_ii
; CHECK-NEXT: _Z3minDv2_jj
; CHECK-NEXT: _Z3minDv2_ll
; CHECK-NEXT: _Z3minDv2_mm
; CHECK-NEXT: _Z3minDv2_ss
; CHECK-NEXT: _Z3minDv2_tt
; CHECK-NEXT: _Z3minDv3_cc
; CHECK-NEXT: _Z3minDv3_dd
; CHECK-NEXT: _Z3minDv3_ff
; CHECK-NEXT: _Z3minDv3_hh
; CHECK-NEXT: _Z3minDv3_ii
; CHECK-NEXT: _Z3minDv3_jj
; CHECK-NEXT: _Z3minDv3_ll
; CHECK-NEXT: _Z3minDv3_mm
; CHECK-NEXT: _Z3minDv3_ss
; CHECK-NEXT: _Z3minDv3_tt
; CHECK-NEXT: _Z3minDv4_cc
; CHECK-NEXT: _Z3minDv4_dd
; CHECK-NEXT: _Z3minDv4_ff
; CHECK-NEXT: _Z3minDv4_hh
; CHECK-NEXT: _Z3minDv4_iS_
; CHECK-NEXT: _Z3minDv4_ii
; CHECK-NEXT: _Z3minDv4_jS_
; CHECK-NEXT: _Z3minDv4_jj
; CHECK-NEXT: _Z3minDv4_ll
; CHECK-NEXT: _Z3minDv4_mm
; CHECK-NEXT: _Z3minDv4_ss
; CHECK-NEXT: _Z3minDv4_tt
; CHECK-NEXT: _Z3minDv8_cc
; CHECK-NEXT: _Z3minDv8_dd
; CHECK-NEXT: _Z3minDv8_ff
; CHECK-NEXT: _Z3minDv8_hh
; CHECK-NEXT: _Z3minDv8_iS_
; CHECK-NEXT: _Z3minDv8_ii
; CHECK-NEXT: _Z3minDv8_jS_
; CHECK-NEXT: _Z3minDv8_jj
; CHECK-NEXT: _Z3minDv8_lS_
; CHECK-NEXT: _Z3minDv8_ll
; CHECK-NEXT: _Z3minDv8_mS_
; CHECK-NEXT: _Z3minDv8_mm
; CHECK-NEXT: _Z3minDv8_sS_
; CHECK-NEXT: _Z3minDv8_ss
; CHECK-NEXT: _Z3minDv8_tS_
; CHECK-NEXT: _Z3minDv8_tt
; CHECK-NEXT: _Z3mixDv16_dS_d
; CHECK-NEXT: _Z3mixDv16_fS_f
; CHECK-NEXT: _Z3mixDv2_dS_d
; CHECK-NEXT: _Z3mixDv2_fS_f
; CHECK-NEXT: _Z3mixDv3_dS_S_
; CHECK-NEXT: _Z3mixDv3_dS_d
; CHECK-NEXT: _Z3mixDv3_fS_f
; CHECK-NEXT: _Z3mixDv4_dS_d
; CHECK-NEXT: _Z3mixDv4_fS_f
; CHECK-NEXT: _Z3mixDv8_dS_d
; CHECK-NEXT: _Z3mixDv8_fS_f
; CHECK-NEXT: _Z3powDv16_fS_
; CHECK-NEXT: _Z3powDv8_dS_
; CHECK-NEXT: _Z3sinDv16_f
; CHECK-NEXT: _Z3sinDv8_d
; CHECK-NEXT: _Z3tanDv16_f
; CHECK-NEXT: _Z3tanDv8_d
; CHECK-NEXT: _Z40sub_group_non_uniform_reduce_logical_andDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_reduce_logical_andDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_reduce_logical_andDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_reduce_logical_andi
; CHECK-NEXT: _Z40sub_group_non_uniform_reduce_logical_xori
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_dDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_fDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_cDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_dDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_fDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_hDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_iDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_lDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_mDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_sDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv32_tDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_dDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_fDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_cDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_dDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_fDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_hDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_iDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_lDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_mDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_sDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv64_tDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_dDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_fDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addd
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addf
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addi
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_adds
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_addt
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andi
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_ands
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_andt
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_dDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_fDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_cDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_dDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_fDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_hDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_iDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_lDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_mDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_sDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv32_tDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_dDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_fDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_cDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_dDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_fDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_hDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_iDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_lDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_mDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_sDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv64_tDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_dDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_fDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxd
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxf
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxi
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxs
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_maxt
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_dDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_fDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_cDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_dDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_fDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_hDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_iDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_lDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_mDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_sDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv32_tDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_dDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_fDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_cDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_dDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_fDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_hDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_iDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_lDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_mDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_sDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv64_tDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_dDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_fDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mind
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minf
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mini
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_minm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mins
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mint
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_dDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_fDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_dDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_fDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_dDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_fDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_muld
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulf
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_muli
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mull
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mulm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_muls
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_mult
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xori
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xorm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xors
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_exclusive_xort
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_dDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_fDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_cDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_dDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_fDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_hDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_iDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_lDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_mDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_sDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv32_tDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_dDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_fDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_cDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_dDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_fDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_hDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_iDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_lDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_mDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_sDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv64_tDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_dDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_fDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addd
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addf
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addi
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_adds
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_addt
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andi
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_ands
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_andt
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_dDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_fDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_cDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_dDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_fDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_hDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_iDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_lDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_mDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_sDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv32_tDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_dDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_fDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_cDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_dDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_fDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_hDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_iDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_lDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_mDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_sDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv64_tDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_dDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_fDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxd
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxf
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxi
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxs
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_maxt
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_dDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_fDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_cDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_dDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_fDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_hDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_iDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_lDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_mDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_sDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv32_tDv32_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_dDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_fDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_cDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_dDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_fDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_hDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_iDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_lDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_mDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_sDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv64_tDv64_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_dDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_fDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mind
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minf
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mini
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_minm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mins
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mint
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_dDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_fDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_dDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_fDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_dDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_fDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_muld
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulf
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_muli
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mull
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mulm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_muls
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_mult
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv16_cDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv16_hDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv16_iDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv16_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv16_lDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv16_mDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv16_sDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv16_tDv16_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv4_cDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv4_hDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv4_iDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv4_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv4_lDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv4_mDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv4_sDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv4_tDv4_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv8_cDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv8_hDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv8_iDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv8_jS_
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv8_lDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv8_mDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv8_sDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorDv8_tDv8_j
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorc
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorh
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xori
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorj
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorl
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xorm
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xors
; CHECK-NEXT: _Z40sub_group_non_uniform_scan_inclusive_xort
; CHECK-NEXT: _Z47sub_group_non_uniform_scan_exclusive_logical_orDv16_iDv16_j
; CHECK-NEXT: _Z47sub_group_non_uniform_scan_exclusive_logical_orDv4_iDv4_j
; CHECK-NEXT: _Z47sub_group_non_uniform_scan_exclusive_logical_orDv8_iDv8_j
; CHECK-NEXT: _Z47sub_group_non_uniform_scan_exclusive_logical_ori
; CHECK-NEXT: _Z47sub_group_non_uniform_scan_inclusive_logical_orDv16_iDv16_j
; CHECK-NEXT: _Z47sub_group_non_uniform_scan_inclusive_logical_orDv4_iDv4_j
; CHECK-NEXT: _Z47sub_group_non_uniform_scan_inclusive_logical_orDv8_iDv8_j
; CHECK-NEXT: _Z47sub_group_non_uniform_scan_inclusive_logical_ori
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_exclusive_logical_andDv16_iDv16_j
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_exclusive_logical_andDv4_iDv4_j
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_exclusive_logical_andDv8_iDv8_j
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_exclusive_logical_andi
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_exclusive_logical_xori
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_inclusive_logical_andDv16_iDv16_j
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_inclusive_logical_andDv4_iDv4_j
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_inclusive_logical_andDv8_iDv8_j
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_inclusive_logical_andi
; CHECK-NEXT: _Z48sub_group_non_uniform_scan_inclusive_logical_xori
; CHECK-NEXT: _Z4acosDv16_f
; CHECK-NEXT: _Z4acosDv8_d
; CHECK-NEXT: _Z4asinDv16_f
; CHECK-NEXT: _Z4asinDv8_d
; CHECK-NEXT: _Z4atanDv16_f
; CHECK-NEXT: _Z4atanDv8_d
; CHECK-NEXT: _Z4cbrtDv16_f
; CHECK-NEXT: _Z4cbrtDv8_d
; CHECK-NEXT: _Z4ceilDv16_d
; CHECK-NEXT: _Z4ceilDv16_f
; CHECK-NEXT: _Z4ceilDv2_d
; CHECK-NEXT: _Z4ceilDv2_f
; CHECK-NEXT: _Z4ceilDv3_d
; CHECK-NEXT: _Z4ceilDv3_f
; CHECK-NEXT: _Z4ceilDv4_d
; CHECK-NEXT: _Z4ceilDv4_f
; CHECK-NEXT: _Z4ceilDv8_d
; CHECK-NEXT: _Z4ceilDv8_f
; CHECK-NEXT: _Z4ceild
; CHECK-NEXT: _Z4ceilf
; CHECK-NEXT: _Z4coshDv16_f
; CHECK-NEXT: _Z4coshDv8_d
; CHECK-NEXT: _Z4erfcDv16_f
; CHECK-NEXT: _Z4erfcDv8_d
; CHECK-NEXT: _Z4exp2Dv16_f
; CHECK-NEXT: _Z4exp2Dv8_d
; CHECK-NEXT: _Z4fmodDv16_fS_
; CHECK-NEXT: _Z4fmodDv8_dS_
; CHECK-NEXT: _Z4idivDv16_iS_
; CHECK-NEXT: _Z4idivDv2_iS_
; CHECK-NEXT: _Z4idivDv32_iS_
; CHECK-NEXT: _Z4idivDv3_iS_
; CHECK-NEXT: _Z4idivDv4_iS_
; CHECK-NEXT: _Z4idivDv64_iS_
; CHECK-NEXT: _Z4idivDv8_iS_
; CHECK-NEXT: _Z4idivii
; CHECK-NEXT: _Z4iremDv16_iS_
; CHECK-NEXT: _Z4iremDv2_iS_
; CHECK-NEXT: _Z4iremDv32_iS_
; CHECK-NEXT: _Z4iremDv3_iS_
; CHECK-NEXT: _Z4iremDv4_iS_
; CHECK-NEXT: _Z4iremDv64_iS_
; CHECK-NEXT: _Z4iremDv8_iS_
; CHECK-NEXT: _Z4iremii
; CHECK-NEXT: _Z4log2Dv16_f
; CHECK-NEXT: _Z4log2Dv8_d
; CHECK-NEXT: _Z4logbDv16_f
; CHECK-NEXT: _Z4logbDv8_d
; CHECK-NEXT: _Z4modfDv16_dPS_
; CHECK-NEXT: _Z4modfDv16_dPU3AS1S_
; CHECK-NEXT: _Z4modfDv16_dPU3AS3S_
; CHECK-NEXT: _Z4modfDv16_dPU3AS4S_
; CHECK-NEXT: _Z4modfDv16_fPS_
; CHECK-NEXT: _Z4modfDv16_fPU3AS1S_
; CHECK-NEXT: _Z4modfDv16_fPU3AS3S_
; CHECK-NEXT: _Z4modfDv16_fPU3AS4S_
; CHECK-NEXT: _Z4modfDv2_dPS_
; CHECK-NEXT: _Z4modfDv2_dPU3AS1S_
; CHECK-NEXT: _Z4modfDv2_dPU3AS3S_
; CHECK-NEXT: _Z4modfDv2_dPU3AS4S_
; CHECK-NEXT: _Z4modfDv2_fPS_
; CHECK-NEXT: _Z4modfDv2_fPU3AS1S_
; CHECK-NEXT: _Z4modfDv2_fPU3AS3S_
; CHECK-NEXT: _Z4modfDv2_fPU3AS4S_
; CHECK-NEXT: _Z4modfDv3_dPS_
; CHECK-NEXT: _Z4modfDv3_dPU3AS1S_
; CHECK-NEXT: _Z4modfDv3_dPU3AS3S_
; CHECK-NEXT: _Z4modfDv3_dPU3AS4S_
; CHECK-NEXT: _Z4modfDv3_fPS_
; CHECK-NEXT: _Z4modfDv3_fPU3AS1S_
; CHECK-NEXT: _Z4modfDv3_fPU3AS3S_
; CHECK-NEXT: _Z4modfDv3_fPU3AS4S_
; CHECK-NEXT: _Z4modfDv4_dPS_
; CHECK-NEXT: _Z4modfDv4_dPU3AS1S_
; CHECK-NEXT: _Z4modfDv4_dPU3AS3S_
; CHECK-NEXT: _Z4modfDv4_dPU3AS4S_
; CHECK-NEXT: _Z4modfDv4_fPS_
; CHECK-NEXT: _Z4modfDv4_fPU3AS1S_
; CHECK-NEXT: _Z4modfDv4_fPU3AS3S_
; CHECK-NEXT: _Z4modfDv4_fPU3AS4S_
; CHECK-NEXT: _Z4modfDv8_dPS_
; CHECK-NEXT: _Z4modfDv8_dPU3AS1S_
; CHECK-NEXT: _Z4modfDv8_dPU3AS3S_
; CHECK-NEXT: _Z4modfDv8_dPU3AS4S_
; CHECK-NEXT: _Z4modfDv8_fPS_
; CHECK-NEXT: _Z4modfDv8_fPU3AS1S_
; CHECK-NEXT: _Z4modfDv8_fPU3AS3S_
; CHECK-NEXT: _Z4modfDv8_fPU3AS4S_
; CHECK-NEXT: _Z4modfdPU3AS1d
; CHECK-NEXT: _Z4modfdPU3AS3d
; CHECK-NEXT: _Z4modfdPU3AS4d
; CHECK-NEXT: _Z4modfdPd
; CHECK-NEXT: _Z4modffPU3AS1f
; CHECK-NEXT: _Z4modffPU3AS3f
; CHECK-NEXT: _Z4modffPU3AS4f
; CHECK-NEXT: _Z4modffPf
; CHECK-NEXT: _Z4pownDv16_fDv16_i
; CHECK-NEXT: _Z4pownDv8_dDv8_i
; CHECK-NEXT: _Z4powrDv16_fS_
; CHECK-NEXT: _Z4powrDv8_dS_
; CHECK-NEXT: _Z4rintDv16_f
; CHECK-NEXT: _Z4rintDv2_d
; CHECK-NEXT: _Z4rintDv4_d
; CHECK-NEXT: _Z4rintDv4_f
; CHECK-NEXT: _Z4rintDv8_d
; CHECK-NEXT: _Z4rintDv8_f
; CHECK-NEXT: _Z4signDv16_f
; CHECK-NEXT: _Z4signDv3_d
; CHECK-NEXT: _Z4signDv4_d
; CHECK-NEXT: _Z4signDv8_d
; CHECK-NEXT: _Z4signDv8_f
; CHECK-NEXT: _Z4sinhDv16_f
; CHECK-NEXT: _Z4sinhDv8_d
; CHECK-NEXT: _Z4sqrtDv16_f
; CHECK-NEXT: _Z4sqrtDv4_d
; CHECK-NEXT: _Z4sqrtDv8_d
; CHECK-NEXT: _Z4sqrtDv8_f
; CHECK-NEXT: _Z4stepDv16_fS_
; CHECK-NEXT: _Z4stepDv3_dS_
; CHECK-NEXT: _Z4stepDv4_dS_
; CHECK-NEXT: _Z4stepDv8_dS_
; CHECK-NEXT: _Z4stepDv8_fS_
; CHECK-NEXT: _Z4stepdDv16_d
; CHECK-NEXT: _Z4stepdDv2_d
; CHECK-NEXT: _Z4stepdDv3_d
; CHECK-NEXT: _Z4stepdDv4_d
; CHECK-NEXT: _Z4stepdDv8_d
; CHECK-NEXT: _Z4stepfDv16_f
; CHECK-NEXT: _Z4stepfDv2_f
; CHECK-NEXT: _Z4stepfDv3_f
; CHECK-NEXT: _Z4stepfDv4_f
; CHECK-NEXT: _Z4stepfDv8_f
; CHECK-NEXT: _Z4tanhDv16_f
; CHECK-NEXT: _Z4tanhDv8_d
; CHECK-NEXT: _Z4udivDv16_jS_
; CHECK-NEXT: _Z4udivDv2_jS_
; CHECK-NEXT: _Z4udivDv32_jS_
; CHECK-NEXT: _Z4udivDv3_jS_
; CHECK-NEXT: _Z4udivDv4_jS_
; CHECK-NEXT: _Z4udivDv64_jS_
; CHECK-NEXT: _Z4udivDv8_jS_
; CHECK-NEXT: _Z4udivjj
; CHECK-NEXT: _Z4uremDv16_jS_
; CHECK-NEXT: _Z4uremDv2_jS_
; CHECK-NEXT: _Z4uremDv32_jS_
; CHECK-NEXT: _Z4uremDv3_jS_
; CHECK-NEXT: _Z4uremDv4_jS_
; CHECK-NEXT: _Z4uremDv64_jS_
; CHECK-NEXT: _Z4uremDv8_jS_
; CHECK-NEXT: _Z4uremjj
; CHECK-NEXT: _Z5acoshDv16_f
; CHECK-NEXT: _Z5acoshDv8_d
; CHECK-NEXT: _Z5asinhDv16_f
; CHECK-NEXT: _Z5asinhDv8_d
; CHECK-NEXT: _Z5atan2Dv16_fS_
; CHECK-NEXT: _Z5atan2Dv8_dS_
; CHECK-NEXT: _Z5atanhDv16_f
; CHECK-NEXT: _Z5atanhDv8_d
; CHECK-NEXT: _Z5clampDv16_ccc
; CHECK-NEXT: _Z5clampDv16_ddd
; CHECK-NEXT: _Z5clampDv16_fff
; CHECK-NEXT: _Z5clampDv16_hhh
; CHECK-NEXT: _Z5clampDv16_iii
; CHECK-NEXT: _Z5clampDv16_jjj
; CHECK-NEXT: _Z5clampDv16_lll
; CHECK-NEXT: _Z5clampDv16_mmm
; CHECK-NEXT: _Z5clampDv16_sss
; CHECK-NEXT: _Z5clampDv16_ttt
; CHECK-NEXT: _Z5clampDv2_ccc
; CHECK-NEXT: _Z5clampDv2_ddd
; CHECK-NEXT: _Z5clampDv2_fff
; CHECK-NEXT: _Z5clampDv2_hhh
; CHECK-NEXT: _Z5clampDv2_iii
; CHECK-NEXT: _Z5clampDv2_jjj
; CHECK-NEXT: _Z5clampDv2_lll
; CHECK-NEXT: _Z5clampDv2_mmm
; CHECK-NEXT: _Z5clampDv2_sss
; CHECK-NEXT: _Z5clampDv2_ttt
; CHECK-NEXT: _Z5clampDv3_ccc
; CHECK-NEXT: _Z5clampDv3_ddd
; CHECK-NEXT: _Z5clampDv3_fff
; CHECK-NEXT: _Z5clampDv3_hhh
; CHECK-NEXT: _Z5clampDv3_iii
; CHECK-NEXT: _Z5clampDv3_jjj
; CHECK-NEXT: _Z5clampDv3_lll
; CHECK-NEXT: _Z5clampDv3_mmm
; CHECK-NEXT: _Z5clampDv3_sss
; CHECK-NEXT: _Z5clampDv3_ttt
; CHECK-NEXT: _Z5clampDv4_ccc
; CHECK-NEXT: _Z5clampDv4_ddd
; CHECK-NEXT: _Z5clampDv4_fff
; CHECK-NEXT: _Z5clampDv4_hhh
; CHECK-NEXT: _Z5clampDv4_iii
; CHECK-NEXT: _Z5clampDv4_jjj
; CHECK-NEXT: _Z5clampDv4_lll
; CHECK-NEXT: _Z5clampDv4_mmm
; CHECK-NEXT: _Z5clampDv4_sss
; CHECK-NEXT: _Z5clampDv4_ttt
; CHECK-NEXT: _Z5clampDv8_ccc
; CHECK-NEXT: _Z5clampDv8_ddd
; CHECK-NEXT: _Z5clampDv8_fff
; CHECK-NEXT: _Z5clampDv8_hhh
; CHECK-NEXT: _Z5clampDv8_iii
; CHECK-NEXT: _Z5clampDv8_jjj
; CHECK-NEXT: _Z5clampDv8_lll
; CHECK-NEXT: _Z5clampDv8_mmm
; CHECK-NEXT: _Z5clampDv8_sss
; CHECK-NEXT: _Z5clampDv8_ttt
; CHECK-NEXT: _Z5cospiDv16_f
; CHECK-NEXT: _Z5cospiDv8_d
; CHECK-NEXT: _Z5crossDv4_dS_
; CHECK-NEXT: _Z5crossDv4_fS_
; CHECK-NEXT: _Z5exp10Dv16_f
; CHECK-NEXT: _Z5exp10Dv8_d
; CHECK-NEXT: _Z5expm1Dv16_f
; CHECK-NEXT: _Z5expm1Dv8_d
; CHECK-NEXT: _Z5floorDv16_f
; CHECK-NEXT: _Z5floorDv2_d
; CHECK-NEXT: _Z5floorDv4_d
; CHECK-NEXT: _Z5floorDv4_f
; CHECK-NEXT: _Z5floorDv8_d
; CHECK-NEXT: _Z5floorDv8_f
; CHECK-NEXT: _Z5fractDv16_dPS_
; CHECK-NEXT: _Z5fractDv16_dPU3AS1S_
; CHECK-NEXT: _Z5fractDv16_dPU3AS3S_
; CHECK-NEXT: _Z5fractDv16_dPU3AS4S_
; CHECK-NEXT: _Z5fractDv16_fPS_
; CHECK-NEXT: _Z5fractDv16_fPU3AS1S_
; CHECK-NEXT: _Z5fractDv16_fPU3AS3S_
; CHECK-NEXT: _Z5fractDv16_fPU3AS4S_
; CHECK-NEXT: _Z5fractDv2_dPS_
; CHECK-NEXT: _Z5fractDv2_dPU3AS1S_
; CHECK-NEXT: _Z5fractDv2_dPU3AS3S_
; CHECK-NEXT: _Z5fractDv2_dPU3AS4S_
; CHECK-NEXT: _Z5fractDv2_fPS_
; CHECK-NEXT: _Z5fractDv2_fPU3AS1S_
; CHECK-NEXT: _Z5fractDv2_fPU3AS3S_
; CHECK-NEXT: _Z5fractDv2_fPU3AS4S_
; CHECK-NEXT: _Z5fractDv3_dPS_
; CHECK-NEXT: _Z5fractDv3_dPU3AS1S_
; CHECK-NEXT: _Z5fractDv3_dPU3AS3S_
; CHECK-NEXT: _Z5fractDv3_dPU3AS4S_
; CHECK-NEXT: _Z5fractDv3_fPS_
; CHECK-NEXT: _Z5fractDv3_fPU3AS1S_
; CHECK-NEXT: _Z5fractDv3_fPU3AS3S_
; CHECK-NEXT: _Z5fractDv3_fPU3AS4S_
; CHECK-NEXT: _Z5fractDv4_dPS_
; CHECK-NEXT: _Z5fractDv4_dPU3AS1S_
; CHECK-NEXT: _Z5fractDv4_dPU3AS3S_
; CHECK-NEXT: _Z5fractDv4_dPU3AS4S_
; CHECK-NEXT: _Z5fractDv4_fPS_
; CHECK-NEXT: _Z5fractDv4_fPU3AS1S_
; CHECK-NEXT: _Z5fractDv4_fPU3AS3S_
; CHECK-NEXT: _Z5fractDv4_fPU3AS4S_
; CHECK-NEXT: _Z5fractDv8_dPS_
; CHECK-NEXT: _Z5fractDv8_dPU3AS1S_
; CHECK-NEXT: _Z5fractDv8_dPU3AS3S_
; CHECK-NEXT: _Z5fractDv8_dPU3AS4S_
; CHECK-NEXT: _Z5fractDv8_fPS_
; CHECK-NEXT: _Z5fractDv8_fPU3AS1S_
; CHECK-NEXT: _Z5fractDv8_fPU3AS3S_
; CHECK-NEXT: _Z5fractDv8_fPU3AS4S_
; CHECK-NEXT: _Z5fractdPU3AS1d
; CHECK-NEXT: _Z5fractdPU3AS3d
; CHECK-NEXT: _Z5fractdPU3AS4d
; CHECK-NEXT: _Z5fractdPd
; CHECK-NEXT: _Z5fractfPU3AS1f
; CHECK-NEXT: _Z5fractfPU3AS3f
; CHECK-NEXT: _Z5fractfPU3AS4f
; CHECK-NEXT: _Z5fractfPf
; CHECK-NEXT: _Z5frexpDv16_dPDv16_i
; CHECK-NEXT: _Z5frexpDv16_dPU3AS1Dv16_i
; CHECK-NEXT: _Z5frexpDv16_dPU3AS3Dv16_i
; CHECK-NEXT: _Z5frexpDv16_dPU3AS4Dv16_i
; CHECK-NEXT: _Z5frexpDv16_fPDv16_i
; CHECK-NEXT: _Z5frexpDv16_fPU3AS1Dv16_i
; CHECK-NEXT: _Z5frexpDv16_fPU3AS3Dv16_i
; CHECK-NEXT: _Z5frexpDv16_fPU3AS4Dv16_i
; CHECK-NEXT: _Z5frexpDv2_dPDv2_i
; CHECK-NEXT: _Z5frexpDv2_dPU3AS1Dv2_i
; CHECK-NEXT: _Z5frexpDv2_dPU3AS3Dv2_i
; CHECK-NEXT: _Z5frexpDv2_dPU3AS4Dv2_i
; CHECK-NEXT: _Z5frexpDv2_fPDv2_i
; CHECK-NEXT: _Z5frexpDv2_fPU3AS1Dv2_i
; CHECK-NEXT: _Z5frexpDv2_fPU3AS3Dv2_i
; CHECK-NEXT: _Z5frexpDv2_fPU3AS4Dv2_i
; CHECK-NEXT: _Z5frexpDv3_dPDv3_i
; CHECK-NEXT: _Z5frexpDv3_dPU3AS1Dv3_i
; CHECK-NEXT: _Z5frexpDv3_dPU3AS3Dv3_i
; CHECK-NEXT: _Z5frexpDv3_dPU3AS4Dv3_i
; CHECK-NEXT: _Z5frexpDv3_fPDv3_i
; CHECK-NEXT: _Z5frexpDv3_fPU3AS1Dv3_i
; CHECK-NEXT: _Z5frexpDv3_fPU3AS3Dv3_i
; CHECK-NEXT: _Z5frexpDv3_fPU3AS4Dv3_i
; CHECK-NEXT: _Z5frexpDv4_dPDv4_i
; CHECK-NEXT: _Z5frexpDv4_dPU3AS1Dv4_i
; CHECK-NEXT: _Z5frexpDv4_dPU3AS3Dv4_i
; CHECK-NEXT: _Z5frexpDv4_dPU3AS4Dv4_i
; CHECK-NEXT: _Z5frexpDv4_fPDv4_i
; CHECK-NEXT: _Z5frexpDv4_fPU3AS1Dv4_i
; CHECK-NEXT: _Z5frexpDv4_fPU3AS3Dv4_i
; CHECK-NEXT: _Z5frexpDv4_fPU3AS4Dv4_i
; CHECK-NEXT: _Z5frexpDv8_dPDv8_i
; CHECK-NEXT: _Z5frexpDv8_dPU3AS1Dv8_i
; CHECK-NEXT: _Z5frexpDv8_dPU3AS3Dv8_i
; CHECK-NEXT: _Z5frexpDv8_dPU3AS4Dv8_i
; CHECK-NEXT: _Z5frexpDv8_fPDv8_i
; CHECK-NEXT: _Z5frexpDv8_fPU3AS1Dv8_i
; CHECK-NEXT: _Z5frexpDv8_fPU3AS3Dv8_i
; CHECK-NEXT: _Z5frexpDv8_fPU3AS4Dv8_i
; CHECK-NEXT: _Z5frexpdPU3AS1i
; CHECK-NEXT: _Z5frexpdPU3AS3i
; CHECK-NEXT: _Z5frexpdPU3AS4i
; CHECK-NEXT: _Z5frexpdPi
; CHECK-NEXT: _Z5frexpfPU3AS1i
; CHECK-NEXT: _Z5frexpfPU3AS3i
; CHECK-NEXT: _Z5frexpfPU3AS4i
; CHECK-NEXT: _Z5frexpfPi
; CHECK-NEXT: _Z5hypotDv16_fS_
; CHECK-NEXT: _Z5hypotDv8_dS_
; CHECK-NEXT: _Z5ilogbDv2_f
; CHECK-NEXT: _Z5ilogbDv8_d
; CHECK-NEXT: _Z5ilogbf
; CHECK-NEXT: _Z5isinfDv3_d
; CHECK-NEXT: _Z5isnanDv16_f
; CHECK-NEXT: _Z5isnanDv3_d
; CHECK-NEXT: _Z5isnanDv4_d
; CHECK-NEXT: _Z5isnanDv8_d
; CHECK-NEXT: _Z5isnanDv8_f
; CHECK-NEXT: _Z5ldexpDv16_fDv16_i
; CHECK-NEXT: _Z5ldexpDv8_dDv8_i
; CHECK-NEXT: _Z5log10Dv16_f
; CHECK-NEXT: _Z5log10Dv8_d
; CHECK-NEXT: _Z5log1pDv16_f
; CHECK-NEXT: _Z5log1pDv8_d
; CHECK-NEXT: _Z5rhaddDv16_iS_
; CHECK-NEXT: _Z5rootnDv16_fDv16_i
; CHECK-NEXT: _Z5rootnDv8_dDv8_i
; CHECK-NEXT: _Z5roundDv16_f
; CHECK-NEXT: _Z5roundDv2_d
; CHECK-NEXT: _Z5roundDv4_d
; CHECK-NEXT: _Z5roundDv4_f
; CHECK-NEXT: _Z5roundDv8_d
; CHECK-NEXT: _Z5roundDv8_f
; CHECK-NEXT: _Z5rsqrtDv16_f
; CHECK-NEXT: _Z5rsqrtDv2_d
; CHECK-NEXT: _Z5rsqrtDv4_d
; CHECK-NEXT: _Z5rsqrtDv8_d
; CHECK-NEXT: _Z5rsqrtDv8_f
; CHECK-NEXT: _Z5sinpiDv16_f
; CHECK-NEXT: _Z5sinpiDv8_d
; CHECK-NEXT: _Z5tanpiDv16_f
; CHECK-NEXT: _Z5tanpiDv8_d
; CHECK-NEXT: _Z5truncDv16_f
; CHECK-NEXT: _Z5truncDv2_d
; CHECK-NEXT: _Z5truncDv4_d
; CHECK-NEXT: _Z5truncDv4_f
; CHECK-NEXT: _Z5truncDv8_d
; CHECK-NEXT: _Z5truncDv8_f
; CHECK-NEXT: _Z6acospiDv16_f
; CHECK-NEXT: _Z6acospiDv8_d
; CHECK-NEXT: _Z6asinpiDv16_f
; CHECK-NEXT: _Z6asinpiDv8_d
; CHECK-NEXT: _Z6atanpiDv16_f
; CHECK-NEXT: _Z6atanpiDv8_d
; CHECK-NEXT: _Z6cos_rmDv16_f
; CHECK-NEXT: _Z6exp_rmDv16_f
; CHECK-NEXT: _Z6lgammaDv16_f
; CHECK-NEXT: _Z6lgammaDv8_d
; CHECK-NEXT: _Z6log_rmDv16_f
; CHECK-NEXT: _Z6mul_hiDv16_iS_
; CHECK-NEXT: _Z6mul_hiDv16_jS_
; CHECK-NEXT: _Z6mul_hiDv16_sS_
; CHECK-NEXT: _Z6mul_hiDv16_tS_
; CHECK-NEXT: _Z6mul_hiDv4_iS_
; CHECK-NEXT: _Z6mul_hiDv4_jS_
; CHECK-NEXT: _Z6mul_hiDv4_mS_
; CHECK-NEXT: _Z6mul_hiDv8_iS_
; CHECK-NEXT: _Z6mul_hiDv8_jS_
; CHECK-NEXT: _Z6mul_hiDv8_lS_
; CHECK-NEXT: _Z6mul_hiDv8_mS_
; CHECK-NEXT: _Z6pow_rmDv16_fS_
; CHECK-NEXT: _Z6remquoDv16_dS_PDv16_i
; CHECK-NEXT: _Z6remquoDv16_dS_PU3AS1Dv16_i
; CHECK-NEXT: _Z6remquoDv16_dS_PU3AS3Dv16_i
; CHECK-NEXT: _Z6remquoDv16_dS_PU3AS4Dv16_i
; CHECK-NEXT: _Z6remquoDv16_fS_PDv16_i
; CHECK-NEXT: _Z6remquoDv16_fS_PU3AS1Dv16_i
; CHECK-NEXT: _Z6remquoDv16_fS_PU3AS3Dv16_i
; CHECK-NEXT: _Z6remquoDv16_fS_PU3AS4Dv16_i
; CHECK-NEXT: _Z6remquoDv2_dS_PDv2_i
; CHECK-NEXT: _Z6remquoDv2_dS_PU3AS1Dv2_i
; CHECK-NEXT: _Z6remquoDv2_dS_PU3AS3Dv2_i
; CHECK-NEXT: _Z6remquoDv2_dS_PU3AS4Dv2_i
; CHECK-NEXT: _Z6remquoDv2_fS_PDv2_i
; CHECK-NEXT: _Z6remquoDv2_fS_PU3AS1Dv2_i
; CHECK-NEXT: _Z6remquoDv2_fS_PU3AS3Dv2_i
; CHECK-NEXT: _Z6remquoDv2_fS_PU3AS4Dv2_i
; CHECK-NEXT: _Z6remquoDv3_dS_PDv3_i
; CHECK-NEXT: _Z6remquoDv3_dS_PU3AS1Dv3_i
; CHECK-NEXT: _Z6remquoDv3_dS_PU3AS3Dv3_i
; CHECK-NEXT: _Z6remquoDv3_dS_PU3AS4Dv3_i
; CHECK-NEXT: _Z6remquoDv3_fS_PDv3_i
; CHECK-NEXT: _Z6remquoDv3_fS_PU3AS1Dv3_i
; CHECK-NEXT: _Z6remquoDv3_fS_PU3AS3Dv3_i
; CHECK-NEXT: _Z6remquoDv3_fS_PU3AS4Dv3_i
; CHECK-NEXT: _Z6remquoDv4_dS_PDv4_i
; CHECK-NEXT: _Z6remquoDv4_dS_PU3AS1Dv4_i
; CHECK-NEXT: _Z6remquoDv4_dS_PU3AS3Dv4_i
; CHECK-NEXT: _Z6remquoDv4_dS_PU3AS4Dv4_i
; CHECK-NEXT: _Z6remquoDv4_fS_PDv4_i
; CHECK-NEXT: _Z6remquoDv4_fS_PU3AS1Dv4_i
; CHECK-NEXT: _Z6remquoDv4_fS_PU3AS3Dv4_i
; CHECK-NEXT: _Z6remquoDv4_fS_PU3AS4Dv4_i
; CHECK-NEXT: _Z6remquoDv8_dS_PDv8_i
; CHECK-NEXT: _Z6remquoDv8_dS_PU3AS1Dv8_i
; CHECK-NEXT: _Z6remquoDv8_dS_PU3AS3Dv8_i
; CHECK-NEXT: _Z6remquoDv8_dS_PU3AS4Dv8_i
; CHECK-NEXT: _Z6remquoDv8_fS_PDv8_i
; CHECK-NEXT: _Z6remquoDv8_fS_PU3AS1Dv8_i
; CHECK-NEXT: _Z6remquoDv8_fS_PU3AS3Dv8_i
; CHECK-NEXT: _Z6remquoDv8_fS_PU3AS4Dv8_i
; CHECK-NEXT: _Z6remquoddPU3AS1i
; CHECK-NEXT: _Z6remquoddPU3AS3i
; CHECK-NEXT: _Z6remquoddPU3AS4i
; CHECK-NEXT: _Z6remquoddPi
; CHECK-NEXT: _Z6remquoffPU3AS1i
; CHECK-NEXT: _Z6remquoffPU3AS3i
; CHECK-NEXT: _Z6remquoffPU3AS4i
; CHECK-NEXT: _Z6remquoffPi
; CHECK-NEXT: _Z6sin_rmDv16_f
; CHECK-NEXT: _Z6sincosDv16_dPS_
; CHECK-NEXT: _Z6sincosDv16_dPU3AS1S_
; CHECK-NEXT: _Z6sincosDv16_dPU3AS3S_
; CHECK-NEXT: _Z6sincosDv16_dPU3AS4S_
; CHECK-NEXT: _Z6sincosDv16_fPS_
; CHECK-NEXT: _Z6sincosDv16_fPU3AS1S_
; CHECK-NEXT: _Z6sincosDv16_fPU3AS3S_
; CHECK-NEXT: _Z6sincosDv16_fPU3AS4S_
; CHECK-NEXT: _Z6sincosDv2_dPS_
; CHECK-NEXT: _Z6sincosDv2_dPU3AS1S_
; CHECK-NEXT: _Z6sincosDv2_dPU3AS3S_
; CHECK-NEXT: _Z6sincosDv2_dPU3AS4S_
; CHECK-NEXT: _Z6sincosDv2_fPS_
; CHECK-NEXT: _Z6sincosDv2_fPU3AS1S_
; CHECK-NEXT: _Z6sincosDv2_fPU3AS3S_
; CHECK-NEXT: _Z6sincosDv2_fPU3AS4S_
; CHECK-NEXT: _Z6sincosDv3_dPS_
; CHECK-NEXT: _Z6sincosDv3_dPU3AS1S_
; CHECK-NEXT: _Z6sincosDv3_dPU3AS3S_
; CHECK-NEXT: _Z6sincosDv3_dPU3AS4S_
; CHECK-NEXT: _Z6sincosDv3_fPS_
; CHECK-NEXT: _Z6sincosDv3_fPU3AS1S_
; CHECK-NEXT: _Z6sincosDv3_fPU3AS3S_
; CHECK-NEXT: _Z6sincosDv3_fPU3AS4S_
; CHECK-NEXT: _Z6sincosDv4_dPS_
; CHECK-NEXT: _Z6sincosDv4_dPU3AS1S_
; CHECK-NEXT: _Z6sincosDv4_dPU3AS3S_
; CHECK-NEXT: _Z6sincosDv4_dPU3AS4S_
; CHECK-NEXT: _Z6sincosDv4_fPS_
; CHECK-NEXT: _Z6sincosDv4_fPU3AS1S_
; CHECK-NEXT: _Z6sincosDv4_fPU3AS3S_
; CHECK-NEXT: _Z6sincosDv4_fPU3AS4S_
; CHECK-NEXT: _Z6sincosDv8_dPS_
; CHECK-NEXT: _Z6sincosDv8_dPU3AS1S_
; CHECK-NEXT: _Z6sincosDv8_dPU3AS3S_
; CHECK-NEXT: _Z6sincosDv8_dPU3AS4S_
; CHECK-NEXT: _Z6sincosDv8_fPS_
; CHECK-NEXT: _Z6sincosDv8_fPU3AS1S_
; CHECK-NEXT: _Z6sincosDv8_fPU3AS3S_
; CHECK-NEXT: _Z6sincosDv8_fPU3AS4S_
; CHECK-NEXT: _Z6sincosdPU3AS1d
; CHECK-NEXT: _Z6sincosdPU3AS3d
; CHECK-NEXT: _Z6sincosdPU3AS4d
; CHECK-NEXT: _Z6sincosdPd
; CHECK-NEXT: _Z6sincosfPU3AS1f
; CHECK-NEXT: _Z6sincosfPU3AS3f
; CHECK-NEXT: _Z6sincosfPU3AS4f
; CHECK-NEXT: _Z6sincosfPf
; CHECK-NEXT: _Z6tan_rmDv16_f
; CHECK-NEXT: _Z6tgammaDv16_f
; CHECK-NEXT: _Z6tgammaDv8_d
; CHECK-NEXT: _Z6vload2mPKc
; CHECK-NEXT: _Z6vload2mPKd
; CHECK-NEXT: _Z6vload2mPKf
; CHECK-NEXT: _Z6vload2mPKh
; CHECK-NEXT: _Z6vload2mPKi
; CHECK-NEXT: _Z6vload2mPKj
; CHECK-NEXT: _Z6vload2mPKl
; CHECK-NEXT: _Z6vload2mPKm
; CHECK-NEXT: _Z6vload2mPKs
; CHECK-NEXT: _Z6vload2mPKt
; CHECK-NEXT: _Z6vload2mPU3AS1Kc
; CHECK-NEXT: _Z6vload2mPU3AS1Kd
; CHECK-NEXT: _Z6vload2mPU3AS1Kf
; CHECK-NEXT: _Z6vload2mPU3AS1Kh
; CHECK-NEXT: _Z6vload2mPU3AS1Ki
; CHECK-NEXT: _Z6vload2mPU3AS1Kj
; CHECK-NEXT: _Z6vload2mPU3AS1Kl
; CHECK-NEXT: _Z6vload2mPU3AS1Km
; CHECK-NEXT: _Z6vload2mPU3AS1Ks
; CHECK-NEXT: _Z6vload2mPU3AS1Kt
; CHECK-NEXT: _Z6vload2mPU3AS2Kc
; CHECK-NEXT: _Z6vload2mPU3AS2Kd
; CHECK-NEXT: _Z6vload2mPU3AS2Kf
; CHECK-NEXT: _Z6vload2mPU3AS2Kh
; CHECK-NEXT: _Z6vload2mPU3AS2Ki
; CHECK-NEXT: _Z6vload2mPU3AS2Kj
; CHECK-NEXT: _Z6vload2mPU3AS2Kl
; CHECK-NEXT: _Z6vload2mPU3AS2Km
; CHECK-NEXT: _Z6vload2mPU3AS2Ks
; CHECK-NEXT: _Z6vload2mPU3AS2Kt
; CHECK-NEXT: _Z6vload2mPU3AS3Kc
; CHECK-NEXT: _Z6vload2mPU3AS3Kd
; CHECK-NEXT: _Z6vload2mPU3AS3Kf
; CHECK-NEXT: _Z6vload2mPU3AS3Kh
; CHECK-NEXT: _Z6vload2mPU3AS3Ki
; CHECK-NEXT: _Z6vload2mPU3AS3Kj
; CHECK-NEXT: _Z6vload2mPU3AS3Kl
; CHECK-NEXT: _Z6vload2mPU3AS3Km
; CHECK-NEXT: _Z6vload2mPU3AS3Ks
; CHECK-NEXT: _Z6vload2mPU3AS3Kt
; CHECK-NEXT: _Z6vload2mPU3AS4Kc
; CHECK-NEXT: _Z6vload2mPU3AS4Kd
; CHECK-NEXT: _Z6vload2mPU3AS4Kf
; CHECK-NEXT: _Z6vload2mPU3AS4Kh
; CHECK-NEXT: _Z6vload2mPU3AS4Ki
; CHECK-NEXT: _Z6vload2mPU3AS4Kj
; CHECK-NEXT: _Z6vload2mPU3AS4Kl
; CHECK-NEXT: _Z6vload2mPU3AS4Km
; CHECK-NEXT: _Z6vload2mPU3AS4Ks
; CHECK-NEXT: _Z6vload2mPU3AS4Kt
; CHECK-NEXT: _Z6vload3mPKc
; CHECK-NEXT: _Z6vload3mPKd
; CHECK-NEXT: _Z6vload3mPKf
; CHECK-NEXT: _Z6vload3mPKh
; CHECK-NEXT: _Z6vload3mPKi
; CHECK-NEXT: _Z6vload3mPKj
; CHECK-NEXT: _Z6vload3mPKl
; CHECK-NEXT: _Z6vload3mPKm
; CHECK-NEXT: _Z6vload3mPKs
; CHECK-NEXT: _Z6vload3mPKt
; CHECK-NEXT: _Z6vload3mPU3AS1Kc
; CHECK-NEXT: _Z6vload3mPU3AS1Kd
; CHECK-NEXT: _Z6vload3mPU3AS1Kf
; CHECK-NEXT: _Z6vload3mPU3AS1Kh
; CHECK-NEXT: _Z6vload3mPU3AS1Ki
; CHECK-NEXT: _Z6vload3mPU3AS1Kj
; CHECK-NEXT: _Z6vload3mPU3AS1Kl
; CHECK-NEXT: _Z6vload3mPU3AS1Km
; CHECK-NEXT: _Z6vload3mPU3AS1Ks
; CHECK-NEXT: _Z6vload3mPU3AS1Kt
; CHECK-NEXT: _Z6vload3mPU3AS2Kc
; CHECK-NEXT: _Z6vload3mPU3AS2Kd
; CHECK-NEXT: _Z6vload3mPU3AS2Kf
; CHECK-NEXT: _Z6vload3mPU3AS2Kh
; CHECK-NEXT: _Z6vload3mPU3AS2Ki
; CHECK-NEXT: _Z6vload3mPU3AS2Kj
; CHECK-NEXT: _Z6vload3mPU3AS2Kl
; CHECK-NEXT: _Z6vload3mPU3AS2Km
; CHECK-NEXT: _Z6vload3mPU3AS2Ks
; CHECK-NEXT: _Z6vload3mPU3AS2Kt
; CHECK-NEXT: _Z6vload3mPU3AS3Kc
; CHECK-NEXT: _Z6vload3mPU3AS3Kd
; CHECK-NEXT: _Z6vload3mPU3AS3Kf
; CHECK-NEXT: _Z6vload3mPU3AS3Kh
; CHECK-NEXT: _Z6vload3mPU3AS3Ki
; CHECK-NEXT: _Z6vload3mPU3AS3Kj
; CHECK-NEXT: _Z6vload3mPU3AS3Kl
; CHECK-NEXT: _Z6vload3mPU3AS3Km
; CHECK-NEXT: _Z6vload3mPU3AS3Ks
; CHECK-NEXT: _Z6vload3mPU3AS3Kt
; CHECK-NEXT: _Z6vload3mPU3AS4Kc
; CHECK-NEXT: _Z6vload3mPU3AS4Kd
; CHECK-NEXT: _Z6vload3mPU3AS4Kf
; CHECK-NEXT: _Z6vload3mPU3AS4Kh
; CHECK-NEXT: _Z6vload3mPU3AS4Ki
; CHECK-NEXT: _Z6vload3mPU3AS4Kj
; CHECK-NEXT: _Z6vload3mPU3AS4Kl
; CHECK-NEXT: _Z6vload3mPU3AS4Km
; CHECK-NEXT: _Z6vload3mPU3AS4Ks
; CHECK-NEXT: _Z6vload3mPU3AS4Kt
; CHECK-NEXT: _Z6vload4mPKc
; CHECK-NEXT: _Z6vload4mPKd
; CHECK-NEXT: _Z6vload4mPKf
; CHECK-NEXT: _Z6vload4mPKh
; CHECK-NEXT: _Z6vload4mPKi
; CHECK-NEXT: _Z6vload4mPKj
; CHECK-NEXT: _Z6vload4mPKl
; CHECK-NEXT: _Z6vload4mPKm
; CHECK-NEXT: _Z6vload4mPKs
; CHECK-NEXT: _Z6vload4mPKt
; CHECK-NEXT: _Z6vload4mPU3AS1Kc
; CHECK-NEXT: _Z6vload4mPU3AS1Kd
; CHECK-NEXT: _Z6vload4mPU3AS1Kf
; CHECK-NEXT: _Z6vload4mPU3AS1Kh
; CHECK-NEXT: _Z6vload4mPU3AS1Ki
; CHECK-NEXT: _Z6vload4mPU3AS1Kj
; CHECK-NEXT: _Z6vload4mPU3AS1Kl
; CHECK-NEXT: _Z6vload4mPU3AS1Km
; CHECK-NEXT: _Z6vload4mPU3AS1Ks
; CHECK-NEXT: _Z6vload4mPU3AS1Kt
; CHECK-NEXT: _Z6vload4mPU3AS2Kc
; CHECK-NEXT: _Z6vload4mPU3AS2Kd
; CHECK-NEXT: _Z6vload4mPU3AS2Kf
; CHECK-NEXT: _Z6vload4mPU3AS2Kh
; CHECK-NEXT: _Z6vload4mPU3AS2Ki
; CHECK-NEXT: _Z6vload4mPU3AS2Kj
; CHECK-NEXT: _Z6vload4mPU3AS2Kl
; CHECK-NEXT: _Z6vload4mPU3AS2Km
; CHECK-NEXT: _Z6vload4mPU3AS2Ks
; CHECK-NEXT: _Z6vload4mPU3AS2Kt
; CHECK-NEXT: _Z6vload4mPU3AS3Kc
; CHECK-NEXT: _Z6vload4mPU3AS3Kd
; CHECK-NEXT: _Z6vload4mPU3AS3Kf
; CHECK-NEXT: _Z6vload4mPU3AS3Kh
; CHECK-NEXT: _Z6vload4mPU3AS3Ki
; CHECK-NEXT: _Z6vload4mPU3AS3Kj
; CHECK-NEXT: _Z6vload4mPU3AS3Kl
; CHECK-NEXT: _Z6vload4mPU3AS3Km
; CHECK-NEXT: _Z6vload4mPU3AS3Ks
; CHECK-NEXT: _Z6vload4mPU3AS3Kt
; CHECK-NEXT: _Z6vload4mPU3AS4Kc
; CHECK-NEXT: _Z6vload4mPU3AS4Kd
; CHECK-NEXT: _Z6vload4mPU3AS4Kf
; CHECK-NEXT: _Z6vload4mPU3AS4Kh
; CHECK-NEXT: _Z6vload4mPU3AS4Ki
; CHECK-NEXT: _Z6vload4mPU3AS4Kj
; CHECK-NEXT: _Z6vload4mPU3AS4Kl
; CHECK-NEXT: _Z6vload4mPU3AS4Km
; CHECK-NEXT: _Z6vload4mPU3AS4Ks
; CHECK-NEXT: _Z6vload4mPU3AS4Kt
; CHECK-NEXT: _Z6vload8mPKc
; CHECK-NEXT: _Z6vload8mPKd
; CHECK-NEXT: _Z6vload8mPKf
; CHECK-NEXT: _Z6vload8mPKh
; CHECK-NEXT: _Z6vload8mPKi
; CHECK-NEXT: _Z6vload8mPKj
; CHECK-NEXT: _Z6vload8mPKl
; CHECK-NEXT: _Z6vload8mPKm
; CHECK-NEXT: _Z6vload8mPKs
; CHECK-NEXT: _Z6vload8mPKt
; CHECK-NEXT: _Z6vload8mPU3AS1Kc
; CHECK-NEXT: _Z6vload8mPU3AS1Kd
; CHECK-NEXT: _Z6vload8mPU3AS1Kf
; CHECK-NEXT: _Z6vload8mPU3AS1Kh
; CHECK-NEXT: _Z6vload8mPU3AS1Ki
; CHECK-NEXT: _Z6vload8mPU3AS1Kj
; CHECK-NEXT: _Z6vload8mPU3AS1Kl
; CHECK-NEXT: _Z6vload8mPU3AS1Km
; CHECK-NEXT: _Z6vload8mPU3AS1Ks
; CHECK-NEXT: _Z6vload8mPU3AS1Kt
; CHECK-NEXT: _Z6vload8mPU3AS2Kc
; CHECK-NEXT: _Z6vload8mPU3AS2Kd
; CHECK-NEXT: _Z6vload8mPU3AS2Kf
; CHECK-NEXT: _Z6vload8mPU3AS2Kh
; CHECK-NEXT: _Z6vload8mPU3AS2Ki
; CHECK-NEXT: _Z6vload8mPU3AS2Kj
; CHECK-NEXT: _Z6vload8mPU3AS2Kl
; CHECK-NEXT: _Z6vload8mPU3AS2Km
; CHECK-NEXT: _Z6vload8mPU3AS2Ks
; CHECK-NEXT: _Z6vload8mPU3AS2Kt
; CHECK-NEXT: _Z6vload8mPU3AS3Kc
; CHECK-NEXT: _Z6vload8mPU3AS3Kd
; CHECK-NEXT: _Z6vload8mPU3AS3Kf
; CHECK-NEXT: _Z6vload8mPU3AS3Kh
; CHECK-NEXT: _Z6vload8mPU3AS3Ki
; CHECK-NEXT: _Z6vload8mPU3AS3Kj
; CHECK-NEXT: _Z6vload8mPU3AS3Kl
; CHECK-NEXT: _Z6vload8mPU3AS3Km
; CHECK-NEXT: _Z6vload8mPU3AS3Ks
; CHECK-NEXT: _Z6vload8mPU3AS3Kt
; CHECK-NEXT: _Z6vload8mPU3AS4Kc
; CHECK-NEXT: _Z6vload8mPU3AS4Kd
; CHECK-NEXT: _Z6vload8mPU3AS4Kf
; CHECK-NEXT: _Z6vload8mPU3AS4Kh
; CHECK-NEXT: _Z6vload8mPU3AS4Ki
; CHECK-NEXT: _Z6vload8mPU3AS4Kj
; CHECK-NEXT: _Z6vload8mPU3AS4Kl
; CHECK-NEXT: _Z6vload8mPU3AS4Km
; CHECK-NEXT: _Z6vload8mPU3AS4Ks
; CHECK-NEXT: _Z6vload8mPU3AS4Kt
; CHECK-NEXT: _Z7add_satDv16_sS_
; CHECK-NEXT: _Z7add_satDv16_tS_
; CHECK-NEXT: _Z7atan2piDv16_fS_
; CHECK-NEXT: _Z7atan2piDv8_dS_
; CHECK-NEXT: _Z7atom_orPU3AS1Vii
; CHECK-NEXT: _Z7atom_orPU3AS1Vjj
; CHECK-NEXT: _Z7atom_orPU3AS1Vll
; CHECK-NEXT: _Z7atom_orPU3AS1Vmm
; CHECK-NEXT: _Z7atom_orPU3AS1ii
; CHECK-NEXT: _Z7atom_orPU3AS1jj
; CHECK-NEXT: _Z7atom_orPU3AS1ll
; CHECK-NEXT: _Z7atom_orPU3AS1mm
; CHECK-NEXT: _Z7atom_orPU3AS3Vii
; CHECK-NEXT: _Z7atom_orPU3AS3Vjj
; CHECK-NEXT: _Z7atom_orPU3AS3Vll
; CHECK-NEXT: _Z7atom_orPU3AS3Vmm
; CHECK-NEXT: _Z7atom_orPU3AS3ii
; CHECK-NEXT: _Z7atom_orPU3AS3jj
; CHECK-NEXT: _Z7atom_orPU3AS3ll
; CHECK-NEXT: _Z7atom_orPU3AS3mm
; CHECK-NEXT: _Z7degreesDv3_d
; CHECK-NEXT: _Z7exp2_rmDv16_f
; CHECK-NEXT: _Z7log2_rmDv16_f
; CHECK-NEXT: _Z7mad_satDv16_iS_S_
; CHECK-NEXT: _Z7mad_satDv16_jS_S_
; CHECK-NEXT: _Z7mad_satDv16_tS_S_
; CHECK-NEXT: _Z7mad_satDv4_iS_S_
; CHECK-NEXT: _Z7mad_satDv4_jS_S_
; CHECK-NEXT: _Z7mad_satDv8_iS_S_
; CHECK-NEXT: _Z7mad_satDv8_jS_S_
; CHECK-NEXT: _Z7mad_satDv8_tS_S_
; CHECK-NEXT: _Z7radiansDv3_d
; CHECK-NEXT: _Z7shuffleDv16_cDv16_h
; CHECK-NEXT: _Z7shuffleDv16_cDv2_h
; CHECK-NEXT: _Z7shuffleDv16_cDv4_h
; CHECK-NEXT: _Z7shuffleDv16_cDv8_h
; CHECK-NEXT: _Z7shuffleDv16_dDv16_m
; CHECK-NEXT: _Z7shuffleDv16_dDv2_m
; CHECK-NEXT: _Z7shuffleDv16_dDv4_m
; CHECK-NEXT: _Z7shuffleDv16_dDv8_m
; CHECK-NEXT: _Z7shuffleDv16_fDv16_j
; CHECK-NEXT: _Z7shuffleDv16_fDv2_j
; CHECK-NEXT: _Z7shuffleDv16_fDv4_j
; CHECK-NEXT: _Z7shuffleDv16_fDv8_j
; CHECK-NEXT: _Z7shuffleDv16_hDv2_h
; CHECK-NEXT: _Z7shuffleDv16_hDv4_h
; CHECK-NEXT: _Z7shuffleDv16_hDv8_h
; CHECK-NEXT: _Z7shuffleDv16_hS_
; CHECK-NEXT: _Z7shuffleDv16_iDv16_j
; CHECK-NEXT: _Z7shuffleDv16_iDv2_j
; CHECK-NEXT: _Z7shuffleDv16_iDv4_j
; CHECK-NEXT: _Z7shuffleDv16_iDv8_j
; CHECK-NEXT: _Z7shuffleDv16_jDv2_j
; CHECK-NEXT: _Z7shuffleDv16_jDv4_j
; CHECK-NEXT: _Z7shuffleDv16_jDv8_j
; CHECK-NEXT: _Z7shuffleDv16_jS_
; CHECK-NEXT: _Z7shuffleDv16_lDv16_m
; CHECK-NEXT: _Z7shuffleDv16_lDv2_m
; CHECK-NEXT: _Z7shuffleDv16_lDv4_m
; CHECK-NEXT: _Z7shuffleDv16_lDv8_m
; CHECK-NEXT: _Z7shuffleDv16_mDv2_m
; CHECK-NEXT: _Z7shuffleDv16_mDv4_m
; CHECK-NEXT: _Z7shuffleDv16_mDv8_m
; CHECK-NEXT: _Z7shuffleDv16_mS_
; CHECK-NEXT: _Z7shuffleDv16_sDv16_t
; CHECK-NEXT: _Z7shuffleDv16_sDv2_t
; CHECK-NEXT: _Z7shuffleDv16_sDv4_t
; CHECK-NEXT: _Z7shuffleDv16_sDv8_t
; CHECK-NEXT: _Z7shuffleDv16_tDv2_t
; CHECK-NEXT: _Z7shuffleDv16_tDv4_t
; CHECK-NEXT: _Z7shuffleDv16_tDv8_t
; CHECK-NEXT: _Z7shuffleDv16_tS_
; CHECK-NEXT: _Z7shuffleDv2_cDv16_h
; CHECK-NEXT: _Z7shuffleDv2_cDv2_h
; CHECK-NEXT: _Z7shuffleDv2_cDv4_h
; CHECK-NEXT: _Z7shuffleDv2_cDv8_h
; CHECK-NEXT: _Z7shuffleDv2_dDv16_m
; CHECK-NEXT: _Z7shuffleDv2_dDv2_m
; CHECK-NEXT: _Z7shuffleDv2_dDv4_m
; CHECK-NEXT: _Z7shuffleDv2_dDv8_m
; CHECK-NEXT: _Z7shuffleDv2_fDv16_j
; CHECK-NEXT: _Z7shuffleDv2_fDv2_j
; CHECK-NEXT: _Z7shuffleDv2_fDv4_j
; CHECK-NEXT: _Z7shuffleDv2_fDv8_j
; CHECK-NEXT: _Z7shuffleDv2_hDv16_h
; CHECK-NEXT: _Z7shuffleDv2_hDv4_h
; CHECK-NEXT: _Z7shuffleDv2_hDv8_h
; CHECK-NEXT: _Z7shuffleDv2_hS_
; CHECK-NEXT: _Z7shuffleDv2_iDv16_j
; CHECK-NEXT: _Z7shuffleDv2_iDv2_j
; CHECK-NEXT: _Z7shuffleDv2_iDv4_j
; CHECK-NEXT: _Z7shuffleDv2_iDv8_j
; CHECK-NEXT: _Z7shuffleDv2_jDv16_j
; CHECK-NEXT: _Z7shuffleDv2_jDv4_j
; CHECK-NEXT: _Z7shuffleDv2_jDv8_j
; CHECK-NEXT: _Z7shuffleDv2_jS_
; CHECK-NEXT: _Z7shuffleDv2_lDv16_m
; CHECK-NEXT: _Z7shuffleDv2_lDv2_m
; CHECK-NEXT: _Z7shuffleDv2_lDv4_m
; CHECK-NEXT: _Z7shuffleDv2_lDv8_m
; CHECK-NEXT: _Z7shuffleDv2_mDv16_m
; CHECK-NEXT: _Z7shuffleDv2_mDv4_m
; CHECK-NEXT: _Z7shuffleDv2_mDv8_m
; CHECK-NEXT: _Z7shuffleDv2_mS_
; CHECK-NEXT: _Z7shuffleDv2_sDv16_t
; CHECK-NEXT: _Z7shuffleDv2_sDv2_t
; CHECK-NEXT: _Z7shuffleDv2_sDv4_t
; CHECK-NEXT: _Z7shuffleDv2_sDv8_t
; CHECK-NEXT: _Z7shuffleDv2_tDv16_t
; CHECK-NEXT: _Z7shuffleDv2_tDv4_t
; CHECK-NEXT: _Z7shuffleDv2_tDv8_t
; CHECK-NEXT: _Z7shuffleDv2_tS_
; CHECK-NEXT: _Z7shuffleDv4_cDv16_h
; CHECK-NEXT: _Z7shuffleDv4_cDv2_h
; CHECK-NEXT: _Z7shuffleDv4_cDv4_h
; CHECK-NEXT: _Z7shuffleDv4_cDv8_h
; CHECK-NEXT: _Z7shuffleDv4_dDv16_m
; CHECK-NEXT: _Z7shuffleDv4_dDv2_m
; CHECK-NEXT: _Z7shuffleDv4_dDv4_m
; CHECK-NEXT: _Z7shuffleDv4_dDv8_m
; CHECK-NEXT: _Z7shuffleDv4_fDv16_j
; CHECK-NEXT: _Z7shuffleDv4_fDv2_j
; CHECK-NEXT: _Z7shuffleDv4_fDv4_j
; CHECK-NEXT: _Z7shuffleDv4_fDv8_j
; CHECK-NEXT: _Z7shuffleDv4_hDv16_h
; CHECK-NEXT: _Z7shuffleDv4_hDv2_h
; CHECK-NEXT: _Z7shuffleDv4_hDv8_h
; CHECK-NEXT: _Z7shuffleDv4_hS_
; CHECK-NEXT: _Z7shuffleDv4_iDv16_j
; CHECK-NEXT: _Z7shuffleDv4_iDv2_j
; CHECK-NEXT: _Z7shuffleDv4_iDv4_j
; CHECK-NEXT: _Z7shuffleDv4_iDv8_j
; CHECK-NEXT: _Z7shuffleDv4_jDv16_j
; CHECK-NEXT: _Z7shuffleDv4_jDv2_j
; CHECK-NEXT: _Z7shuffleDv4_jDv8_j
; CHECK-NEXT: _Z7shuffleDv4_jS_
; CHECK-NEXT: _Z7shuffleDv4_lDv16_m
; CHECK-NEXT: _Z7shuffleDv4_lDv2_m
; CHECK-NEXT: _Z7shuffleDv4_lDv4_m
; CHECK-NEXT: _Z7shuffleDv4_lDv8_m
; CHECK-NEXT: _Z7shuffleDv4_mDv16_m
; CHECK-NEXT: _Z7shuffleDv4_mDv2_m
; CHECK-NEXT: _Z7shuffleDv4_mDv8_m
; CHECK-NEXT: _Z7shuffleDv4_mS_
; CHECK-NEXT: _Z7shuffleDv4_sDv16_t
; CHECK-NEXT: _Z7shuffleDv4_sDv2_t
; CHECK-NEXT: _Z7shuffleDv4_sDv4_t
; CHECK-NEXT: _Z7shuffleDv4_sDv8_t
; CHECK-NEXT: _Z7shuffleDv4_tDv16_t
; CHECK-NEXT: _Z7shuffleDv4_tDv2_t
; CHECK-NEXT: _Z7shuffleDv4_tDv8_t
; CHECK-NEXT: _Z7shuffleDv4_tS_
; CHECK-NEXT: _Z7shuffleDv8_cDv16_h
; CHECK-NEXT: _Z7shuffleDv8_cDv2_h
; CHECK-NEXT: _Z7shuffleDv8_cDv4_h
; CHECK-NEXT: _Z7shuffleDv8_cDv8_h
; CHECK-NEXT: _Z7shuffleDv8_dDv16_m
; CHECK-NEXT: _Z7shuffleDv8_dDv2_m
; CHECK-NEXT: _Z7shuffleDv8_dDv4_m
; CHECK-NEXT: _Z7shuffleDv8_dDv8_m
; CHECK-NEXT: _Z7shuffleDv8_fDv16_j
; CHECK-NEXT: _Z7shuffleDv8_fDv2_j
; CHECK-NEXT: _Z7shuffleDv8_fDv4_j
; CHECK-NEXT: _Z7shuffleDv8_fDv8_j
; CHECK-NEXT: _Z7shuffleDv8_hDv16_h
; CHECK-NEXT: _Z7shuffleDv8_hDv2_h
; CHECK-NEXT: _Z7shuffleDv8_hDv4_h
; CHECK-NEXT: _Z7shuffleDv8_hS_
; CHECK-NEXT: _Z7shuffleDv8_iDv16_j
; CHECK-NEXT: _Z7shuffleDv8_iDv2_j
; CHECK-NEXT: _Z7shuffleDv8_iDv4_j
; CHECK-NEXT: _Z7shuffleDv8_iDv8_j
; CHECK-NEXT: _Z7shuffleDv8_jDv16_j
; CHECK-NEXT: _Z7shuffleDv8_jDv2_j
; CHECK-NEXT: _Z7shuffleDv8_jDv4_j
; CHECK-NEXT: _Z7shuffleDv8_jS_
; CHECK-NEXT: _Z7shuffleDv8_lDv16_m
; CHECK-NEXT: _Z7shuffleDv8_lDv2_m
; CHECK-NEXT: _Z7shuffleDv8_lDv4_m
; CHECK-NEXT: _Z7shuffleDv8_lDv8_m
; CHECK-NEXT: _Z7shuffleDv8_mDv16_m
; CHECK-NEXT: _Z7shuffleDv8_mDv2_m
; CHECK-NEXT: _Z7shuffleDv8_mDv4_m
; CHECK-NEXT: _Z7shuffleDv8_mS_
; CHECK-NEXT: _Z7shuffleDv8_sDv16_t
; CHECK-NEXT: _Z7shuffleDv8_sDv2_t
; CHECK-NEXT: _Z7shuffleDv8_sDv4_t
; CHECK-NEXT: _Z7shuffleDv8_sDv8_t
; CHECK-NEXT: _Z7shuffleDv8_tDv16_t
; CHECK-NEXT: _Z7shuffleDv8_tDv2_t
; CHECK-NEXT: _Z7shuffleDv8_tDv4_t
; CHECK-NEXT: _Z7shuffleDv8_tS_
; CHECK-NEXT: _Z7signbitDv16_f
; CHECK-NEXT: _Z7signbitDv3_d
; CHECK-NEXT: _Z7signbitDv4_d
; CHECK-NEXT: _Z7signbitDv8_d
; CHECK-NEXT: _Z7signbitDv8_f
; CHECK-NEXT: _Z7sub_satDv16_sS_
; CHECK-NEXT: _Z7sub_satDv16_tS_
; CHECK-NEXT: _Z7vload16mPKc
; CHECK-NEXT: _Z7vload16mPKd
; CHECK-NEXT: _Z7vload16mPKf
; CHECK-NEXT: _Z7vload16mPKh
; CHECK-NEXT: _Z7vload16mPKi
; CHECK-NEXT: _Z7vload16mPKj
; CHECK-NEXT: _Z7vload16mPKl
; CHECK-NEXT: _Z7vload16mPKm
; CHECK-NEXT: _Z7vload16mPKs
; CHECK-NEXT: _Z7vload16mPKt
; CHECK-NEXT: _Z7vload16mPU3AS1Kc
; CHECK-NEXT: _Z7vload16mPU3AS1Kd
; CHECK-NEXT: _Z7vload16mPU3AS1Kf
; CHECK-NEXT: _Z7vload16mPU3AS1Kh
; CHECK-NEXT: _Z7vload16mPU3AS1Ki
; CHECK-NEXT: _Z7vload16mPU3AS1Kj
; CHECK-NEXT: _Z7vload16mPU3AS1Kl
; CHECK-NEXT: _Z7vload16mPU3AS1Km
; CHECK-NEXT: _Z7vload16mPU3AS1Ks
; CHECK-NEXT: _Z7vload16mPU3AS1Kt
; CHECK-NEXT: _Z7vload16mPU3AS2Kc
; CHECK-NEXT: _Z7vload16mPU3AS2Kd
; CHECK-NEXT: _Z7vload16mPU3AS2Kf
; CHECK-NEXT: _Z7vload16mPU3AS2Kh
; CHECK-NEXT: _Z7vload16mPU3AS2Ki
; CHECK-NEXT: _Z7vload16mPU3AS2Kj
; CHECK-NEXT: _Z7vload16mPU3AS2Kl
; CHECK-NEXT: _Z7vload16mPU3AS2Km
; CHECK-NEXT: _Z7vload16mPU3AS2Ks
; CHECK-NEXT: _Z7vload16mPU3AS2Kt
; CHECK-NEXT: _Z7vload16mPU3AS3Kc
; CHECK-NEXT: _Z7vload16mPU3AS3Kd
; CHECK-NEXT: _Z7vload16mPU3AS3Kf
; CHECK-NEXT: _Z7vload16mPU3AS3Kh
; CHECK-NEXT: _Z7vload16mPU3AS3Ki
; CHECK-NEXT: _Z7vload16mPU3AS3Kj
; CHECK-NEXT: _Z7vload16mPU3AS3Kl
; CHECK-NEXT: _Z7vload16mPU3AS3Km
; CHECK-NEXT: _Z7vload16mPU3AS3Ks
; CHECK-NEXT: _Z7vload16mPU3AS3Kt
; CHECK-NEXT: _Z7vload16mPU3AS4Kc
; CHECK-NEXT: _Z7vload16mPU3AS4Kd
; CHECK-NEXT: _Z7vload16mPU3AS4Kf
; CHECK-NEXT: _Z7vload16mPU3AS4Kh
; CHECK-NEXT: _Z7vload16mPU3AS4Ki
; CHECK-NEXT: _Z7vload16mPU3AS4Kj
; CHECK-NEXT: _Z7vload16mPU3AS4Kl
; CHECK-NEXT: _Z7vload16mPU3AS4Km
; CHECK-NEXT: _Z7vload16mPU3AS4Ks
; CHECK-NEXT: _Z7vload16mPU3AS4Kt
; CHECK-NEXT: _Z7vstore2Dv2_cmPU3AS1c
; CHECK-NEXT: _Z7vstore2Dv2_cmPU3AS3c
; CHECK-NEXT: _Z7vstore2Dv2_cmPU3AS4c
; CHECK-NEXT: _Z7vstore2Dv2_cmPc
; CHECK-NEXT: _Z7vstore2Dv2_dmPU3AS1d
; CHECK-NEXT: _Z7vstore2Dv2_dmPU3AS3d
; CHECK-NEXT: _Z7vstore2Dv2_dmPU3AS4d
; CHECK-NEXT: _Z7vstore2Dv2_dmPd
; CHECK-NEXT: _Z7vstore2Dv2_fmPU3AS1f
; CHECK-NEXT: _Z7vstore2Dv2_fmPU3AS3f
; CHECK-NEXT: _Z7vstore2Dv2_fmPU3AS4f
; CHECK-NEXT: _Z7vstore2Dv2_fmPf
; CHECK-NEXT: _Z7vstore2Dv2_hmPU3AS1h
; CHECK-NEXT: _Z7vstore2Dv2_hmPU3AS3h
; CHECK-NEXT: _Z7vstore2Dv2_hmPU3AS4h
; CHECK-NEXT: _Z7vstore2Dv2_hmPh
; CHECK-NEXT: _Z7vstore2Dv2_imPU3AS1i
; CHECK-NEXT: _Z7vstore2Dv2_imPU3AS3i
; CHECK-NEXT: _Z7vstore2Dv2_imPU3AS4i
; CHECK-NEXT: _Z7vstore2Dv2_imPi
; CHECK-NEXT: _Z7vstore2Dv2_jmPU3AS1j
; CHECK-NEXT: _Z7vstore2Dv2_jmPU3AS3j
; CHECK-NEXT: _Z7vstore2Dv2_jmPU3AS4j
; CHECK-NEXT: _Z7vstore2Dv2_jmPj
; CHECK-NEXT: _Z7vstore2Dv2_lmPU3AS1l
; CHECK-NEXT: _Z7vstore2Dv2_lmPU3AS3l
; CHECK-NEXT: _Z7vstore2Dv2_lmPU3AS4l
; CHECK-NEXT: _Z7vstore2Dv2_lmPl
; CHECK-NEXT: _Z7vstore2Dv2_mmPU3AS1m
; CHECK-NEXT: _Z7vstore2Dv2_mmPU3AS3m
; CHECK-NEXT: _Z7vstore2Dv2_mmPU3AS4m
; CHECK-NEXT: _Z7vstore2Dv2_mmPm
; CHECK-NEXT: _Z7vstore2Dv2_smPU3AS1s
; CHECK-NEXT: _Z7vstore2Dv2_smPU3AS3s
; CHECK-NEXT: _Z7vstore2Dv2_smPU3AS4s
; CHECK-NEXT: _Z7vstore2Dv2_smPs
; CHECK-NEXT: _Z7vstore2Dv2_tmPU3AS1t
; CHECK-NEXT: _Z7vstore2Dv2_tmPU3AS3t
; CHECK-NEXT: _Z7vstore2Dv2_tmPU3AS4t
; CHECK-NEXT: _Z7vstore2Dv2_tmPt
; CHECK-NEXT: _Z7vstore3Dv3_cmPU3AS1c
; CHECK-NEXT: _Z7vstore3Dv3_cmPU3AS3c
; CHECK-NEXT: _Z7vstore3Dv3_cmPU3AS4c
; CHECK-NEXT: _Z7vstore3Dv3_cmPc
; CHECK-NEXT: _Z7vstore3Dv3_dmPU3AS1d
; CHECK-NEXT: _Z7vstore3Dv3_dmPU3AS3d
; CHECK-NEXT: _Z7vstore3Dv3_dmPU3AS4d
; CHECK-NEXT: _Z7vstore3Dv3_dmPd
; CHECK-NEXT: _Z7vstore3Dv3_fmPU3AS1f
; CHECK-NEXT: _Z7vstore3Dv3_fmPU3AS3f
; CHECK-NEXT: _Z7vstore3Dv3_fmPU3AS4f
; CHECK-NEXT: _Z7vstore3Dv3_fmPf
; CHECK-NEXT: _Z7vstore3Dv3_hmPU3AS1h
; CHECK-NEXT: _Z7vstore3Dv3_hmPU3AS3h
; CHECK-NEXT: _Z7vstore3Dv3_hmPU3AS4h
; CHECK-NEXT: _Z7vstore3Dv3_hmPh
; CHECK-NEXT: _Z7vstore3Dv3_imPU3AS1i
; CHECK-NEXT: _Z7vstore3Dv3_imPU3AS3i
; CHECK-NEXT: _Z7vstore3Dv3_imPU3AS4i
; CHECK-NEXT: _Z7vstore3Dv3_imPi
; CHECK-NEXT: _Z7vstore3Dv3_jmPU3AS1j
; CHECK-NEXT: _Z7vstore3Dv3_jmPU3AS3j
; CHECK-NEXT: _Z7vstore3Dv3_jmPU3AS4j
; CHECK-NEXT: _Z7vstore3Dv3_jmPj
; CHECK-NEXT: _Z7vstore3Dv3_lmPU3AS1l
; CHECK-NEXT: _Z7vstore3Dv3_lmPU3AS3l
; CHECK-NEXT: _Z7vstore3Dv3_lmPU3AS4l
; CHECK-NEXT: _Z7vstore3Dv3_lmPl
; CHECK-NEXT: _Z7vstore3Dv3_mmPU3AS1m
; CHECK-NEXT: _Z7vstore3Dv3_mmPU3AS3m
; CHECK-NEXT: _Z7vstore3Dv3_mmPU3AS4m
; CHECK-NEXT: _Z7vstore3Dv3_mmPm
; CHECK-NEXT: _Z7vstore3Dv3_smPU3AS1s
; CHECK-NEXT: _Z7vstore3Dv3_smPU3AS3s
; CHECK-NEXT: _Z7vstore3Dv3_smPU3AS4s
; CHECK-NEXT: _Z7vstore3Dv3_smPs
; CHECK-NEXT: _Z7vstore3Dv3_tmPU3AS1t
; CHECK-NEXT: _Z7vstore3Dv3_tmPU3AS3t
; CHECK-NEXT: _Z7vstore3Dv3_tmPU3AS4t
; CHECK-NEXT: _Z7vstore3Dv3_tmPt
; CHECK-NEXT: _Z7vstore4Dv4_cmPU3AS1c
; CHECK-NEXT: _Z7vstore4Dv4_cmPU3AS3c
; CHECK-NEXT: _Z7vstore4Dv4_cmPU3AS4c
; CHECK-NEXT: _Z7vstore4Dv4_cmPc
; CHECK-NEXT: _Z7vstore4Dv4_dmPU3AS1d
; CHECK-NEXT: _Z7vstore4Dv4_dmPU3AS3d
; CHECK-NEXT: _Z7vstore4Dv4_dmPU3AS4d
; CHECK-NEXT: _Z7vstore4Dv4_dmPd
; CHECK-NEXT: _Z7vstore4Dv4_fmPU3AS1f
; CHECK-NEXT: _Z7vstore4Dv4_fmPU3AS3f
; CHECK-NEXT: _Z7vstore4Dv4_fmPU3AS4f
; CHECK-NEXT: _Z7vstore4Dv4_fmPf
; CHECK-NEXT: _Z7vstore4Dv4_hmPU3AS1h
; CHECK-NEXT: _Z7vstore4Dv4_hmPU3AS3h
; CHECK-NEXT: _Z7vstore4Dv4_hmPU3AS4h
; CHECK-NEXT: _Z7vstore4Dv4_hmPh
; CHECK-NEXT: _Z7vstore4Dv4_imPU3AS1i
; CHECK-NEXT: _Z7vstore4Dv4_imPU3AS3i
; CHECK-NEXT: _Z7vstore4Dv4_imPU3AS4i
; CHECK-NEXT: _Z7vstore4Dv4_imPi
; CHECK-NEXT: _Z7vstore4Dv4_jmPU3AS1j
; CHECK-NEXT: _Z7vstore4Dv4_jmPU3AS3j
; CHECK-NEXT: _Z7vstore4Dv4_jmPU3AS4j
; CHECK-NEXT: _Z7vstore4Dv4_jmPj
; CHECK-NEXT: _Z7vstore4Dv4_lmPU3AS1l
; CHECK-NEXT: _Z7vstore4Dv4_lmPU3AS3l
; CHECK-NEXT: _Z7vstore4Dv4_lmPU3AS4l
; CHECK-NEXT: _Z7vstore4Dv4_lmPl
; CHECK-NEXT: _Z7vstore4Dv4_mmPU3AS1m
; CHECK-NEXT: _Z7vstore4Dv4_mmPU3AS3m
; CHECK-NEXT: _Z7vstore4Dv4_mmPU3AS4m
; CHECK-NEXT: _Z7vstore4Dv4_mmPm
; CHECK-NEXT: _Z7vstore4Dv4_smPU3AS1s
; CHECK-NEXT: _Z7vstore4Dv4_smPU3AS3s
; CHECK-NEXT: _Z7vstore4Dv4_smPU3AS4s
; CHECK-NEXT: _Z7vstore4Dv4_smPs
; CHECK-NEXT: _Z7vstore4Dv4_tmPU3AS1t
; CHECK-NEXT: _Z7vstore4Dv4_tmPU3AS3t
; CHECK-NEXT: _Z7vstore4Dv4_tmPU3AS4t
; CHECK-NEXT: _Z7vstore4Dv4_tmPt
; CHECK-NEXT: _Z7vstore8Dv8_cmPU3AS1c
; CHECK-NEXT: _Z7vstore8Dv8_cmPU3AS3c
; CHECK-NEXT: _Z7vstore8Dv8_cmPU3AS4c
; CHECK-NEXT: _Z7vstore8Dv8_cmPc
; CHECK-NEXT: _Z7vstore8Dv8_dmPU3AS1d
; CHECK-NEXT: _Z7vstore8Dv8_dmPU3AS3d
; CHECK-NEXT: _Z7vstore8Dv8_dmPU3AS4d
; CHECK-NEXT: _Z7vstore8Dv8_dmPd
; CHECK-NEXT: _Z7vstore8Dv8_fmPU3AS1f
; CHECK-NEXT: _Z7vstore8Dv8_fmPU3AS3f
; CHECK-NEXT: _Z7vstore8Dv8_fmPU3AS4f
; CHECK-NEXT: _Z7vstore8Dv8_fmPf
; CHECK-NEXT: _Z7vstore8Dv8_hmPU3AS1h
; CHECK-NEXT: _Z7vstore8Dv8_hmPU3AS3h
; CHECK-NEXT: _Z7vstore8Dv8_hmPU3AS4h
; CHECK-NEXT: _Z7vstore8Dv8_hmPh
; CHECK-NEXT: _Z7vstore8Dv8_imPU3AS1i
; CHECK-NEXT: _Z7vstore8Dv8_imPU3AS3i
; CHECK-NEXT: _Z7vstore8Dv8_imPU3AS4i
; CHECK-NEXT: _Z7vstore8Dv8_imPi
; CHECK-NEXT: _Z7vstore8Dv8_jmPU3AS1j
; CHECK-NEXT: _Z7vstore8Dv8_jmPU3AS3j
; CHECK-NEXT: _Z7vstore8Dv8_jmPU3AS4j
; CHECK-NEXT: _Z7vstore8Dv8_jmPj
; CHECK-NEXT: _Z7vstore8Dv8_lmPU3AS1l
; CHECK-NEXT: _Z7vstore8Dv8_lmPU3AS3l
; CHECK-NEXT: _Z7vstore8Dv8_lmPU3AS4l
; CHECK-NEXT: _Z7vstore8Dv8_lmPl
; CHECK-NEXT: _Z7vstore8Dv8_mmPU3AS1m
; CHECK-NEXT: _Z7vstore8Dv8_mmPU3AS3m
; CHECK-NEXT: _Z7vstore8Dv8_mmPU3AS4m
; CHECK-NEXT: _Z7vstore8Dv8_mmPm
; CHECK-NEXT: _Z7vstore8Dv8_smPU3AS1s
; CHECK-NEXT: _Z7vstore8Dv8_smPU3AS3s
; CHECK-NEXT: _Z7vstore8Dv8_smPU3AS4s
; CHECK-NEXT: _Z7vstore8Dv8_smPs
; CHECK-NEXT: _Z7vstore8Dv8_tmPU3AS1t
; CHECK-NEXT: _Z7vstore8Dv8_tmPU3AS3t
; CHECK-NEXT: _Z7vstore8Dv8_tmPU3AS4t
; CHECK-NEXT: _Z7vstore8Dv8_tmPt
; CHECK-NEXT: _Z8abs_diffDv16_iS_
; CHECK-NEXT: _Z8abs_diffDv16_jS_
; CHECK-NEXT: _Z8abs_diffDv16_sS_
; CHECK-NEXT: _Z8abs_diffDv16_tS_
; CHECK-NEXT: _Z8abs_diffDv4_lS_
; CHECK-NEXT: _Z8abs_diffDv4_mS_
; CHECK-NEXT: _Z8abs_diffDv8_iS_
; CHECK-NEXT: _Z8abs_diffDv8_jS_
; CHECK-NEXT: _Z8abs_diffDv8_lS_
; CHECK-NEXT: _Z8abs_diffDv8_mS_
; CHECK-NEXT: _Z8atom_addPU3AS1Vff
; CHECK-NEXT: _Z8atom_addPU3AS1Vii
; CHECK-NEXT: _Z8atom_addPU3AS1Vjj
; CHECK-NEXT: _Z8atom_addPU3AS1Vll
; CHECK-NEXT: _Z8atom_addPU3AS1Vmm
; CHECK-NEXT: _Z8atom_addPU3AS1ff
; CHECK-NEXT: _Z8atom_addPU3AS1ii
; CHECK-NEXT: _Z8atom_addPU3AS1jj
; CHECK-NEXT: _Z8atom_addPU3AS1ll
; CHECK-NEXT: _Z8atom_addPU3AS1mm
; CHECK-NEXT: _Z8atom_addPU3AS3Vff
; CHECK-NEXT: _Z8atom_addPU3AS3Vii
; CHECK-NEXT: _Z8atom_addPU3AS3Vjj
; CHECK-NEXT: _Z8atom_addPU3AS3Vll
; CHECK-NEXT: _Z8atom_addPU3AS3Vmm
; CHECK-NEXT: _Z8atom_addPU3AS3ff
; CHECK-NEXT: _Z8atom_addPU3AS3ii
; CHECK-NEXT: _Z8atom_addPU3AS3jj
; CHECK-NEXT: _Z8atom_addPU3AS3ll
; CHECK-NEXT: _Z8atom_addPU3AS3mm
; CHECK-NEXT: _Z8atom_andPU3AS1Vii
; CHECK-NEXT: _Z8atom_andPU3AS1Vjj
; CHECK-NEXT: _Z8atom_andPU3AS1Vll
; CHECK-NEXT: _Z8atom_andPU3AS1Vmm
; CHECK-NEXT: _Z8atom_andPU3AS1ii
; CHECK-NEXT: _Z8atom_andPU3AS1jj
; CHECK-NEXT: _Z8atom_andPU3AS1ll
; CHECK-NEXT: _Z8atom_andPU3AS1mm
; CHECK-NEXT: _Z8atom_andPU3AS3Vii
; CHECK-NEXT: _Z8atom_andPU3AS3Vjj
; CHECK-NEXT: _Z8atom_andPU3AS3Vll
; CHECK-NEXT: _Z8atom_andPU3AS3Vmm
; CHECK-NEXT: _Z8atom_andPU3AS3ii
; CHECK-NEXT: _Z8atom_andPU3AS3jj
; CHECK-NEXT: _Z8atom_andPU3AS3ll
; CHECK-NEXT: _Z8atom_andPU3AS3mm
; CHECK-NEXT: _Z8atom_decPU3AS1Vi
; CHECK-NEXT: _Z8atom_decPU3AS1Vj
; CHECK-NEXT: _Z8atom_decPU3AS1Vl
; CHECK-NEXT: _Z8atom_decPU3AS1Vm
; CHECK-NEXT: _Z8atom_decPU3AS1i
; CHECK-NEXT: _Z8atom_decPU3AS1j
; CHECK-NEXT: _Z8atom_decPU3AS1l
; CHECK-NEXT: _Z8atom_decPU3AS1m
; CHECK-NEXT: _Z8atom_decPU3AS3Vi
; CHECK-NEXT: _Z8atom_decPU3AS3Vj
; CHECK-NEXT: _Z8atom_decPU3AS3Vl
; CHECK-NEXT: _Z8atom_decPU3AS3Vm
; CHECK-NEXT: _Z8atom_decPU3AS3i
; CHECK-NEXT: _Z8atom_decPU3AS3j
; CHECK-NEXT: _Z8atom_decPU3AS3l
; CHECK-NEXT: _Z8atom_decPU3AS3m
; CHECK-NEXT: _Z8atom_incPU3AS1Vi
; CHECK-NEXT: _Z8atom_incPU3AS1Vj
; CHECK-NEXT: _Z8atom_incPU3AS1Vl
; CHECK-NEXT: _Z8atom_incPU3AS1Vm
; CHECK-NEXT: _Z8atom_incPU3AS1i
; CHECK-NEXT: _Z8atom_incPU3AS1j
; CHECK-NEXT: _Z8atom_incPU3AS1l
; CHECK-NEXT: _Z8atom_incPU3AS1m
; CHECK-NEXT: _Z8atom_incPU3AS3Vi
; CHECK-NEXT: _Z8atom_incPU3AS3Vj
; CHECK-NEXT: _Z8atom_incPU3AS3Vl
; CHECK-NEXT: _Z8atom_incPU3AS3Vm
; CHECK-NEXT: _Z8atom_incPU3AS3i
; CHECK-NEXT: _Z8atom_incPU3AS3j
; CHECK-NEXT: _Z8atom_incPU3AS3l
; CHECK-NEXT: _Z8atom_incPU3AS3m
; CHECK-NEXT: _Z8atom_maxPU3AS1Vii
; CHECK-NEXT: _Z8atom_maxPU3AS1Vjj
; CHECK-NEXT: _Z8atom_maxPU3AS1Vll
; CHECK-NEXT: _Z8atom_maxPU3AS1Vmm
; CHECK-NEXT: _Z8atom_maxPU3AS1ii
; CHECK-NEXT: _Z8atom_maxPU3AS1jj
; CHECK-NEXT: _Z8atom_maxPU3AS1ll
; CHECK-NEXT: _Z8atom_maxPU3AS1mm
; CHECK-NEXT: _Z8atom_maxPU3AS3Vii
; CHECK-NEXT: _Z8atom_maxPU3AS3Vjj
; CHECK-NEXT: _Z8atom_maxPU3AS3Vll
; CHECK-NEXT: _Z8atom_maxPU3AS3Vmm
; CHECK-NEXT: _Z8atom_maxPU3AS3ii
; CHECK-NEXT: _Z8atom_maxPU3AS3jj
; CHECK-NEXT: _Z8atom_maxPU3AS3ll
; CHECK-NEXT: _Z8atom_maxPU3AS3mm
; CHECK-NEXT: _Z8atom_minPU3AS1Vii
; CHECK-NEXT: _Z8atom_minPU3AS1Vjj
; CHECK-NEXT: _Z8atom_minPU3AS1Vll
; CHECK-NEXT: _Z8atom_minPU3AS1Vmm
; CHECK-NEXT: _Z8atom_minPU3AS1ii
; CHECK-NEXT: _Z8atom_minPU3AS1jj
; CHECK-NEXT: _Z8atom_minPU3AS1ll
; CHECK-NEXT: _Z8atom_minPU3AS1mm
; CHECK-NEXT: _Z8atom_minPU3AS3Vii
; CHECK-NEXT: _Z8atom_minPU3AS3Vjj
; CHECK-NEXT: _Z8atom_minPU3AS3Vll
; CHECK-NEXT: _Z8atom_minPU3AS3Vmm
; CHECK-NEXT: _Z8atom_minPU3AS3ii
; CHECK-NEXT: _Z8atom_minPU3AS3jj
; CHECK-NEXT: _Z8atom_minPU3AS3ll
; CHECK-NEXT: _Z8atom_minPU3AS3mm
; CHECK-NEXT: _Z8atom_subPU3AS1Vii
; CHECK-NEXT: _Z8atom_subPU3AS1Vjj
; CHECK-NEXT: _Z8atom_subPU3AS1Vll
; CHECK-NEXT: _Z8atom_subPU3AS1Vmm
; CHECK-NEXT: _Z8atom_subPU3AS1ii
; CHECK-NEXT: _Z8atom_subPU3AS1jj
; CHECK-NEXT: _Z8atom_subPU3AS1ll
; CHECK-NEXT: _Z8atom_subPU3AS1mm
; CHECK-NEXT: _Z8atom_subPU3AS3Vii
; CHECK-NEXT: _Z8atom_subPU3AS3Vjj
; CHECK-NEXT: _Z8atom_subPU3AS3Vll
; CHECK-NEXT: _Z8atom_subPU3AS3Vmm
; CHECK-NEXT: _Z8atom_subPU3AS3ii
; CHECK-NEXT: _Z8atom_subPU3AS3jj
; CHECK-NEXT: _Z8atom_subPU3AS3ll
; CHECK-NEXT: _Z8atom_subPU3AS3mm
; CHECK-NEXT: _Z8atom_xorPU3AS1Vii
; CHECK-NEXT: _Z8atom_xorPU3AS1Vjj
; CHECK-NEXT: _Z8atom_xorPU3AS1Vll
; CHECK-NEXT: _Z8atom_xorPU3AS1Vmm
; CHECK-NEXT: _Z8atom_xorPU3AS1ii
; CHECK-NEXT: _Z8atom_xorPU3AS1jj
; CHECK-NEXT: _Z8atom_xorPU3AS1ll
; CHECK-NEXT: _Z8atom_xorPU3AS1mm
; CHECK-NEXT: _Z8atom_xorPU3AS3Vii
; CHECK-NEXT: _Z8atom_xorPU3AS3Vjj
; CHECK-NEXT: _Z8atom_xorPU3AS3Vll
; CHECK-NEXT: _Z8atom_xorPU3AS3Vmm
; CHECK-NEXT: _Z8atom_xorPU3AS3ii
; CHECK-NEXT: _Z8atom_xorPU3AS3jj
; CHECK-NEXT: _Z8atom_xorPU3AS3ll
; CHECK-NEXT: _Z8atom_xorPU3AS3mm
; CHECK-NEXT: _Z8exp10_rmDv16_f
; CHECK-NEXT: _Z8half_cosDv16_f
; CHECK-NEXT: _Z8half_expDv16_f
; CHECK-NEXT: _Z8half_logDv16_f
; CHECK-NEXT: _Z8half_sinDv16_f
; CHECK-NEXT: _Z8half_tanDv16_f
; CHECK-NEXT: _Z8isfiniteDv3_d
; CHECK-NEXT: _Z8isnormalDv3_d
; CHECK-NEXT: _Z8lgamma_rDv16_dPDv16_i
; CHECK-NEXT: _Z8lgamma_rDv16_dPU3AS1Dv16_i
; CHECK-NEXT: _Z8lgamma_rDv16_dPU3AS3Dv16_i
; CHECK-NEXT: _Z8lgamma_rDv16_dPU3AS4Dv16_i
; CHECK-NEXT: _Z8lgamma_rDv16_fPDv16_i
; CHECK-NEXT: _Z8lgamma_rDv16_fPU3AS1Dv16_i
; CHECK-NEXT: _Z8lgamma_rDv16_fPU3AS3Dv16_i
; CHECK-NEXT: _Z8lgamma_rDv16_fPU3AS4Dv16_i
; CHECK-NEXT: _Z8lgamma_rDv2_dPDv2_i
; CHECK-NEXT: _Z8lgamma_rDv2_dPU3AS1Dv2_i
; CHECK-NEXT: _Z8lgamma_rDv2_dPU3AS3Dv2_i
; CHECK-NEXT: _Z8lgamma_rDv2_dPU3AS4Dv2_i
; CHECK-NEXT: _Z8lgamma_rDv2_fPDv2_i
; CHECK-NEXT: _Z8lgamma_rDv2_fPU3AS1Dv2_i
; CHECK-NEXT: _Z8lgamma_rDv2_fPU3AS3Dv2_i
; CHECK-NEXT: _Z8lgamma_rDv2_fPU3AS4Dv2_i
; CHECK-NEXT: _Z8lgamma_rDv3_dPDv3_i
; CHECK-NEXT: _Z8lgamma_rDv3_dPU3AS1Dv3_i
; CHECK-NEXT: _Z8lgamma_rDv3_dPU3AS3Dv3_i
; CHECK-NEXT: _Z8lgamma_rDv3_dPU3AS4Dv3_i
; CHECK-NEXT: _Z8lgamma_rDv3_fPDv3_i
; CHECK-NEXT: _Z8lgamma_rDv3_fPU3AS1Dv3_i
; CHECK-NEXT: _Z8lgamma_rDv3_fPU3AS3Dv3_i
; CHECK-NEXT: _Z8lgamma_rDv3_fPU3AS4Dv3_i
; CHECK-NEXT: _Z8lgamma_rDv4_dPDv4_i
; CHECK-NEXT: _Z8lgamma_rDv4_dPU3AS1Dv4_i
; CHECK-NEXT: _Z8lgamma_rDv4_dPU3AS3Dv4_i
; CHECK-NEXT: _Z8lgamma_rDv4_dPU3AS4Dv4_i
; CHECK-NEXT: _Z8lgamma_rDv4_fPDv4_i
; CHECK-NEXT: _Z8lgamma_rDv4_fPU3AS1Dv4_i
; CHECK-NEXT: _Z8lgamma_rDv4_fPU3AS3Dv4_i
; CHECK-NEXT: _Z8lgamma_rDv4_fPU3AS4Dv4_i
; CHECK-NEXT: _Z8lgamma_rDv8_dPDv8_i
; CHECK-NEXT: _Z8lgamma_rDv8_dPU3AS1Dv8_i
; CHECK-NEXT: _Z8lgamma_rDv8_dPU3AS3Dv8_i
; CHECK-NEXT: _Z8lgamma_rDv8_dPU3AS4Dv8_i
; CHECK-NEXT: _Z8lgamma_rDv8_fPDv8_i
; CHECK-NEXT: _Z8lgamma_rDv8_fPU3AS1Dv8_i
; CHECK-NEXT: _Z8lgamma_rDv8_fPU3AS3Dv8_i
; CHECK-NEXT: _Z8lgamma_rDv8_fPU3AS4Dv8_i
; CHECK-NEXT: _Z8lgamma_rdPU3AS1i
; CHECK-NEXT: _Z8lgamma_rdPU3AS3i
; CHECK-NEXT: _Z8lgamma_rdPU3AS4i
; CHECK-NEXT: _Z8lgamma_rdPi
; CHECK-NEXT: _Z8lgamma_rfPU3AS1i
; CHECK-NEXT: _Z8lgamma_rfPU3AS3i
; CHECK-NEXT: _Z8lgamma_rfPU3AS4i
; CHECK-NEXT: _Z8lgamma_rfPi
; CHECK-NEXT: _Z8shuffle2Dv16_cS_Dv16_h
; CHECK-NEXT: _Z8shuffle2Dv16_cS_Dv2_h
; CHECK-NEXT: _Z8shuffle2Dv16_cS_Dv4_h
; CHECK-NEXT: _Z8shuffle2Dv16_cS_Dv8_h
; CHECK-NEXT: _Z8shuffle2Dv16_dS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv16_dS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv16_dS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv16_dS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv16_fS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv16_fS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv16_fS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv16_fS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv16_hS_Dv2_h
; CHECK-NEXT: _Z8shuffle2Dv16_hS_Dv4_h
; CHECK-NEXT: _Z8shuffle2Dv16_hS_Dv8_h
; CHECK-NEXT: _Z8shuffle2Dv16_hS_S_
; CHECK-NEXT: _Z8shuffle2Dv16_iS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv16_iS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv16_iS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv16_iS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv16_jS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv16_jS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv16_jS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv16_jS_S_
; CHECK-NEXT: _Z8shuffle2Dv16_lS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv16_lS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv16_lS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv16_lS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv16_mS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv16_mS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv16_mS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv16_mS_S_
; CHECK-NEXT: _Z8shuffle2Dv16_sS_Dv16_t
; CHECK-NEXT: _Z8shuffle2Dv16_sS_Dv2_t
; CHECK-NEXT: _Z8shuffle2Dv16_sS_Dv4_t
; CHECK-NEXT: _Z8shuffle2Dv16_sS_Dv8_t
; CHECK-NEXT: _Z8shuffle2Dv16_tS_Dv2_t
; CHECK-NEXT: _Z8shuffle2Dv16_tS_Dv4_t
; CHECK-NEXT: _Z8shuffle2Dv16_tS_Dv8_t
; CHECK-NEXT: _Z8shuffle2Dv16_tS_S_
; CHECK-NEXT: _Z8shuffle2Dv2_cS_Dv16_h
; CHECK-NEXT: _Z8shuffle2Dv2_cS_Dv2_h
; CHECK-NEXT: _Z8shuffle2Dv2_cS_Dv4_h
; CHECK-NEXT: _Z8shuffle2Dv2_cS_Dv8_h
; CHECK-NEXT: _Z8shuffle2Dv2_dS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv2_dS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv2_dS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv2_dS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv2_fS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv2_fS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv2_fS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv2_fS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv2_hS_Dv16_h
; CHECK-NEXT: _Z8shuffle2Dv2_hS_Dv4_h
; CHECK-NEXT: _Z8shuffle2Dv2_hS_Dv8_h
; CHECK-NEXT: _Z8shuffle2Dv2_hS_S_
; CHECK-NEXT: _Z8shuffle2Dv2_iS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv2_iS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv2_iS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv2_iS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv2_jS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv2_jS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv2_jS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv2_jS_S_
; CHECK-NEXT: _Z8shuffle2Dv2_lS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv2_lS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv2_lS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv2_lS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv2_mS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv2_mS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv2_mS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv2_mS_S_
; CHECK-NEXT: _Z8shuffle2Dv2_sS_Dv16_t
; CHECK-NEXT: _Z8shuffle2Dv2_sS_Dv2_t
; CHECK-NEXT: _Z8shuffle2Dv2_sS_Dv4_t
; CHECK-NEXT: _Z8shuffle2Dv2_sS_Dv8_t
; CHECK-NEXT: _Z8shuffle2Dv2_tS_Dv16_t
; CHECK-NEXT: _Z8shuffle2Dv2_tS_Dv4_t
; CHECK-NEXT: _Z8shuffle2Dv2_tS_Dv8_t
; CHECK-NEXT: _Z8shuffle2Dv2_tS_S_
; CHECK-NEXT: _Z8shuffle2Dv4_cS_Dv16_h
; CHECK-NEXT: _Z8shuffle2Dv4_cS_Dv2_h
; CHECK-NEXT: _Z8shuffle2Dv4_cS_Dv4_h
; CHECK-NEXT: _Z8shuffle2Dv4_cS_Dv8_h
; CHECK-NEXT: _Z8shuffle2Dv4_dS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv4_dS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv4_dS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv4_dS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv4_fS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv4_fS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv4_fS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv4_fS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv4_hS_Dv16_h
; CHECK-NEXT: _Z8shuffle2Dv4_hS_Dv2_h
; CHECK-NEXT: _Z8shuffle2Dv4_hS_Dv8_h
; CHECK-NEXT: _Z8shuffle2Dv4_hS_S_
; CHECK-NEXT: _Z8shuffle2Dv4_iS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv4_iS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv4_iS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv4_iS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv4_jS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv4_jS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv4_jS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv4_jS_S_
; CHECK-NEXT: _Z8shuffle2Dv4_lS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv4_lS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv4_lS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv4_lS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv4_mS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv4_mS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv4_mS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv4_mS_S_
; CHECK-NEXT: _Z8shuffle2Dv4_sS_Dv16_t
; CHECK-NEXT: _Z8shuffle2Dv4_sS_Dv2_t
; CHECK-NEXT: _Z8shuffle2Dv4_sS_Dv4_t
; CHECK-NEXT: _Z8shuffle2Dv4_sS_Dv8_t
; CHECK-NEXT: _Z8shuffle2Dv4_tS_Dv16_t
; CHECK-NEXT: _Z8shuffle2Dv4_tS_Dv2_t
; CHECK-NEXT: _Z8shuffle2Dv4_tS_Dv8_t
; CHECK-NEXT: _Z8shuffle2Dv4_tS_S_
; CHECK-NEXT: _Z8shuffle2Dv8_cS_Dv16_h
; CHECK-NEXT: _Z8shuffle2Dv8_cS_Dv2_h
; CHECK-NEXT: _Z8shuffle2Dv8_cS_Dv4_h
; CHECK-NEXT: _Z8shuffle2Dv8_cS_Dv8_h
; CHECK-NEXT: _Z8shuffle2Dv8_dS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv8_dS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv8_dS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv8_dS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv8_fS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv8_fS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv8_fS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv8_fS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv8_hS_Dv16_h
; CHECK-NEXT: _Z8shuffle2Dv8_hS_Dv2_h
; CHECK-NEXT: _Z8shuffle2Dv8_hS_Dv4_h
; CHECK-NEXT: _Z8shuffle2Dv8_hS_S_
; CHECK-NEXT: _Z8shuffle2Dv8_iS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv8_iS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv8_iS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv8_iS_Dv8_j
; CHECK-NEXT: _Z8shuffle2Dv8_jS_Dv16_j
; CHECK-NEXT: _Z8shuffle2Dv8_jS_Dv2_j
; CHECK-NEXT: _Z8shuffle2Dv8_jS_Dv4_j
; CHECK-NEXT: _Z8shuffle2Dv8_jS_S_
; CHECK-NEXT: _Z8shuffle2Dv8_lS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv8_lS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv8_lS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv8_lS_Dv8_m
; CHECK-NEXT: _Z8shuffle2Dv8_mS_Dv16_m
; CHECK-NEXT: _Z8shuffle2Dv8_mS_Dv2_m
; CHECK-NEXT: _Z8shuffle2Dv8_mS_Dv4_m
; CHECK-NEXT: _Z8shuffle2Dv8_mS_S_
; CHECK-NEXT: _Z8shuffle2Dv8_sS_Dv16_t
; CHECK-NEXT: _Z8shuffle2Dv8_sS_Dv2_t
; CHECK-NEXT: _Z8shuffle2Dv8_sS_Dv4_t
; CHECK-NEXT: _Z8shuffle2Dv8_sS_Dv8_t
; CHECK-NEXT: _Z8shuffle2Dv8_tS_Dv16_t
; CHECK-NEXT: _Z8shuffle2Dv8_tS_Dv2_t
; CHECK-NEXT: _Z8shuffle2Dv8_tS_Dv4_t
; CHECK-NEXT: _Z8shuffle2Dv8_tS_S_
; CHECK-NEXT: _Z8vstore16Dv16_cmPU3AS1c
; CHECK-NEXT: _Z8vstore16Dv16_cmPU3AS3c
; CHECK-NEXT: _Z8vstore16Dv16_cmPU3AS4c
; CHECK-NEXT: _Z8vstore16Dv16_cmPc
; CHECK-NEXT: _Z8vstore16Dv16_dmPU3AS1d
; CHECK-NEXT: _Z8vstore16Dv16_dmPU3AS3d
; CHECK-NEXT: _Z8vstore16Dv16_dmPU3AS4d
; CHECK-NEXT: _Z8vstore16Dv16_dmPd
; CHECK-NEXT: _Z8vstore16Dv16_fmPU3AS1f
; CHECK-NEXT: _Z8vstore16Dv16_fmPU3AS3f
; CHECK-NEXT: _Z8vstore16Dv16_fmPU3AS4f
; CHECK-NEXT: _Z8vstore16Dv16_fmPf
; CHECK-NEXT: _Z8vstore16Dv16_hmPU3AS1h
; CHECK-NEXT: _Z8vstore16Dv16_hmPU3AS3h
; CHECK-NEXT: _Z8vstore16Dv16_hmPU3AS4h
; CHECK-NEXT: _Z8vstore16Dv16_hmPh
; CHECK-NEXT: _Z8vstore16Dv16_imPU3AS1i
; CHECK-NEXT: _Z8vstore16Dv16_imPU3AS3i
; CHECK-NEXT: _Z8vstore16Dv16_imPU3AS4i
; CHECK-NEXT: _Z8vstore16Dv16_imPi
; CHECK-NEXT: _Z8vstore16Dv16_jmPU3AS1j
; CHECK-NEXT: _Z8vstore16Dv16_jmPU3AS3j
; CHECK-NEXT: _Z8vstore16Dv16_jmPU3AS4j
; CHECK-NEXT: _Z8vstore16Dv16_jmPj
; CHECK-NEXT: _Z8vstore16Dv16_lmPU3AS1l
; CHECK-NEXT: _Z8vstore16Dv16_lmPU3AS3l
; CHECK-NEXT: _Z8vstore16Dv16_lmPU3AS4l
; CHECK-NEXT: _Z8vstore16Dv16_lmPl
; CHECK-NEXT: _Z8vstore16Dv16_mmPU3AS1m
; CHECK-NEXT: _Z8vstore16Dv16_mmPU3AS3m
; CHECK-NEXT: _Z8vstore16Dv16_mmPU3AS4m
; CHECK-NEXT: _Z8vstore16Dv16_mmPm
; CHECK-NEXT: _Z8vstore16Dv16_smPU3AS1s
; CHECK-NEXT: _Z8vstore16Dv16_smPU3AS3s
; CHECK-NEXT: _Z8vstore16Dv16_smPU3AS4s
; CHECK-NEXT: _Z8vstore16Dv16_smPs
; CHECK-NEXT: _Z8vstore16Dv16_tmPU3AS1t
; CHECK-NEXT: _Z8vstore16Dv16_tmPU3AS3t
; CHECK-NEXT: _Z8vstore16Dv16_tmPU3AS4t
; CHECK-NEXT: _Z8vstore16Dv16_tmPt
; CHECK-NEXT: _Z9atom_xchgPU3AS1Vff
; CHECK-NEXT: _Z9atom_xchgPU3AS1Vii
; CHECK-NEXT: _Z9atom_xchgPU3AS1Vjj
; CHECK-NEXT: _Z9atom_xchgPU3AS1Vll
; CHECK-NEXT: _Z9atom_xchgPU3AS1Vmm
; CHECK-NEXT: _Z9atom_xchgPU3AS1ff
; CHECK-NEXT: _Z9atom_xchgPU3AS1ii
; CHECK-NEXT: _Z9atom_xchgPU3AS1jj
; CHECK-NEXT: _Z9atom_xchgPU3AS1ll
; CHECK-NEXT: _Z9atom_xchgPU3AS1mm
; CHECK-NEXT: _Z9atom_xchgPU3AS3Vff
; CHECK-NEXT: _Z9atom_xchgPU3AS3Vii
; CHECK-NEXT: _Z9atom_xchgPU3AS3Vjj
; CHECK-NEXT: _Z9atom_xchgPU3AS3Vll
; CHECK-NEXT: _Z9atom_xchgPU3AS3Vmm
; CHECK-NEXT: _Z9atom_xchgPU3AS3ff
; CHECK-NEXT: _Z9atom_xchgPU3AS3ii
; CHECK-NEXT: _Z9atom_xchgPU3AS3jj
; CHECK-NEXT: _Z9atom_xchgPU3AS3ll
; CHECK-NEXT: _Z9atom_xchgPU3AS3mm
; CHECK-NEXT: _Z9atomic_orPU3AS1Vii
; CHECK-NEXT: _Z9atomic_orPU3AS1Vjj
; CHECK-NEXT: _Z9atomic_orPU3AS3Vii
; CHECK-NEXT: _Z9atomic_orPU3AS3Vjj
; CHECK-NEXT: _Z9bitselectDv3_dS_S_
; CHECK-NEXT: _Z9bitselectDv3_lS_S_
; CHECK-NEXT: _Z9bitselectDv3_mS_S_
; CHECK-NEXT: _Z9divide_rmDv16_fS_
; CHECK-NEXT: _Z9get_fencePKv
; CHECK-NEXT: _Z9get_fencePU3AS1Kv
; CHECK-NEXT: _Z9get_fencePU3AS1v
; CHECK-NEXT: _Z9get_fencePU3AS3Kv
; CHECK-NEXT: _Z9get_fencePU3AS3v
; CHECK-NEXT: _Z9get_fencePU3AS4Kv
; CHECK-NEXT: _Z9get_fencePU3AS4v
; CHECK-NEXT: _Z9get_fencePv
; CHECK-NEXT: _Z9half_exp2Dv16_f
; CHECK-NEXT: _Z9half_log2Dv16_f
; CHECK-NEXT: _Z9half_powrDv16_fS_
; CHECK-NEXT: _Z9isorderedDv16_fS_
; CHECK-NEXT: _Z9isorderedDv3_dS_
; CHECK-NEXT: _Z9isorderedDv4_dS_
; CHECK-NEXT: _Z9isorderedDv8_dS_
; CHECK-NEXT: _Z9isorderedDv8_fS_
; CHECK-NEXT: _Z9mem_fencej
; CHECK-NEXT: _Z9nextafterDv16_fS_
; CHECK-NEXT: _Z9nextafterDv8_dS_
; CHECK-NEXT: _Z9remainderDv16_fS_
; CHECK-NEXT: _Z9remainderDv8_dS_
; CHECK-NEXT: _Z9sincos_rmDv16_fPS_
; CHECK-NEXT: _Z9sincos_rmDv16_fPU3AS1S_
; CHECK-NEXT: _Z9sincos_rmDv16_fPU3AS3S_
; CHECK-NEXT: _Z9sincos_rmDv16_fPU3AS4S_
; CHECK-NEXT: __async
; CHECK-NEXT: __builtin_IB_kmp_acquire_lock
; CHECK-NEXT: __builtin_IB_kmp_release_lock
; CHECK-NEXT: __commit_read_pipe
; CHECK-NEXT: __commit_write_pipe
; CHECK-NEXT: __create_task_sequence
; CHECK-NEXT: __enqueue_kernel_basic
; CHECK-NEXT: __enqueue_kernel_basic_events
; CHECK-NEXT: __flush_pipe_read_array
; CHECK-NEXT: __flush_pipe_write_array
; CHECK-NEXT: __flush_read_pipe
; CHECK-NEXT: __flush_write_pipe
; CHECK-NEXT: __get
; CHECK-NEXT: __get_kernel_max_sub_group_size_for_ndrange_impl
; CHECK-NEXT: __get_kernel_preferred_work_group_size_multiple_impl
; CHECK-NEXT: __get_kernel_sub_group_count_for_ndrange_impl
; CHECK-NEXT: __get_kernel_work_group_size_impl
; CHECK-NEXT: __get_pipe_max_packets_ro
; CHECK-NEXT: __get_pipe_max_packets_wo
; CHECK-NEXT: __get_pipe_num_packets_ro
; CHECK-NEXT: __get_pipe_num_packets_wo
; CHECK-NEXT: __ocl_allOne
; CHECK-NEXT: __ocl_allOne_i32
; CHECK-NEXT: __ocl_allOne_v16
; CHECK-NEXT: __ocl_allOne_v16_i32
; CHECK-NEXT: __ocl_allOne_v2
; CHECK-NEXT: __ocl_allOne_v2_i32
; CHECK-NEXT: __ocl_allOne_v4
; CHECK-NEXT: __ocl_allOne_v4_i32
; CHECK-NEXT: __ocl_allOne_v8
; CHECK-NEXT: __ocl_allOne_v8_i32
; CHECK-NEXT: __ocl_allZero
; CHECK-NEXT: __ocl_allZero_i32
; CHECK-NEXT: __ocl_allZero_v16
; CHECK-NEXT: __ocl_allZero_v16_i32
; CHECK-NEXT: __ocl_allZero_v2
; CHECK-NEXT: __ocl_allZero_v2_i32
; CHECK-NEXT: __ocl_allZero_v4
; CHECK-NEXT: __ocl_allZero_v4_i32
; CHECK-NEXT: __ocl_allZero_v8
; CHECK-NEXT: __ocl_allZero_v8_i32
; CHECK-NEXT: __ocl_gather_transpose_char_4x16
; CHECK-NEXT: __ocl_gather_transpose_char_4x4
; CHECK-NEXT: __ocl_gather_transpose_char_4x8
; CHECK-NEXT: __ocl_gather_transpose_float_4x4
; CHECK-NEXT: __ocl_gather_transpose_float_4x8
; CHECK-NEXT: __ocl_gather_transpose_int_4x4
; CHECK-NEXT: __ocl_gather_transpose_int_4x8
; CHECK-NEXT: __ocl_gather_transpose_short_4x16
; CHECK-NEXT: __ocl_gather_transpose_short_4x8
; CHECK-NEXT: __ocl_load_transpose_char_4x16
; CHECK-NEXT: __ocl_load_transpose_char_4x4
; CHECK-NEXT: __ocl_load_transpose_char_4x8
; CHECK-NEXT: __ocl_load_transpose_float_4x4
; CHECK-NEXT: __ocl_load_transpose_float_4x8
; CHECK-NEXT: __ocl_load_transpose_int_4x4
; CHECK-NEXT: __ocl_load_transpose_int_4x8
; CHECK-NEXT: __ocl_load_transpose_short_4x8
; CHECK-NEXT: __ocl_masked_gather_transpose_char_4x16
; CHECK-NEXT: __ocl_masked_gather_transpose_char_4x4
; CHECK-NEXT: __ocl_masked_gather_transpose_char_4x8
; CHECK-NEXT: __ocl_masked_gather_transpose_float_4x4
; CHECK-NEXT: __ocl_masked_gather_transpose_float_4x8
; CHECK-NEXT: __ocl_masked_gather_transpose_int_4x4
; CHECK-NEXT: __ocl_masked_gather_transpose_int_4x8
; CHECK-NEXT: __ocl_masked_gather_transpose_short_4x16
; CHECK-NEXT: __ocl_masked_gather_transpose_short_4x8
; CHECK-NEXT: __ocl_masked_load_char_4x4
; CHECK-NEXT: __ocl_masked_load_char_4x8
; CHECK-NEXT: __ocl_masked_load_double4
; CHECK-NEXT: __ocl_masked_load_double8
; CHECK-NEXT: __ocl_masked_load_float4
; CHECK-NEXT: __ocl_masked_load_float8
; CHECK-NEXT: __ocl_masked_load_float_4x4
; CHECK-NEXT: __ocl_masked_load_float_4x8
; CHECK-NEXT: __ocl_masked_load_int4
; CHECK-NEXT: __ocl_masked_load_int8
; CHECK-NEXT: __ocl_masked_load_int_4x4
; CHECK-NEXT: __ocl_masked_load_int_4x8
; CHECK-NEXT: __ocl_masked_load_long4
; CHECK-NEXT: __ocl_masked_load_long8
; CHECK-NEXT: __ocl_masked_load_short_4x4
; CHECK-NEXT: __ocl_masked_load_short_4x8
; CHECK-NEXT: __ocl_masked_load_transpose_char_4x4
; CHECK-NEXT: __ocl_masked_load_transpose_char_4x8
; CHECK-NEXT: __ocl_masked_load_transpose_float_4x4
; CHECK-NEXT: __ocl_masked_load_transpose_float_4x8
; CHECK-NEXT: __ocl_masked_load_transpose_int_4x4
; CHECK-NEXT: __ocl_masked_load_transpose_int_4x8
; CHECK-NEXT: __ocl_masked_load_transpose_short_4x8
; CHECK-NEXT: __ocl_masked_store_char_4x4
; CHECK-NEXT: __ocl_masked_store_char_4x8
; CHECK-NEXT: __ocl_masked_store_double4
; CHECK-NEXT: __ocl_masked_store_double8
; CHECK-NEXT: __ocl_masked_store_float4
; CHECK-NEXT: __ocl_masked_store_float8
; CHECK-NEXT: __ocl_masked_store_float_4x4
; CHECK-NEXT: __ocl_masked_store_float_4x8
; CHECK-NEXT: __ocl_masked_store_int4
; CHECK-NEXT: __ocl_masked_store_int8
; CHECK-NEXT: __ocl_masked_store_int_4x4
; CHECK-NEXT: __ocl_masked_store_int_4x8
; CHECK-NEXT: __ocl_masked_store_long4
; CHECK-NEXT: __ocl_masked_store_long8
; CHECK-NEXT: __ocl_masked_store_short_4x4
; CHECK-NEXT: __ocl_masked_store_short_4x8
; CHECK-NEXT: __ocl_masked_transpose_scatter_char_4x16
; CHECK-NEXT: __ocl_masked_transpose_scatter_char_4x4
; CHECK-NEXT: __ocl_masked_transpose_scatter_char_4x8
; CHECK-NEXT: __ocl_masked_transpose_scatter_float_4x4
; CHECK-NEXT: __ocl_masked_transpose_scatter_float_4x8
; CHECK-NEXT: __ocl_masked_transpose_scatter_int_4x4
; CHECK-NEXT: __ocl_masked_transpose_scatter_int_4x8
; CHECK-NEXT: __ocl_masked_transpose_scatter_short_4x8
; CHECK-NEXT: __ocl_masked_transpose_store_char_4x4
; CHECK-NEXT: __ocl_masked_transpose_store_char_4x8
; CHECK-NEXT: __ocl_masked_transpose_store_float_4x4
; CHECK-NEXT: __ocl_masked_transpose_store_float_4x8
; CHECK-NEXT: __ocl_masked_transpose_store_int_4x4
; CHECK-NEXT: __ocl_masked_transpose_store_int_4x8
; CHECK-NEXT: __ocl_masked_transpose_store_short_4x8
; CHECK-NEXT: __ocl_transpose_scatter_char_4x16
; CHECK-NEXT: __ocl_transpose_scatter_char_4x4
; CHECK-NEXT: __ocl_transpose_scatter_char_4x8
; CHECK-NEXT: __ocl_transpose_scatter_float_4x4
; CHECK-NEXT: __ocl_transpose_scatter_float_4x8
; CHECK-NEXT: __ocl_transpose_scatter_int_4x4
; CHECK-NEXT: __ocl_transpose_scatter_int_4x8
; CHECK-NEXT: __ocl_transpose_scatter_short_4x8
; CHECK-NEXT: __ocl_transpose_store_char_4x4
; CHECK-NEXT: __ocl_transpose_store_char_4x8
; CHECK-NEXT: __ocl_transpose_store_float_4x4
; CHECK-NEXT: __ocl_transpose_store_float_4x8
; CHECK-NEXT: __ocl_transpose_store_int_4x4
; CHECK-NEXT: __ocl_transpose_store_int_4x8
; CHECK-NEXT: __ocl_transpose_store_short_4x8
; CHECK-NEXT: __pipe_get_max_packets_fpga
; CHECK-NEXT: __pipe_get_total_size_fpga
; CHECK-NEXT: __pipe_init_array_fpga
; CHECK-NEXT: __pipe_init_fpga
; CHECK-NEXT: __pipe_release_fpga
; CHECK-NEXT: __read_pipe_2
; CHECK-NEXT: __read_pipe_2_fpga
; CHECK-NEXT: __read_pipe_2_io_fpga
; CHECK-NEXT: __read_pipe_4
; CHECK-NEXT: __release_task_sequence
; CHECK-NEXT: __reserve_read_pipe
; CHECK-NEXT: __reserve_write_pipe
; CHECK-NEXT: __store_read_pipe_use
; CHECK-NEXT: __store_write_pipe_use
; CHECK-NEXT: __work_group_commit_read_pipe
; CHECK-NEXT: __work_group_commit_write_pipe
; CHECK-NEXT: __work_group_reserve_read_pipe
; CHECK-NEXT: __work_group_reserve_write_pipe
; CHECK-NEXT: __write_pipe_2
; CHECK-NEXT: __write_pipe_2_fpga
; CHECK-NEXT: __write_pipe_2_io_fpga
; CHECK-NEXT: __write_pipe_4
; CHECK: advance
; CHECK: call_Image_FF_COORD_CBK
; CHECK-NEXT: call_Image_FI_READ_CBK
; CHECK-NEXT: call_Image_F_COORD_CBK
; CHECK-NEXT: call_Image_F_READ_CBK
; CHECK-NEXT: call_Image_F_WRITE_CBK
; CHECK-NEXT: call_Image_I_COORD_CBK
; CHECK-NEXT: call_Image_I_READ_CBK
; CHECK-NEXT: call_Image_I_WRITE_CBK
; CHECK-NEXT: call_Image_UI_READ_CBK
; CHECK-NEXT: call_Image_UI_WRITE_CBK
; CHECK-NEXT: call_SOA16_Image_I_COORD_CBK
; CHECK-NEXT: call_SOA16_Image_UI_READ_CBK
; CHECK-NEXT: call_SOA16_Image_UI_WRITE_CBK
; CHECK-NEXT: call_SOA4_Image_I_COORD_CBK
; CHECK-NEXT: call_SOA4_Image_UI_READ_CBK
; CHECK-NEXT: call_SOA4_Image_UI_WRITE_CBK
; CHECK-NEXT: call_SOA8_Image_I_COORD_CBK
; CHECK-NEXT: call_SOA8_Image_UI_READ_CBK
; CHECK-NEXT: call_SOA8_Image_UI_WRITE_CBK
; CHECK-NEXT: call_coord_translate_i_callback
; CHECK-NEXT: call_soa16_coord_translate_i_callback
; CHECK-NEXT: call_soa4_coord_translate_i_callback
; CHECK-NEXT: call_soa8_coord_translate_i_callback
; CHECK: get_buffer_capacity
; CHECK-NEXT: get_packet_ptr
; CHECK-NEXT: get_read_capacity
; CHECK-NEXT: get_write_capacity
; CHECK: intel_sub_group_ballot
; CHECK: reserve_read_buffer
; CHECK-NEXT: reserve_write_buffer
; CHECK: soa16_trans_coord_int_CLAMPTOEDGE_FALSE_NEAREST
; CHECK-NEXT: soa16_trans_coord_int_NONE_FALSE_NEAREST
; CHECK-NEXT: soa16_trans_coord_int_UNDEFINED
; CHECK: soa4_trans_coord_int_CLAMPTOEDGE_FALSE_NEAREST
; CHECK-NEXT: soa4_trans_coord_int_NONE_FALSE_NEAREST
; CHECK-NEXT: soa4_trans_coord_int_UNDEFINED
; CHECK: soa8_trans_coord_int_CLAMPTOEDGE_FALSE_NEAREST
; CHECK-NEXT: soa8_trans_coord_int_NONE_FALSE_NEAREST
; CHECK-NEXT: soa8_trans_coord_int_UNDEFINED
; CHECK-NEXT: trans_coord_int_CLAMPTOEDGE_FALSE_NEAREST
; CHECK-NEXT: trans_coord_int_NONE_FALSE_NEAREST
; CHECK-NEXT: trans_coord_int_UNDEFINED
