TRACE::2023-05-05.16:49:11::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:11::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:11::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:11::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:11::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:11::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-05.16:49:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-05-05.16:49:12::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform"
		}]
}
TRACE::2023-05-05.16:49:12::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-05-05.16:49:12::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-05-05.16:49:12::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform"
		}]
}
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:12::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:12::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:49:12::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:12::SCWMssOS::mss does not exists at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:12::SCWMssOS::Creating sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:12::SCWMssOS::Adding the swdes entry, created swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:12::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:12::SCWMssOS::Writing mss at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:12::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-05.16:49:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-05-05.16:49:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-05-05.16:49:12::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-05.16:49:12::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-05-05.16:49:16::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-05-05.16:49:16::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:16::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:49:16::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:16::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:16::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:16::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:16::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:16::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:16::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:16::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:16::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:16::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:16::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:16::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:16::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:16::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:16::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:16::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-05.16:49:16::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-05.16:49:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-05.16:49:16::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-05.16:49:16::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-05.16:49:16::SCWSystem::Not a boot domain 
LOG::2023-05-05.16:49:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-05.16:49:17::SCWDomain::Generating domain artifcats
TRACE::2023-05-05.16:49:17::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-05.16:49:17::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-05.16:49:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-05.16:49:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-05.16:49:17::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-05-05.16:49:17::SCWMssOS::skipping the bsp build ... 
TRACE::2023-05-05.16:49:17::SCWMssOS::Copying to export directory.
TRACE::2023-05-05.16:49:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-05.16:49:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-05.16:49:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-05.16:49:17::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-05.16:49:17::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-05.16:49:17::SCWPlatform::Started preparing the platform 
TRACE::2023-05-05.16:49:17::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-05.16:49:17::SCWSystem::dir created 
TRACE::2023-05-05.16:49:17::SCWSystem::Writing the bif 
TRACE::2023-05-05.16:49:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-05.16:49:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-05.16:49:17::SCWPlatform::Completed generating the platform
TRACE::2023-05-05.16:49:17::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:49:17::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-05.16:49:17::SCWPlatform::updated the xpfm file.
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:49:17::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:49:17::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-05.16:49:17::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:49:17::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-05-05.16:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:17::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:17::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-05.16:49:17::SCWPlatform::Clearing the existing platform
TRACE::2023-05-05.16:49:17::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-05.16:49:17::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:17::SCWSystem::Clearing the domains completed.
TRACE::2023-05-05.16:49:17::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:17::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:17::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-05.16:49:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-05.16:49:19::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-05.16:49:19::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:19::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:49:19::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:19::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:19::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:19::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-05-05.16:49:19::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.16:49:19::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:19::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:49:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:49:19::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:49:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-05.16:49:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:19::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:19::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:19::SCWReader::No isolation master present  
LOG::2023-05-05.16:49:45::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-05.16:49:45::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-05.16:49:45::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-05.16:49:45::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-05.16:49:45::SCWSystem::Not a boot domain 
LOG::2023-05-05.16:49:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-05.16:49:45::SCWDomain::Generating domain artifcats
TRACE::2023-05-05.16:49:45::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-05.16:49:45::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-05.16:49:45::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:45::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:45::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:45::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:45::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:45::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:49:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:49:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:45::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:45::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:45::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-05.16:49:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-05.16:49:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-05.16:49:45::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-05-05.16:49:45::SCWMssOS::doing bsp build ... 
TRACE::2023-05-05.16:49:45::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-05.16:49:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-05.16:49:45::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-05.16:49:45::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-05.16:49:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.16:49:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:49:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:49:45::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.16:49:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-05.16:49:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-05.16:49:45::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.16:49:45::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:49:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:49:45::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.16:49:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:49:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:49:45::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.16:49:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-05.16:49:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-05.16:49:45::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.16:49:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:49:45::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:49:45::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.16:49:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-05.16:49:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-05.16:49:46::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.16:49:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-05.16:49:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-05.16:49:46::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-05.16:49:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.16:49:46::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.16:49:46::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-05.16:49:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-05.16:49:46::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-05.16:49:46::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-05.16:49:47::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:49:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:49:47::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-05.16:49:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-05.16:49:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-05.16:49:47::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-05.16:49:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-05.16:49:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-05.16:49:48::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-05.16:49:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.16:49:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.16:49:49::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-05.16:49:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-05.16:49:50::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-05.16:49:50::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-05.16:49:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-05.16:49:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-05.16:49:51::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-05.16:49:53::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-05.16:49:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-05.16:49:53::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-05.16:49:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-05.16:49:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-05.16:49:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-05.16:49:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-05.16:49:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-05.16:49:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-05.16:49:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-05.16:49:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-05.16:49:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-05.16:49:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-05.16:49:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-05.16:49:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-05.16:49:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-05.16:49:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-05.16:49:53::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-05.16:49:53::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-05.16:49:53::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-05.16:49:53::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-05.16:49:53::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-05.16:49:53::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-05.16:49:53::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-05.16:49:53::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-05.16:49:53::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-05.16:49:53::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-05.16:49:53::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-05.16:49:53::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-05.16:49:54::SCWMssOS::'Finished building libraries'

TRACE::2023-05-05.16:49:54::SCWMssOS::Copying to export directory.
TRACE::2023-05-05.16:49:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-05.16:49:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-05.16:49:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-05.16:49:55::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-05.16:49:55::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-05.16:49:55::SCWPlatform::Started preparing the platform 
TRACE::2023-05-05.16:49:55::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-05.16:49:55::SCWSystem::dir created 
TRACE::2023-05-05.16:49:55::SCWSystem::Writing the bif 
TRACE::2023-05-05.16:49:55::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-05.16:49:55::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-05.16:49:55::SCWPlatform::Completed generating the platform
TRACE::2023-05-05.16:49:55::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:49:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:49:55::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:49:55::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:55::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:55::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:55::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:55::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:49:55::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:49:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:55::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:55::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:55::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-05.16:49:55::SCWPlatform::updated the xpfm file.
TRACE::2023-05-05.16:49:55::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:55::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:55::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:55::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:49:55::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:49:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:49:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:49:55::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:49:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:49:55::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:49:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:49:55::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:50:20::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:50:20::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:50:20::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::In reload Mss file.
TRACE::2023-05-05.16:50:20::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:50:20::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:50:20::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.16:50:20::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-05-05.16:50:20::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.16:50:20::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.16:50:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.16:50:20::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.16:50:20::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.16:50:20::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.16:50:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.16:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.16:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.16:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.16:50:20::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.16:50:20::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.16:50:20::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:31:29::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:31:29::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:31:29::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:31:29::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.17:31:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:31:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.17:31:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.17:31:30::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.17:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.17:31:30::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:31:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.17:31:30::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:31:30::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:31:30::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:31:30::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-05-05.17:31:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.17:31:30::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:32:10::SCWMssOS::In reload Mss file.
TRACE::2023-05-05.17:32:11::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:32:11::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:32:11::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:32:11::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.17:32:11::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:32:11::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.17:32:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.17:32:11::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.17:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.17:32:11::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:32:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.17:32:11::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:32:11::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:32:11::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:32:11::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-05-05.17:32:11::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.17:32:11::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:32:11::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:32:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.17:32:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.17:32:11::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.17:32:11::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:32:11::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:32:11::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:32:11::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.17:32:11::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.17:32:11::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.17:32:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.17:32:11::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.17:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.17:32:11::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:32:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.17:32:11::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.17:32:11::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:09::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:09::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:09::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:09::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.21:19:09::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:09::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.21:19:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.21:19:09::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.21:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.21:19:09::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.21:19:09::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:09::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:09::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:09::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-05-05.21:19:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.21:19:09::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:25::SCWMssOS::In reload Mss file.
TRACE::2023-05-05.21:19:25::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:25::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:25::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:25::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.21:19:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.21:19:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.21:19:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.21:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.21:19:25::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-05.21:19:25::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:25::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:25::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:25::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-05-05.21:19:25::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-05.21:19:25::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:25::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-05.21:19:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-05.21:19:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-05.21:19:25::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:25::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:25::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:25::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-05.21:19:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-05.21:19:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-05.21:19:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-05.21:19:25::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-05.21:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-05.21:19:25::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-05.21:19:25::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-05.21:19:25::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:15:48::SCWMssOS::cleaning the bsp 
TRACE::2023-05-06.00:15:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-05-06.00:15:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-05-06.00:15:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-05-06.00:15:48::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s clean 

TRACE::2023-05-06.00:15:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2023-05-06.00:15:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-05-06.00:15:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s clean 

TRACE::2023-05-06.00:15:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-05-06.00:15:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-05-06.00:15:50::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-05-06.00:16:43::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.00:16:43::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-06.00:16:43::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-06.00:16:43::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-06.00:16:43::SCWSystem::Not a boot domain 
LOG::2023-05-06.00:16:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-06.00:16:43::SCWDomain::Generating domain artifcats
TRACE::2023-05-06.00:16:43::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-06.00:16:43::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-06.00:16:43::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:43::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:43::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:43::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.00:16:43::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:43::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.00:16:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-06.00:16:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-06.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.00:16:43::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.00:16:43::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:43::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:43::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:43::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-05-06.00:16:43::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-06.00:16:43::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:43::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-06.00:16:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-06.00:16:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-06.00:16:44::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-05-06.00:16:44::SCWMssOS::doing bsp build ... 
TRACE::2023-05-06.00:16:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-06.00:16:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-06.00:16:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-06.00:16:44::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-06.00:16:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.00:16:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.00:16:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.00:16:44::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.00:16:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.00:16:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.00:16:44::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.00:16:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.00:16:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.00:16:44::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.00:16:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.00:16:44::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.00:16:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.00:16:44::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-06.00:16:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-06.00:16:45::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.00:16:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.00:16:45::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.00:16:45::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.00:16:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.00:16:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.00:16:45::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.00:16:45::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.00:16:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.00:16:45::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.00:16:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.00:16:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.00:16:45::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.00:16:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.00:16:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.00:16:45::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.00:16:46::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.00:16:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.00:16:46::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.00:16:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-06.00:16:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-06.00:16:47::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.00:16:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-06.00:16:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-06.00:16:47::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.00:16:48::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.00:16:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.00:16:48::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.00:16:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.00:16:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.00:16:49::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.00:16:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.00:16:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.00:16:51::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:16:53::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-06.00:16:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-06.00:16:53::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-06.00:16:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-06.00:16:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-06.00:16:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-06.00:16:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-06.00:16:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-06.00:16:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-06.00:16:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-06.00:16:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-06.00:16:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-06.00:16:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-06.00:16:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-06.00:16:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-06.00:16:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-06.00:16:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-06.00:16:53::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-06.00:16:53::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-06.00:16:53::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-06.00:16:53::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-06.00:16:53::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-06.00:16:53::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-06.00:16:53::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-06.00:16:53::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-06.00:16:53::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-06.00:16:53::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-06.00:16:53::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-06.00:16:53::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-06.00:16:53::SCWMssOS::'Finished building libraries'

TRACE::2023-05-06.00:16:54::SCWMssOS::Copying to export directory.
TRACE::2023-05-06.00:16:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-06.00:16:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-06.00:16:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-06.00:16:55::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-06.00:16:55::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.00:16:55::SCWPlatform::Started preparing the platform 
TRACE::2023-05-06.00:16:55::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.00:16:55::SCWSystem::dir created 
TRACE::2023-05-06.00:16:55::SCWSystem::Writing the bif 
TRACE::2023-05-06.00:16:55::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-06.00:16:55::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-06.00:16:55::SCWPlatform::Completed generating the platform
TRACE::2023-05-06.00:16:55::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.00:16:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.00:16:55::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.00:16:55::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:55::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:55::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:55::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.00:16:55::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.00:16:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-06.00:16:55::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-06.00:16:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.00:16:55::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-06.00:16:55::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:55::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-06.00:16:55::SCWPlatform::updated the xpfm file.
TRACE::2023-05-06.00:16:55::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:55::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:55::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:55::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.00:16:55::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:16:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.00:16:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-06.00:16:55::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-06.00:16:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.00:16:55::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:16:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-06.00:16:55::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:31:36::SCWMssOS::cleaning the bsp 
TRACE::2023-05-06.00:31:36::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-05-06.00:31:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-05-06.00:31:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-05-06.00:31:36::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s clean 

TRACE::2023-05-06.00:31:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2023-05-06.00:31:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-05-06.00:31:37::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s clean 

TRACE::2023-05-06.00:31:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-05-06.00:31:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-05-06.00:31:37::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-05-06.00:32:08::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.00:32:08::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-06.00:32:08::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-06.00:32:08::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-06.00:32:08::SCWSystem::Not a boot domain 
LOG::2023-05-06.00:32:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-06.00:32:08::SCWDomain::Generating domain artifcats
TRACE::2023-05-06.00:32:08::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-06.00:32:08::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-06.00:32:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.00:32:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.00:32:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-06.00:32:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-06.00:32:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.00:32:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:32:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-06.00:32:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:32:08::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-06.00:32:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:32:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-06.00:32:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-06.00:32:08::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-05-06.00:32:08::SCWMssOS::doing bsp build ... 
TRACE::2023-05-06.00:32:08::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-06.00:32:08::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-06.00:32:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-06.00:32:08::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-06.00:32:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.00:32:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.00:32:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.00:32:08::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.00:32:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.00:32:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.00:32:08::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.00:32:09::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.00:32:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.00:32:09::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.00:32:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.00:32:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.00:32:09::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.00:32:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-06.00:32:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-06.00:32:09::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.00:32:09::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.00:32:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.00:32:09::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.00:32:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.00:32:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.00:32:09::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.00:32:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.00:32:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.00:32:09::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.00:32:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.00:32:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.00:32:09::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.00:32:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.00:32:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.00:32:09::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.00:32:10::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.00:32:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.00:32:10::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.00:32:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-06.00:32:10::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-06.00:32:10::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.00:32:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-06.00:32:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-06.00:32:11::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.00:32:12::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.00:32:12::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.00:32:12::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.00:32:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.00:32:13::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.00:32:13::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.00:32:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.00:32:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.00:32:15::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.00:32:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-06.00:32:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-06.00:32:17::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-06.00:32:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-06.00:32:17::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-06.00:32:17::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-06.00:32:17::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-06.00:32:17::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-06.00:32:17::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-06.00:32:17::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-06.00:32:17::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-06.00:32:17::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-06.00:32:17::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-06.00:32:17::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-06.00:32:17::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-06.00:32:17::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-06.00:32:17::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-06.00:32:17::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-06.00:32:17::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-06.00:32:17::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-06.00:32:17::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-06.00:32:17::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-06.00:32:17::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-06.00:32:17::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-06.00:32:17::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-06.00:32:17::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-06.00:32:17::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-06.00:32:17::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-06.00:32:17::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-06.00:32:17::SCWMssOS::'Finished building libraries'

TRACE::2023-05-06.00:32:18::SCWMssOS::Copying to export directory.
TRACE::2023-05-06.00:32:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-06.00:32:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-06.00:32:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-06.00:32:18::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-06.00:32:18::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.00:32:18::SCWPlatform::Started preparing the platform 
TRACE::2023-05-06.00:32:18::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.00:32:18::SCWSystem::dir created 
TRACE::2023-05-06.00:32:18::SCWSystem::Writing the bif 
TRACE::2023-05-06.00:32:18::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-06.00:32:18::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-06.00:32:18::SCWPlatform::Completed generating the platform
TRACE::2023-05-06.00:32:18::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:32:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.00:32:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.00:32:19::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.00:32:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.00:32:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.00:32:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-06.00:32:19::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-06.00:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.00:32:19::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:32:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-06.00:32:19::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:32:19::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-06.00:32:19::SCWPlatform::updated the xpfm file.
TRACE::2023-05-06.00:32:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.00:32:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.00:32:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.00:32:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-05-06.00:32:19::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-05-06.00:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.00:32:19::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.00:32:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-06.00:32:19::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:17:55::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:55::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:55::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:17:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:17:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.16:17:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.16:17:57::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.16:17:57::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:17:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:17:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:17:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:17:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:17:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:17:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-06.16:17:57::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:17:57::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:17:57::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:17:57::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.16:17:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-06.16:17:57::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:17:57::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:17:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.16:17:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.16:17:57::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.16:17:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-06.16:17:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:17:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:17:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:17:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-05-06.16:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:17:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:17:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.16:17:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:17:57::SCWReader::No isolation master present  
TRACE::2023-05-06.16:19:55::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:55::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:55::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.16:19:55::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:19:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.16:19:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:19:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:19:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-05-06.16:19:56::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-05-06.16:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:19:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:19:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:19:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-05-06.16:19:56::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-05-06.16:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:19:56::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:19:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.16:19:56::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:19:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.16:19:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:19:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_27
TRACE::2023-05-06.16:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:19:56::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:19:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.16:19:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.16:19:56::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.16:19:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.16:19:56::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:19:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:19:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:19:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.16:19:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_28
TRACE::2023-05-06.16:19:57::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:19:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.16:19:57::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:19:57::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.16:19:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:19:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:19:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:19:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-05-06.16:19:57::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-05-06.16:19:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:19:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:19:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.16:19:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:19:57::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_n_adc_hardware_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_n_adc_hardware_v2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec631",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-06.16:20:14::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.16:20:14::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-06.16:20:15::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-06.16:20:15::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-06.16:20:15::SCWSystem::Not a boot domain 
LOG::2023-05-06.16:20:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-06.16:20:15::SCWDomain::Generating domain artifcats
TRACE::2023-05-06.16:20:15::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-06.16:20:15::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-06.16:20:15::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:15::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:15::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:15::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:20:15::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-05-06.16:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-05-06.16:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:20:15::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:20:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.16:20:15::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:20:15::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-06.16:20:15::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:20:15::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-06.16:20:24::SCWMssOS::doing bsp build ... 
TRACE::2023-05-06.16:20:24::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-06.16:20:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-06.16:20:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-06.16:20:24::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-06.16:20:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.16:20:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.16:20:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.16:20:24::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.16:20:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.16:20:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.16:20:24::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.16:20:24::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.16:20:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.16:20:24::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.16:20:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.16:20:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.16:20:24::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.16:20:25::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-06.16:20:25::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-06.16:20:25::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.16:20:25::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.16:20:25::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.16:20:25::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.16:20:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.16:20:25::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.16:20:25::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.16:20:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.16:20:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.16:20:26::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.16:20:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.16:20:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.16:20:26::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.16:20:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.16:20:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.16:20:26::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.16:20:28::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.16:20:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.16:20:28::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.16:20:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-06.16:20:29::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-06.16:20:29::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.16:20:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-06.16:20:29::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-06.16:20:29::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.16:20:30::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.16:20:30::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.16:20:30::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.16:20:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.16:20:32::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.16:20:32::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.16:20:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.16:20:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.16:20:35::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.16:20:38::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-06.16:20:39::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-06.16:20:39::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-06.16:20:39::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-06.16:20:39::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-06.16:20:39::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-06.16:20:39::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-06.16:20:39::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-06.16:20:39::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-06.16:20:39::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-06.16:20:39::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-06.16:20:39::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-06.16:20:39::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-06.16:20:39::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-06.16:20:39::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-06.16:20:39::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-06.16:20:39::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-06.16:20:39::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-06.16:20:39::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-06.16:20:39::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-06.16:20:39::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-06.16:20:39::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-06.16:20:39::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-06.16:20:39::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-06.16:20:39::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-06.16:20:39::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-06.16:20:39::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-06.16:20:39::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-06.16:20:39::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-06.16:20:39::SCWMssOS::'Finished building libraries'

TRACE::2023-05-06.16:20:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-06.16:20:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-06.16:20:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-06.16:20:40::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-06.16:20:40::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.16:20:40::SCWPlatform::Started preparing the platform 
TRACE::2023-05-06.16:20:40::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.16:20:40::SCWSystem::dir created 
TRACE::2023-05-06.16:20:40::SCWSystem::Writing the bif 
TRACE::2023-05-06.16:20:40::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-06.16:20:40::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-06.16:20:40::SCWPlatform::Completed generating the platform
TRACE::2023-05-06.16:20:40::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:20:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.16:20:40::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:20:40::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.16:20:40::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:40::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:40::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:40::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:20:40::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:20:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-05-06.16:20:40::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-05-06.16:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:20:40::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:20:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.16:20:40::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:20:40::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_n_adc_hardware_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_n_adc_hardware_v2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-06.16:20:40::SCWPlatform::updated the xpfm file.
TRACE::2023-05-06.16:20:41::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:41::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:41::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:41::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.16:20:41::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.16:20:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.16:20:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-05-06.16:20:41::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-05-06.16:20:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.16:20:41::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.16:20:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.16:20:41::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:01::SCWPlatform::Clearing the existing platform
TRACE::2023-05-06.19:28:01::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-06.19:28:01::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:02::SCWSystem::Clearing the domains completed.
TRACE::2023-05-06.19:28:02::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-06.19:28:02::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:02::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:02::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:02::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:02::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:02::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:02::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:02::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:02::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:02::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:02::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:02::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.19:28:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_30
TRACE::2023-05-06.19:28:03::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:28:03::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:28:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-06.19:28:04::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:04::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:04::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:04::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:28:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-06.19:28:04::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:04::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.19:28:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.19:28:04::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:28:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-06.19:28:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-05-06.19:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:28:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:04::SCWReader::No isolation master present  
TRACE::2023-05-06.19:28:14::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:14::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:14::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.19:28:14::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:14::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.19:28:15::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:15::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-05-06.19:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-05-06.19:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:15::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:15::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-05-06.19:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-05-06.19:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:15::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:28:15::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:15::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.19:28:15::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_31
TRACE::2023-05-06.19:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:15::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.19:28:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.19:28:15::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:28:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.19:28:15::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:15::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:15::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:15::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.19:28:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_32
TRACE::2023-05-06.19:28:16::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:28:16::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:16::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:28:16::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:16::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:16::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:16::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:16::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:16::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-05-06.19:28:16::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-05-06.19:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:16::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:28:16::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:16::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_n_adc_hardware_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_n_adc_hardware_v2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec631",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-06.19:28:48::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:28:48::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-06.19:28:48::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-06.19:28:48::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-06.19:28:48::SCWSystem::Not a boot domain 
LOG::2023-05-06.19:28:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-06.19:28:48::SCWDomain::Generating domain artifcats
TRACE::2023-05-06.19:28:48::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-06.19:28:48::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-06.19:28:48::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:48::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:48::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:48::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:28:48::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:28:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:28:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-05-06.19:28:48::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-05-06.19:28:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:28:48::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:28:48::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:48::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-06.19:28:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:28:49::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-06.19:29:00::SCWMssOS::doing bsp build ... 
TRACE::2023-05-06.19:29:00::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-06.19:29:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-06.19:29:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-06.19:29:01::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-06.19:29:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.19:29:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.19:29:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.19:29:01::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.19:29:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.19:29:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.19:29:01::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.19:29:01::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.19:29:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.19:29:01::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.19:29:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:29:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:29:01::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.19:29:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-06.19:29:02::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-06.19:29:02::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.19:29:02::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.19:29:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.19:29:02::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.19:29:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.19:29:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.19:29:02::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.19:29:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.19:29:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.19:29:02::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.19:29:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.19:29:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.19:29:03::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.19:29:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.19:29:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.19:29:03::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.19:29:05::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:29:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:29:05::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.19:29:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-06.19:29:07::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-06.19:29:07::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.19:29:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-06.19:29:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-06.19:29:07::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.19:29:09::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.19:29:09::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.19:29:09::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.19:29:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.19:29:11::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.19:29:11::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.19:29:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:29:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:29:13::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:29:16::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-06.19:29:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-06.19:29:16::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-06.19:29:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-06.19:29:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-06.19:29:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-06.19:29:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-06.19:29:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-06.19:29:16::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-06.19:29:16::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-06.19:29:16::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-06.19:29:16::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-06.19:29:16::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-06.19:29:16::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-06.19:29:16::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-06.19:29:16::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-06.19:29:16::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-06.19:29:16::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-06.19:29:16::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-06.19:29:16::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-06.19:29:16::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-06.19:29:16::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-06.19:29:16::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-06.19:29:16::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-06.19:29:16::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-06.19:29:16::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-06.19:29:16::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-06.19:29:16::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-06.19:29:16::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-06.19:29:16::SCWMssOS::'Finished building libraries'

TRACE::2023-05-06.19:29:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-06.19:29:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-06.19:29:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-06.19:29:17::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-06.19:29:17::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:29:17::SCWPlatform::Started preparing the platform 
TRACE::2023-05-06.19:29:17::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:29:17::SCWSystem::dir created 
TRACE::2023-05-06.19:29:17::SCWSystem::Writing the bif 
TRACE::2023-05-06.19:29:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-06.19:29:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-06.19:29:17::SCWPlatform::Completed generating the platform
TRACE::2023-05-06.19:29:17::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:29:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:29:17::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:29:17::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:29:17::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:29:17::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:29:17::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:29:17::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:29:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:29:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:29:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-05-06.19:29:18::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-05-06.19:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:29:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:29:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:29:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:29:18::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_n_adc_hardware_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_n_adc_hardware_v2.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-06.19:29:18::SCWPlatform::updated the xpfm file.
TRACE::2023-05-06.19:29:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:29:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:29:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:29:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:29:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:29:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:29:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-05-06.19:29:18::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-05-06.19:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:29:18::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:29:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:29:18::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:47::SCWPlatform::Clearing the existing platform
TRACE::2023-05-06.19:33:47::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-06.19:33:47::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:47::SCWSystem::Clearing the domains completed.
TRACE::2023-05-06.19:33:47::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-06.19:33:47::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:47::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:47::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:47::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:47::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:47::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:48::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:48::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:48::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:48::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:48::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:48::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.19:33:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:33:49::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:33:49::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:49::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-06.19:33:49::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:49::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:49::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:49::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:33:49::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-06.19:33:49::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:49::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.19:33:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.19:33:49::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:33:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-06.19:33:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:49::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:49::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2023-05-06.19:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:49::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:33:49::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:49::SCWReader::No isolation master present  
TRACE::2023-05-06.19:33:54::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:54::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:54::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.19:33:55::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:55::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.19:33:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2023-05-06.19:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2023-05-06.19:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_n_adc_hardware_v2.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2023-05-06.19:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2023-05-06.19:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:56::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:33:56::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.19:33:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_34
TRACE::2023-05-06.19:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:56::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.19:33:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.19:33:56::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:33:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.19:33:56::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:56::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:56::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:56::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.19:33:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_35
TRACE::2023-05-06.19:33:57::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:33:57::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:57::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:33:57::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:57::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:33:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:33:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:33:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2023-05-06.19:33:57::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2023-05-06.19:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:33:57::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:33:57::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:33:57::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec631",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-06.19:34:04::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:34:04::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-06.19:34:04::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-06.19:34:04::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-06.19:34:04::SCWSystem::Not a boot domain 
LOG::2023-05-06.19:34:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-06.19:34:04::SCWDomain::Generating domain artifcats
TRACE::2023-05-06.19:34:04::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-06.19:34:04::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-06.19:34:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:34:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:34:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2023-05-06.19:34:04::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2023-05-06.19:34:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:34:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:34:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:34:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:34:04::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-06.19:34:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:34:05::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-06.19:34:08::SCWMssOS::doing bsp build ... 
TRACE::2023-05-06.19:34:08::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-06.19:34:08::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-06.19:34:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-06.19:34:08::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-06.19:34:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.19:34:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.19:34:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.19:34:08::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.19:34:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.19:34:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.19:34:08::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.19:34:08::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.19:34:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.19:34:08::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.19:34:08::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:34:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:34:08::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.19:34:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-06.19:34:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-06.19:34:09::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.19:34:09::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.19:34:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.19:34:09::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.19:34:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.19:34:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.19:34:09::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.19:34:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.19:34:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.19:34:09::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.19:34:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.19:34:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.19:34:10::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.19:34:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.19:34:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.19:34:10::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.19:34:11::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:34:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:34:11::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.19:34:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-06.19:34:12::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-06.19:34:12::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.19:34:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-06.19:34:12::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-06.19:34:12::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.19:34:13::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.19:34:13::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.19:34:13::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.19:34:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.19:34:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.19:34:15::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.19:34:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:34:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:34:17::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:34:20::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-06.19:34:21::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-06.19:34:21::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-06.19:34:21::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-06.19:34:21::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-06.19:34:21::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-06.19:34:21::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-06.19:34:21::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-06.19:34:21::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-06.19:34:21::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-06.19:34:21::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-06.19:34:21::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-06.19:34:21::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-06.19:34:21::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-06.19:34:21::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-06.19:34:21::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-06.19:34:21::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-06.19:34:21::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-06.19:34:21::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-06.19:34:21::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-06.19:34:21::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-06.19:34:21::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-06.19:34:21::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-06.19:34:21::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-06.19:34:21::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-06.19:34:21::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-06.19:34:21::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-06.19:34:21::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-06.19:34:21::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-06.19:34:21::SCWMssOS::'Finished building libraries'

TRACE::2023-05-06.19:34:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-06.19:34:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-06.19:34:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-06.19:34:22::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-06.19:34:22::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:34:22::SCWPlatform::Started preparing the platform 
TRACE::2023-05-06.19:34:22::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:34:22::SCWSystem::dir created 
TRACE::2023-05-06.19:34:22::SCWSystem::Writing the bif 
TRACE::2023-05-06.19:34:22::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-06.19:34:22::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-06.19:34:22::SCWPlatform::Completed generating the platform
TRACE::2023-05-06.19:34:22::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:34:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:34:22::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:34:22::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:34:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:34:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:34:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2023-05-06.19:34:22::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2023-05-06.19:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:34:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:34:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:34:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:34:22::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_n_eth_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_n_eth_v1.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-06.19:34:22::SCWPlatform::updated the xpfm file.
TRACE::2023-05-06.19:34:22::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:22::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:22::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:22::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:34:22::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:34:22::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:34:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2023-05-06.19:34:22::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2023-05-06.19:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:34:22::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:34:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:34:22::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:50::SCWPlatform::Clearing the existing platform
TRACE::2023-05-06.19:45:50::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-06.19:45:50::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:50::SCWSystem::Clearing the domains completed.
TRACE::2023-05-06.19:45:50::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-06.19:45:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:50::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:50::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:50::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:50::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:50::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:50::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:50::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:50::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.19:45:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:45:51::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:45:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:45:51::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-06.19:45:51::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:51::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:51::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:51::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:45:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-06.19:45:51::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:51::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.19:45:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.19:45:51::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:45:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-06.19:45:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:51::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:51::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-05-06.19:45:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:45:51::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:45:51::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:51::SCWReader::No isolation master present  
TRACE::2023-05-06.19:45:57::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:57::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:57::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.19:45:57::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:57::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:45:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.19:45:59::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:59::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-05-06.19:45:59::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-05-06.19:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:45:59::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:59::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_n_eth_v1.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-05-06.19:45:59::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-05-06.19:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:45:59::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:45:59::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:59::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.19:45:59::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:59::SCWPlatform::update - Opened existing hwdb design_1_wrapper_38
TRACE::2023-05-06.19:45:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:45:59::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.19:45:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.19:45:59::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:45:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.19:45:59::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:45:59::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:45:59::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:45:59::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:45:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.19:46:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_39
TRACE::2023-05-06.19:46:00::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:46:00::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:00::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:46:00::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:00::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:00::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:00::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:46:00::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:46:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_39
TRACE::2023-05-06.19:46:00::SCWPlatform::Opened existing hwdb design_1_wrapper_39
TRACE::2023-05-06.19:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:46:00::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:46:00::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:00::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_adc_hw_design_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_adc_hw_design_v3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec631",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-06.19:46:08::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:46:08::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-06.19:46:08::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-06.19:46:08::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-06.19:46:08::SCWSystem::Not a boot domain 
LOG::2023-05-06.19:46:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-06.19:46:08::SCWDomain::Generating domain artifcats
TRACE::2023-05-06.19:46:08::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-06.19:46:08::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-06.19:46:08::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:08::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:08::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:08::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:46:08::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:08::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:46:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_39
TRACE::2023-05-06.19:46:08::SCWPlatform::Opened existing hwdb design_1_wrapper_39
TRACE::2023-05-06.19:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:46:08::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:46:08::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:08::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-06.19:46:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:09::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-06.19:46:13::SCWMssOS::doing bsp build ... 
TRACE::2023-05-06.19:46:13::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-06.19:46:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-06.19:46:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-06.19:46:13::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-06.19:46:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.19:46:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.19:46:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.19:46:13::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.19:46:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.19:46:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.19:46:13::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.19:46:14::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.19:46:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.19:46:14::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.19:46:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:46:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:46:14::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.19:46:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-06.19:46:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-06.19:46:14::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.19:46:14::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.19:46:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.19:46:14::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.19:46:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.19:46:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.19:46:14::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.19:46:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.19:46:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.19:46:15::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.19:46:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.19:46:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.19:46:16::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.19:46:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.19:46:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.19:46:16::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.19:46:17::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:46:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:46:17::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.19:46:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-06.19:46:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-06.19:46:18::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.19:46:19::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-06.19:46:19::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-06.19:46:19::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.19:46:20::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.19:46:20::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.19:46:20::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.19:46:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.19:46:22::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.19:46:22::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.19:46:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:46:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:46:25::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:46:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-06.19:46:29::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-06.19:46:29::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-06.19:46:29::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-06.19:46:29::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-06.19:46:29::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-06.19:46:29::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-06.19:46:29::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-06.19:46:29::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-06.19:46:29::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-06.19:46:29::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-06.19:46:29::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-06.19:46:29::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-06.19:46:29::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-06.19:46:29::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-06.19:46:29::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-06.19:46:29::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-06.19:46:29::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-06.19:46:29::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-06.19:46:29::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-06.19:46:29::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-06.19:46:29::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-06.19:46:29::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-06.19:46:29::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-06.19:46:29::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-06.19:46:29::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-06.19:46:29::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-06.19:46:29::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-06.19:46:29::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-06.19:46:29::SCWMssOS::'Finished building libraries'

TRACE::2023-05-06.19:46:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-06.19:46:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-06.19:46:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-06.19:46:30::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-06.19:46:30::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:46:30::SCWPlatform::Started preparing the platform 
TRACE::2023-05-06.19:46:30::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:46:30::SCWSystem::dir created 
TRACE::2023-05-06.19:46:30::SCWSystem::Writing the bif 
TRACE::2023-05-06.19:46:30::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-06.19:46:30::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-06.19:46:30::SCWPlatform::Completed generating the platform
TRACE::2023-05-06.19:46:30::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:46:30::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:30::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:46:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:46:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:46:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_39
TRACE::2023-05-06.19:46:30::SCWPlatform::Opened existing hwdb design_1_wrapper_39
TRACE::2023-05-06.19:46:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:46:30::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:46:30::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:30::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_adc_hw_design_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_adc_hw_design_v3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-06.19:46:30::SCWPlatform::updated the xpfm file.
TRACE::2023-05-06.19:46:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:30::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:46:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:46:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:46:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_39
TRACE::2023-05-06.19:46:30::SCWPlatform::Opened existing hwdb design_1_wrapper_39
TRACE::2023-05-06.19:46:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:46:30::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:46:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:46:30::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:01::SCWPlatform::Clearing the existing platform
TRACE::2023-05-06.19:58:01::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-06.19:58:01::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:01::SCWSystem::Clearing the domains completed.
TRACE::2023-05-06.19:58:01::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-06.19:58:01::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:01::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:01::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:01::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:01::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:01::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:01::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:01::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:01::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:01::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.19:58:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:58:03::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:58:03::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:03::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:03::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:03::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:03::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:03::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-06.19:58:03::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:03::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:03::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:03::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:58:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-06.19:58:03::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:03::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.19:58:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.19:58:03::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:58:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-06.19:58:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:03::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-05-06.19:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:03::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:58:03::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:03::SCWReader::No isolation master present  
TRACE::2023-05-06.19:58:30::SCWPlatform::Clearing the existing platform
TRACE::2023-05-06.19:58:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-06.19:58:30::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:30::SCWSystem::Clearing the domains completed.
TRACE::2023-05-06.19:58:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-06.19:58:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:30::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:30::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:30::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:30::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:30::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:30::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:30::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:31::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:31::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:31::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:31::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.19:58:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:58:32::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:58:32::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:32::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:32::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:32::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:32::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:32::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-06.19:58:32::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:32::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:32::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:32::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:58:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-06.19:58:32::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:32::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.19:58:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.19:58:32::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:58:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-06.19:58:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:32::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:32::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-05-06.19:58:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:32::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:58:32::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:32::SCWReader::No isolation master present  
TRACE::2023-05-06.19:58:36::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:36::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:36::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.19:58:36::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:36::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.19:58:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-05-06.19:58:37::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-05-06.19:58:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-05-06.19:58:37::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-05-06.19:58:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:37::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:58:37::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-06.19:58:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:37::SCWPlatform::update - Opened existing hwdb design_1_wrapper_43
TRACE::2023-05-06.19:58:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:37::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-06.19:58:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-06.19:58:37::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:58:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-05-06.19:58:37::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:37::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:37::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:37::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-06.19:58:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_44
TRACE::2023-05-06.19:58:38::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:58:38::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:38::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:58:38::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:38::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:38::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:38::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:38::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:38::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2023-05-06.19:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2023-05-06.19:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:38::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:58:38::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:38::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_adc_hw_design_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_adc_hw_design_v3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec631",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-06.19:58:46::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:58:46::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-06.19:58:46::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-06.19:58:46::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-06.19:58:46::SCWSystem::Not a boot domain 
LOG::2023-05-06.19:58:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-06.19:58:46::SCWDomain::Generating domain artifcats
TRACE::2023-05-06.19:58:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-06.19:58:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-06.19:58:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:58:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:58:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2023-05-06.19:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2023-05-06.19:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:58:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:58:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:46::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-06.19:58:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:58:46::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-06.19:58:49::SCWMssOS::doing bsp build ... 
TRACE::2023-05-06.19:58:49::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-06.19:58:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-06.19:58:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-06.19:58:50::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-06.19:58:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.19:58:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.19:58:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.19:58:50::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.19:58:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-06.19:58:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-06.19:58:50::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.19:58:50::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.19:58:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.19:58:50::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.19:58:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:58:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:58:50::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.19:58:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-06.19:58:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-06.19:58:50::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.19:58:50::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.19:58:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.19:58:50::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.19:58:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-06.19:58:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-06.19:58:50::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.19:58:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-06.19:58:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-06.19:58:51::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-06.19:58:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.19:58:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.19:58:52::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-06.19:58:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-06.19:58:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-06.19:58:52::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-06.19:58:52::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:58:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:58:52::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-06.19:58:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-06.19:58:53::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-06.19:58:53::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-06.19:58:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-06.19:58:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-06.19:58:54::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-06.19:58:55::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.19:58:55::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.19:58:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-06.19:58:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-06.19:58:57::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-06.19:58:57::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:58:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-06.19:58:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-06.19:58:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-06.19:58:59::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-06.19:59:02::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-06.19:59:02::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-06.19:59:02::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-06.19:59:02::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-06.19:59:02::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-06.19:59:02::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-06.19:59:02::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-06.19:59:02::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-06.19:59:02::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-06.19:59:02::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-06.19:59:02::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-06.19:59:02::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-06.19:59:02::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-06.19:59:02::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-06.19:59:02::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-06.19:59:02::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-06.19:59:02::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-06.19:59:02::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-06.19:59:02::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-06.19:59:02::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-06.19:59:02::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-06.19:59:02::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-06.19:59:02::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-06.19:59:02::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-06.19:59:02::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-06.19:59:02::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-06.19:59:02::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-06.19:59:02::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-06.19:59:02::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-06.19:59:02::SCWMssOS::'Finished building libraries'

TRACE::2023-05-06.19:59:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-06.19:59:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-06.19:59:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-06.19:59:03::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-06.19:59:03::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:59:03::SCWPlatform::Started preparing the platform 
TRACE::2023-05-06.19:59:03::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-06.19:59:03::SCWSystem::dir created 
TRACE::2023-05-06.19:59:03::SCWSystem::Writing the bif 
TRACE::2023-05-06.19:59:03::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-06.19:59:03::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-06.19:59:03::SCWPlatform::Completed generating the platform
TRACE::2023-05-06.19:59:03::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:59:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-06.19:59:03::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:59:03::SCWMssOS::Commit changes completed.
TRACE::2023-05-06.19:59:03::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:59:03::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:59:03::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:59:03::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:59:03::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:59:03::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:59:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2023-05-06.19:59:03::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2023-05-06.19:59:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:59:03::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:59:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:59:03::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:59:03::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_adc_hw_design_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_adc_hw_design_v3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-06.19:59:03::SCWPlatform::updated the xpfm file.
TRACE::2023-05-06.19:59:04::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:59:04::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:59:04::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:59:04::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-06.19:59:04::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-06.19:59:04::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-06.19:59:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2023-05-06.19:59:04::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2023-05-06.19:59:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-06.19:59:04::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-06.19:59:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-06.19:59:04::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:25::SCWPlatform::Clearing the existing platform
TRACE::2023-05-07.00:24:25::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-07.00:24:25::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:25::SCWSystem::Clearing the domains completed.
TRACE::2023-05-07.00:24:25::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-07.00:24:25::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:25::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:25::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:25::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:25::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:25::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:25::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:25::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:25::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:25::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-07.00:24:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:24:27::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:24:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:27::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:27::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:27::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:27::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:27::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-07.00:24:27::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:27::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:27::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:27::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-07.00:24:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-07.00:24:27::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:27::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-07.00:24:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-07.00:24:27::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.00:24:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-07.00:24:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:27::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:27::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-05-07.00:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:27::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-07.00:24:27::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:27::SCWReader::No isolation master present  
TRACE::2023-05-07.00:24:40::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:40::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:40::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-07.00:24:40::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:40::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-05-07.00:24:41::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:41::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-05-07.00:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-05-07.00:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:41::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:41::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-05-07.00:24:41::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-05-07.00:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:41::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-07.00:24:41::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:41::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-07.00:24:41::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:41::SCWPlatform::update - Opened existing hwdb arty_adc_eth_v4_wrapper
TRACE::2023-05-07.00:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:41::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-07.00:24:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-07.00:24:41::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.00:24:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-05-07.00:24:41::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:41::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:41::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:41::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-07.00:24:42::SCWPlatform::Opened new HwDB with name arty_adc_eth_v4_wrapper_0
TRACE::2023-05-07.00:24:42::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-07.00:24:42::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:42::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.00:24:42::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:42::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:42::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:42::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:24:42::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:24:42::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:24:42::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_0
TRACE::2023-05-07.00:24:42::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_0
TRACE::2023-05-07.00:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:24:42::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-07.00:24:42::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:24:42::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_eth_v6_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_eth_v6_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec631",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-07.00:25:00::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:25:00::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-07.00:25:00::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-07.00:25:00::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-07.00:25:00::SCWSystem::Not a boot domain 
LOG::2023-05-07.00:25:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-07.00:25:00::SCWDomain::Generating domain artifcats
TRACE::2023-05-07.00:25:00::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-07.00:25:00::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-07.00:25:00::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:00::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:00::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:00::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:25:00::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:00::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:25:00::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_0
TRACE::2023-05-07.00:25:00::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_0
TRACE::2023-05-07.00:25:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:25:00::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:25:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-07.00:25:00::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:25:00::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-07.00:25:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:25:00::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-07.00:25:09::SCWMssOS::doing bsp build ... 
TRACE::2023-05-07.00:25:09::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-07.00:25:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-07.00:25:10::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-07.00:25:10::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-07.00:25:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-07.00:25:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-07.00:25:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-07.00:25:10::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-07.00:25:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-07.00:25:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-07.00:25:10::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-07.00:25:10::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-07.00:25:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-07.00:25:10::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-07.00:25:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-07.00:25:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-07.00:25:10::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-07.00:25:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-07.00:25:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-07.00:25:10::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-07.00:25:10::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-07.00:25:10::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-07.00:25:10::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-07.00:25:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-07.00:25:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-07.00:25:11::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-07.00:25:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-07.00:25:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-07.00:25:11::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-07.00:25:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-07.00:25:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-07.00:25:11::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-07.00:25:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-07.00:25:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-07.00:25:11::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-07.00:25:13::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-07.00:25:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-07.00:25:13::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-07.00:25:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-07.00:25:14::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-05-07.00:25:14::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-07.00:25:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-07.00:25:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-07.00:25:15::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-07.00:25:16::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-07.00:25:16::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-05-07.00:25:16::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-07.00:25:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-07.00:25:18::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-05-07.00:25:18::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-07.00:25:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-07.00:25:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-07.00:25:19::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:25:22::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-07.00:25:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-07.00:25:22::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-07.00:25:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-07.00:25:22::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-07.00:25:22::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-07.00:25:22::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-07.00:25:22::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-07.00:25:22::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-07.00:25:22::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-07.00:25:22::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-07.00:25:22::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-07.00:25:22::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-07.00:25:22::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-07.00:25:22::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-07.00:25:22::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-07.00:25:22::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-07.00:25:22::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-07.00:25:22::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-07.00:25:22::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-07.00:25:22::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-07.00:25:22::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-07.00:25:22::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-07.00:25:22::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-07.00:25:22::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-07.00:25:22::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-07.00:25:22::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-07.00:25:22::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-07.00:25:22::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-07.00:25:22::SCWMssOS::'Finished building libraries'

TRACE::2023-05-07.00:25:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-07.00:25:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-07.00:25:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-07.00:25:23::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-07.00:25:23::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:25:23::SCWPlatform::Started preparing the platform 
TRACE::2023-05-07.00:25:23::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:25:23::SCWSystem::dir created 
TRACE::2023-05-07.00:25:23::SCWSystem::Writing the bif 
TRACE::2023-05-07.00:25:23::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-07.00:25:23::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-07.00:25:23::SCWPlatform::Completed generating the platform
TRACE::2023-05-07.00:25:23::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:25:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-07.00:25:23::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:25:23::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.00:25:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:25:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:25:23::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_0
TRACE::2023-05-07.00:25:23::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_0
TRACE::2023-05-07.00:25:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:25:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:25:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-07.00:25:23::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:25:23::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_adc_eth_v6_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_adc_eth_v6_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-07.00:25:23::SCWPlatform::updated the xpfm file.
TRACE::2023-05-07.00:25:23::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:23::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:25:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:25:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:25:23::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_0
TRACE::2023-05-07.00:25:23::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_0
TRACE::2023-05-07.00:25:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:25:23::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:25:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-07.00:25:23::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:11::SCWPlatform::Clearing the existing platform
TRACE::2023-05-07.00:34:11::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-07.00:34:11::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:11::SCWSystem::Clearing the domains completed.
TRACE::2023-05-07.00:34:11::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-07.00:34:11::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:11::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:11::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:11::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:11::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:11::SCWPlatform::Removing the HwDB with name C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:11::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:11::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:11::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:11::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:11::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:11::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-07.00:34:12::SCWPlatform::Opened new HwDB with name arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:34:12::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:34:12::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:12::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-07.00:34:12::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:12::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:12::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:12::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-07.00:34:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-07.00:34:12::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:12::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-07.00:34:12::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-07.00:34:12::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.00:34:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-07.00:34:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:12::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:12::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:12::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:12::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-07.00:34:12::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:12::SCWReader::No isolation master present  
TRACE::2023-05-07.00:34:23::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:23::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:23::SCWPlatform:: Platform location is C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-07.00:34:23::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:23::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-05-07.00:34:24::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:24::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:24::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:24::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:24::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:24::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_adc_eth_v6_wrapper.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:24::SCWPlatform::Trying to set the existing hwdb with name arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:24::SCWPlatform::Opened existing hwdb arty_adc_eth_v4_wrapper_2
TRACE::2023-05-07.00:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:24::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-07.00:34:24::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:24::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa
TRACE::2023-05-07.00:34:24::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/tempdsa/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:24::SCWPlatform::update - Opened existing hwdb design_1_wrapper_46
TRACE::2023-05-07.00:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:24::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-07.00:34:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-07.00:34:24::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.00:34:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-05-07.00:34:24::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:24::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:24::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-07.00:34:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_47
TRACE::2023-05-07.00:34:24::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-07.00:34:24::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:24::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.00:34:24::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:34:24::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:34:24::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:34:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-05-07.00:34:24::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-05-07.00:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:34:24::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-07.00:34:24::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:34:24::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_adc_hw_design_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_adc_hw_design_v3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec631",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-07.00:37:46::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:37:46::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-07.00:37:46::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-07.00:37:46::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-07.00:37:46::SCWSystem::Not a boot domain 
LOG::2023-05-07.00:37:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-07.00:37:46::SCWDomain::Generating domain artifcats
TRACE::2023-05-07.00:37:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-07.00:37:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-07.00:37:46::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:37:46::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:37:46::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:37:46::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:37:46::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:37:46::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:37:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-05-07.00:37:46::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-05-07.00:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:37:46::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:37:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.00:37:46::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:37:46::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-07.00:37:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:37:47::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-07.00:37:50::SCWMssOS::doing bsp build ... 
TRACE::2023-05-07.00:37:50::SCWMssOS::System Command Ran  C: & cd  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-07.00:37:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-07.00:37:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-07.00:37:50::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2023-05-07.00:37:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-07.00:37:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-07.00:37:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-07.00:37:50::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-07.00:37:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-07.00:37:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-05-07.00:37:50::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-07.00:37:50::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-07.00:37:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-07.00:37:50::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-07.00:37:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-07.00:37:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-07.00:37:50::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-07.00:37:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-07.00:37:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2023-05-07.00:37:50::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-07.00:37:50::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-07.00:37:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-07.00:37:50::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-07.00:37:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-07.00:37:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-05-07.00:37:51::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-07.00:37:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-07.00:37:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2023-05-07.00:37:51::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-07.00:37:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-07.00:37:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-07.00:37:51::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-07.00:37:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-07.00:37:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-05-07.00:37:51::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/emaclite_v4_7/src"

TRACE::2023-05-07.00:37:52::SCWMssOS::make -C microblaze_0/libsrc/emaclite_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-07.00:37:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-07.00:37:52::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-05-07.00:37:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-05-07.00:37:53::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2023-05-07.00:37:53::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-07.00:37:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-07.00:37:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-05-07.00:37:53::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_7/src"

TRACE::2023-05-07.00:37:54::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-07.00:37:54::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-07.00:37:54::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-05-07.00:37:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-05-07.00:37:55::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-05-07.00:37:55::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:37:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-07.00:37:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-07.00:37:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2023-05-07.00:37:57::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-07.00:38:00::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-07.00:38:00::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-07.00:38:00::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-07.00:38:00::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-07.00:38:00::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-07.00:38:00::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-07.00:38:00::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-07.00:38:00::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-07.00:38:00::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-07.00:38:00::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-07.00:38:00::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-07.00:38:00::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-07.00:38:00::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-07.00:38:00::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-07.00:38:00::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-07.00:38:00::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-07.00:38:00::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xemaclite.o microblaze_0/lib/xemaclite_g.o microblaze_
TRACE::2023-05-07.00:38:00::SCWMssOS::0/lib/xemaclite_intr.o microblaze_0/lib/xemaclite_l.o microblaze_0/lib/xemaclite_selftest.o microblaze_0/lib/xemaclite_sinit.o 
TRACE::2023-05-07.00:38:00::SCWMssOS::microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o mic
TRACE::2023-05-07.00:38:00::SCWMssOS::roblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.
TRACE::2023-05-07.00:38:00::SCWMssOS::o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o mic
TRACE::2023-05-07.00:38:00::SCWMssOS::roblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xint
TRACE::2023-05-07.00:38:00::SCWMssOS::c_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatf
TRACE::2023-05-07.00:38:00::SCWMssOS::orm_info.o microblaze_0/lib/xsysmon.o microblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_sel
TRACE::2023-05-07.00:38:00::SCWMssOS::ftest.o microblaze_0/lib/xsysmon_sinit.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.
TRACE::2023-05-07.00:38:00::SCWMssOS::o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_
TRACE::2023-05-07.00:38:00::SCWMssOS::sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite
TRACE::2023-05-07.00:38:00::SCWMssOS::_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/li
TRACE::2023-05-07.00:38:00::SCWMssOS::b/xuartlite_stats.o

TRACE::2023-05-07.00:38:00::SCWMssOS::'Finished building libraries'

TRACE::2023-05-07.00:38:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-07.00:38:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-07.00:38:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-07.00:38:01::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-07.00:38:01::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:38:01::SCWPlatform::Started preparing the platform 
TRACE::2023-05-07.00:38:01::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.00:38:01::SCWSystem::dir created 
TRACE::2023-05-07.00:38:01::SCWSystem::Writing the bif 
TRACE::2023-05-07.00:38:01::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-07.00:38:01::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-07.00:38:01::SCWPlatform::Completed generating the platform
TRACE::2023-05-07.00:38:01::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-07.00:38:01::SCWMssOS::Writing the mss file completed C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:01::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.00:38:01::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:38:01::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-05-07.00:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-05-07.00:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:38:01::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.00:38:01::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:01::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_adc_hw_design_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_adc_hw_design_v3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-07.00:38:01::SCWPlatform::updated the xpfm file.
TRACE::2023-05-07.00:38:01::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:38:01::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-05-07.00:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-05-07.00:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:38:01::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.00:38:01::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:01::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:38:01::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-05-07.00:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-05-07.00:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:38:01::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.00:38:01::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:01::SCWMssOS::In reload Mss file.
TRACE::2023-05-07.00:38:01::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:38:01::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:01::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:38:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-05-07.00:38:01::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-05-07.00:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:38:01::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.00:38:02::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:02::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:02::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:02::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-07.00:38:02::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-07.00:38:02::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:02::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-07.00:38:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-07.00:38:02::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.00:38:02::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:02::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:02::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:02::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.00:38:02::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.00:38:02::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.00:38:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-05-07.00:38:02::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-05-07.00:38:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.00:38:02::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.00:38:02::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.00:38:02::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:18::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:18::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:18::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:18::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:40:18::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:18::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:40:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-07.14:40:19::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWReader::Active system found as  ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.14:40:19::SCWReader::Handling sysconfig ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.14:40:19::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:40:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:40:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:40:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:40:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:40:19::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v4_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v5_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.14:40:19::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:19::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:19::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:19::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-05-07.14:40:19::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-07.14:40:19::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:19::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-07.14:40:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-07.14:40:19::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.14:40:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-07.14:40:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:40:19::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:19::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:40:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:40:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:40:19::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_2||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v4_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v5_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.14:40:19::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:19::SCWReader::No isolation master present  
TRACE::2023-05-07.14:40:20::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:40:20::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:40:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:40:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:40:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:40:20::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_2||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v4_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v5_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.14:40:20::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::In reload Mss file.
TRACE::2023-05-07.14:40:20::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:40:20::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:40:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:40:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:40:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:40:20::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v4_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v5_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.14:40:20::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-05-07.14:40:20::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-07.14:40:20::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-07.14:40:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-07.14:40:20::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.14:40:20::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:40:20::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:40:20::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:40:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:40:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:40:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:40:20::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_2||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v4_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v5_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.14:40:20::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:40:20::SCWMssOS::Removing the swdes entry for  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
LOG::2023-05-07.14:49:05::SCWPlatform::Started generating the artifacts platform ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.14:49:05::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-07.14:49:05::SCWPlatform::Started generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
LOG::2023-05-07.14:49:05::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-07.14:49:05::SCWSystem::Not a boot domain 
LOG::2023-05-07.14:49:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-07.14:49:05::SCWDomain::Generating domain artifcats
TRACE::2023-05-07.14:49:05::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-07.14:49:05::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-07.14:49:05::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:05::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:05::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:05::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:49:05::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:05::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:49:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:49:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:49:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:49:05::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v4_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v5_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.14:49:05::SCWMssOS::No sw design opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:05::SCWMssOS::mss exists loading the mss file  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:05::SCWMssOS::Opened the sw design from mss  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:05::SCWMssOS::Adding the swdes entry C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-05-07.14:49:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-07.14:49:05::SCWMssOS::Opened the sw design.  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:05::SCWMssOS::Completed writing the mss file at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp
TRACE::2023-05-07.14:49:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-07.14:49:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-07.14:49:05::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-05-07.14:49:05::SCWMssOS::skipping the bsp build ... 
TRACE::2023-05-07.14:49:05::SCWMssOS::Copying to export directory.
TRACE::2023-05-07.14:49:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-07.14:49:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-07.14:49:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-07.14:49:06::SCWSystem::Completed Processing the sysconfig ARTY_UDP_N_ADC_platform
LOG::2023-05-07.14:49:06::SCWPlatform::Completed generating the artifacts for system configuration ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.14:49:06::SCWPlatform::Started preparing the platform 
TRACE::2023-05-07.14:49:06::SCWSystem::Writing the bif file for system config ARTY_UDP_N_ADC_platform
TRACE::2023-05-07.14:49:06::SCWSystem::dir created 
TRACE::2023-05-07.14:49:06::SCWSystem::Writing the bif 
TRACE::2023-05-07.14:49:06::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-07.14:49:06::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-07.14:49:06::SCWPlatform::Completed generating the platform
TRACE::2023-05-07.14:49:06::SCWMssOS::Saving the mss changes C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-07.14:49:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-07.14:49:06::SCWMssOS::Commit changes completed.
TRACE::2023-05-07.14:49:06::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:06::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:06::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:06::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:49:06::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:06::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:49:06::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_2||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v4_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v5_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.14:49:06::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:06::SCWWriter::formatted JSON is {
	"platformName":	"ARTY_UDP_N_ADC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARTY_UDP_N_ADC_platform",
	"platHandOff":	"C:/Users/Bruker/Documents/0_bachelor_fpga_designs/fpga/exported_hardware_versions/arty_eth_adc_hw_design_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/arty_eth_adc_hw_design_v3.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARTY_UDP_N_ADC_platform",
	"systems":	[{
			"systemName":	"ARTY_UDP_N_ADC_platform",
			"systemDesc":	"ARTY_UDP_N_ADC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARTY_UDP_N_ADC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"45b179d633b4c66149506f625ec0ec63",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-07.14:49:06::SCWPlatform::updated the xpfm file.
TRACE::2023-05-07.14:49:07::SCWPlatform::Trying to open the hw design at C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:07::SCWPlatform::DSA given C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:07::SCWPlatform::DSA absoulate path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:07::SCWPlatform::DSA directory C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw
TRACE::2023-05-07.14:49:07::SCWPlatform:: Platform Path C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/hw/arty_eth_adc_hw_design_v3.xsa
TRACE::2023-05-07.14:49:07::SCWPlatform:: Unique name xilinx:arty-a7-35::0.0
TRACE::2023-05-07.14:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-05-07.14:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-05-07.14:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-07.14:49:07::SCWMssOS::Checking the sw design at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-07.14:49:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss|system_2||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v3_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v4_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/v5_udp_adc/microblaze_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2023-05-07.14:49:07::SCWMssOS::Sw design exists and opened at  C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/vitis_testbench/ARTY_UDP_N_ADC_platform/microblaze_0/standalone_domain/bsp/system.mss
