
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	60 2d 00 20 3d 24 00 00 53 64 00 00 11 24 00 00     `-. =$..Sd...$..
  10:	11 24 00 00 11 24 00 00 11 24 00 00 00 00 00 00     .$...$...$......
	...
  2c:	19 21 00 00 11 24 00 00 00 00 00 00 c5 20 00 00     .!...$....... ..
  3c:	11 24 00 00                                         .$..

00000040 <_irq_vector_table>:
  40:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  50:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  60:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  70:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  80:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  90:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  a0:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  b0:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  c0:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  d0:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  e0:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..
  f0:	c9 21 00 00 c9 21 00 00 c9 21 00 00 c9 21 00 00     .!...!...!...!..

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     138:	4607      	mov	r7, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e09      	ldr	r6, [sp, #36]	; 0x24
     140:	4615      	mov	r5, r2
     142:	463c      	mov	r4, r7
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c6 	bne.w	2d8 <__data_size+0x144>
     14c:	4282      	cmp	r2, r0
     14e:	fab2 f782 	clz	r7, r2
     152:	d946      	bls.n	1e2 <__data_size+0x4e>
     154:	b14f      	cbz	r7, 16a <CONFIG_IDLE_STACK_SIZE+0x2a>
     156:	f1c7 0e20 	rsb	lr, r7, #32
     15a:	fa24 fe0e 	lsr.w	lr, r4, lr
     15e:	fa00 f307 	lsl.w	r3, r0, r7
     162:	40bd      	lsls	r5, r7
     164:	ea4e 0c03 	orr.w	ip, lr, r3
     168:	40bc      	lsls	r4, r7
     16a:	ea4f 4815 	mov.w	r8, r5, lsr #16
     16e:	fa1f fe85 	uxth.w	lr, r5
     172:	fbbc f9f8 	udiv	r9, ip, r8
     176:	0c22      	lsrs	r2, r4, #16
     178:	fb08 c319 	mls	r3, r8, r9, ip
     17c:	fb09 fa0e 	mul.w	sl, r9, lr
     180:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     184:	459a      	cmp	sl, r3
     186:	d928      	bls.n	1da <__data_size+0x46>
     188:	18eb      	adds	r3, r5, r3
     18a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     18e:	d204      	bcs.n	19a <__data_size+0x6>
     190:	459a      	cmp	sl, r3
     192:	d902      	bls.n	19a <__data_size+0x6>
     194:	f1a9 0002 	sub.w	r0, r9, #2
     198:	442b      	add	r3, r5
     19a:	eba3 030a 	sub.w	r3, r3, sl
     19e:	b2a4      	uxth	r4, r4
     1a0:	fbb3 f2f8 	udiv	r2, r3, r8
     1a4:	fb08 3312 	mls	r3, r8, r2, r3
     1a8:	fb02 fe0e 	mul.w	lr, r2, lr
     1ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1b0:	45a6      	cmp	lr, r4
     1b2:	d914      	bls.n	1de <__data_size+0x4a>
     1b4:	192c      	adds	r4, r5, r4
     1b6:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     1ba:	d203      	bcs.n	1c4 <__data_size+0x30>
     1bc:	45a6      	cmp	lr, r4
     1be:	d901      	bls.n	1c4 <__data_size+0x30>
     1c0:	1e93      	subs	r3, r2, #2
     1c2:	442c      	add	r4, r5
     1c4:	eba4 040e 	sub.w	r4, r4, lr
     1c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1cc:	b11e      	cbz	r6, 1d6 <__data_size+0x42>
     1ce:	40fc      	lsrs	r4, r7
     1d0:	2300      	movs	r3, #0
     1d2:	6034      	str	r4, [r6, #0]
     1d4:	6073      	str	r3, [r6, #4]
     1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1da:	4648      	mov	r0, r9
     1dc:	e7dd      	b.n	19a <__data_size+0x6>
     1de:	4613      	mov	r3, r2
     1e0:	e7f0      	b.n	1c4 <__data_size+0x30>
     1e2:	b902      	cbnz	r2, 1e6 <__data_size+0x52>
     1e4:	deff      	udf	#255	; 0xff
     1e6:	bb87      	cbnz	r7, 24a <__data_size+0xb6>
     1e8:	1a83      	subs	r3, r0, r2
     1ea:	2101      	movs	r1, #1
     1ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1f0:	b2aa      	uxth	r2, r5
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	0c20      	lsrs	r0, r4, #16
     1f8:	fb0e 331c 	mls	r3, lr, ip, r3
     1fc:	fb0c f802 	mul.w	r8, ip, r2
     200:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     204:	4598      	cmp	r8, r3
     206:	d963      	bls.n	2d0 <__data_size+0x13c>
     208:	18eb      	adds	r3, r5, r3
     20a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     20e:	d204      	bcs.n	21a <__data_size+0x86>
     210:	4598      	cmp	r8, r3
     212:	d902      	bls.n	21a <__data_size+0x86>
     214:	f1ac 0002 	sub.w	r0, ip, #2
     218:	442b      	add	r3, r5
     21a:	eba3 0308 	sub.w	r3, r3, r8
     21e:	b2a4      	uxth	r4, r4
     220:	fbb3 fcfe 	udiv	ip, r3, lr
     224:	fb0e 331c 	mls	r3, lr, ip, r3
     228:	fb0c f202 	mul.w	r2, ip, r2
     22c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     230:	42a2      	cmp	r2, r4
     232:	d94f      	bls.n	2d4 <__data_size+0x140>
     234:	192c      	adds	r4, r5, r4
     236:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     23a:	d204      	bcs.n	246 <__data_size+0xb2>
     23c:	42a2      	cmp	r2, r4
     23e:	d902      	bls.n	246 <__data_size+0xb2>
     240:	f1ac 0302 	sub.w	r3, ip, #2
     244:	442c      	add	r4, r5
     246:	1aa4      	subs	r4, r4, r2
     248:	e7be      	b.n	1c8 <__data_size+0x34>
     24a:	f1c7 0c20 	rsb	ip, r7, #32
     24e:	fa20 f80c 	lsr.w	r8, r0, ip
     252:	fa00 f307 	lsl.w	r3, r0, r7
     256:	fa24 fc0c 	lsr.w	ip, r4, ip
     25a:	40bd      	lsls	r5, r7
     25c:	ea4c 0203 	orr.w	r2, ip, r3
     260:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     264:	b2ab      	uxth	r3, r5
     266:	fbb8 fcfe 	udiv	ip, r8, lr
     26a:	0c11      	lsrs	r1, r2, #16
     26c:	fb0e 801c 	mls	r0, lr, ip, r8
     270:	fb0c f903 	mul.w	r9, ip, r3
     274:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     278:	4581      	cmp	r9, r0
     27a:	fa04 f407 	lsl.w	r4, r4, r7
     27e:	d923      	bls.n	2c8 <__data_size+0x134>
     280:	1828      	adds	r0, r5, r0
     282:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     286:	d204      	bcs.n	292 <__data_size+0xfe>
     288:	4581      	cmp	r9, r0
     28a:	d902      	bls.n	292 <__data_size+0xfe>
     28c:	f1ac 0102 	sub.w	r1, ip, #2
     290:	4428      	add	r0, r5
     292:	eba0 0009 	sub.w	r0, r0, r9
     296:	b292      	uxth	r2, r2
     298:	fbb0 fcfe 	udiv	ip, r0, lr
     29c:	fb0e 001c 	mls	r0, lr, ip, r0
     2a0:	fb0c f803 	mul.w	r8, ip, r3
     2a4:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     2a8:	4598      	cmp	r8, r3
     2aa:	d90f      	bls.n	2cc <__data_size+0x138>
     2ac:	18eb      	adds	r3, r5, r3
     2ae:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
     2b2:	d204      	bcs.n	2be <__data_size+0x12a>
     2b4:	4598      	cmp	r8, r3
     2b6:	d902      	bls.n	2be <__data_size+0x12a>
     2b8:	f1ac 0202 	sub.w	r2, ip, #2
     2bc:	442b      	add	r3, r5
     2be:	eba3 0308 	sub.w	r3, r3, r8
     2c2:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2c6:	e791      	b.n	1ec <__data_size+0x58>
     2c8:	4661      	mov	r1, ip
     2ca:	e7e2      	b.n	292 <__data_size+0xfe>
     2cc:	4662      	mov	r2, ip
     2ce:	e7f6      	b.n	2be <__data_size+0x12a>
     2d0:	4660      	mov	r0, ip
     2d2:	e7a2      	b.n	21a <__data_size+0x86>
     2d4:	4663      	mov	r3, ip
     2d6:	e7b6      	b.n	246 <__data_size+0xb2>
     2d8:	4283      	cmp	r3, r0
     2da:	d905      	bls.n	2e8 <__data_size+0x154>
     2dc:	b10e      	cbz	r6, 2e2 <__data_size+0x14e>
     2de:	e9c6 7000 	strd	r7, r0, [r6]
     2e2:	2100      	movs	r1, #0
     2e4:	4608      	mov	r0, r1
     2e6:	e776      	b.n	1d6 <__data_size+0x42>
     2e8:	fab3 f183 	clz	r1, r3
     2ec:	b981      	cbnz	r1, 310 <__data_size+0x17c>
     2ee:	4283      	cmp	r3, r0
     2f0:	d301      	bcc.n	2f6 <__data_size+0x162>
     2f2:	42ba      	cmp	r2, r7
     2f4:	d80a      	bhi.n	30c <__data_size+0x178>
     2f6:	1abc      	subs	r4, r7, r2
     2f8:	eb60 0303 	sbc.w	r3, r0, r3
     2fc:	2001      	movs	r0, #1
     2fe:	469c      	mov	ip, r3
     300:	2e00      	cmp	r6, #0
     302:	d068      	beq.n	3d6 <__data_size+0x242>
     304:	e9c6 4c00 	strd	r4, ip, [r6]
     308:	2100      	movs	r1, #0
     30a:	e764      	b.n	1d6 <__data_size+0x42>
     30c:	4608      	mov	r0, r1
     30e:	e7f7      	b.n	300 <__data_size+0x16c>
     310:	f1c1 0c20 	rsb	ip, r1, #32
     314:	408b      	lsls	r3, r1
     316:	fa22 f40c 	lsr.w	r4, r2, ip
     31a:	431c      	orrs	r4, r3
     31c:	fa02 f501 	lsl.w	r5, r2, r1
     320:	fa00 f301 	lsl.w	r3, r0, r1
     324:	fa27 f20c 	lsr.w	r2, r7, ip
     328:	fa20 fb0c 	lsr.w	fp, r0, ip
     32c:	ea4f 4914 	mov.w	r9, r4, lsr #16
     330:	4313      	orrs	r3, r2
     332:	fbbb f8f9 	udiv	r8, fp, r9
     336:	fa1f fe84 	uxth.w	lr, r4
     33a:	fb09 bb18 	mls	fp, r9, r8, fp
     33e:	0c1a      	lsrs	r2, r3, #16
     340:	fb08 fa0e 	mul.w	sl, r8, lr
     344:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     348:	4592      	cmp	sl, r2
     34a:	fa07 f701 	lsl.w	r7, r7, r1
     34e:	d93e      	bls.n	3ce <__data_size+0x23a>
     350:	18a2      	adds	r2, r4, r2
     352:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     356:	d204      	bcs.n	362 <__data_size+0x1ce>
     358:	4592      	cmp	sl, r2
     35a:	d902      	bls.n	362 <__data_size+0x1ce>
     35c:	f1a8 0002 	sub.w	r0, r8, #2
     360:	4422      	add	r2, r4
     362:	eba2 020a 	sub.w	r2, r2, sl
     366:	b29b      	uxth	r3, r3
     368:	fbb2 f8f9 	udiv	r8, r2, r9
     36c:	fb09 2218 	mls	r2, r9, r8, r2
     370:	fb08 fe0e 	mul.w	lr, r8, lr
     374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     378:	4596      	cmp	lr, r2
     37a:	d92a      	bls.n	3d2 <__data_size+0x23e>
     37c:	18a2      	adds	r2, r4, r2
     37e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     382:	d204      	bcs.n	38e <__data_size+0x1fa>
     384:	4596      	cmp	lr, r2
     386:	d902      	bls.n	38e <__data_size+0x1fa>
     388:	f1a8 0302 	sub.w	r3, r8, #2
     38c:	4422      	add	r2, r4
     38e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     392:	fba0 9305 	umull	r9, r3, r0, r5
     396:	eba2 020e 	sub.w	r2, r2, lr
     39a:	429a      	cmp	r2, r3
     39c:	46ce      	mov	lr, r9
     39e:	4698      	mov	r8, r3
     3a0:	d302      	bcc.n	3a8 <__data_size+0x214>
     3a2:	d106      	bne.n	3b2 <__data_size+0x21e>
     3a4:	454f      	cmp	r7, r9
     3a6:	d204      	bcs.n	3b2 <__data_size+0x21e>
     3a8:	ebb9 0e05 	subs.w	lr, r9, r5
     3ac:	eb63 0804 	sbc.w	r8, r3, r4
     3b0:	3801      	subs	r0, #1
     3b2:	b186      	cbz	r6, 3d6 <__data_size+0x242>
     3b4:	ebb7 030e 	subs.w	r3, r7, lr
     3b8:	eb62 0708 	sbc.w	r7, r2, r8
     3bc:	fa07 fc0c 	lsl.w	ip, r7, ip
     3c0:	40cb      	lsrs	r3, r1
     3c2:	ea4c 0303 	orr.w	r3, ip, r3
     3c6:	40cf      	lsrs	r7, r1
     3c8:	e9c6 3700 	strd	r3, r7, [r6]
     3cc:	e79c      	b.n	308 <__data_size+0x174>
     3ce:	4640      	mov	r0, r8
     3d0:	e7c7      	b.n	362 <__data_size+0x1ce>
     3d2:	4643      	mov	r3, r8
     3d4:	e7db      	b.n	38e <__data_size+0x1fa>
     3d6:	4631      	mov	r1, r6
     3d8:	e6fd      	b.n	1d6 <__data_size+0x42>
	...

000003dc <thread_led_code>:
 * O estado dos leds pode ser alterado atraves da inserçao de comando via uart.
 * Esta thread é periodica e o seu periodo pode ser alterado pela introduçao de um comando
 * 
 * 
*/
void thread_led_code(void *argA , void *argB, void *argC){
     3dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	/* Timing variables to control task periodicity */
    int64_t fin_time=0, release_time=0;

	printk("Thread tempread init (periodic)\n");
     3e0:	481a      	ldr	r0, [pc, #104]	; (44c <CONFIG_FLASH_SIZE+0x4c>)

	/* Compute next release instant */
    release_time = k_uptime_get() + thread_led_period;
     3e2:	4f1b      	ldr	r7, [pc, #108]	; (450 <CONFIG_FLASH_SIZE+0x50>)
	
	while(1){
		gpio_pin_set(gpio0_dev,leds_pins[0], led0_state);
     3e4:	f8df 806c 	ldr.w	r8, [pc, #108]	; 454 <CONFIG_FLASH_SIZE+0x54>
     3e8:	4e1b      	ldr	r6, [pc, #108]	; (458 <CONFIG_FLASH_SIZE+0x58>)
		gpio_pin_set(gpio0_dev,leds_pins[1], led1_state);
     3ea:	f8df 9070 	ldr.w	r9, [pc, #112]	; 45c <CONFIG_FLASH_SIZE+0x5c>
	printk("Thread tempread init (periodic)\n");
     3ee:	f005 fed4 	bl	619a <printk>
    release_time = k_uptime_get() + thread_led_period;
     3f2:	f005 fe81 	bl	60f8 <k_uptime_get>
     3f6:	683d      	ldr	r5, [r7, #0]
     3f8:	182c      	adds	r4, r5, r0
     3fa:	eb41 75e5 	adc.w	r5, r1, r5, asr #31
		gpio_pin_set(gpio0_dev,leds_pins[0], led0_state);
     3fe:	f8d8 2000 	ldr.w	r2, [r8]
     402:	210d      	movs	r1, #13
     404:	4630      	mov	r0, r6
     406:	f005 fe85 	bl	6114 <gpio_pin_set.isra.0>
		gpio_pin_set(gpio0_dev,leds_pins[1], led1_state);
     40a:	f8d9 2000 	ldr.w	r2, [r9]
     40e:	210e      	movs	r1, #14
     410:	4630      	mov	r0, r6
     412:	f005 fe7f 	bl	6114 <gpio_pin_set.isra.0>
		gpio_pin_set(gpio0_dev,leds_pins[2], led2_state);
     416:	4b12      	ldr	r3, [pc, #72]	; (460 <CONFIG_FLASH_SIZE+0x60>)
     418:	210f      	movs	r1, #15
     41a:	681a      	ldr	r2, [r3, #0]
     41c:	4630      	mov	r0, r6
     41e:	f005 fe79 	bl	6114 <gpio_pin_set.isra.0>
		gpio_pin_set(gpio0_dev,leds_pins[3], led3_state);
     422:	4b10      	ldr	r3, [pc, #64]	; (464 <CONFIG_FLASH_SIZE+0x64>)
     424:	2110      	movs	r1, #16
     426:	681a      	ldr	r2, [r3, #0]
     428:	4630      	mov	r0, r6
     42a:	f005 fe73 	bl	6114 <gpio_pin_set.isra.0>

		/* Wait for next release instant */ 
        fin_time = k_uptime_get();
     42e:	f005 fe63 	bl	60f8 <k_uptime_get>
        if( fin_time < release_time) {
     432:	42a0      	cmp	r0, r4
     434:	eb71 0305 	sbcs.w	r3, r1, r5
     438:	dae1      	bge.n	3fe <thread_led_code+0x22>
            k_msleep(release_time - fin_time); /* There are other variants, k_sleep(), k_usleep(), ... */
     43a:	1a20      	subs	r0, r4, r0
     43c:	f005 fe7a 	bl	6134 <k_msleep.isra.0>
            release_time += thread_led_period;
     440:	683b      	ldr	r3, [r7, #0]
     442:	191c      	adds	r4, r3, r4
     444:	eb45 75e3 	adc.w	r5, r5, r3, asr #31
     448:	e7d9      	b.n	3fe <thread_led_code+0x22>
     44a:	bf00      	nop
     44c:	00007914 	.word	0x00007914
     450:	20000018 	.word	0x20000018
     454:	20000008 	.word	0x20000008
     458:	00007470 	.word	0x00007470
     45c:	2000000c 	.word	0x2000000c
     460:	2000076c 	.word	0x2000076c
     464:	20000770 	.word	0x20000770

00000468 <thread_but_code>:
void thread_but_code(void *argA , void *argB, void *argC){
     468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	printk("Thread tempread init (periodic)\n");
     46c:	4817      	ldr	r0, [pc, #92]	; (4cc <thread_but_code+0x64>)
    release_time = k_uptime_get() + thread_but_period;
     46e:	4e18      	ldr	r6, [pc, #96]	; (4d0 <thread_but_code+0x68>)
		but1 = gpio_pin_get_dt(&button1);
     470:	f8df 8060 	ldr.w	r8, [pc, #96]	; 4d4 <thread_but_code+0x6c>
     474:	4f18      	ldr	r7, [pc, #96]	; (4d8 <thread_but_code+0x70>)
		but2 = gpio_pin_get_dt(&button2);
     476:	f8df 9064 	ldr.w	r9, [pc, #100]	; 4dc <thread_but_code+0x74>
	printk("Thread tempread init (periodic)\n");
     47a:	f005 fe8e 	bl	619a <printk>
    release_time = k_uptime_get() + thread_but_period;
     47e:	f005 fe3b 	bl	60f8 <k_uptime_get>
     482:	6835      	ldr	r5, [r6, #0]
     484:	182c      	adds	r4, r5, r0
     486:	eb41 75e5 	adc.w	r5, r1, r5, asr #31
		but1 = gpio_pin_get_dt(&button1);
     48a:	4640      	mov	r0, r8
     48c:	f005 fe1f 	bl	60ce <gpio_pin_get_dt>
     490:	6038      	str	r0, [r7, #0]
		but2 = gpio_pin_get_dt(&button2);
     492:	4648      	mov	r0, r9
     494:	f005 fe1b 	bl	60ce <gpio_pin_get_dt>
     498:	4b11      	ldr	r3, [pc, #68]	; (4e0 <thread_but_code+0x78>)
     49a:	6018      	str	r0, [r3, #0]
		but3 = gpio_pin_get_dt(&button3);
     49c:	4811      	ldr	r0, [pc, #68]	; (4e4 <thread_but_code+0x7c>)
     49e:	f005 fe16 	bl	60ce <gpio_pin_get_dt>
     4a2:	4b11      	ldr	r3, [pc, #68]	; (4e8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE>)
     4a4:	6018      	str	r0, [r3, #0]
		but4 = gpio_pin_get_dt(&button4);
     4a6:	4811      	ldr	r0, [pc, #68]	; (4ec <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4>)
     4a8:	f005 fe11 	bl	60ce <gpio_pin_get_dt>
     4ac:	4b10      	ldr	r3, [pc, #64]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     4ae:	6018      	str	r0, [r3, #0]
        fin_time = k_uptime_get();
     4b0:	f005 fe22 	bl	60f8 <k_uptime_get>
        if( fin_time < release_time) {
     4b4:	42a0      	cmp	r0, r4
     4b6:	eb71 0305 	sbcs.w	r3, r1, r5
     4ba:	dae6      	bge.n	48a <thread_but_code+0x22>
            k_msleep(release_time - fin_time); /* There are other variants, k_sleep(), k_usleep(), ... */
     4bc:	1a20      	subs	r0, r4, r0
     4be:	f005 fe39 	bl	6134 <k_msleep.isra.0>
            release_time += thread_but_period;
     4c2:	6833      	ldr	r3, [r6, #0]
     4c4:	191c      	adds	r4, r3, r4
     4c6:	eb45 75e3 	adc.w	r5, r5, r3, asr #31
     4ca:	e7de      	b.n	48a <thread_but_code+0x22>
     4cc:	00007914 	.word	0x00007914
     4d0:	20000014 	.word	0x20000014
     4d4:	00007698 	.word	0x00007698
     4d8:	20000758 	.word	0x20000758
     4dc:	000076a0 	.word	0x000076a0
     4e0:	2000075c 	.word	0x2000075c
     4e4:	000076a8 	.word	0x000076a8
     4e8:	20000760 	.word	0x20000760
     4ec:	000076b0 	.word	0x000076b0
     4f0:	20000764 	.word	0x20000764

000004f4 <thread_print_code>:
void thread_print_code(void *argA , void *argB, void *argC){
     4f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	printk("Thread print init (periodic)\n");
     4f8:	4835      	ldr	r0, [pc, #212]	; (5d0 <thread_print_code+0xdc>)
		printk("%d  ",temp);
     4fa:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 5d4 <thread_print_code+0xe0>
		printk("\n");
     4fe:	4e36      	ldr	r6, [pc, #216]	; (5d8 <thread_print_code+0xe4>)
		printk("%d ",but1);
     500:	4d36      	ldr	r5, [pc, #216]	; (5dc <thread_print_code+0xe8>)
	printk("Thread print init (periodic)\n");
     502:	f005 fe4a 	bl	619a <printk>
    release_time = k_uptime_get() + thread_print_period;
     506:	f005 fdf7 	bl	60f8 <k_uptime_get>
     50a:	f510 747a 	adds.w	r4, r0, #1000	; 0x3e8
     50e:	f141 0700 	adc.w	r7, r1, #0
		printk("%d  ",temp);
     512:	f8d8 1000 	ldr.w	r1, [r8]
     516:	4832      	ldr	r0, [pc, #200]	; (5e0 <thread_print_code+0xec>)
     518:	f005 fe3f 	bl	619a <printk>
		printk("\n");
     51c:	4630      	mov	r0, r6
     51e:	f005 fe3c 	bl	619a <printk>
		printk("Temp Period: %d  ",thread_tempread_period);
     522:	4b30      	ldr	r3, [pc, #192]	; (5e4 <thread_print_code+0xf0>)
     524:	4830      	ldr	r0, [pc, #192]	; (5e8 <thread_print_code+0xf4>)
     526:	6819      	ldr	r1, [r3, #0]
     528:	f005 fe37 	bl	619a <printk>
		printk("\n");
     52c:	4630      	mov	r0, r6
     52e:	f005 fe34 	bl	619a <printk>
		printk("%d ",but1);
     532:	4b2e      	ldr	r3, [pc, #184]	; (5ec <thread_print_code+0xf8>)
     534:	4628      	mov	r0, r5
     536:	6819      	ldr	r1, [r3, #0]
     538:	f005 fe2f 	bl	619a <printk>
		printk("%d ",but2);
     53c:	4b2c      	ldr	r3, [pc, #176]	; (5f0 <thread_print_code+0xfc>)
     53e:	4628      	mov	r0, r5
     540:	6819      	ldr	r1, [r3, #0]
     542:	f005 fe2a 	bl	619a <printk>
		printk("%d ",but3);
     546:	4b2b      	ldr	r3, [pc, #172]	; (5f4 <thread_print_code+0x100>)
     548:	4628      	mov	r0, r5
     54a:	6819      	ldr	r1, [r3, #0]
     54c:	f005 fe25 	bl	619a <printk>
		printk("%d ",but4);
     550:	4b29      	ldr	r3, [pc, #164]	; (5f8 <thread_print_code+0x104>)
     552:	4628      	mov	r0, r5
     554:	6819      	ldr	r1, [r3, #0]
     556:	f005 fe20 	bl	619a <printk>
		printk("\n");
     55a:	4630      	mov	r0, r6
     55c:	f005 fe1d 	bl	619a <printk>
		printk("But Period: %d  ",thread_but_period);
     560:	4b26      	ldr	r3, [pc, #152]	; (5fc <thread_print_code+0x108>)
     562:	4827      	ldr	r0, [pc, #156]	; (600 <thread_print_code+0x10c>)
     564:	6819      	ldr	r1, [r3, #0]
     566:	f005 fe18 	bl	619a <printk>
		printk("\n");
     56a:	4630      	mov	r0, r6
     56c:	f005 fe15 	bl	619a <printk>
		printk("%d ",led0_state);
     570:	4b24      	ldr	r3, [pc, #144]	; (604 <thread_print_code+0x110>)
     572:	4628      	mov	r0, r5
     574:	6819      	ldr	r1, [r3, #0]
     576:	f005 fe10 	bl	619a <printk>
		printk("%d ",led1_state);
     57a:	4b23      	ldr	r3, [pc, #140]	; (608 <thread_print_code+0x114>)
     57c:	4628      	mov	r0, r5
     57e:	6819      	ldr	r1, [r3, #0]
     580:	f005 fe0b 	bl	619a <printk>
		printk("%d ",led2_state);
     584:	4b21      	ldr	r3, [pc, #132]	; (60c <thread_print_code+0x118>)
     586:	4628      	mov	r0, r5
     588:	6819      	ldr	r1, [r3, #0]
     58a:	f005 fe06 	bl	619a <printk>
		printk("%d ",led3_state);
     58e:	4b20      	ldr	r3, [pc, #128]	; (610 <thread_print_code+0x11c>)
     590:	4628      	mov	r0, r5
     592:	6819      	ldr	r1, [r3, #0]
     594:	f005 fe01 	bl	619a <printk>
		printk("\n");
     598:	4630      	mov	r0, r6
     59a:	f005 fdfe 	bl	619a <printk>
		printk("Led Period: %d  ",thread_led_period);
     59e:	4b1d      	ldr	r3, [pc, #116]	; (614 <thread_print_code+0x120>)
     5a0:	481d      	ldr	r0, [pc, #116]	; (618 <thread_print_code+0x124>)
     5a2:	6819      	ldr	r1, [r3, #0]
     5a4:	f005 fdf9 	bl	619a <printk>
		printk("\n");
     5a8:	4630      	mov	r0, r6
     5aa:	f005 fdf6 	bl	619a <printk>
		printk("\n");		
     5ae:	4630      	mov	r0, r6
     5b0:	f005 fdf3 	bl	619a <printk>
    	fin_time = k_uptime_get();
     5b4:	f005 fda0 	bl	60f8 <k_uptime_get>
    	if( fin_time < release_time) {
     5b8:	42a0      	cmp	r0, r4
     5ba:	eb71 0307 	sbcs.w	r3, r1, r7
     5be:	daa8      	bge.n	512 <thread_print_code+0x1e>
        	k_msleep(release_time - fin_time); /* There are other variants, k_sleep(), k_usleep(), ... */
     5c0:	1a20      	subs	r0, r4, r0
     5c2:	f005 fdb7 	bl	6134 <k_msleep.isra.0>
        	release_time += thread_print_period;
     5c6:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
     5ca:	f147 0700 	adc.w	r7, r7, #0
     5ce:	e7a0      	b.n	512 <thread_print_code+0x1e>
     5d0:	00007935 	.word	0x00007935
     5d4:	20000778 	.word	0x20000778
     5d8:	000079c2 	.word	0x000079c2
     5dc:	00007965 	.word	0x00007965
     5e0:	00007986 	.word	0x00007986
     5e4:	2000001c 	.word	0x2000001c
     5e8:	00007953 	.word	0x00007953
     5ec:	20000758 	.word	0x20000758
     5f0:	2000075c 	.word	0x2000075c
     5f4:	20000760 	.word	0x20000760
     5f8:	20000764 	.word	0x20000764
     5fc:	20000014 	.word	0x20000014
     600:	00007969 	.word	0x00007969
     604:	20000008 	.word	0x20000008
     608:	2000000c 	.word	0x2000000c
     60c:	2000076c 	.word	0x2000076c
     610:	20000770 	.word	0x20000770
     614:	20000018 	.word	0x20000018
     618:	0000797a 	.word	0x0000797a

0000061c <thread_tempread_code>:
void thread_tempread_code(void *argA , void *argB, void *argC){
     61c:	e92d 42ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, lr}
	printk("Thread tempread init (periodic)\n");
     620:	481e      	ldr	r0, [pc, #120]	; (69c <thread_tempread_code+0x80>)
    release_time = k_uptime_get() + thread_tempread_period;
     622:	4e1f      	ldr	r6, [pc, #124]	; (6a0 <thread_tempread_code+0x84>)
		ret = i2c_read_dt(&dev_i2c, &temp_reading, sizeof(temp_reading));
     624:	f8df 907c 	ldr.w	r9, [pc, #124]	; 6a4 <thread_tempread_code+0x88>
	printk("Thread tempread init (periodic)\n");
     628:	f005 fdb7 	bl	619a <printk>
    release_time = k_uptime_get() + thread_tempread_period;
     62c:	f005 fd64 	bl	60f8 <k_uptime_get>
     630:	6835      	ldr	r5, [r6, #0]
				      uint16_t addr)
{
	const struct i2c_driver_api *api =
		(const struct i2c_driver_api *)dev->api;

	int res =  api->transfer(dev, msgs, num_msgs, addr);
     632:	4b1d      	ldr	r3, [pc, #116]	; (6a8 <thread_tempread_code+0x8c>)
     634:	182c      	adds	r4, r5, r0
     636:	689f      	ldr	r7, [r3, #8]
     638:	eb41 75e5 	adc.w	r5, r1, r5, asr #31
static inline int i2c_read(const struct device *dev, uint8_t *buf,
			   uint32_t num_bytes, uint16_t addr)
{
	struct i2c_msg msg;

	msg.buf = buf;
     63c:	f10d 0303 	add.w	r3, sp, #3
     640:	9301      	str	r3, [sp, #4]
	msg.len = num_bytes;
     642:	2201      	movs	r2, #1
	msg.flags = I2C_MSG_READ | I2C_MSG_STOP;
     644:	2303      	movs	r3, #3
	msg.len = num_bytes;
     646:	9202      	str	r2, [sp, #8]
	msg.flags = I2C_MSG_READ | I2C_MSG_STOP;
     648:	f88d 300c 	strb.w	r3, [sp, #12]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
     64c:	4816      	ldr	r0, [pc, #88]	; (6a8 <thread_tempread_code+0x8c>)
     64e:	f8d7 c008 	ldr.w	ip, [r7, #8]
     652:	234d      	movs	r3, #77	; 0x4d
     654:	a901      	add	r1, sp, #4
     656:	47e0      	blx	ip
		ret = i2c_read_dt(&dev_i2c, &temp_reading, sizeof(temp_reading));
     658:	f8c9 0000 	str.w	r0, [r9]
		if(ret != 0){
     65c:	b128      	cbz	r0, 66a <thread_tempread_code+0x4e>
			printk("Failed to write/read I2C device address %x at Reg. %x \r\n", dev_i2c.addr,config);
     65e:	4b13      	ldr	r3, [pc, #76]	; (6ac <thread_tempread_code+0x90>)
     660:	4813      	ldr	r0, [pc, #76]	; (6b0 <thread_tempread_code+0x94>)
     662:	781a      	ldrb	r2, [r3, #0]
     664:	214d      	movs	r1, #77	; 0x4d
     666:	f005 fd98 	bl	619a <printk>
		if(temp_reading >= 128){
     66a:	f99d 2003 	ldrsb.w	r2, [sp, #3]
     66e:	f89d 3003 	ldrb.w	r3, [sp, #3]
     672:	2a00      	cmp	r2, #0
     674:	4a0f      	ldr	r2, [pc, #60]	; (6b4 <thread_tempread_code+0x98>)
			temp = -256 + temp_reading; // guardar o valor da temperatura no buffer de dados
     676:	bfb8      	it	lt
     678:	f5a3 7380 	sublt.w	r3, r3, #256	; 0x100
			temp = temp_reading; // guardar o valor da temperatura no buffer de dados
     67c:	6013      	str	r3, [r2, #0]
        fin_time = k_uptime_get();
     67e:	f005 fd3b 	bl	60f8 <k_uptime_get>
        if( fin_time < release_time) {
     682:	42a0      	cmp	r0, r4
     684:	eb71 0305 	sbcs.w	r3, r1, r5
     688:	dad8      	bge.n	63c <thread_tempread_code+0x20>
            k_msleep(release_time - fin_time); /* There are other variants, k_sleep(), k_usleep(), ... */
     68a:	1a20      	subs	r0, r4, r0
     68c:	f005 fd52 	bl	6134 <k_msleep.isra.0>
            release_time += thread_tempread_period;
     690:	6833      	ldr	r3, [r6, #0]
     692:	191c      	adds	r4, r3, r4
     694:	eb45 75e3 	adc.w	r5, r5, r3, asr #31
	while(1){
     698:	e7d0      	b.n	63c <thread_tempread_code+0x20>
     69a:	bf00      	nop
     69c:	00007914 	.word	0x00007914
     6a0:	2000001c 	.word	0x2000001c
     6a4:	20000774 	.word	0x20000774
     6a8:	000074d0 	.word	0x000074d0
     6ac:	2000108b 	.word	0x2000108b
     6b0:	0000798b 	.word	0x0000798b
     6b4:	20000778 	.word	0x20000778

000006b8 <CmdChar>:
	if (cmdLen < MAX_CMDSTRING_SIZE) {
     6b8:	4a06      	ldr	r2, [pc, #24]	; (6d4 <CmdChar+0x1c>)
     6ba:	7813      	ldrb	r3, [r2, #0]
     6bc:	2b09      	cmp	r3, #9
		cmdString[cmdLen] = newChar;
     6be:	bf9f      	itttt	ls
     6c0:	4905      	ldrls	r1, [pc, #20]	; (6d8 <CmdChar+0x20>)
     6c2:	54c8      	strbls	r0, [r1, r3]
		cmdLen ++;
     6c4:	3301      	addls	r3, #1
		return EXIT_SUCCESS;
     6c6:	2000      	movls	r0, #0
		cmdLen ++;
     6c8:	bf94      	ite	ls
     6ca:	7013      	strbls	r3, [r2, #0]
	return STRING_FULL;
     6cc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
}
     6d0:	4770      	bx	lr
     6d2:	bf00      	nop
     6d4:	20001080 	.word	0x20001080
     6d8:	20001081 	.word	0x20001081

000006dc <uart_cb>:
static void uart_cb(const struct device *dev, struct uart_event *evt, void *user_data){
     6dc:	b410      	push	{r4}
	switch (evt->type) {
     6de:	780a      	ldrb	r2, [r1, #0]
     6e0:	2a02      	cmp	r2, #2
     6e2:	d003      	beq.n	6ec <uart_cb+0x10>
     6e4:	2a05      	cmp	r2, #5
     6e6:	d010      	beq.n	70a <uart_cb+0x2e>
}
     6e8:	bc10      	pop	{r4}
     6ea:	4770      	bx	lr
        if(evt->data.rx.len > 0){
     6ec:	68cb      	ldr	r3, [r1, #12]
     6ee:	2b00      	cmp	r3, #0
     6f0:	d0fa      	beq.n	6e8 <uart_cb+0xc>
            if(evt->data.rx.buf[evt->data.rx.offset] == '\r') { // espera que seja primido enter
     6f2:	e9d1 2301 	ldrd	r2, r3, [r1, #4]
     6f6:	5cd0      	ldrb	r0, [r2, r3]
     6f8:	280d      	cmp	r0, #13
     6fa:	d103      	bne.n	704 <uart_cb+0x28>
                cmd = 1; // identifica que foi inserido um comando
     6fc:	4b07      	ldr	r3, [pc, #28]	; (71c <uart_cb+0x40>)
     6fe:	2201      	movs	r2, #1
     700:	601a      	str	r2, [r3, #0]
                break;
     702:	e7f1      	b.n	6e8 <uart_cb+0xc>
}
     704:	bc10      	pop	{r4}
            res = CmdChar(evt->data.rx.buf[evt->data.rx.offset]);
     706:	f7ff bfd7 	b.w	6b8 <CmdChar>
{
#ifdef CONFIG_UART_ASYNC_API
	const struct uart_driver_api *api =
				(const struct uart_driver_api *)dev->api;

	return api->rx_enable(dev, buf, len, timeout);
     70a:	6883      	ldr	r3, [r0, #8]
     70c:	4904      	ldr	r1, [pc, #16]	; (720 <uart_cb+0x44>)
     70e:	68dc      	ldr	r4, [r3, #12]
     710:	220a      	movs	r2, #10
     712:	46a4      	mov	ip, r4
     714:	2364      	movs	r3, #100	; 0x64
}
     716:	bc10      	pop	{r4}
     718:	4760      	bx	ip
     71a:	bf00      	nop
     71c:	20000768 	.word	0x20000768
     720:	2000108c 	.word	0x2000108c

00000724 <resetcmd>:
	cmdLen = 0;
     724:	4b04      	ldr	r3, [pc, #16]	; (738 <resetcmd+0x14>)
     726:	2200      	movs	r2, #0
     728:	701a      	strb	r2, [r3, #0]
	SOF_C = -1;
     72a:	4a04      	ldr	r2, [pc, #16]	; (73c <resetcmd+0x18>)
     72c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     730:	6013      	str	r3, [r2, #0]
	EOF_C = -1;		
     732:	4a03      	ldr	r2, [pc, #12]	; (740 <resetcmd+0x1c>)
     734:	6013      	str	r3, [r2, #0]
}
     736:	4770      	bx	lr
     738:	20001080 	.word	0x20001080
     73c:	20000004 	.word	0x20000004
     740:	20000000 	.word	0x20000000

00000744 <cmdProcess>:
int cmdProcess(void){
     744:	b570      	push	{r4, r5, r6, lr}
	for(i=0;i<cmdLen;i++){
     746:	4b67      	ldr	r3, [pc, #412]	; (8e4 <CONFIG_ISR_STACK_SIZE+0xe4>)
     748:	4a67      	ldr	r2, [pc, #412]	; (8e8 <CONFIG_ISR_STACK_SIZE+0xe8>)
     74a:	7818      	ldrb	r0, [r3, #0]
     74c:	4614      	mov	r4, r2
     74e:	2300      	movs	r3, #0
     750:	4611      	mov	r1, r2
     752:	4298      	cmp	r0, r3
     754:	dd05      	ble.n	762 <cmdProcess+0x1e>
		if(cmdString[i] == '#'){
     756:	f814 5b01 	ldrb.w	r5, [r4], #1
     75a:	2d23      	cmp	r5, #35	; 0x23
     75c:	d117      	bne.n	78e <cmdProcess+0x4a>
			SOF_C = i;
     75e:	4c63      	ldr	r4, [pc, #396]	; (8ec <CONFIG_ISR_STACK_SIZE+0xec>)
     760:	6023      	str	r3, [r4, #0]
	for(i=0;i<cmdLen;i++){
     762:	2300      	movs	r3, #0
     764:	4298      	cmp	r0, r3
     766:	dd05      	ble.n	774 <cmdProcess+0x30>
		if(cmdString[i] == '!'){
     768:	f812 4b01 	ldrb.w	r4, [r2], #1
     76c:	2c21      	cmp	r4, #33	; 0x21
     76e:	d110      	bne.n	792 <cmdProcess+0x4e>
			EOF_C = i;
     770:	4a5f      	ldr	r2, [pc, #380]	; (8f0 <CONFIG_ISR_STACK_SIZE+0xf0>)
     772:	6013      	str	r3, [r2, #0]
	if(EOF_C < SOF_C){
     774:	4c5e      	ldr	r4, [pc, #376]	; (8f0 <CONFIG_ISR_STACK_SIZE+0xf0>)
     776:	4d5d      	ldr	r5, [pc, #372]	; (8ec <CONFIG_ISR_STACK_SIZE+0xec>)
     778:	6822      	ldr	r2, [r4, #0]
     77a:	682b      	ldr	r3, [r5, #0]
     77c:	429a      	cmp	r2, r3
     77e:	da0a      	bge.n	796 <cmdProcess+0x52>
		SOF_C = -1;
     780:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     784:	602b      	str	r3, [r5, #0]
		EOF_C = -1;
     786:	6023      	str	r3, [r4, #0]
			return WRONG_STR_FORMAT;
     788:	f06f 0002 	mvn.w	r0, #2
     78c:	e0a5      	b.n	8da <CONFIG_ISR_STACK_SIZE+0xda>
	for(i=0;i<cmdLen;i++){
     78e:	3301      	adds	r3, #1
     790:	e7df      	b.n	752 <cmdProcess+0xe>
	for(i=0;i<cmdLen;i++){
     792:	3301      	adds	r3, #1
     794:	e7e6      	b.n	764 <cmdProcess+0x20>
	for(i=SOF_C+1;i<EOF_C;i++){
     796:	1c5d      	adds	r5, r3, #1
     798:	462c      	mov	r4, r5
     79a:	42a2      	cmp	r2, r4
     79c:	dc32      	bgt.n	804 <CONFIG_ISR_STACK_SIZE+0x4>
	if(SOF_C == -1){
     79e:	1c5e      	adds	r6, r3, #1
     7a0:	d0f2      	beq.n	788 <cmdProcess+0x44>
	if(EOF_C == -1){
     7a2:	1c54      	adds	r4, r2, #1
     7a4:	d0f0      	beq.n	788 <cmdProcess+0x44>
	if(cmdLen == 0) {
     7a6:	2800      	cmp	r0, #0
     7a8:	f000 8095 	beq.w	8d6 <CONFIG_ISR_STACK_SIZE+0xd6>
	if(cmdString[SOF_C+1] == 'T' || cmdString[SOF_C+1] == 't'){
     7ac:	5d4c      	ldrb	r4, [r1, r5]
     7ae:	f004 04df 	and.w	r4, r4, #223	; 0xdf
     7b2:	2c54      	cmp	r4, #84	; 0x54
     7b4:	d165      	bne.n	882 <CONFIG_ISR_STACK_SIZE+0x82>
		if(cmdLen<8){
     7b6:	2807      	cmp	r0, #7
     7b8:	d9e6      	bls.n	788 <cmdProcess+0x44>
		for(i = SOF_C+3;i<EOF_C;i++){
     7ba:	1cd8      	adds	r0, r3, #3
     7bc:	4604      	mov	r4, r0
     7be:	42a2      	cmp	r2, r4
     7c0:	dc25      	bgt.n	80e <CONFIG_ISR_STACK_SIZE+0xe>
		if(cmdString[SOF_C+2] == 'L' || cmdString[SOF_C+2] == 'l'){
     7c2:	440b      	add	r3, r1
     7c4:	789c      	ldrb	r4, [r3, #2]
     7c6:	f004 04df 	and.w	r4, r4, #223	; 0xdf
     7ca:	2c4c      	cmp	r4, #76	; 0x4c
     7cc:	d125      	bne.n	81a <CONFIG_ISR_STACK_SIZE+0x1a>
			if( (EOF_C - (SOF_C+3)) == 4){
     7ce:	1a12      	subs	r2, r2, r0
     7d0:	2a04      	cmp	r2, #4
     7d2:	f040 8083 	bne.w	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
				thread_led_period = (cmdString[SOF_C+3]-'0')*1000+(cmdString[SOF_C+4]-'0')*100+(cmdString[SOF_C+5]-'0')*10+(cmdString[SOF_C+6]-'0')*1;
     7d6:	791a      	ldrb	r2, [r3, #4]
     7d8:	f1a2 0430 	sub.w	r4, r2, #48	; 0x30
     7dc:	5c0a      	ldrb	r2, [r1, r0]
     7de:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     7e2:	3a30      	subs	r2, #48	; 0x30
     7e4:	434a      	muls	r2, r1
     7e6:	2164      	movs	r1, #100	; 0x64
     7e8:	fb01 2204 	mla	r2, r1, r4, r2
     7ec:	7959      	ldrb	r1, [r3, #5]
     7ee:	799b      	ldrb	r3, [r3, #6]
     7f0:	3930      	subs	r1, #48	; 0x30
     7f2:	200a      	movs	r0, #10
     7f4:	fb00 2201 	mla	r2, r0, r1, r2
     7f8:	3b30      	subs	r3, #48	; 0x30
     7fa:	4413      	add	r3, r2
     7fc:	4a3d      	ldr	r2, [pc, #244]	; (8f4 <CONFIG_ISR_STACK_SIZE+0xf4>)
				thread_but_period = (cmdString[SOF_C+3]-'0')*1000+(cmdString[SOF_C+4]-'0')*100+(cmdString[SOF_C+5]-'0')*10+(cmdString[SOF_C+6]-'0')*1;
     7fe:	6013      	str	r3, [r2, #0]
		return EXIT_SUCCESS;
     800:	2000      	movs	r0, #0
	return WRONG_STR_FORMAT;
     802:	e06a      	b.n	8da <CONFIG_ISR_STACK_SIZE+0xda>
		if(cmdString[i] == '#'){
     804:	5d0e      	ldrb	r6, [r1, r4]
     806:	2e23      	cmp	r6, #35	; 0x23
     808:	d0be      	beq.n	788 <cmdProcess+0x44>
	for(i=SOF_C+1;i<EOF_C;i++){
     80a:	3401      	adds	r4, #1
     80c:	e7c5      	b.n	79a <cmdProcess+0x56>
			if(cmdString[i] < '0' || cmdString[i] > '9'){
     80e:	5d0d      	ldrb	r5, [r1, r4]
     810:	3d30      	subs	r5, #48	; 0x30
     812:	2d09      	cmp	r5, #9
     814:	d862      	bhi.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
		for(i = SOF_C+3;i<EOF_C;i++){
     816:	3401      	adds	r4, #1
     818:	e7d1      	b.n	7be <cmdProcess+0x7a>
		else if(cmdString[SOF_C+2] == 'B' || cmdString[SOF_C+2] == 'b'){
     81a:	2c42      	cmp	r4, #66	; 0x42
     81c:	d117      	bne.n	84e <CONFIG_ISR_STACK_SIZE+0x4e>
			if( (EOF_C - (SOF_C+3)) == 4){
     81e:	1a12      	subs	r2, r2, r0
     820:	2a04      	cmp	r2, #4
     822:	d15b      	bne.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
				thread_but_period = (cmdString[SOF_C+3]-'0')*1000+(cmdString[SOF_C+4]-'0')*100+(cmdString[SOF_C+5]-'0')*10+(cmdString[SOF_C+6]-'0')*1;
     824:	791a      	ldrb	r2, [r3, #4]
     826:	f1a2 0430 	sub.w	r4, r2, #48	; 0x30
     82a:	5c0a      	ldrb	r2, [r1, r0]
     82c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     830:	3a30      	subs	r2, #48	; 0x30
     832:	434a      	muls	r2, r1
     834:	2164      	movs	r1, #100	; 0x64
     836:	fb01 2204 	mla	r2, r1, r4, r2
     83a:	7959      	ldrb	r1, [r3, #5]
     83c:	799b      	ldrb	r3, [r3, #6]
     83e:	3930      	subs	r1, #48	; 0x30
     840:	200a      	movs	r0, #10
     842:	fb00 2201 	mla	r2, r0, r1, r2
     846:	3b30      	subs	r3, #48	; 0x30
     848:	4413      	add	r3, r2
     84a:	4a2b      	ldr	r2, [pc, #172]	; (8f8 <CONFIG_ISR_STACK_SIZE+0xf8>)
     84c:	e7d7      	b.n	7fe <cmdProcess+0xba>
		else if(cmdString[SOF_C+2] == 'T' || cmdString[SOF_C+2] == 't'){
     84e:	2c54      	cmp	r4, #84	; 0x54
     850:	d1d6      	bne.n	800 <CONFIG_ISR_STACK_SIZE>
			if( (EOF_C - (SOF_C+3)) == 4){
     852:	1a12      	subs	r2, r2, r0
     854:	2a04      	cmp	r2, #4
     856:	d141      	bne.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
				thread_tempread_period = (cmdString[SOF_C+3]-'0')*1000+(cmdString[SOF_C+4]-'0')*100+(cmdString[SOF_C+5]-'0')*10+(cmdString[SOF_C+6]-'0')*1;
     858:	791a      	ldrb	r2, [r3, #4]
     85a:	f1a2 0430 	sub.w	r4, r2, #48	; 0x30
     85e:	5c0a      	ldrb	r2, [r1, r0]
     860:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     864:	3a30      	subs	r2, #48	; 0x30
     866:	434a      	muls	r2, r1
     868:	2164      	movs	r1, #100	; 0x64
     86a:	fb01 2204 	mla	r2, r1, r4, r2
     86e:	7959      	ldrb	r1, [r3, #5]
     870:	799b      	ldrb	r3, [r3, #6]
     872:	3930      	subs	r1, #48	; 0x30
     874:	200a      	movs	r0, #10
     876:	fb00 2201 	mla	r2, r0, r1, r2
     87a:	3b30      	subs	r3, #48	; 0x30
     87c:	4413      	add	r3, r2
     87e:	4a1f      	ldr	r2, [pc, #124]	; (8fc <CONFIG_ISR_STACK_SIZE+0xfc>)
     880:	e7bd      	b.n	7fe <cmdProcess+0xba>
	else if(cmdString[SOF_C+1] == 'L' || cmdString[SOF_C+1] == 'l'){
     882:	2c4c      	cmp	r4, #76	; 0x4c
     884:	d12a      	bne.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
		if(cmdLen<5){
     886:	2804      	cmp	r0, #4
     888:	f67f af7e 	bls.w	788 <cmdProcess+0x44>
		if((EOF_C - SOF_C) > 4 ){
     88c:	1ad2      	subs	r2, r2, r3
     88e:	2a04      	cmp	r2, #4
     890:	dc24      	bgt.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
		else if(cmdString[SOF_C+2] < '0' || cmdString[2] > '3'){
     892:	18ca      	adds	r2, r1, r3
     894:	7892      	ldrb	r2, [r2, #2]
     896:	2a2f      	cmp	r2, #47	; 0x2f
     898:	d920      	bls.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
     89a:	7888      	ldrb	r0, [r1, #2]
     89c:	2833      	cmp	r0, #51	; 0x33
     89e:	d81d      	bhi.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
		else if(cmdString[SOF_C+3] < '0' || cmdString[3] > '1'){
     8a0:	440b      	add	r3, r1
     8a2:	78db      	ldrb	r3, [r3, #3]
     8a4:	2b2f      	cmp	r3, #47	; 0x2f
     8a6:	d919      	bls.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
     8a8:	78c9      	ldrb	r1, [r1, #3]
     8aa:	2931      	cmp	r1, #49	; 0x31
     8ac:	d816      	bhi.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
			if(cmdString[SOF_C+2] == '0'){
     8ae:	2a30      	cmp	r2, #48	; 0x30
     8b0:	d102      	bne.n	8b8 <CONFIG_ISR_STACK_SIZE+0xb8>
				led0_state = cmdString[SOF_C+3] - '0';
     8b2:	4a13      	ldr	r2, [pc, #76]	; (900 <CONFIG_ISR_STACK_SIZE+0x100>)
     8b4:	3b30      	subs	r3, #48	; 0x30
     8b6:	e7a2      	b.n	7fe <cmdProcess+0xba>
			else if(cmdString[SOF_C+2] == '1'){
     8b8:	2a31      	cmp	r2, #49	; 0x31
     8ba:	d102      	bne.n	8c2 <CONFIG_ISR_STACK_SIZE+0xc2>
				led1_state = cmdString[SOF_C+3] - '0';
     8bc:	4a11      	ldr	r2, [pc, #68]	; (904 <CONFIG_ISR_STACK_SIZE+0x104>)
     8be:	3b30      	subs	r3, #48	; 0x30
     8c0:	e79d      	b.n	7fe <cmdProcess+0xba>
			else if(cmdString[SOF_C+2] == '2'){
     8c2:	2a32      	cmp	r2, #50	; 0x32
     8c4:	d102      	bne.n	8cc <CONFIG_ISR_STACK_SIZE+0xcc>
				led2_state = cmdString[SOF_C+3] - '0';
     8c6:	4a10      	ldr	r2, [pc, #64]	; (908 <CONFIG_ISR_STACK_SIZE+0x108>)
     8c8:	3b30      	subs	r3, #48	; 0x30
     8ca:	e798      	b.n	7fe <cmdProcess+0xba>
			else if(cmdString[SOF_C+2] == '3'){
     8cc:	2a33      	cmp	r2, #51	; 0x33
     8ce:	d197      	bne.n	800 <CONFIG_ISR_STACK_SIZE>
				led3_state = cmdString[SOF_C+3] - '0';
     8d0:	4a0e      	ldr	r2, [pc, #56]	; (90c <CONFIG_ISR_STACK_SIZE+0x10c>)
     8d2:	3b30      	subs	r3, #48	; 0x30
     8d4:	e793      	b.n	7fe <cmdProcess+0xba>
		return EMPTY_STRING;
     8d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
     8da:	bd70      	pop	{r4, r5, r6, pc}
				return CMD_NOT_FOUND;
     8dc:	f06f 0001 	mvn.w	r0, #1
     8e0:	e7fb      	b.n	8da <CONFIG_ISR_STACK_SIZE+0xda>
     8e2:	bf00      	nop
     8e4:	20001080 	.word	0x20001080
     8e8:	20001081 	.word	0x20001081
     8ec:	20000004 	.word	0x20000004
     8f0:	20000000 	.word	0x20000000
     8f4:	20000018 	.word	0x20000018
     8f8:	20000014 	.word	0x20000014
     8fc:	2000001c 	.word	0x2000001c
     900:	20000008 	.word	0x20000008
     904:	2000000c 	.word	0x2000000c
     908:	2000076c 	.word	0x2000076c
     90c:	20000770 	.word	0x20000770

00000910 <thread_cmd_code>:
 * e verificar se mesmo a estrutura do comando esteja correta mas um dos char inserido nao for o esperado identifica 
 * como comando invalido
 * Esta thread é periodica e o seu periodo é estatico
 * 
*/
void thread_cmd_code(void *argA , void *argB, void *argC){
     910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Timing variables to control task periodicity */
    int64_t fin_time=0, release_time=0;

	printk("Thread tempread init (periodic)\n");
     914:	4813      	ldr	r0, [pc, #76]	; (964 <thread_cmd_code+0x54>)
	/* Compute next release instant */
    release_time = k_uptime_get() + thread_cmd_period;

	while(1){
		
		if(cmd){
     916:	4e14      	ldr	r6, [pc, #80]	; (968 <thread_cmd_code+0x58>)
			res = cmdProcess();
     918:	4f14      	ldr	r7, [pc, #80]	; (96c <thread_cmd_code+0x5c>)
	printk("Thread tempread init (periodic)\n");
     91a:	f005 fc3e 	bl	619a <printk>
    release_time = k_uptime_get() + thread_cmd_period;
     91e:	f005 fbeb 	bl	60f8 <k_uptime_get>
     922:	f510 747a 	adds.w	r4, r0, #1000	; 0x3e8
     926:	f141 0500 	adc.w	r5, r1, #0
			printk("\n\rcmdProcess output: %d\n\r", res);
     92a:	f8df 8044 	ldr.w	r8, [pc, #68]	; 970 <thread_cmd_code+0x60>
		if(cmd){
     92e:	6833      	ldr	r3, [r6, #0]
     930:	b153      	cbz	r3, 948 <thread_cmd_code+0x38>
			res = cmdProcess();
     932:	f7ff ff07 	bl	744 <cmdProcess>
     936:	6038      	str	r0, [r7, #0]
			printk("\n\rcmdProcess output: %d\n\r", res);
     938:	6839      	ldr	r1, [r7, #0]
     93a:	4640      	mov	r0, r8
     93c:	f005 fc2d 	bl	619a <printk>
			resetcmd();
     940:	f7ff fef0 	bl	724 <resetcmd>
			cmd=0;
     944:	2300      	movs	r3, #0
     946:	6033      	str	r3, [r6, #0]
		}

		/* Wait for next release instant */ 
        fin_time = k_uptime_get();
     948:	f005 fbd6 	bl	60f8 <k_uptime_get>
        if( fin_time < release_time) {
     94c:	42a0      	cmp	r0, r4
     94e:	eb71 0305 	sbcs.w	r3, r1, r5
     952:	daec      	bge.n	92e <thread_cmd_code+0x1e>
            k_msleep(release_time - fin_time); /* There are other variants, k_sleep(), k_usleep(), ... */
     954:	1a20      	subs	r0, r4, r0
     956:	f005 fbed 	bl	6134 <k_msleep.isra.0>
            release_time += thread_cmd_period;
     95a:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
     95e:	f145 0500 	adc.w	r5, r5, #0
     962:	e7e2      	b.n	92a <thread_cmd_code+0x1a>
     964:	00007914 	.word	0x00007914
     968:	20000768 	.word	0x20000768
     96c:	20000010 	.word	0x20000010
     970:	000079c4 	.word	0x000079c4

00000974 <in_out_puts_config>:
/** \brief Configuraçao dos butoes
 * 
 *
 * 
*/
void in_out_puts_config(void){
     974:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}

static inline int z_impl_gpio_pin_configure(const struct device *port,
					    gpio_pin_t pin,
					    gpio_flags_t flags)
{
	const struct gpio_driver_api *api =
     978:	f8df b0a4 	ldr.w	fp, [pc, #164]	; a20 <in_out_puts_config+0xac>
     97c:	4d29      	ldr	r5, [pc, #164]	; (a24 <in_out_puts_config+0xb0>)
     97e:	f8db 6008 	ldr.w	r6, [fp, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
	}

	return api->pin_configure(port, pin, flags);
     982:	f8df 80a4 	ldr.w	r8, [pc, #164]	; a28 <in_out_puts_config+0xb4>
	
	/* configurar butoes da placa */
	//uint32_t pinmask = 0; /* Mask for setting the pins that shall generate interrupts */
	for(int i=0; i<sizeof(buttons_pins); i++) {
     986:	2400      	movs	r4, #0
		ret = gpio_pin_configure(gpio0_dev, buttons_pins[i], GPIO_INPUT | GPIO_PULL_UP);
     988:	f815 9b01 	ldrb.w	r9, [r5], #1
	struct gpio_driver_data *data =
     98c:	f8db 1010 	ldr.w	r1, [fp, #16]
	return api->pin_configure(port, pin, flags);
     990:	4823      	ldr	r0, [pc, #140]	; (a20 <in_out_puts_config+0xac>)
     992:	4f26      	ldr	r7, [pc, #152]	; (a2c <in_out_puts_config+0xb8>)
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
     994:	2301      	movs	r3, #1
     996:	fa03 f209 	lsl.w	r2, r3, r9
     99a:	680b      	ldr	r3, [r1, #0]
     99c:	ea23 0302 	bic.w	r3, r3, r2
     9a0:	600b      	str	r3, [r1, #0]
	return api->pin_configure(port, pin, flags);
     9a2:	4642      	mov	r2, r8
     9a4:	6833      	ldr	r3, [r6, #0]
     9a6:	4649      	mov	r1, r9
     9a8:	4798      	blx	r3
		if (ret < 0) {
			printk("Error: gpio_pin_configure failed for button %d/pin %d, error:%d\n\r", i+1,buttons_pins[i], ret);
     9aa:	3401      	adds	r4, #1
		if (ret < 0) {
     9ac:	2800      	cmp	r0, #0
     9ae:	4603      	mov	r3, r0
		ret = gpio_pin_configure(gpio0_dev, buttons_pins[i], GPIO_INPUT | GPIO_PULL_UP);
     9b0:	6038      	str	r0, [r7, #0]
			printk("Error: gpio_pin_configure failed for button %d/pin %d, error:%d\n\r", i+1,buttons_pins[i], ret);
     9b2:	464a      	mov	r2, r9
     9b4:	4621      	mov	r1, r4
		if (ret < 0) {
     9b6:	da05      	bge.n	9c4 <in_out_puts_config+0x50>

	/* configurar leds da placa */
	for(int i=0; i<sizeof(leds_pins); i++) {
		ret = gpio_pin_configure(gpio0_dev, leds_pins[i], GPIO_OUTPUT);
		if (ret < 0) {
			printk("Error: gpio_pin_configure failed for button %d/pin %d, error:%d\n\r", i+1,leds_pins[i], ret);
     9b8:	481d      	ldr	r0, [pc, #116]	; (a30 <in_out_puts_config+0xbc>)
		} else {
			printk("Success: gpio_pin_configure for button %d/pin %d\n\r", i+1,leds_pins[i]);
		}
	}

     9ba:	b001      	add	sp, #4
     9bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			printk("Error: gpio_pin_configure failed for button %d/pin %d, error:%d\n\r", i+1,leds_pins[i], ret);
     9c0:	f005 bbeb 	b.w	619a <printk>
			printk("Success: gpio_pin_configure for button %d/pin %d\n\r", i+1,buttons_pins[i]);
     9c4:	481b      	ldr	r0, [pc, #108]	; (a34 <in_out_puts_config+0xc0>)
     9c6:	f005 fbe8 	bl	619a <printk>
	for(int i=0; i<sizeof(buttons_pins); i++) {
     9ca:	2c04      	cmp	r4, #4
     9cc:	d1dc      	bne.n	988 <in_out_puts_config+0x14>
     9ce:	4e1a      	ldr	r6, [pc, #104]	; (a38 <in_out_puts_config+0xc4>)
	const struct gpio_driver_api *api =
     9d0:	f8db 9008 	ldr.w	r9, [fp, #8]
	return api->pin_configure(port, pin, flags);
     9d4:	f8df a048 	ldr.w	sl, [pc, #72]	; a20 <in_out_puts_config+0xac>
			printk("Success: gpio_pin_configure for button %d/pin %d\n\r", i+1,leds_pins[i]);
     9d8:	f8df 8058 	ldr.w	r8, [pc, #88]	; a34 <in_out_puts_config+0xc0>
	for(int i=0; i<sizeof(leds_pins); i++) {
     9dc:	2400      	movs	r4, #0
		ret = gpio_pin_configure(gpio0_dev, leds_pins[i], GPIO_OUTPUT);
     9de:	f816 5b01 	ldrb.w	r5, [r6], #1
	struct gpio_driver_data *data =
     9e2:	f8db 1010 	ldr.w	r1, [fp, #16]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
     9e6:	2301      	movs	r3, #1
     9e8:	fa03 f205 	lsl.w	r2, r3, r5
     9ec:	680b      	ldr	r3, [r1, #0]
     9ee:	ea23 0302 	bic.w	r3, r3, r2
     9f2:	600b      	str	r3, [r1, #0]
	return api->pin_configure(port, pin, flags);
     9f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
     9f8:	f8d9 3000 	ldr.w	r3, [r9]
     9fc:	4629      	mov	r1, r5
     9fe:	4650      	mov	r0, sl
     a00:	4798      	blx	r3
			printk("Error: gpio_pin_configure failed for button %d/pin %d, error:%d\n\r", i+1,leds_pins[i], ret);
     a02:	3401      	adds	r4, #1
		if (ret < 0) {
     a04:	2800      	cmp	r0, #0
     a06:	4603      	mov	r3, r0
		ret = gpio_pin_configure(gpio0_dev, leds_pins[i], GPIO_OUTPUT);
     a08:	6038      	str	r0, [r7, #0]
			printk("Error: gpio_pin_configure failed for button %d/pin %d, error:%d\n\r", i+1,leds_pins[i], ret);
     a0a:	462a      	mov	r2, r5
     a0c:	4621      	mov	r1, r4
		if (ret < 0) {
     a0e:	dbd3      	blt.n	9b8 <in_out_puts_config+0x44>
			printk("Success: gpio_pin_configure for button %d/pin %d\n\r", i+1,leds_pins[i]);
     a10:	4640      	mov	r0, r8
     a12:	f005 fbc2 	bl	619a <printk>
	for(int i=0; i<sizeof(leds_pins); i++) {
     a16:	2c04      	cmp	r4, #4
     a18:	d1e1      	bne.n	9de <in_out_puts_config+0x6a>
     a1a:	b001      	add	sp, #4
     a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     a20:	00007470 	.word	0x00007470
     a24:	00007ad3 	.word	0x00007ad3
     a28:	00010010 	.word	0x00010010
     a2c:	20000774 	.word	0x20000774
     a30:	000079de 	.word	0x000079de
     a34:	00007a20 	.word	0x00007a20
     a38:	00007ad7 	.word	0x00007ad7

00000a3c <main>:
{
     a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
     a3e:	b08d      	sub	sp, #52	; 0x34
	in_out_puts_config(); // config input and output pins
     a40:	f7ff ff98 	bl	974 <in_out_puts_config>
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     a44:	4c5b      	ldr	r4, [pc, #364]	; (bb4 <main+0x178>)
     a46:	4620      	mov	r0, r4
     a48:	f006 fb09 	bl	705e <z_device_is_ready>
	printk("I2C bus %s is not ready!\n\r",dev_i2c.bus->name);
     a4c:	6821      	ldr	r1, [r4, #0]
	if (!device_is_ready(dev_i2c.bus)) {
     a4e:	b928      	cbnz	r0, a5c <main+0x20>
	printk("I2C bus %s is not ready!\n\r",dev_i2c.bus->name);
     a50:	4859      	ldr	r0, [pc, #356]	; (bb8 <main+0x17c>)
}
     a52:	b00d      	add	sp, #52	; 0x34
     a54:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	printk("I2C bus %s is not ready!\n\r",dev_i2c.bus->name);
     a58:	f005 bb9f 	b.w	619a <printk>
	ret = i2c_write_dt(&dev_i2c, config, sizeof(config));
     a5c:	4e57      	ldr	r6, [pc, #348]	; (bbc <main+0x180>)
		printk("I2C bus %s is ready!\n\r",dev_i2c.bus->name);
     a5e:	4858      	ldr	r0, [pc, #352]	; (bc0 <main+0x184>)
     a60:	f005 fb9b 	bl	619a <printk>
	ret = i2c_write_dt(&dev_i2c, config, sizeof(config));
     a64:	7833      	ldrb	r3, [r6, #0]
     a66:	9309      	str	r3, [sp, #36]	; 0x24
	msg.len = num_bytes;
     a68:	2701      	movs	r7, #1
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
     a6a:	2302      	movs	r3, #2
	msg.len = num_bytes;
     a6c:	970a      	str	r7, [sp, #40]	; 0x28
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
     a6e:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	int res =  api->transfer(dev, msgs, num_msgs, addr);
     a72:	68a3      	ldr	r3, [r4, #8]
     a74:	4620      	mov	r0, r4
     a76:	689d      	ldr	r5, [r3, #8]
     a78:	463a      	mov	r2, r7
     a7a:	234d      	movs	r3, #77	; 0x4d
     a7c:	a909      	add	r1, sp, #36	; 0x24
     a7e:	47a8      	blx	r5
     a80:	4d50      	ldr	r5, [pc, #320]	; (bc4 <main+0x188>)
     a82:	4604      	mov	r4, r0
     a84:	6028      	str	r0, [r5, #0]
	if(ret != 0){
     a86:	b138      	cbz	r0, a98 <main+0x5c>
		printk("Failed to write to I2C device address %x at Reg. %x \n", dev_i2c.addr,config);
     a88:	7832      	ldrb	r2, [r6, #0]
     a8a:	484f      	ldr	r0, [pc, #316]	; (bc8 <main+0x18c>)
     a8c:	214d      	movs	r1, #77	; 0x4d
}
     a8e:	b00d      	add	sp, #52	; 0x34
     a90:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		printk("Failed to write to I2C device address %x at Reg. %x \n", dev_i2c.addr,config);
     a94:	f005 bb81 	b.w	619a <printk>
    if (!device_is_ready(uart)) {
     a98:	4e4c      	ldr	r6, [pc, #304]	; (bcc <main+0x190>)
     a9a:	6830      	ldr	r0, [r6, #0]
     a9c:	f006 fadf 	bl	705e <z_device_is_ready>
     aa0:	b928      	cbnz	r0, aae <main+0x72>
        printk("UART device not ready\r\n");
     aa2:	484b      	ldr	r0, [pc, #300]	; (bd0 <main+0x194>)
}
     aa4:	b00d      	add	sp, #52	; 0x34
     aa6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        printk("UART device not ready\r\n");
     aaa:	f005 bb76 	b.w	619a <printk>
	ret = uart_callback_set(uart, uart_cb, NULL);
     aae:	6830      	ldr	r0, [r6, #0]
	if (api->callback_set == NULL) {
     ab0:	6883      	ldr	r3, [r0, #8]
     ab2:	681b      	ldr	r3, [r3, #0]
     ab4:	b923      	cbnz	r3, ac0 <main+0x84>
     ab6:	f06f 0357 	mvn.w	r3, #87	; 0x57
     aba:	602b      	str	r3, [r5, #0]
}
     abc:	b00d      	add	sp, #52	; 0x34
     abe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return api->callback_set(dev, callback, user_data);
     ac0:	4944      	ldr	r1, [pc, #272]	; (bd4 <main+0x198>)
     ac2:	4622      	mov	r2, r4
     ac4:	4798      	blx	r3
	ret = uart_callback_set(uart, uart_cb, NULL);
     ac6:	6028      	str	r0, [r5, #0]
    if (ret) {
     ac8:	2800      	cmp	r0, #0
     aca:	d1f7      	bne.n	abc <main+0x80>
	ret = uart_tx(uart, tx_buf, sizeof(tx_buf), SYS_FOREVER_MS);
     acc:	6830      	ldr	r0, [r6, #0]
	return api->tx(dev, buf, len, timeout);
     ace:	6883      	ldr	r3, [r0, #8]
     ad0:	4941      	ldr	r1, [pc, #260]	; (bd8 <main+0x19c>)
     ad2:	685c      	ldr	r4, [r3, #4]
     ad4:	463a      	mov	r2, r7
     ad6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     ada:	47a0      	blx	r4
     adc:	6028      	str	r0, [r5, #0]
    if (ret) {
     ade:	2800      	cmp	r0, #0
     ae0:	d1ec      	bne.n	abc <main+0x80>
	ret = uart_rx_enable(uart ,rx_buf,sizeof rx_buf,Receive_Timeout);
     ae2:	6830      	ldr	r0, [r6, #0]
	return api->rx_enable(dev, buf, len, timeout);
     ae4:	6883      	ldr	r3, [r0, #8]
     ae6:	493d      	ldr	r1, [pc, #244]	; (bdc <main+0x1a0>)
     ae8:	68dc      	ldr	r4, [r3, #12]
     aea:	220a      	movs	r2, #10
     aec:	2364      	movs	r3, #100	; 0x64
     aee:	47a0      	blx	r4
     af0:	4604      	mov	r4, r0
     af2:	6028      	str	r0, [r5, #0]
	if (ret) {
     af4:	2800      	cmp	r0, #0
     af6:	d1e1      	bne.n	abc <main+0x80>
	timing_init();
     af8:	f001 fe5e 	bl	27b8 <timing_init>
	timing_start();
     afc:	2600      	movs	r6, #0
     afe:	f001 fe67 	bl	27d0 <timing_start>
	thread_tempread_tid = k_thread_create(&thread_tempread_data, thread_tempread_stack,
     b02:	2700      	movs	r7, #0
		};
		return (k_tid_t) arch_syscall_invoke6(parm0.x, parm1.x, parm2.x, parm3.x, parm4.x, (uintptr_t) &more, K_SYSCALL_K_THREAD_CREATE);
	}
#endif
	compiler_barrier();
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
     b04:	2503      	movs	r5, #3
     b06:	e9cd 6706 	strd	r6, r7, [sp, #24]
     b0a:	e9cd 4502 	strd	r4, r5, [sp, #8]
     b0e:	e9cd 4400 	strd	r4, r4, [sp]
     b12:	4b33      	ldr	r3, [pc, #204]	; (be0 <main+0x1a4>)
     b14:	4933      	ldr	r1, [pc, #204]	; (be4 <main+0x1a8>)
     b16:	9404      	str	r4, [sp, #16]
     b18:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b1c:	4832      	ldr	r0, [pc, #200]	; (be8 <main+0x1ac>)
     b1e:	f004 fa19 	bl	4f54 <z_impl_k_thread_create>
     b22:	4b32      	ldr	r3, [pc, #200]	; (bec <main+0x1b0>)
     b24:	6018      	str	r0, [r3, #0]
     b26:	4b32      	ldr	r3, [pc, #200]	; (bf0 <main+0x1b4>)
     b28:	4932      	ldr	r1, [pc, #200]	; (bf4 <main+0x1b8>)
     b2a:	9400      	str	r4, [sp, #0]
     b2c:	e9cd 6706 	strd	r6, r7, [sp, #24]
     b30:	e9cd 5403 	strd	r5, r4, [sp, #12]
     b34:	e9cd 4401 	strd	r4, r4, [sp, #4]
     b38:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b3c:	482e      	ldr	r0, [pc, #184]	; (bf8 <main+0x1bc>)
     b3e:	f004 fa09 	bl	4f54 <z_impl_k_thread_create>
	thread_print_tid = k_thread_create(&thread_print_data, thread_print_stack,
     b42:	4b2e      	ldr	r3, [pc, #184]	; (bfc <main+0x1c0>)
     b44:	6018      	str	r0, [r3, #0]
     b46:	4b2e      	ldr	r3, [pc, #184]	; (c00 <main+0x1c4>)
     b48:	492e      	ldr	r1, [pc, #184]	; (c04 <main+0x1c8>)
     b4a:	9400      	str	r4, [sp, #0]
     b4c:	e9cd 6706 	strd	r6, r7, [sp, #24]
     b50:	e9cd 5403 	strd	r5, r4, [sp, #12]
     b54:	e9cd 4401 	strd	r4, r4, [sp, #4]
     b58:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b5c:	482a      	ldr	r0, [pc, #168]	; (c08 <main+0x1cc>)
     b5e:	f004 f9f9 	bl	4f54 <z_impl_k_thread_create>
	thread_but_tid = k_thread_create(&thread_but_data, thread_but_stack,
     b62:	4b2a      	ldr	r3, [pc, #168]	; (c0c <main+0x1d0>)
     b64:	6018      	str	r0, [r3, #0]
     b66:	4b2a      	ldr	r3, [pc, #168]	; (c10 <main+0x1d4>)
     b68:	492a      	ldr	r1, [pc, #168]	; (c14 <main+0x1d8>)
     b6a:	9400      	str	r4, [sp, #0]
     b6c:	e9cd 6706 	strd	r6, r7, [sp, #24]
     b70:	e9cd 5403 	strd	r5, r4, [sp, #12]
     b74:	e9cd 4401 	strd	r4, r4, [sp, #4]
     b78:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b7c:	4826      	ldr	r0, [pc, #152]	; (c18 <main+0x1dc>)
     b7e:	f004 f9e9 	bl	4f54 <z_impl_k_thread_create>
	thread_led_tid = k_thread_create(&thread_led_data, thread_led_stack,
     b82:	4b26      	ldr	r3, [pc, #152]	; (c1c <main+0x1e0>)
     b84:	6018      	str	r0, [r3, #0]
     b86:	2304      	movs	r3, #4
     b88:	e9cd 4302 	strd	r4, r3, [sp, #8]
     b8c:	e9cd 6706 	strd	r6, r7, [sp, #24]
     b90:	e9cd 4400 	strd	r4, r4, [sp]
     b94:	4b22      	ldr	r3, [pc, #136]	; (c20 <main+0x1e4>)
     b96:	4923      	ldr	r1, [pc, #140]	; (c24 <main+0x1e8>)
     b98:	9404      	str	r4, [sp, #16]
     b9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b9e:	4822      	ldr	r0, [pc, #136]	; (c28 <main+0x1ec>)
     ba0:	f004 f9d8 	bl	4f54 <z_impl_k_thread_create>
	thread_cmd_tid = k_thread_create(&thread_cmd_data, thread_cmd_stack,
     ba4:	4b21      	ldr	r3, [pc, #132]	; (c2c <main+0x1f0>)
     ba6:	6018      	str	r0, [r3, #0]
}
     ba8:	b00d      	add	sp, #52	; 0x34
     baa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	resetcmd();	
     bae:	f7ff bdb9 	b.w	724 <resetcmd>
     bb2:	bf00      	nop
     bb4:	000074d0 	.word	0x000074d0
     bb8:	00007a53 	.word	0x00007a53
     bbc:	2000108b 	.word	0x2000108b
     bc0:	00007a6e 	.word	0x00007a6e
     bc4:	20000774 	.word	0x20000774
     bc8:	00007a85 	.word	0x00007a85
     bcc:	20000020 	.word	0x20000020
     bd0:	00007abb 	.word	0x00007abb
     bd4:	000006dd 	.word	0x000006dd
     bd8:	20001096 	.word	0x20001096
     bdc:	2000108c 	.word	0x2000108c
     be0:	0000061d 	.word	0x0000061d
     be4:	200014c0 	.word	0x200014c0
     be8:	20000400 	.word	0x20000400
     bec:	2000078c 	.word	0x2000078c
     bf0:	000004f5 	.word	0x000004f5
     bf4:	200018e0 	.word	0x200018e0
     bf8:	20000380 	.word	0x20000380
     bfc:	20000788 	.word	0x20000788
     c00:	00000469 	.word	0x00000469
     c04:	20001d00 	.word	0x20001d00
     c08:	20000200 	.word	0x20000200
     c0c:	2000077c 	.word	0x2000077c
     c10:	000003dd 	.word	0x000003dd
     c14:	20002120 	.word	0x20002120
     c18:	20000300 	.word	0x20000300
     c1c:	20000784 	.word	0x20000784
     c20:	00000911 	.word	0x00000911
     c24:	20002540 	.word	0x20002540
     c28:	20000280 	.word	0x20000280
     c2c:	20000780 	.word	0x20000780

00000c30 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     c30:	680b      	ldr	r3, [r1, #0]
     c32:	3301      	adds	r3, #1
     c34:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     c36:	4b01      	ldr	r3, [pc, #4]	; (c3c <char_out+0xc>)
     c38:	681b      	ldr	r3, [r3, #0]
     c3a:	4718      	bx	r3
     c3c:	20000024 	.word	0x20000024

00000c40 <__printk_hook_install>:
	_char_out = fn;
     c40:	4b01      	ldr	r3, [pc, #4]	; (c48 <__printk_hook_install+0x8>)
     c42:	6018      	str	r0, [r3, #0]
}
     c44:	4770      	bx	lr
     c46:	bf00      	nop
     c48:	20000024 	.word	0x20000024

00000c4c <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     c4c:	b507      	push	{r0, r1, r2, lr}
     c4e:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     c50:	2100      	movs	r1, #0
{
     c52:	4602      	mov	r2, r0
		struct out_context ctx = { 0 };
     c54:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     c56:	4803      	ldr	r0, [pc, #12]	; (c64 <vprintk+0x18>)
     c58:	a901      	add	r1, sp, #4
     c5a:	f000 f8e5 	bl	e28 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     c5e:	b003      	add	sp, #12
     c60:	f85d fb04 	ldr.w	pc, [sp], #4
     c64:	00000c31 	.word	0x00000c31

00000c68 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     c68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     c6c:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     c70:	f019 0808 	ands.w	r8, r9, #8
{
     c74:	4604      	mov	r4, r0
     c76:	4693      	mov	fp, r2
	if (processing) {
     c78:	d00d      	beq.n	c96 <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
     c7a:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     c7c:	bf0c      	ite	eq
     c7e:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     c82:	f049 0920 	orrne.w	r9, r9, #32
     c86:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     c8a:	f38b 8811 	msr	BASEPRI, fp
     c8e:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     c92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     c96:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     c9a:	2902      	cmp	r1, #2
     c9c:	d107      	bne.n	cae <process_event+0x46>
			evt = process_recheck(mgr);
     c9e:	4620      	mov	r0, r4
     ca0:	f005 fa88 	bl	61b4 <process_recheck>
		if (evt == EVT_NOP) {
     ca4:	2800      	cmp	r0, #0
     ca6:	d0f0      	beq.n	c8a <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     ca8:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     caa:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
     cac:	d14e      	bne.n	d4c <process_event+0xe4>
			res = mgr->last_res;
     cae:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     cb0:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     cb2:	2f00      	cmp	r7, #0
     cb4:	da15      	bge.n	ce2 <process_event+0x7a>
		*clients = mgr->clients;
     cb6:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     cb8:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     cbc:	e9c4 8800 	strd	r8, r8, [r4]
     cc0:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     cc4:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     cc6:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     cc8:	8b21      	ldrh	r1, [r4, #24]
     cca:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     cce:	45ca      	cmp	sl, r9
     cd0:	d002      	beq.n	cd8 <process_event+0x70>
		if (do_monitors
     cd2:	68a3      	ldr	r3, [r4, #8]
     cd4:	2b00      	cmp	r3, #0
     cd6:	d15a      	bne.n	d8e <process_event+0x126>
		    || !sys_slist_is_empty(&clients)
     cd8:	b90d      	cbnz	r5, cde <process_event+0x76>
		    || (transit != NULL)) {
     cda:	2e00      	cmp	r6, #0
     cdc:	d071      	beq.n	dc2 <process_event+0x15a>
     cde:	2300      	movs	r3, #0
     ce0:	e056      	b.n	d90 <process_event+0x128>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     ce2:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     ce6:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     ce8:	2a01      	cmp	r2, #1
     cea:	d81e      	bhi.n	d2a <process_event+0xc2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     cec:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     cf0:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     cf2:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     cf4:	b289      	uxth	r1, r1
     cf6:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     cfa:	d10a      	bne.n	d12 <process_event+0xaa>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     cfc:	b13d      	cbz	r5, d0e <process_event+0xa6>
     cfe:	8b63      	ldrh	r3, [r4, #26]
     d00:	462a      	mov	r2, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
     d02:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
     d04:	3301      	adds	r3, #1
     d06:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     d08:	2a00      	cmp	r2, #0
     d0a:	d1fa      	bne.n	d02 <process_event+0x9a>
     d0c:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d0e:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     d12:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     d14:	4620      	mov	r0, r4
     d16:	f005 fa4d 	bl	61b4 <process_recheck>
     d1a:	4606      	mov	r6, r0
     d1c:	2800      	cmp	r0, #0
     d1e:	d0d3      	beq.n	cc8 <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     d20:	8b23      	ldrh	r3, [r4, #24]
     d22:	f043 0320 	orr.w	r3, r3, #32
     d26:	8323      	strh	r3, [r4, #24]
     d28:	e7cd      	b.n	cc6 <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
     d2a:	2b04      	cmp	r3, #4
     d2c:	d10c      	bne.n	d48 <process_event+0xe0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d2e:	f021 0107 	bic.w	r1, r1, #7
     d32:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     d34:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     d36:	4620      	mov	r0, r4
     d38:	f005 fa3c 	bl	61b4 <process_recheck>
     d3c:	4605      	mov	r5, r0
     d3e:	2800      	cmp	r0, #0
     d40:	d0c1      	beq.n	cc6 <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     d42:	f041 0120 	orr.w	r1, r1, #32
     d46:	8321      	strh	r1, [r4, #24]
     d48:	2500      	movs	r5, #0
     d4a:	e7bc      	b.n	cc6 <process_event+0x5e>
		} else if (evt == EVT_START) {
     d4c:	2803      	cmp	r0, #3
     d4e:	d109      	bne.n	d64 <process_event+0xfc>
			transit = mgr->transitions->start;
     d50:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d52:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     d56:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d58:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     d5c:	8323      	strh	r3, [r4, #24]
}
     d5e:	2500      	movs	r5, #0
		res = 0;
     d60:	462f      	mov	r7, r5
     d62:	e7b1      	b.n	cc8 <process_event+0x60>
		} else if (evt == EVT_STOP) {
     d64:	2804      	cmp	r0, #4
     d66:	d106      	bne.n	d76 <process_event+0x10e>
			transit = mgr->transitions->stop;
     d68:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d6a:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     d6e:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d70:	f043 0304 	orr.w	r3, r3, #4
     d74:	e7f2      	b.n	d5c <process_event+0xf4>
		} else if (evt == EVT_RESET) {
     d76:	2805      	cmp	r0, #5
     d78:	d106      	bne.n	d88 <process_event+0x120>
			transit = mgr->transitions->reset;
     d7a:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d7c:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     d80:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d82:	f043 0305 	orr.w	r3, r3, #5
     d86:	e7e9      	b.n	d5c <process_event+0xf4>
     d88:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     d8a:	462e      	mov	r6, r5
     d8c:	e7e8      	b.n	d60 <process_event+0xf8>
				   && !sys_slist_is_empty(&mgr->monitors);
     d8e:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     d90:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     d94:	8321      	strh	r1, [r4, #24]
     d96:	f38b 8811 	msr	BASEPRI, fp
     d9a:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     d9e:	b9fb      	cbnz	r3, de0 <process_event+0x178>
	while (!sys_slist_is_empty(list)) {
     da0:	bb85      	cbnz	r5, e04 <process_event+0x19c>
			if (transit != NULL) {
     da2:	b116      	cbz	r6, daa <process_event+0x142>
				transit(mgr, transition_complete);
     da4:	491f      	ldr	r1, [pc, #124]	; (e24 <process_event+0x1bc>)
     da6:	4620      	mov	r0, r4
     da8:	47b0      	blx	r6
	__asm__ volatile(
     daa:	f04f 0320 	mov.w	r3, #32
     dae:	f3ef 8b11 	mrs	fp, BASEPRI
     db2:	f383 8812 	msr	BASEPRI_MAX, r3
     db6:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     dba:	8b23      	ldrh	r3, [r4, #24]
     dbc:	f023 0308 	bic.w	r3, r3, #8
     dc0:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     dc2:	8b23      	ldrh	r3, [r4, #24]
     dc4:	06da      	lsls	r2, r3, #27
     dc6:	d525      	bpl.n	e14 <process_event+0x1ac>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     dc8:	f023 0310 	bic.w	r3, r3, #16
     dcc:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     dce:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     dd0:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     dd4:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     dd8:	2900      	cmp	r1, #0
     dda:	f47f af5e 	bne.w	c9a <process_event+0x32>
out:
     dde:	e754      	b.n	c8a <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     de0:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     de2:	2900      	cmp	r1, #0
     de4:	d0dc      	beq.n	da0 <process_event+0x138>
	return node->next;
     de6:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
     dea:	f8d1 b004 	ldr.w	fp, [r1, #4]
     dee:	463b      	mov	r3, r7
     df0:	4652      	mov	r2, sl
     df2:	4620      	mov	r0, r4
     df4:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     df6:	f1b9 0f00 	cmp.w	r9, #0
     dfa:	d0d1      	beq.n	da0 <process_event+0x138>
     dfc:	4649      	mov	r1, r9
     dfe:	f8d9 9000 	ldr.w	r9, [r9]
     e02:	e7f2      	b.n	dea <process_event+0x182>
     e04:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     e06:	463b      	mov	r3, r7
     e08:	4652      	mov	r2, sl
     e0a:	4620      	mov	r0, r4
     e0c:	682d      	ldr	r5, [r5, #0]
     e0e:	f005 f9ed 	bl	61ec <notify_one>
     e12:	e7c5      	b.n	da0 <process_event+0x138>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     e14:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     e18:	bf1e      	ittt	ne
     e1a:	f023 0320 	bicne.w	r3, r3, #32
     e1e:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     e20:	2102      	movne	r1, #2
     e22:	e7d5      	b.n	dd0 <process_event+0x168>
     e24:	00006219 	.word	0x00006219

00000e28 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     e2c:	4681      	mov	r9, r0
     e2e:	b09b      	sub	sp, #108	; 0x6c
     e30:	468a      	mov	sl, r1
     e32:	4615      	mov	r5, r2
     e34:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     e36:	2600      	movs	r6, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     e38:	7828      	ldrb	r0, [r5, #0]
     e3a:	b910      	cbnz	r0, e42 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     e3c:	4630      	mov	r0, r6
     e3e:	f000 bdee 	b.w	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
			OUTC(*fp++);
     e42:	1c6b      	adds	r3, r5, #1
		if (*fp != '%') {
     e44:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     e46:	9302      	str	r3, [sp, #8]
		if (*fp != '%') {
     e48:	d006      	beq.n	e58 <cbvprintf+0x30>
			OUTC(*fp++);
     e4a:	4651      	mov	r1, sl
			OUTC('%');
     e4c:	47c8      	blx	r9
     e4e:	2800      	cmp	r0, #0
     e50:	f2c0 85e5 	blt.w	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
     e54:	3601      	adds	r6, #1
		if (bps == NULL) {
     e56:	e24c      	b.n	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
		} state = {
     e58:	2218      	movs	r2, #24
     e5a:	2100      	movs	r1, #0
     e5c:	a80c      	add	r0, sp, #48	; 0x30
     e5e:	f005 fb24 	bl	64aa <memset>
	if (*sp == '%') {
     e62:	786b      	ldrb	r3, [r5, #1]
     e64:	2b25      	cmp	r3, #37	; 0x25
     e66:	d07c      	beq.n	f62 <cbvprintf+0x13a>
     e68:	2200      	movs	r2, #0
     e6a:	1c68      	adds	r0, r5, #1
     e6c:	4696      	mov	lr, r2
     e6e:	4690      	mov	r8, r2
     e70:	4694      	mov	ip, r2
     e72:	4617      	mov	r7, r2
     e74:	4601      	mov	r1, r0
		switch (*sp) {
     e76:	f810 3b01 	ldrb.w	r3, [r0], #1
     e7a:	2b2b      	cmp	r3, #43	; 0x2b
     e7c:	f000 80a0 	beq.w	fc0 <cbvprintf+0x198>
     e80:	f200 8097 	bhi.w	fb2 <cbvprintf+0x18a>
     e84:	2b20      	cmp	r3, #32
     e86:	f000 809e 	beq.w	fc6 <cbvprintf+0x19e>
     e8a:	2b23      	cmp	r3, #35	; 0x23
     e8c:	f000 809e 	beq.w	fcc <cbvprintf+0x1a4>
     e90:	b12f      	cbz	r7, e9e <cbvprintf+0x76>
     e92:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
     e96:	f040 0004 	orr.w	r0, r0, #4
     e9a:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
     e9e:	f1bc 0f00 	cmp.w	ip, #0
     ea2:	d005      	beq.n	eb0 <cbvprintf+0x88>
     ea4:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
     ea8:	f040 0008 	orr.w	r0, r0, #8
     eac:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
     eb0:	f1b8 0f00 	cmp.w	r8, #0
     eb4:	d005      	beq.n	ec2 <cbvprintf+0x9a>
     eb6:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
     eba:	f040 0010 	orr.w	r0, r0, #16
     ebe:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
     ec2:	f1be 0f00 	cmp.w	lr, #0
     ec6:	d005      	beq.n	ed4 <cbvprintf+0xac>
     ec8:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
     ecc:	f040 0020 	orr.w	r0, r0, #32
     ed0:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
     ed4:	b12a      	cbz	r2, ee2 <cbvprintf+0xba>
     ed6:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
     eda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     ede:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	if (conv->flag_zero && conv->flag_dash) {
     ee2:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
     ee6:	f002 0044 	and.w	r0, r2, #68	; 0x44
     eea:	2844      	cmp	r0, #68	; 0x44
     eec:	d103      	bne.n	ef6 <cbvprintf+0xce>
		conv->flag_zero = false;
     eee:	f36f 1286 	bfc	r2, #6, #1
     ef2:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	conv->width_present = true;
     ef6:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
	if (*sp == '*') {
     efa:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     efc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     f00:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	if (*sp == '*') {
     f04:	d17e      	bne.n	1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>
		conv->width_star = true;
     f06:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
     f0a:	f042 0201 	orr.w	r2, r2, #1
			++sp;
     f0e:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     f10:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
	conv->prec_present = (*sp == '.');
     f14:	781a      	ldrb	r2, [r3, #0]
     f16:	2a2e      	cmp	r2, #46	; 0x2e
     f18:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
     f1c:	bf0c      	ite	eq
     f1e:	2101      	moveq	r1, #1
     f20:	2100      	movne	r1, #0
     f22:	f361 0241 	bfi	r2, r1, #1, #1
     f26:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
	if (!conv->prec_present) {
     f2a:	d177      	bne.n	101c <CONFIG_FPROTECT_BLOCK_SIZE+0x1c>
	if (*sp == '*') {
     f2c:	785a      	ldrb	r2, [r3, #1]
     f2e:	2a2a      	cmp	r2, #42	; 0x2a
     f30:	d06d      	beq.n	100e <CONFIG_FPROTECT_BLOCK_SIZE+0xe>
	++sp;
     f32:	3301      	adds	r3, #1
	size_t val = 0;
     f34:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     f36:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     f3a:	4618      	mov	r0, r3
     f3c:	f810 2b01 	ldrb.w	r2, [r0], #1
     f40:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     f44:	2f09      	cmp	r7, #9
     f46:	f240 80ab 	bls.w	10a0 <CONFIG_FPROTECT_BLOCK_SIZE+0xa0>
	conv->unsupported |= ((conv->prec_value < 0)
     f4a:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
	conv->prec_value = prec;
     f4e:	9110      	str	r1, [sp, #64]	; 0x40
	conv->unsupported |= ((conv->prec_value < 0)
     f50:	f3c2 0040 	ubfx	r0, r2, #1, #1
     f54:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     f58:	f361 0241 	bfi	r2, r1, #1, #1
     f5c:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	return sp;
     f60:	e05c      	b.n	101c <CONFIG_FPROTECT_BLOCK_SIZE+0x1c>
		conv->specifier = *sp++;
     f62:	1caa      	adds	r2, r5, #2
     f64:	9202      	str	r2, [sp, #8]
     f66:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
		if (conv->width_star) {
     f6a:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
     f6e:	07df      	lsls	r7, r3, #31
     f70:	f140 8173 	bpl.w	125a <CONFIG_FPROTECT_BLOCK_SIZE+0x25a>
			width = va_arg(ap, int);
     f74:	f854 bb04 	ldr.w	fp, [r4], #4
			if (width < 0) {
     f78:	f1bb 0f00 	cmp.w	fp, #0
     f7c:	da07      	bge.n	f8e <cbvprintf+0x166>
				conv->flag_dash = true;
     f7e:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
     f82:	f042 0204 	orr.w	r2, r2, #4
     f86:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
				width = -width;
     f8a:	f1cb 0b00 	rsb	fp, fp, #0
		if (conv->prec_star) {
     f8e:	0758      	lsls	r0, r3, #29
     f90:	f140 816c 	bpl.w	126c <CONFIG_FPROTECT_BLOCK_SIZE+0x26c>
			int arg = va_arg(ap, int);
     f94:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     f98:	f1b8 0f00 	cmp.w	r8, #0
     f9c:	f280 816b 	bge.w	1276 <CONFIG_FPROTECT_BLOCK_SIZE+0x276>
				conv->prec_present = false;
     fa0:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
     fa4:	f36f 0341 	bfc	r3, #1, #1
     fa8:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
		int precision = -1;
     fac:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
     fb0:	e161      	b.n	1276 <CONFIG_FPROTECT_BLOCK_SIZE+0x276>
		switch (*sp) {
     fb2:	2b2d      	cmp	r3, #45	; 0x2d
     fb4:	d00d      	beq.n	fd2 <cbvprintf+0x1aa>
     fb6:	2b30      	cmp	r3, #48	; 0x30
     fb8:	f47f af6a 	bne.w	e90 <cbvprintf+0x68>
			conv->flag_zero = true;
     fbc:	2201      	movs	r2, #1
	} while (loop);
     fbe:	e759      	b.n	e74 <cbvprintf+0x4c>
			conv->flag_plus = true;
     fc0:	f04f 0c01 	mov.w	ip, #1
     fc4:	e756      	b.n	e74 <cbvprintf+0x4c>
			conv->flag_space = true;
     fc6:	f04f 0801 	mov.w	r8, #1
     fca:	e753      	b.n	e74 <cbvprintf+0x4c>
			conv->flag_hash = true;
     fcc:	f04f 0e01 	mov.w	lr, #1
     fd0:	e750      	b.n	e74 <cbvprintf+0x4c>
		switch (*sp) {
     fd2:	2701      	movs	r7, #1
     fd4:	e74e      	b.n	e74 <cbvprintf+0x4c>
		val = 10U * val + *sp++ - '0';
     fd6:	fb0c 7202 	mla	r2, ip, r2, r7
     fda:	3a30      	subs	r2, #48	; 0x30
     fdc:	4603      	mov	r3, r0
     fde:	4618      	mov	r0, r3
     fe0:	f810 7b01 	ldrb.w	r7, [r0], #1
     fe4:	f1a7 0e30 	sub.w	lr, r7, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     fe8:	f1be 0f09 	cmp.w	lr, #9
     fec:	d9f3      	bls.n	fd6 <cbvprintf+0x1ae>
	if (sp != wp) {
     fee:	4299      	cmp	r1, r3
     ff0:	d090      	beq.n	f14 <cbvprintf+0xec>
		conv->unsupported |= ((conv->width_value < 0)
     ff2:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
		conv->width_value = width;
     ff6:	920f      	str	r2, [sp, #60]	; 0x3c
				      || (width != (size_t)conv->width_value));
     ff8:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     ffa:	f362 0141 	bfi	r1, r2, #1, #1
     ffe:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
    1002:	e787      	b.n	f14 <cbvprintf+0xec>
    1004:	460b      	mov	r3, r1
	size_t val = 0;
    1006:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    1008:	f04f 0c0a 	mov.w	ip, #10
    100c:	e7e7      	b.n	fde <cbvprintf+0x1b6>
		conv->prec_star = true;
    100e:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
    1012:	f042 0204 	orr.w	r2, r2, #4
    1016:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
		return ++sp;
    101a:	3302      	adds	r3, #2
	switch (*sp) {
    101c:	4619      	mov	r1, r3
    101e:	f811 2b01 	ldrb.w	r2, [r1], #1
    1022:	2a6c      	cmp	r2, #108	; 0x6c
    1024:	d05c      	beq.n	10e0 <CONFIG_FPROTECT_BLOCK_SIZE+0xe0>
    1026:	d840      	bhi.n	10aa <CONFIG_FPROTECT_BLOCK_SIZE+0xaa>
    1028:	2a68      	cmp	r2, #104	; 0x68
    102a:	d046      	beq.n	10ba <CONFIG_FPROTECT_BLOCK_SIZE+0xba>
    102c:	2a6a      	cmp	r2, #106	; 0x6a
    102e:	d061      	beq.n	10f4 <CONFIG_FPROTECT_BLOCK_SIZE+0xf4>
    1030:	2a4c      	cmp	r2, #76	; 0x4c
    1032:	d067      	beq.n	1104 <CONFIG_FPROTECT_BLOCK_SIZE+0x104>
    1034:	4619      	mov	r1, r3
	conv->specifier = *sp++;
    1036:	460b      	mov	r3, r1
    1038:	f813 2b01 	ldrb.w	r2, [r3], #1
    103c:	9302      	str	r3, [sp, #8]
	switch (conv->specifier) {
    103e:	2a78      	cmp	r2, #120	; 0x78
	conv->specifier = *sp++;
    1040:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
	switch (conv->specifier) {
    1044:	f200 80df 	bhi.w	1206 <CONFIG_FPROTECT_BLOCK_SIZE+0x206>
    1048:	2a57      	cmp	r2, #87	; 0x57
    104a:	d868      	bhi.n	111e <CONFIG_FPROTECT_BLOCK_SIZE+0x11e>
    104c:	2a41      	cmp	r2, #65	; 0x41
    104e:	d004      	beq.n	105a <CONFIG_FPROTECT_BLOCK_SIZE+0x5a>
    1050:	f1a2 0345 	sub.w	r3, r2, #69	; 0x45
    1054:	2b02      	cmp	r3, #2
    1056:	f200 80d6 	bhi.w	1206 <CONFIG_FPROTECT_BLOCK_SIZE+0x206>
		conv->specifier_cat = SPECIFIER_FP;
    105a:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
			|| (conv->specifier == 'A');
    105e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
		conv->specifier_cat = SPECIFIER_FP;
    1062:	2104      	movs	r1, #4
			|| (conv->specifier == 'A');
    1064:	f1a2 0841 	sub.w	r8, r2, #65	; 0x41
		conv->specifier_cat = SPECIFIER_FP;
    1068:	f361 0302 	bfi	r3, r1, #0, #3
			|| (conv->specifier == 'A');
    106c:	f1d8 0200 	rsbs	r2, r8, #0
		conv->specifier_a = (conv->specifier == 'a')
    1070:	f89d 1039 	ldrb.w	r1, [sp, #57]	; 0x39
		conv->specifier_cat = SPECIFIER_FP;
    1074:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
			|| (conv->specifier == 'A');
    1078:	eb42 0208 	adc.w	r2, r2, r8
		conv->specifier_a = (conv->specifier == 'a')
    107c:	f362 11c7 	bfi	r1, r2, #7, #1
		if (conv->specifier_a
    1080:	060a      	lsls	r2, r1, #24
		conv->specifier_a = (conv->specifier == 'a')
    1082:	f88d 1039 	strb.w	r1, [sp, #57]	; 0x39
		if (conv->specifier_a
    1086:	b2cb      	uxtb	r3, r1
    1088:	f100 80e5 	bmi.w	1256 <CONFIG_FPROTECT_BLOCK_SIZE+0x256>
		if (conv->length_mod == LENGTH_L) {
    108c:	f003 0278 	and.w	r2, r3, #120	; 0x78
    1090:	2a18      	cmp	r2, #24
    1092:	f040 80b5 	bne.w	1200 <CONFIG_FPROTECT_BLOCK_SIZE+0x200>
			conv->length_mod = LENGTH_NONE;
    1096:	f36f 03c6 	bfc	r3, #3, #4
    109a:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
    109e:	e09c      	b.n	11da <CONFIG_FPROTECT_BLOCK_SIZE+0x1da>
		val = 10U * val + *sp++ - '0';
    10a0:	fb0c 2101 	mla	r1, ip, r1, r2
    10a4:	3930      	subs	r1, #48	; 0x30
    10a6:	4603      	mov	r3, r0
    10a8:	e747      	b.n	f3a <cbvprintf+0x112>
	switch (*sp) {
    10aa:	2a74      	cmp	r2, #116	; 0x74
    10ac:	d026      	beq.n	10fc <CONFIG_FPROTECT_BLOCK_SIZE+0xfc>
    10ae:	2a7a      	cmp	r2, #122	; 0x7a
    10b0:	d1c0      	bne.n	1034 <CONFIG_FPROTECT_BLOCK_SIZE+0x34>
		conv->length_mod = LENGTH_Z;
    10b2:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    10b6:	2206      	movs	r2, #6
    10b8:	e00d      	b.n	10d6 <CONFIG_FPROTECT_BLOCK_SIZE+0xd6>
		if (*++sp == 'h') {
    10ba:	785a      	ldrb	r2, [r3, #1]
    10bc:	2a68      	cmp	r2, #104	; 0x68
    10be:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
    10c2:	d106      	bne.n	10d2 <CONFIG_FPROTECT_BLOCK_SIZE+0xd2>
			conv->length_mod = LENGTH_HH;
    10c4:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    10c6:	f361 02c6 	bfi	r2, r1, #3, #4
    10ca:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
			++sp;
    10ce:	1c99      	adds	r1, r3, #2
    10d0:	e7b1      	b.n	1036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
			conv->length_mod = LENGTH_H;
    10d2:	4613      	mov	r3, r2
    10d4:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    10d6:	f362 03c6 	bfi	r3, r2, #3, #4
    10da:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
		break;
    10de:	e7aa      	b.n	1036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
		if (*++sp == 'l') {
    10e0:	785a      	ldrb	r2, [r3, #1]
    10e2:	2a6c      	cmp	r2, #108	; 0x6c
    10e4:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
    10e8:	d101      	bne.n	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
			conv->length_mod = LENGTH_LL;
    10ea:	2104      	movs	r1, #4
    10ec:	e7eb      	b.n	10c6 <CONFIG_FPROTECT_BLOCK_SIZE+0xc6>
			conv->length_mod = LENGTH_L;
    10ee:	4613      	mov	r3, r2
    10f0:	2203      	movs	r2, #3
    10f2:	e7f0      	b.n	10d6 <CONFIG_FPROTECT_BLOCK_SIZE+0xd6>
		conv->length_mod = LENGTH_J;
    10f4:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    10f8:	2205      	movs	r2, #5
    10fa:	e7ec      	b.n	10d6 <CONFIG_FPROTECT_BLOCK_SIZE+0xd6>
		conv->length_mod = LENGTH_T;
    10fc:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    1100:	2207      	movs	r2, #7
    1102:	e7e8      	b.n	10d6 <CONFIG_FPROTECT_BLOCK_SIZE+0xd6>
		conv->unsupported = true;
    1104:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
    1108:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    110c:	f023 0302 	bic.w	r3, r3, #2
    1110:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1114:	f043 0302 	orr.w	r3, r3, #2
    1118:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
		break;
    111c:	e78b      	b.n	1036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
	switch (conv->specifier) {
    111e:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
    1122:	2b20      	cmp	r3, #32
    1124:	d86f      	bhi.n	1206 <CONFIG_FPROTECT_BLOCK_SIZE+0x206>
    1126:	a101      	add	r1, pc, #4	; (adr r1, 112c <CONFIG_FPROTECT_BLOCK_SIZE+0x12c>)
    1128:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    112c:	000011df 	.word	0x000011df
    1130:	00001207 	.word	0x00001207
    1134:	00001207 	.word	0x00001207
    1138:	00001207 	.word	0x00001207
    113c:	00001207 	.word	0x00001207
    1140:	00001207 	.word	0x00001207
    1144:	00001207 	.word	0x00001207
    1148:	00001207 	.word	0x00001207
    114c:	00001207 	.word	0x00001207
    1150:	0000105b 	.word	0x0000105b
    1154:	00001207 	.word	0x00001207
    1158:	000011df 	.word	0x000011df
    115c:	000011b1 	.word	0x000011b1
    1160:	0000105b 	.word	0x0000105b
    1164:	0000105b 	.word	0x0000105b
    1168:	0000105b 	.word	0x0000105b
    116c:	00001207 	.word	0x00001207
    1170:	000011b1 	.word	0x000011b1
    1174:	00001207 	.word	0x00001207
    1178:	00001207 	.word	0x00001207
    117c:	00001207 	.word	0x00001207
    1180:	00001207 	.word	0x00001207
    1184:	00001215 	.word	0x00001215
    1188:	000011df 	.word	0x000011df
    118c:	00001239 	.word	0x00001239
    1190:	00001207 	.word	0x00001207
    1194:	00001207 	.word	0x00001207
    1198:	00001239 	.word	0x00001239
    119c:	00001207 	.word	0x00001207
    11a0:	000011df 	.word	0x000011df
    11a4:	00001207 	.word	0x00001207
    11a8:	00001207 	.word	0x00001207
    11ac:	000011df 	.word	0x000011df
		conv->specifier_cat = SPECIFIER_SINT;
    11b0:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    11b4:	2101      	movs	r1, #1
		conv->specifier_cat = SPECIFIER_UINT;
    11b6:	f361 0302 	bfi	r3, r1, #0, #3
    11ba:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
		if (conv->length_mod == LENGTH_UPPER_L) {
    11be:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    11c2:	f003 0378 	and.w	r3, r3, #120	; 0x78
    11c6:	2b40      	cmp	r3, #64	; 0x40
			conv->invalid = true;
    11c8:	bf02      	ittt	eq
    11ca:	f89d 1038 	ldrbeq.w	r1, [sp, #56]	; 0x38
    11ce:	f041 0101 	orreq.w	r1, r1, #1
    11d2:	f88d 1038 	strbeq.w	r1, [sp, #56]	; 0x38
		if (conv->specifier == 'c') {
    11d6:	2a63      	cmp	r2, #99	; 0x63
    11d8:	d005      	beq.n	11e6 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e6>
	bool unsupported = false;
    11da:	2300      	movs	r3, #0
    11dc:	e006      	b.n	11ec <CONFIG_FPROTECT_BLOCK_SIZE+0x1ec>
		conv->specifier_cat = SPECIFIER_UINT;
    11de:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    11e2:	2102      	movs	r1, #2
    11e4:	e7e7      	b.n	11b6 <CONFIG_FPROTECT_BLOCK_SIZE+0x1b6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    11e6:	3b00      	subs	r3, #0
    11e8:	bf18      	it	ne
    11ea:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    11ec:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
    11f0:	f3c2 0140 	ubfx	r1, r2, #1, #1
    11f4:	430b      	orrs	r3, r1
    11f6:	f363 0241 	bfi	r2, r3, #1, #1
    11fa:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
	return sp;
    11fe:	e6b4      	b.n	f6a <cbvprintf+0x142>
		} else if ((conv->length_mod != LENGTH_NONE)
    1200:	f013 0f38 	tst.w	r3, #56	; 0x38
    1204:	d0e9      	beq.n	11da <CONFIG_FPROTECT_BLOCK_SIZE+0x1da>
			conv->invalid = true;
    1206:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
    120a:	f043 0301 	orr.w	r3, r3, #1
    120e:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    1212:	e7e2      	b.n	11da <CONFIG_FPROTECT_BLOCK_SIZE+0x1da>
		conv->specifier_cat = SPECIFIER_PTR;
    1214:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    1218:	2203      	movs	r2, #3
    121a:	f362 0302 	bfi	r3, r2, #0, #3
    121e:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
		if (conv->length_mod == LENGTH_UPPER_L) {
    1222:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    1226:	f003 0378 	and.w	r3, r3, #120	; 0x78
    122a:	f1a3 0c40 	sub.w	ip, r3, #64	; 0x40
    122e:	f1dc 0300 	rsbs	r3, ip, #0
    1232:	eb43 030c 	adc.w	r3, r3, ip
    1236:	e7d9      	b.n	11ec <CONFIG_FPROTECT_BLOCK_SIZE+0x1ec>
		conv->specifier_cat = SPECIFIER_PTR;
    1238:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    123c:	2203      	movs	r2, #3
    123e:	f362 0302 	bfi	r3, r2, #0, #3
    1242:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
		if (conv->length_mod != LENGTH_NONE) {
    1246:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
    124a:	f013 0f78 	tst.w	r3, #120	; 0x78
    124e:	bf14      	ite	ne
    1250:	2301      	movne	r3, #1
    1252:	2300      	moveq	r3, #0
    1254:	e7ca      	b.n	11ec <CONFIG_FPROTECT_BLOCK_SIZE+0x1ec>
			unsupported = true;
    1256:	2301      	movs	r3, #1
    1258:	e7c8      	b.n	11ec <CONFIG_FPROTECT_BLOCK_SIZE+0x1ec>
		} else if (conv->width_present) {
    125a:	f99d 2038 	ldrsb.w	r2, [sp, #56]	; 0x38
    125e:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1260:	bfb4      	ite	lt
    1262:	f8dd b03c 	ldrlt.w	fp, [sp, #60]	; 0x3c
		int width = -1;
    1266:	f04f 3bff 	movge.w	fp, #4294967295	; 0xffffffff
    126a:	e690      	b.n	f8e <cbvprintf+0x166>
		} else if (conv->prec_present) {
    126c:	0799      	lsls	r1, r3, #30
    126e:	f57f ae9d 	bpl.w	fac <cbvprintf+0x184>
			precision = conv->prec_value;
    1272:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
		conv->pad0_value = 0;
    1276:	f89d 1039 	ldrb.w	r1, [sp, #57]	; 0x39
    127a:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    127c:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
		    && (conv->specifier_cat == SPECIFIER_FP)
    1280:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT)
    1284:	f003 0207 	and.w	r2, r3, #7
    1288:	2a04      	cmp	r2, #4
    128a:	d109      	bne.n	12a0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2a0>
		    && !conv->prec_present) {
    128c:	078a      	lsls	r2, r1, #30
    128e:	d407      	bmi.n	12a0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2a0>
			if (conv->specifier_a) {
    1290:	f99d 2039 	ldrsb.w	r2, [sp, #57]	; 0x39
				precision = 6;
    1294:	2a00      	cmp	r2, #0
    1296:	bfb4      	ite	lt
    1298:	f04f 080d 	movlt.w	r8, #13
    129c:	f04f 0806 	movge.w	r8, #6
		enum specifier_cat_enum specifier_cat
    12a0:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    12a4:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    12a6:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    12aa:	d137      	bne.n	131c <CONFIG_FPROTECT_BLOCK_SIZE+0x31c>
			switch (length_mod) {
    12ac:	1ecb      	subs	r3, r1, #3
    12ae:	2b04      	cmp	r3, #4
    12b0:	d821      	bhi.n	12f6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f6>
    12b2:	e8df f003 	tbb	[pc, r3]
    12b6:	0903      	.short	0x0903
    12b8:	2009      	.short	0x2009
    12ba:	20          	.byte	0x20
    12bb:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    12bc:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
    12c0:	17da      	asrs	r2, r3, #31
    12c2:	e9cd 320c 	strd	r3, r2, [sp, #48]	; 0x30
    12c6:	e006      	b.n	12d6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d6>
					(sint_value_type)va_arg(ap, intmax_t);
    12c8:	3407      	adds	r4, #7
    12ca:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    12ce:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    12d2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
		if (conv->invalid || conv->unsupported) {
    12d6:	f89d 7038 	ldrb.w	r7, [sp, #56]	; 0x38
    12da:	07bb      	lsls	r3, r7, #30
    12dc:	d056      	beq.n	138c <CONFIG_FPROTECT_BLOCK_SIZE+0x38c>
			OUTS(sp, fp);
    12de:	9b02      	ldr	r3, [sp, #8]
    12e0:	462a      	mov	r2, r5
    12e2:	4651      	mov	r1, sl
    12e4:	4648      	mov	r0, r9
    12e6:	f005 f88f 	bl	6408 <outs>
    12ea:	2800      	cmp	r0, #0
    12ec:	f2c0 8397 	blt.w	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    12f0:	4406      	add	r6, r0
			while (pad_len-- > 0) {
    12f2:	9d02      	ldr	r5, [sp, #8]
    12f4:	e5a0      	b.n	e38 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    12f6:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    12fa:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    12fc:	ea4f 72e3 	mov.w	r2, r3, asr #31
    1300:	e9cd 320c 	strd	r3, r2, [sp, #48]	; 0x30
			if (length_mod == LENGTH_HH) {
    1304:	d105      	bne.n	1312 <CONFIG_FPROTECT_BLOCK_SIZE+0x312>
				value->uint = (unsigned char)value->uint;
    1306:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
				value->uint = (unsigned short)value->uint;
    130a:	930c      	str	r3, [sp, #48]	; 0x30
    130c:	2300      	movs	r3, #0
    130e:	930d      	str	r3, [sp, #52]	; 0x34
    1310:	e7e1      	b.n	12d6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d6>
			} else if (length_mod == LENGTH_H) {
    1312:	2902      	cmp	r1, #2
    1314:	d1df      	bne.n	12d6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d6>
				value->sint = (short)value->sint;
    1316:	f9bd 3030 	ldrsh.w	r3, [sp, #48]	; 0x30
    131a:	e7d1      	b.n	12c0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2c0>
		} else if (specifier_cat == SPECIFIER_UINT) {
    131c:	2b02      	cmp	r3, #2
    131e:	d123      	bne.n	1368 <CONFIG_FPROTECT_BLOCK_SIZE+0x368>
			switch (length_mod) {
    1320:	1ecb      	subs	r3, r1, #3
    1322:	2b04      	cmp	r3, #4
    1324:	d813      	bhi.n	134e <CONFIG_FPROTECT_BLOCK_SIZE+0x34e>
    1326:	e8df f003 	tbb	[pc, r3]
    132a:	0a03      	.short	0x0a03
    132c:	120a      	.short	0x120a
    132e:	12          	.byte	0x12
    132f:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    1330:	6822      	ldr	r2, [r4, #0]
    1332:	920c      	str	r2, [sp, #48]	; 0x30
    1334:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
    1336:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
    1338:	930d      	str	r3, [sp, #52]	; 0x34
					(uint_value_type)va_arg(ap, size_t);
    133a:	4604      	mov	r4, r0
    133c:	e7cb      	b.n	12d6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d6>
					(uint_value_type)va_arg(ap,
    133e:	1de0      	adds	r0, r4, #7
    1340:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
    1344:	e8f0 2302 	ldrd	r2, r3, [r0], #8
    1348:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
				break;
    134c:	e7f5      	b.n	133a <CONFIG_FPROTECT_BLOCK_SIZE+0x33a>
					(uint_value_type)va_arg(ap, size_t);
    134e:	f854 3b04 	ldr.w	r3, [r4], #4
    1352:	930c      	str	r3, [sp, #48]	; 0x30
			if (length_mod == LENGTH_HH) {
    1354:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
    1356:	f04f 0300 	mov.w	r3, #0
    135a:	930d      	str	r3, [sp, #52]	; 0x34
			if (length_mod == LENGTH_HH) {
    135c:	d0d3      	beq.n	1306 <CONFIG_FPROTECT_BLOCK_SIZE+0x306>
			} else if (length_mod == LENGTH_H) {
    135e:	2902      	cmp	r1, #2
    1360:	d1b9      	bne.n	12d6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d6>
				value->uint = (unsigned short)value->uint;
    1362:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    1366:	e7d0      	b.n	130a <CONFIG_FPROTECT_BLOCK_SIZE+0x30a>
		} else if (specifier_cat == SPECIFIER_FP) {
    1368:	2b04      	cmp	r3, #4
    136a:	d109      	bne.n	1380 <CONFIG_FPROTECT_BLOCK_SIZE+0x380>
					(sint_value_type)va_arg(ap, long long);
    136c:	1de3      	adds	r3, r4, #7
    136e:	f023 0307 	bic.w	r3, r3, #7
    1372:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
    1376:	e9d3 2300 	ldrd	r2, r3, [r3]
    137a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    137e:	e7aa      	b.n	12d6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d6>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1380:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    1382:	bf04      	itt	eq
    1384:	f854 3b04 	ldreq.w	r3, [r4], #4
    1388:	930c      	streq	r3, [sp, #48]	; 0x30
    138a:	e7a4      	b.n	12d6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d6>
		switch (conv->specifier) {
    138c:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
    1390:	2a78      	cmp	r2, #120	; 0x78
    1392:	d8ae      	bhi.n	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
    1394:	2a57      	cmp	r2, #87	; 0x57
    1396:	f200 808c 	bhi.w	14b2 <CONFIG_FPROTECT_BLOCK_SIZE+0x4b2>
    139a:	2a25      	cmp	r2, #37	; 0x25
    139c:	f000 80d4 	beq.w	1548 <CONFIG_FPROTECT_BLOCK_SIZE+0x548>
    13a0:	2a24      	cmp	r2, #36	; 0x24
    13a2:	d9a6      	bls.n	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
    13a4:	2a41      	cmp	r2, #65	; 0x41
    13a6:	d003      	beq.n	13b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b0>
    13a8:	f1a2 0345 	sub.w	r3, r2, #69	; 0x45
    13ac:	2b02      	cmp	r3, #2
    13ae:	d8a0      	bhi.n	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
	} u = {
    13b0:	e9dd 130c 	ldrd	r1, r3, [sp, #48]	; 0x30
	if ((u.u64 & SIGN_MASK) != 0U) {
    13b4:	2b00      	cmp	r3, #0
    13b6:	f2c0 81be 	blt.w	1736 <CONFIG_FPROTECT_BLOCK_SIZE+0x736>
	} else if (conv->flag_plus) {
    13ba:	0738      	lsls	r0, r7, #28
    13bc:	f100 81bd 	bmi.w	173a <CONFIG_FPROTECT_BLOCK_SIZE+0x73a>
		*sign = ' ';
    13c0:	f017 0710 	ands.w	r7, r7, #16
    13c4:	bf18      	it	ne
    13c6:	2720      	movne	r7, #32
	int expo = (u.u64 >> FRACTION_BITS) & BIT_MASK(EXPONENT_BITS);
    13c8:	f3c3 550a 	ubfx	r5, r3, #20, #11
	uint64_t fract = u.u64 & BIT64_MASK(FRACTION_BITS);
    13cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
    13d0:	e9cd 1308 	strd	r1, r3, [sp, #32]
	bool is_subnormal = (expo == 0) && (fract != 0);
    13d4:	2d00      	cmp	r5, #0
    13d6:	f040 81b2 	bne.w	173e <CONFIG_FPROTECT_BLOCK_SIZE+0x73e>
    13da:	ea51 0003 	orrs.w	r0, r1, r3
    13de:	bf14      	ite	ne
    13e0:	2001      	movne	r0, #1
    13e2:	2000      	moveq	r0, #0
	fract <<= EXPONENT_BITS;
    13e4:	02db      	lsls	r3, r3, #11
    13e6:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
    13ea:	02c9      	lsls	r1, r1, #11
		c = 'f';
    13ec:	2a46      	cmp	r2, #70	; 0x46
	if ((expo | fract) != 0) {
    13ee:	ea45 0e01 	orr.w	lr, r5, r1
    13f2:	ea43 7ce5 	orr.w	ip, r3, r5, asr #31
		c = 'f';
    13f6:	bf08      	it	eq
    13f8:	2266      	moveq	r2, #102	; 0x66
	if ((expo | fract) != 0) {
    13fa:	ea5e 0c0c 	orrs.w	ip, lr, ip
	fract &= ~SIGN_MASK;
    13fe:	e9cd 1308 	strd	r1, r3, [sp, #32]
	if ((expo | fract) != 0) {
    1402:	f000 8206 	beq.w	1812 <CONFIG_FPROTECT_BLOCK_SIZE+0x812>
		if (is_subnormal) {
    1406:	2800      	cmp	r0, #0
    1408:	f040 81ce 	bne.w	17a8 <CONFIG_FPROTECT_BLOCK_SIZE+0x7a8>
		fract |= BIT_63;
    140c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    1410:	f04f 0c00 	mov.w	ip, #0
    1414:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
		expo -= (1023 - 1);	/* +1 since .1 vs 1. */
    1418:	f2a5 35fe 	subw	r5, r5, #1022	; 0x3fe
		fract |= BIT_63;
    141c:	9109      	str	r1, [sp, #36]	; 0x24
    141e:	4663      	mov	r3, ip
		fract *= 5U;
    1420:	f04f 0e05 	mov.w	lr, #5
	while (expo < -2) {
    1424:	f115 0f02 	cmn.w	r5, #2
    1428:	f2c0 81c5 	blt.w	17b6 <CONFIG_FPROTECT_BLOCK_SIZE+0x7b6>
    142c:	f1bc 0f00 	cmp.w	ip, #0
    1430:	d001      	beq.n	1436 <CONFIG_FPROTECT_BLOCK_SIZE+0x436>
    1432:	e9cd 0108 	strd	r0, r1, [sp, #32]
	while (expo > 0) {
    1436:	2d00      	cmp	r5, #0
		fract += 2;
    1438:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
	while (expo > 0) {
    143c:	f300 81d0 	bgt.w	17e0 <CONFIG_FPROTECT_BLOCK_SIZE+0x7e0>
	fract >>= (4 - expo);
    1440:	9809      	ldr	r0, [sp, #36]	; 0x24
    1442:	9908      	ldr	r1, [sp, #32]
    1444:	f1c5 0c04 	rsb	ip, r5, #4
    1448:	351c      	adds	r5, #28
    144a:	fa00 f505 	lsl.w	r5, r0, r5
    144e:	f1ac 0e20 	sub.w	lr, ip, #32
    1452:	fa21 f10c 	lsr.w	r1, r1, ip
    1456:	fa20 fe0e 	lsr.w	lr, r0, lr
    145a:	4329      	orrs	r1, r5
    145c:	ea41 010e 	orr.w	r1, r1, lr
    1460:	fa20 f00c 	lsr.w	r0, r0, ip
    1464:	e9cd 1008 	strd	r1, r0, [sp, #32]
	if ((c == 'g') || (c == 'G')) {
    1468:	f002 01df 	and.w	r1, r2, #223	; 0xdf
    146c:	2947      	cmp	r1, #71	; 0x47
    146e:	f040 81d7 	bne.w	1820 <CONFIG_FPROTECT_BLOCK_SIZE+0x820>
		if (decexp < (-4 + 1) || decexp > precision) {
    1472:	1cdd      	adds	r5, r3, #3
    1474:	db02      	blt.n	147c <CONFIG_FPROTECT_BLOCK_SIZE+0x47c>
    1476:	4598      	cmp	r8, r3
    1478:	f280 81ce 	bge.w	1818 <CONFIG_FPROTECT_BLOCK_SIZE+0x818>
			c += 'e' - 'g';  /* e or E */
    147c:	3a02      	subs	r2, #2
			if (precision > 0) {
    147e:	f1b8 0f00 	cmp.w	r8, #0
			c += 'e' - 'g';  /* e or E */
    1482:	b2d2      	uxtb	r2, r2
			if (precision > 0) {
    1484:	dd01      	ble.n	148a <CONFIG_FPROTECT_BLOCK_SIZE+0x48a>
				precision--;
    1486:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
		if (!conv->flag_hash && (precision > 0)) {
    148a:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
    148e:	0688      	lsls	r0, r1, #26
    1490:	f100 81c6 	bmi.w	1820 <CONFIG_FPROTECT_BLOCK_SIZE+0x820>
    1494:	f1b8 0f00 	cmp.w	r8, #0
    1498:	bfd4      	ite	le
    149a:	2100      	movle	r1, #0
    149c:	2101      	movgt	r1, #1
	if (c == 'f') {
    149e:	2a66      	cmp	r2, #102	; 0x66
	bool prune_zero = false;
    14a0:	9103      	str	r1, [sp, #12]
	if (c == 'f') {
    14a2:	f040 81bf 	bne.w	1824 <CONFIG_FPROTECT_BLOCK_SIZE+0x824>
		if (decimals < 0) {
    14a6:	eb18 0503 	adds.w	r5, r8, r3
    14aa:	f140 81bd 	bpl.w	1828 <CONFIG_FPROTECT_BLOCK_SIZE+0x828>
			decimals = 0;
    14ae:	2500      	movs	r5, #0
    14b0:	e1bd      	b.n	182e <CONFIG_FPROTECT_BLOCK_SIZE+0x82e>
		switch (conv->specifier) {
    14b2:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
    14b6:	2b20      	cmp	r3, #32
    14b8:	f63f af1b 	bhi.w	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
    14bc:	a001      	add	r0, pc, #4	; (adr r0, 14c4 <CONFIG_FPROTECT_BLOCK_SIZE+0x4c4>)
    14be:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
    14c2:	bf00      	nop
    14c4:	000016d9 	.word	0x000016d9
    14c8:	000012f3 	.word	0x000012f3
    14cc:	000012f3 	.word	0x000012f3
    14d0:	000012f3 	.word	0x000012f3
    14d4:	000012f3 	.word	0x000012f3
    14d8:	000012f3 	.word	0x000012f3
    14dc:	000012f3 	.word	0x000012f3
    14e0:	000012f3 	.word	0x000012f3
    14e4:	000012f3 	.word	0x000012f3
    14e8:	000013b1 	.word	0x000013b1
    14ec:	000012f3 	.word	0x000012f3
    14f0:	00001575 	.word	0x00001575
    14f4:	00001679 	.word	0x00001679
    14f8:	000013b1 	.word	0x000013b1
    14fc:	000013b1 	.word	0x000013b1
    1500:	000013b1 	.word	0x000013b1
    1504:	000012f3 	.word	0x000012f3
    1508:	00001679 	.word	0x00001679
    150c:	000012f3 	.word	0x000012f3
    1510:	000012f3 	.word	0x000012f3
    1514:	000012f3 	.word	0x000012f3
    1518:	000012f3 	.word	0x000012f3
    151c:	0000170f 	.word	0x0000170f
    1520:	000016d9 	.word	0x000016d9
    1524:	000016dd 	.word	0x000016dd
    1528:	000012f3 	.word	0x000012f3
    152c:	000012f3 	.word	0x000012f3
    1530:	0000154f 	.word	0x0000154f
    1534:	000012f3 	.word	0x000012f3
    1538:	000016d9 	.word	0x000016d9
    153c:	000012f3 	.word	0x000012f3
    1540:	000012f3 	.word	0x000012f3
    1544:	000016d9 	.word	0x000016d9
			OUTC('%');
    1548:	4651      	mov	r1, sl
    154a:	4610      	mov	r0, r2
    154c:	e47e      	b.n	e4c <cbvprintf+0x24>
			if (precision >= 0) {
    154e:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1552:	9a0c      	ldr	r2, [sp, #48]	; 0x30
			if (precision >= 0) {
    1554:	db09      	blt.n	156a <CONFIG_FPROTECT_BLOCK_SIZE+0x56a>
				len = strnlen(bps, precision);
    1556:	4641      	mov	r1, r8
    1558:	4610      	mov	r0, r2
    155a:	9203      	str	r2, [sp, #12]
    155c:	f004 ff91 	bl	6482 <strnlen>
				len = strlen(bps);
    1560:	9a03      	ldr	r2, [sp, #12]
		char sign = 0;
    1562:	2700      	movs	r7, #0
			bpe = bps + len;
    1564:	1815      	adds	r5, r2, r0
		if (bps == NULL) {
    1566:	b962      	cbnz	r2, 1582 <CONFIG_FPROTECT_BLOCK_SIZE+0x582>
    1568:	e6c3      	b.n	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
				len = strlen(bps);
    156a:	4610      	mov	r0, r2
    156c:	9203      	str	r2, [sp, #12]
    156e:	f004 ff81 	bl	6474 <strlen>
    1572:	e7f5      	b.n	1560 <CONFIG_FPROTECT_BLOCK_SIZE+0x560>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1574:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1576:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
		char sign = 0;
    157a:	2700      	movs	r7, #0
			bpe = buf + 1;
    157c:	f10d 054d 	add.w	r5, sp, #77	; 0x4d
				bps = encode_float(value->dbl, conv, precision,
    1580:	aa13      	add	r2, sp, #76	; 0x4c
		size_t nj_len = (bpe - bps);
    1582:	1aab      	subs	r3, r5, r2
		if (sign != 0) {
    1584:	b107      	cbz	r7, 1588 <CONFIG_FPROTECT_BLOCK_SIZE+0x588>
			nj_len += 1U;
    1586:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    1588:	f89d 003a 	ldrb.w	r0, [sp, #58]	; 0x3a
    158c:	06c1      	lsls	r1, r0, #27
    158e:	f140 823a 	bpl.w	1a06 <CONFIG_FPROTECT_BLOCK_SIZE+0xa06>
			nj_len += 2U;
    1592:	3302      	adds	r3, #2
		nj_len += conv->pad0_value;
    1594:	990f      	ldr	r1, [sp, #60]	; 0x3c
		if (conv->pad_fp) {
    1596:	0640      	lsls	r0, r0, #25
		nj_len += conv->pad0_value;
    1598:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    159a:	bf44      	itt	mi
    159c:	9910      	ldrmi	r1, [sp, #64]	; 0x40
    159e:	185b      	addmi	r3, r3, r1
		if (width > 0) {
    15a0:	f1bb 0f00 	cmp.w	fp, #0
    15a4:	dd23      	ble.n	15ee <CONFIG_FPROTECT_BLOCK_SIZE+0x5ee>
			width -= (int)nj_len;
    15a6:	ebab 0b03 	sub.w	fp, fp, r3
			if (!conv->flag_dash) {
    15aa:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
    15ae:	0759      	lsls	r1, r3, #29
    15b0:	f3c3 0880 	ubfx	r8, r3, #2, #1
    15b4:	d41b      	bmi.n	15ee <CONFIG_FPROTECT_BLOCK_SIZE+0x5ee>
				if (conv->flag_zero) {
    15b6:	0658      	lsls	r0, r3, #25
    15b8:	f140 8234 	bpl.w	1a24 <CONFIG_FPROTECT_BLOCK_SIZE+0xa24>
					if (sign != 0) {
    15bc:	2f00      	cmp	r7, #0
    15be:	f000 8234 	beq.w	1a2a <CONFIG_FPROTECT_BLOCK_SIZE+0xa2a>
						OUTC(sign);
    15c2:	4651      	mov	r1, sl
    15c4:	4638      	mov	r0, r7
    15c6:	9203      	str	r2, [sp, #12]
    15c8:	47c8      	blx	r9
    15ca:	2800      	cmp	r0, #0
    15cc:	f2c0 8227 	blt.w	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    15d0:	9a03      	ldr	r2, [sp, #12]
						sign = 0;
    15d2:	4647      	mov	r7, r8
						OUTC(sign);
    15d4:	3601      	adds	r6, #1
					pad = '0';
    15d6:	f04f 0830 	mov.w	r8, #48	; 0x30
    15da:	445e      	add	r6, fp
    15dc:	465b      	mov	r3, fp
				while (width-- > 0) {
    15de:	2b00      	cmp	r3, #0
    15e0:	eba6 000b 	sub.w	r0, r6, fp
    15e4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
    15e8:	f300 8211 	bgt.w	1a0e <CONFIG_FPROTECT_BLOCK_SIZE+0xa0e>
    15ec:	4606      	mov	r6, r0
		if (sign != 0) {
    15ee:	b147      	cbz	r7, 1602 <CONFIG_FPROTECT_BLOCK_SIZE+0x602>
			OUTC(sign);
    15f0:	4651      	mov	r1, sl
    15f2:	4638      	mov	r0, r7
    15f4:	9203      	str	r2, [sp, #12]
    15f6:	47c8      	blx	r9
    15f8:	2800      	cmp	r0, #0
    15fa:	f2c0 8210 	blt.w	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    15fe:	9a03      	ldr	r2, [sp, #12]
    1600:	3601      	adds	r6, #1
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT) && conv->pad_fp) {
    1602:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    1606:	0659      	lsls	r1, r3, #25
    1608:	f140 8265 	bpl.w	1ad6 <CONFIG_FPROTECT_BLOCK_SIZE+0xad6>
			if (conv->specifier_a) {
    160c:	f99d 3039 	ldrsb.w	r3, [sp, #57]	; 0x39
    1610:	2b00      	cmp	r3, #0
    1612:	eba6 0302 	sub.w	r3, r6, r2
    1616:	9303      	str	r3, [sp, #12]
    1618:	f2c0 820a 	blt.w	1a30 <CONFIG_FPROTECT_BLOCK_SIZE+0xa30>
    161c:	4617      	mov	r7, r2
				while (isdigit((int)*cp)) {
    161e:	7838      	ldrb	r0, [r7, #0]
    1620:	9b03      	ldr	r3, [sp, #12]
    1622:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    1626:	2a09      	cmp	r2, #9
    1628:	46b8      	mov	r8, r7
    162a:	eb03 0607 	add.w	r6, r3, r7
    162e:	f107 0701 	add.w	r7, r7, #1
    1632:	f240 8229 	bls.w	1a88 <CONFIG_FPROTECT_BLOCK_SIZE+0xa88>
				if (!conv->pad_postdp) {
    1636:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
				pad_len = conv->pad0_value;
    163a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
				if (!conv->pad_postdp) {
    163c:	0693      	lsls	r3, r2, #26
    163e:	d408      	bmi.n	1652 <CONFIG_FPROTECT_BLOCK_SIZE+0x652>
    1640:	443e      	add	r6, r7
					while (pad_len-- > 0) {
    1642:	2f00      	cmp	r7, #0
    1644:	eba6 0307 	sub.w	r3, r6, r7
    1648:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
    164c:	f300 8222 	bgt.w	1a94 <CONFIG_FPROTECT_BLOCK_SIZE+0xa94>
    1650:	461e      	mov	r6, r3
				if (*cp == '.') {
    1652:	f898 0000 	ldrb.w	r0, [r8]
    1656:	282e      	cmp	r0, #46	; 0x2e
    1658:	d10b      	bne.n	1672 <CONFIG_FPROTECT_BLOCK_SIZE+0x672>
					OUTC(*cp++);
    165a:	4651      	mov	r1, sl
    165c:	47c8      	blx	r9
						OUTC('0');
    165e:	2800      	cmp	r0, #0
    1660:	f2c0 81dd 	blt.w	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
					while (pad_len-- > 0) {
    1664:	2f00      	cmp	r7, #0
						OUTC('0');
    1666:	f106 0601 	add.w	r6, r6, #1
					while (pad_len-- > 0) {
    166a:	f300 821a 	bgt.w	1aa2 <CONFIG_FPROTECT_BLOCK_SIZE+0xaa2>
					OUTC(*cp++);
    166e:	f108 0801 	add.w	r8, r8, #1
    1672:	eba6 0608 	sub.w	r6, r6, r8
    1676:	e21d      	b.n	1ab4 <CONFIG_FPROTECT_BLOCK_SIZE+0xab4>
			if (conv->flag_plus) {
    1678:	073d      	lsls	r5, r7, #28
    167a:	d42b      	bmi.n	16d4 <CONFIG_FPROTECT_BLOCK_SIZE+0x6d4>
				sign = ' ';
    167c:	f017 0710 	ands.w	r7, r7, #16
    1680:	bf18      	it	ne
    1682:	2720      	movne	r7, #32
			sint = value->sint;
    1684:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
			if (sint < 0) {
    1688:	2b00      	cmp	r3, #0
    168a:	da05      	bge.n	1698 <CONFIG_FPROTECT_BLOCK_SIZE+0x698>
				value->uint = (uint_value_type)-sint;
    168c:	4252      	negs	r2, r2
    168e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1692:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
				sign = '-';
    1696:	272d      	movs	r7, #45	; 0x2d
			bps = encode_uint(value->uint, conv, buf, bpe);
    1698:	f10d 0365 	add.w	r3, sp, #101	; 0x65
    169c:	9300      	str	r3, [sp, #0]
    169e:	aa0e      	add	r2, sp, #56	; 0x38
    16a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    16a4:	ab13      	add	r3, sp, #76	; 0x4c
    16a6:	f004 fe69 	bl	637c <encode_uint>
    16aa:	4602      	mov	r2, r0
			if (precision >= 0) {
    16ac:	f1b8 0f00 	cmp.w	r8, #0
    16b0:	f10d 0565 	add.w	r5, sp, #101	; 0x65
    16b4:	f6ff af57 	blt.w	1566 <CONFIG_FPROTECT_BLOCK_SIZE+0x566>
				conv->flag_zero = false;
    16b8:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
				size_t len = bpe - bps;
    16bc:	1aab      	subs	r3, r5, r2
				conv->flag_zero = false;
    16be:	f36f 1186 	bfc	r1, #6, #1
				if (len < (size_t)precision) {
    16c2:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    16c4:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
				if (len < (size_t)precision) {
    16c8:	f67f af4d 	bls.w	1566 <CONFIG_FPROTECT_BLOCK_SIZE+0x566>
					conv->pad0_value = precision - (int)len;
    16cc:	eba8 0303 	sub.w	r3, r8, r3
    16d0:	930f      	str	r3, [sp, #60]	; 0x3c
    16d2:	e748      	b.n	1566 <CONFIG_FPROTECT_BLOCK_SIZE+0x566>
				sign = '+';
    16d4:	272b      	movs	r7, #43	; 0x2b
    16d6:	e7d5      	b.n	1684 <CONFIG_FPROTECT_BLOCK_SIZE+0x684>
		switch (conv->specifier) {
    16d8:	2700      	movs	r7, #0
    16da:	e7dd      	b.n	1698 <CONFIG_FPROTECT_BLOCK_SIZE+0x698>
			if (value->ptr != NULL) {
    16dc:	980c      	ldr	r0, [sp, #48]	; 0x30
    16de:	2800      	cmp	r0, #0
    16e0:	f000 818d 	beq.w	19fe <CONFIG_FPROTECT_BLOCK_SIZE+0x9fe>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    16e4:	f10d 0365 	add.w	r3, sp, #101	; 0x65
    16e8:	9300      	str	r3, [sp, #0]
    16ea:	aa0e      	add	r2, sp, #56	; 0x38
    16ec:	ab13      	add	r3, sp, #76	; 0x4c
    16ee:	2100      	movs	r1, #0
    16f0:	f004 fe44 	bl	637c <encode_uint>
				conv->altform_0c = true;
    16f4:	f8bd 303a 	ldrh.w	r3, [sp, #58]	; 0x3a
    16f8:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    16fc:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1700:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1704:	4602      	mov	r2, r0
				conv->altform_0c = true;
    1706:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
		char sign = 0;
    170a:	2700      	movs	r7, #0
				goto prec_int_pad0;
    170c:	e7ce      	b.n	16ac <CONFIG_FPROTECT_BLOCK_SIZE+0x6ac>
				store_count(conv, value->ptr, count);
    170e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	switch ((enum length_mod_enum)conv->length_mod) {
    1710:	2907      	cmp	r1, #7
    1712:	f63f adee 	bhi.w	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
    1716:	e8df f001 	tbb	[pc, r1]
    171a:	040c      	.short	0x040c
    171c:	08080c06 	.word	0x08080c06
    1720:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
    1722:	701e      	strb	r6, [r3, #0]
		break;
    1724:	e5e5      	b.n	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
		*(short *)dp = (short)count;
    1726:	801e      	strh	r6, [r3, #0]
		break;
    1728:	e5e3      	b.n	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
		*(intmax_t *)dp = (intmax_t)count;
    172a:	17f2      	asrs	r2, r6, #31
    172c:	e9c3 6200 	strd	r6, r2, [r3]
		break;
    1730:	e5df      	b.n	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1732:	601e      	str	r6, [r3, #0]
		break;
    1734:	e5dd      	b.n	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
		*sign = '-';
    1736:	272d      	movs	r7, #45	; 0x2d
    1738:	e646      	b.n	13c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x3c8>
		*sign = '+';
    173a:	272b      	movs	r7, #43	; 0x2b
    173c:	e644      	b.n	13c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x3c8>
	if (expo == BIT_MASK(EXPONENT_BITS)) {
    173e:	f240 70ff 	movw	r0, #2047	; 0x7ff
    1742:	4285      	cmp	r5, r0
    1744:	d12d      	bne.n	17a2 <CONFIG_FPROTECT_BLOCK_SIZE+0x7a2>
		if (fract == 0) {
    1746:	430b      	orrs	r3, r1
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    1748:	f1a2 0241 	sub.w	r2, r2, #65	; 0x41
    174c:	d11b      	bne.n	1786 <CONFIG_FPROTECT_BLOCK_SIZE+0x786>
			if (isupper((int)c)) {
    174e:	2a19      	cmp	r2, #25
    1750:	d811      	bhi.n	1776 <CONFIG_FPROTECT_BLOCK_SIZE+0x776>
				*buf++ = 'I';
    1752:	2349      	movs	r3, #73	; 0x49
    1754:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
				*buf++ = 'N';
    1758:	234e      	movs	r3, #78	; 0x4e
    175a:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
				*buf++ = 'F';
    175e:	2346      	movs	r3, #70	; 0x46
				*buf++ = 'n';
    1760:	f88d 304e 	strb.w	r3, [sp, #78]	; 0x4e
		conv->flag_zero = false;
    1764:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
    1768:	f36f 1386 	bfc	r3, #6, #1
    176c:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
		*bpe = buf;
    1770:	f10d 054f 	add.w	r5, sp, #79	; 0x4f
		return bps;
    1774:	e704      	b.n	1580 <CONFIG_FPROTECT_BLOCK_SIZE+0x580>
				*buf++ = 'i';
    1776:	2369      	movs	r3, #105	; 0x69
    1778:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
				*buf++ = 'n';
    177c:	236e      	movs	r3, #110	; 0x6e
    177e:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
				*buf++ = 'f';
    1782:	2366      	movs	r3, #102	; 0x66
    1784:	e7ec      	b.n	1760 <CONFIG_FPROTECT_BLOCK_SIZE+0x760>
			if (isupper((int)c)) {
    1786:	2a19      	cmp	r2, #25
				*buf++ = 'N';
    1788:	bf99      	ittee	ls
    178a:	234e      	movls	r3, #78	; 0x4e
				*buf++ = 'A';
    178c:	2241      	movls	r2, #65	; 0x41
				*buf++ = 'n';
    178e:	236e      	movhi	r3, #110	; 0x6e
				*buf++ = 'a';
    1790:	2261      	movhi	r2, #97	; 0x61
				*buf++ = 'N';
    1792:	bf94      	ite	ls
    1794:	f88d 304c 	strbls.w	r3, [sp, #76]	; 0x4c
				*buf++ = 'n';
    1798:	f88d 304c 	strbhi.w	r3, [sp, #76]	; 0x4c
				*buf++ = 'a';
    179c:	f88d 204d 	strb.w	r2, [sp, #77]	; 0x4d
    17a0:	e7de      	b.n	1760 <CONFIG_FPROTECT_BLOCK_SIZE+0x760>
	bool is_subnormal = (expo == 0) && (fract != 0);
    17a2:	2000      	movs	r0, #0
    17a4:	e61e      	b.n	13e4 <CONFIG_FPROTECT_BLOCK_SIZE+0x3e4>
				expo--;
    17a6:	3d01      	subs	r5, #1
			while (((fract <<= 1) & BIT_63) == 0) {
    17a8:	1849      	adds	r1, r1, r1
    17aa:	415b      	adcs	r3, r3
    17ac:	2b00      	cmp	r3, #0
    17ae:	dafa      	bge.n	17a6 <CONFIG_FPROTECT_BLOCK_SIZE+0x7a6>
    17b0:	e9cd 1308 	strd	r1, r3, [sp, #32]
    17b4:	e62a      	b.n	140c <CONFIG_FPROTECT_BLOCK_SIZE+0x40c>
			fract >>= 1;
    17b6:	0840      	lsrs	r0, r0, #1
    17b8:	ea40 70c1 	orr.w	r0, r0, r1, lsl #31
    17bc:	0849      	lsrs	r1, r1, #1
		} while ((uint32_t)(fract >> 32) >= (UINT32_MAX / 5U));
    17be:	f1b1 3f33 	cmp.w	r1, #858993459	; 0x33333333
    17c2:	46ac      	mov	ip, r5
			expo++;
    17c4:	f105 0501 	add.w	r5, r5, #1
		} while ((uint32_t)(fract >> 32) >= (UINT32_MAX / 5U));
    17c8:	d2f5      	bcs.n	17b6 <CONFIG_FPROTECT_BLOCK_SIZE+0x7b6>
		fract *= 5U;
    17ca:	fb0e f501 	mul.w	r5, lr, r1
    17ce:	fba0 010e 	umull	r0, r1, r0, lr
    17d2:	4429      	add	r1, r5
		decexp--;
    17d4:	3b01      	subs	r3, #1
		expo++;
    17d6:	f10c 0502 	add.w	r5, ip, #2
		decexp--;
    17da:	f04f 0c01 	mov.w	ip, #1
    17de:	e621      	b.n	1424 <CONFIG_FPROTECT_BLOCK_SIZE+0x424>
		fract += 2;
    17e0:	3102      	adds	r1, #2
    17e2:	f140 0000 	adc.w	r0, r0, #0
    17e6:	e9cd 1008 	strd	r1, r0, [sp, #32]
		_ldiv5(&fract);
    17ea:	a808      	add	r0, sp, #32
    17ec:	e9cd 2303 	strd	r2, r3, [sp, #12]
    17f0:	f004 fd95 	bl	631e <_ldiv5>
		decexp++;
    17f4:	9b04      	ldr	r3, [sp, #16]
    17f6:	9a03      	ldr	r2, [sp, #12]
    17f8:	e9dd 1008 	ldrd	r1, r0, [sp, #32]
		expo--;
    17fc:	3d01      	subs	r5, #1
		decexp++;
    17fe:	3301      	adds	r3, #1
			fract <<= 1;
    1800:	1849      	adds	r1, r1, r1
    1802:	4140      	adcs	r0, r0
		} while (!(fract & BIT_63));
    1804:	2800      	cmp	r0, #0
			expo--;
    1806:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
		} while (!(fract & BIT_63));
    180a:	daf9      	bge.n	1800 <CONFIG_FPROTECT_BLOCK_SIZE+0x800>
    180c:	e9cd 1008 	strd	r1, r0, [sp, #32]
    1810:	e611      	b.n	1436 <CONFIG_FPROTECT_BLOCK_SIZE+0x436>
    1812:	2300      	movs	r3, #0
    1814:	461d      	mov	r5, r3
    1816:	e613      	b.n	1440 <CONFIG_FPROTECT_BLOCK_SIZE+0x440>
			precision -= decexp;
    1818:	eba8 0803 	sub.w	r8, r8, r3
			c = 'f';
    181c:	2266      	movs	r2, #102	; 0x66
    181e:	e634      	b.n	148a <CONFIG_FPROTECT_BLOCK_SIZE+0x48a>
	bool prune_zero = false;
    1820:	2100      	movs	r1, #0
    1822:	e63c      	b.n	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
		decimals = precision + 1;
    1824:	f108 0501 	add.w	r5, r8, #1
	if (decimals > 16) {
    1828:	2d10      	cmp	r5, #16
    182a:	bfa8      	it	ge
    182c:	2510      	movge	r5, #16
    182e:	2110      	movs	r1, #16
    1830:	9107      	str	r1, [sp, #28]
	uint64_t round = BIT64(59); /* 0.5 */
    1832:	2000      	movs	r0, #0
    1834:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    1838:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
	*v >>= 1;
    183c:	e9dd 100a 	ldrd	r1, r0, [sp, #40]	; 0x28
	while (decimals--) {
    1840:	b9a5      	cbnz	r5, 186c <CONFIG_FPROTECT_BLOCK_SIZE+0x86c>
	fract += round;
    1842:	9d08      	ldr	r5, [sp, #32]
    1844:	1949      	adds	r1, r1, r5
    1846:	9d09      	ldr	r5, [sp, #36]	; 0x24
    1848:	eb40 0505 	adc.w	r5, r0, r5
	if (fract >= BIT64(60)) {
    184c:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    1850:	d21b      	bcs.n	188a <CONFIG_FPROTECT_BLOCK_SIZE+0x88a>
	fract += round;
    1852:	e9cd 1508 	strd	r1, r5, [sp, #32]
	if (c == 'f') {
    1856:	2a66      	cmp	r2, #102	; 0x66
    1858:	f040 8099 	bne.w	198e <CONFIG_FPROTECT_BLOCK_SIZE+0x98e>
		if (decexp > 0) {
    185c:	2b00      	cmp	r3, #0
    185e:	dc23      	bgt.n	18a8 <CONFIG_FPROTECT_BLOCK_SIZE+0x8a8>
			*buf++ = '0';
    1860:	2130      	movs	r1, #48	; 0x30
    1862:	f88d 104c 	strb.w	r1, [sp, #76]	; 0x4c
    1866:	f10d 054d 	add.w	r5, sp, #77	; 0x4d
    186a:	e02f      	b.n	18cc <CONFIG_FPROTECT_BLOCK_SIZE+0x8cc>
	*v >>= 1;
    186c:	0849      	lsrs	r1, r1, #1
    186e:	ea41 71c0 	orr.w	r1, r1, r0, lsl #31
    1872:	0840      	lsrs	r0, r0, #1
    1874:	e9cd 100a 	strd	r1, r0, [sp, #40]	; 0x28
	_ldiv5(v);
    1878:	a80a      	add	r0, sp, #40	; 0x28
    187a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    187e:	3d01      	subs	r5, #1
    1880:	f004 fd4d 	bl	631e <_ldiv5>
    1884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
}
    1888:	e7d8      	b.n	183c <CONFIG_FPROTECT_BLOCK_SIZE+0x83c>
	*v >>= 1;
    188a:	0849      	lsrs	r1, r1, #1
    188c:	ea41 71c5 	orr.w	r1, r1, r5, lsl #31
	_ldiv5(v);
    1890:	a808      	add	r0, sp, #32
	*v >>= 1;
    1892:	086d      	lsrs	r5, r5, #1
    1894:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1898:	e9cd 1508 	strd	r1, r5, [sp, #32]
	_ldiv5(v);
    189c:	f004 fd3f 	bl	631e <_ldiv5>
		decexp++;
    18a0:	9b05      	ldr	r3, [sp, #20]
    18a2:	9a04      	ldr	r2, [sp, #16]
    18a4:	3301      	adds	r3, #1
    18a6:	e7d6      	b.n	1856 <CONFIG_FPROTECT_BLOCK_SIZE+0x856>
	char *buf = bps;
    18a8:	ad13      	add	r5, sp, #76	; 0x4c
			while (decexp > 0 && digit_count > 0) {
    18aa:	9907      	ldr	r1, [sp, #28]
    18ac:	2900      	cmp	r1, #0
    18ae:	dd0b      	ble.n	18c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x8c8>
				*buf++ = _get_digit(&fract, &digit_count);
    18b0:	a907      	add	r1, sp, #28
    18b2:	a808      	add	r0, sp, #32
    18b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
    18b8:	f004 fd49 	bl	634e <_get_digit>
			while (decexp > 0 && digit_count > 0) {
    18bc:	9b05      	ldr	r3, [sp, #20]
				*buf++ = _get_digit(&fract, &digit_count);
    18be:	f805 0b01 	strb.w	r0, [r5], #1
			while (decexp > 0 && digit_count > 0) {
    18c2:	3b01      	subs	r3, #1
    18c4:	9a04      	ldr	r2, [sp, #16]
    18c6:	d1f0      	bne.n	18aa <CONFIG_FPROTECT_BLOCK_SIZE+0x8aa>
			conv->pad0_value = decexp;
    18c8:	930f      	str	r3, [sp, #60]	; 0x3c
			decexp = 0;
    18ca:	2300      	movs	r3, #0
		if (conv->flag_hash || (precision > 0)) {
    18cc:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
    18d0:	0689      	lsls	r1, r1, #26
    18d2:	d402      	bmi.n	18da <CONFIG_FPROTECT_BLOCK_SIZE+0x8da>
    18d4:	f1b8 0f00 	cmp.w	r8, #0
    18d8:	dd1d      	ble.n	1916 <CONFIG_FPROTECT_BLOCK_SIZE+0x916>
			*buf++ = '.';
    18da:	212e      	movs	r1, #46	; 0x2e
    18dc:	f805 1b01 	strb.w	r1, [r5], #1
		if (decexp < 0 && precision > 0) {
    18e0:	b19b      	cbz	r3, 190a <CONFIG_FPROTECT_BLOCK_SIZE+0x90a>
    18e2:	f1b8 0f00 	cmp.w	r8, #0
    18e6:	dd16      	ble.n	1916 <CONFIG_FPROTECT_BLOCK_SIZE+0x916>
			conv->pad0_value = -decexp;
    18e8:	4259      	negs	r1, r3
    18ea:	4541      	cmp	r1, r8
    18ec:	bfa8      	it	ge
    18ee:	4641      	movge	r1, r8
			conv->pad_postdp = (conv->pad0_value > 0);
    18f0:	f89d 003a 	ldrb.w	r0, [sp, #58]	; 0x3a
			conv->pad0_value = -decexp;
    18f4:	910f      	str	r1, [sp, #60]	; 0x3c
			conv->pad_postdp = (conv->pad0_value > 0);
    18f6:	2900      	cmp	r1, #0
			precision -= conv->pad0_value;
    18f8:	eba8 0801 	sub.w	r8, r8, r1
			conv->pad_postdp = (conv->pad0_value > 0);
    18fc:	bfd4      	ite	le
    18fe:	2100      	movle	r1, #0
    1900:	2101      	movgt	r1, #1
    1902:	f361 1045 	bfi	r0, r1, #5, #1
    1906:	f88d 003a 	strb.w	r0, [sp, #58]	; 0x3a
	while (precision > 0 && digit_count > 0) {
    190a:	f1b8 0f00 	cmp.w	r8, #0
    190e:	dd02      	ble.n	1916 <CONFIG_FPROTECT_BLOCK_SIZE+0x916>
    1910:	9907      	ldr	r1, [sp, #28]
    1912:	2900      	cmp	r1, #0
    1914:	dc56      	bgt.n	19c4 <CONFIG_FPROTECT_BLOCK_SIZE+0x9c4>
	if (prune_zero) {
    1916:	9903      	ldr	r1, [sp, #12]
    1918:	2900      	cmp	r1, #0
    191a:	d163      	bne.n	19e4 <CONFIG_FPROTECT_BLOCK_SIZE+0x9e4>
	conv->pad0_pre_exp = precision;
    191c:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
	if ((c == 'e') || (c == 'E')) {
    1920:	f002 01df 	and.w	r1, r2, #223	; 0xdf
    1924:	2945      	cmp	r1, #69	; 0x45
    1926:	d121      	bne.n	196c <CONFIG_FPROTECT_BLOCK_SIZE+0x96c>
		if (decexp < 0) {
    1928:	2b00      	cmp	r3, #0
		*buf++ = c;
    192a:	4629      	mov	r1, r5
			decexp = -decexp;
    192c:	bfb8      	it	lt
    192e:	425b      	neglt	r3, r3
		*buf++ = c;
    1930:	f801 2b02 	strb.w	r2, [r1], #2
			*buf++ = '-';
    1934:	bfb4      	ite	lt
    1936:	222d      	movlt	r2, #45	; 0x2d
			*buf++ = '+';
    1938:	222b      	movge	r2, #43	; 0x2b
		if (decexp >= 100) {
    193a:	2b63      	cmp	r3, #99	; 0x63
    193c:	706a      	strb	r2, [r5, #1]
    193e:	dd09      	ble.n	1954 <CONFIG_FPROTECT_BLOCK_SIZE+0x954>
			*buf++ = (decexp / 100) + '0';
    1940:	2064      	movs	r0, #100	; 0x64
    1942:	fbb3 f2f0 	udiv	r2, r3, r0
    1946:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    194a:	1ce9      	adds	r1, r5, #3
    194c:	f885 c002 	strb.w	ip, [r5, #2]
			decexp %= 100;
    1950:	fb00 3312 	mls	r3, r0, r2, r3
		*buf++ = (decexp / 10) + '0';
    1954:	200a      	movs	r0, #10
    1956:	460d      	mov	r5, r1
    1958:	fbb3 f2f0 	udiv	r2, r3, r0
		*buf++ = (decexp % 10) + '0';
    195c:	fb00 3312 	mls	r3, r0, r2, r3
		*buf++ = (decexp / 10) + '0';
    1960:	f102 0c30 	add.w	ip, r2, #48	; 0x30
		*buf++ = (decexp % 10) + '0';
    1964:	3330      	adds	r3, #48	; 0x30
		*buf++ = (decexp / 10) + '0';
    1966:	f805 cb02 	strb.w	ip, [r5], #2
		*buf++ = (decexp % 10) + '0';
    196a:	704b      	strb	r3, [r1, #1]
		|| (conv->pad0_pre_exp > 0);
    196c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    196e:	2b00      	cmp	r3, #0
    1970:	dc43      	bgt.n	19fa <CONFIG_FPROTECT_BLOCK_SIZE+0x9fa>
    1972:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1974:	2b00      	cmp	r3, #0
    1976:	bfd4      	ite	le
    1978:	2300      	movle	r3, #0
    197a:	2301      	movgt	r3, #1
	conv->pad_fp = (conv->pad0_value > 0)
    197c:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
    1980:	f363 1286 	bfi	r2, r3, #6, #1
	*buf = 0;
    1984:	2300      	movs	r3, #0
	conv->pad_fp = (conv->pad0_value > 0)
    1986:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
	*buf = 0;
    198a:	702b      	strb	r3, [r5, #0]
	return bps;
    198c:	e5f8      	b.n	1580 <CONFIG_FPROTECT_BLOCK_SIZE+0x580>
		*buf = _get_digit(&fract, &digit_count);
    198e:	a907      	add	r1, sp, #28
    1990:	a808      	add	r0, sp, #32
    1992:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1996:	f004 fcda 	bl	634e <_get_digit>
		if (*buf++ != '0') {
    199a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
		if (conv->flag_hash || (precision > 0)) {
    199e:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
		*buf = _get_digit(&fract, &digit_count);
    19a2:	f88d 004c 	strb.w	r0, [sp, #76]	; 0x4c
		if (*buf++ != '0') {
    19a6:	2830      	cmp	r0, #48	; 0x30
			decexp--;
    19a8:	bf18      	it	ne
    19aa:	f103 33ff 	addne.w	r3, r3, #4294967295	; 0xffffffff
		if (conv->flag_hash || (precision > 0)) {
    19ae:	0688      	lsls	r0, r1, #26
    19b0:	d402      	bmi.n	19b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x9b8>
    19b2:	f1b8 0f00 	cmp.w	r8, #0
    19b6:	dd12      	ble.n	19de <CONFIG_FPROTECT_BLOCK_SIZE+0x9de>
			*buf++ = '.';
    19b8:	212e      	movs	r1, #46	; 0x2e
    19ba:	f88d 104d 	strb.w	r1, [sp, #77]	; 0x4d
    19be:	f10d 054e 	add.w	r5, sp, #78	; 0x4e
    19c2:	e7a2      	b.n	190a <CONFIG_FPROTECT_BLOCK_SIZE+0x90a>
		*buf++ = _get_digit(&fract, &digit_count);
    19c4:	a907      	add	r1, sp, #28
    19c6:	a808      	add	r0, sp, #32
    19c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    19cc:	f004 fcbf 	bl	634e <_get_digit>
		precision--;
    19d0:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    19d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
		*buf++ = _get_digit(&fract, &digit_count);
    19d8:	f805 0b01 	strb.w	r0, [r5], #1
		precision--;
    19dc:	e795      	b.n	190a <CONFIG_FPROTECT_BLOCK_SIZE+0x90a>
		if (*buf++ != '0') {
    19de:	f10d 054d 	add.w	r5, sp, #77	; 0x4d
    19e2:	e798      	b.n	1916 <CONFIG_FPROTECT_BLOCK_SIZE+0x916>
		conv->pad0_pre_exp = 0;
    19e4:	2100      	movs	r1, #0
    19e6:	9110      	str	r1, [sp, #64]	; 0x40
		while (*--buf == '0') {
    19e8:	4628      	mov	r0, r5
    19ea:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
    19ee:	2930      	cmp	r1, #48	; 0x30
    19f0:	d0fa      	beq.n	19e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x9e8>
		if (*buf != '.') {
    19f2:	292e      	cmp	r1, #46	; 0x2e
    19f4:	bf18      	it	ne
    19f6:	4605      	movne	r5, r0
    19f8:	e792      	b.n	1920 <CONFIG_FPROTECT_BLOCK_SIZE+0x920>
		|| (conv->pad0_pre_exp > 0);
    19fa:	2301      	movs	r3, #1
    19fc:	e7be      	b.n	197c <CONFIG_FPROTECT_BLOCK_SIZE+0x97c>
			bpe = bps + 5;
    19fe:	4d4b      	ldr	r5, [pc, #300]	; (1b2c <CONFIG_FPROTECT_BLOCK_SIZE+0xb2c>)
		char sign = 0;
    1a00:	4607      	mov	r7, r0
			bps = "(nil)";
    1a02:	1f6a      	subs	r2, r5, #5
    1a04:	e5bd      	b.n	1582 <CONFIG_FPROTECT_BLOCK_SIZE+0x582>
		} else if (conv->altform_0) {
    1a06:	0701      	lsls	r1, r0, #28
			nj_len += 1U;
    1a08:	bf48      	it	mi
    1a0a:	3301      	addmi	r3, #1
    1a0c:	e5c2      	b.n	1594 <CONFIG_FPROTECT_BLOCK_SIZE+0x594>
					OUTC(pad);
    1a0e:	4651      	mov	r1, sl
    1a10:	4640      	mov	r0, r8
    1a12:	9203      	str	r2, [sp, #12]
    1a14:	47c8      	blx	r9
    1a16:	2800      	cmp	r0, #0
    1a18:	9a03      	ldr	r2, [sp, #12]
    1a1a:	f6bf addf 	bge.w	15dc <CONFIG_FPROTECT_BLOCK_SIZE+0x5dc>
#undef OUTS
#undef OUTC
}
    1a1e:	b01b      	add	sp, #108	; 0x6c
    1a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1a24:	f04f 0820 	mov.w	r8, #32
    1a28:	e5d7      	b.n	15da <CONFIG_FPROTECT_BLOCK_SIZE+0x5da>
					pad = '0';
    1a2a:	f04f 0830 	mov.w	r8, #48	; 0x30
    1a2e:	e5d4      	b.n	15da <CONFIG_FPROTECT_BLOCK_SIZE+0x5da>
			if (conv->specifier_a) {
    1a30:	4690      	mov	r8, r2
    1a32:	9b03      	ldr	r3, [sp, #12]
    1a34:	4647      	mov	r7, r8
    1a36:	4443      	add	r3, r8
				while (*cp != 'p') {
    1a38:	f818 0b01 	ldrb.w	r0, [r8], #1
    1a3c:	2870      	cmp	r0, #112	; 0x70
    1a3e:	d11e      	bne.n	1a7e <CONFIG_FPROTECT_BLOCK_SIZE+0xa7e>
			while (pad_len-- > 0) {
    1a40:	461e      	mov	r6, r3
    1a42:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1a44:	eb03 0806 	add.w	r8, r3, r6
    1a48:	eba8 0306 	sub.w	r3, r8, r6
    1a4c:	2b00      	cmp	r3, #0
    1a4e:	dc3b      	bgt.n	1ac8 <CONFIG_FPROTECT_BLOCK_SIZE+0xac8>
			OUTS(cp, bpe);
    1a50:	462b      	mov	r3, r5
    1a52:	463a      	mov	r2, r7
			OUTS(bps, bpe);
    1a54:	4651      	mov	r1, sl
    1a56:	4648      	mov	r0, r9
    1a58:	f004 fcd6 	bl	6408 <outs>
    1a5c:	2800      	cmp	r0, #0
    1a5e:	dbde      	blt.n	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    1a60:	4430      	add	r0, r6
			while (pad_len-- > 0) {
    1a62:	4606      	mov	r6, r0
    1a64:	4483      	add	fp, r0
		while (width > 0) {
    1a66:	ebab 0306 	sub.w	r3, fp, r6
    1a6a:	2b00      	cmp	r3, #0
    1a6c:	f77f ac41 	ble.w	12f2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f2>
			OUTC(' ');
    1a70:	4651      	mov	r1, sl
    1a72:	2020      	movs	r0, #32
    1a74:	47c8      	blx	r9
    1a76:	2800      	cmp	r0, #0
    1a78:	dbd1      	blt.n	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    1a7a:	3601      	adds	r6, #1
			--width;
    1a7c:	e7f3      	b.n	1a66 <CONFIG_FPROTECT_BLOCK_SIZE+0xa66>
					OUTC(*cp++);
    1a7e:	4651      	mov	r1, sl
    1a80:	47c8      	blx	r9
    1a82:	2800      	cmp	r0, #0
    1a84:	dad5      	bge.n	1a32 <CONFIG_FPROTECT_BLOCK_SIZE+0xa32>
    1a86:	e7ca      	b.n	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
					OUTC(*cp++);
    1a88:	4651      	mov	r1, sl
    1a8a:	47c8      	blx	r9
    1a8c:	2800      	cmp	r0, #0
    1a8e:	f6bf adc6 	bge.w	161e <CONFIG_FPROTECT_BLOCK_SIZE+0x61e>
    1a92:	e7c4      	b.n	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
						OUTC('0');
    1a94:	4651      	mov	r1, sl
    1a96:	2030      	movs	r0, #48	; 0x30
    1a98:	47c8      	blx	r9
    1a9a:	2800      	cmp	r0, #0
    1a9c:	f6bf add1 	bge.w	1642 <CONFIG_FPROTECT_BLOCK_SIZE+0x642>
    1aa0:	e7bd      	b.n	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
						OUTC('0');
    1aa2:	4651      	mov	r1, sl
    1aa4:	2030      	movs	r0, #48	; 0x30
    1aa6:	47c8      	blx	r9
    1aa8:	3f01      	subs	r7, #1
    1aaa:	e5d8      	b.n	165e <CONFIG_FPROTECT_BLOCK_SIZE+0x65e>
					OUTC(*cp++);
    1aac:	4651      	mov	r1, sl
    1aae:	47c8      	blx	r9
    1ab0:	2800      	cmp	r0, #0
    1ab2:	dbb4      	blt.n	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    1ab4:	4647      	mov	r7, r8
    1ab6:	eb06 0308 	add.w	r3, r6, r8
				while (isdigit((int)*cp)) {
    1aba:	f818 0b01 	ldrb.w	r0, [r8], #1
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    1abe:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    1ac2:	2a09      	cmp	r2, #9
    1ac4:	d9f2      	bls.n	1aac <CONFIG_FPROTECT_BLOCK_SIZE+0xaac>
    1ac6:	e7bb      	b.n	1a40 <CONFIG_FPROTECT_BLOCK_SIZE+0xa40>
				OUTC('0');
    1ac8:	4651      	mov	r1, sl
    1aca:	2030      	movs	r0, #48	; 0x30
    1acc:	47c8      	blx	r9
    1ace:	2800      	cmp	r0, #0
    1ad0:	dba5      	blt.n	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    1ad2:	3601      	adds	r6, #1
    1ad4:	e7b8      	b.n	1a48 <CONFIG_FPROTECT_BLOCK_SIZE+0xa48>
			if (conv->altform_0c | conv->altform_0) {
    1ad6:	06d8      	lsls	r0, r3, #27
    1ad8:	d401      	bmi.n	1ade <CONFIG_FPROTECT_BLOCK_SIZE+0xade>
    1ada:	0719      	lsls	r1, r3, #28
    1adc:	d507      	bpl.n	1aee <CONFIG_FPROTECT_BLOCK_SIZE+0xaee>
				OUTC('0');
    1ade:	4651      	mov	r1, sl
    1ae0:	2030      	movs	r0, #48	; 0x30
    1ae2:	9203      	str	r2, [sp, #12]
    1ae4:	47c8      	blx	r9
    1ae6:	2800      	cmp	r0, #0
    1ae8:	db99      	blt.n	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    1aea:	9a03      	ldr	r2, [sp, #12]
    1aec:	3601      	adds	r6, #1
			if (conv->altform_0c) {
    1aee:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
    1af2:	06db      	lsls	r3, r3, #27
    1af4:	d508      	bpl.n	1b08 <CONFIG_FPROTECT_BLOCK_SIZE+0xb08>
				OUTC(conv->specifier);
    1af6:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
    1afa:	9203      	str	r2, [sp, #12]
    1afc:	4651      	mov	r1, sl
    1afe:	47c8      	blx	r9
    1b00:	2800      	cmp	r0, #0
    1b02:	db8c      	blt.n	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    1b04:	9a03      	ldr	r2, [sp, #12]
    1b06:	3601      	adds	r6, #1
			while (pad_len-- > 0) {
    1b08:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    1b0a:	4437      	add	r7, r6
    1b0c:	1bbb      	subs	r3, r7, r6
    1b0e:	2b00      	cmp	r3, #0
    1b10:	dc01      	bgt.n	1b16 <CONFIG_FPROTECT_BLOCK_SIZE+0xb16>
			OUTS(bps, bpe);
    1b12:	462b      	mov	r3, r5
    1b14:	e79e      	b.n	1a54 <CONFIG_FPROTECT_BLOCK_SIZE+0xa54>
				OUTC('0');
    1b16:	4651      	mov	r1, sl
    1b18:	2030      	movs	r0, #48	; 0x30
    1b1a:	9203      	str	r2, [sp, #12]
    1b1c:	47c8      	blx	r9
    1b1e:	2800      	cmp	r0, #0
    1b20:	f6ff af7d 	blt.w	1a1e <CONFIG_FPROTECT_BLOCK_SIZE+0xa1e>
    1b24:	9a03      	ldr	r2, [sp, #12]
    1b26:	3601      	adds	r6, #1
    1b28:	e7f0      	b.n	1b0c <CONFIG_FPROTECT_BLOCK_SIZE+0xb0c>
    1b2a:	bf00      	nop
    1b2c:	00007ae0 	.word	0x00007ae0

00001b30 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    1b30:	b508      	push	{r3, lr}
    1b32:	f04f 0220 	mov.w	r2, #32
    1b36:	f3ef 8311 	mrs	r3, BASEPRI
    1b3a:	f382 8812 	msr	BASEPRI_MAX, r2
    1b3e:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    1b42:	f000 fe19 	bl	2778 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    1b46:	4803      	ldr	r0, [pc, #12]	; (1b54 <sys_reboot+0x24>)
    1b48:	f004 fb27 	bl	619a <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1b4c:	f000 fa32 	bl	1fb4 <arch_cpu_idle>
    1b50:	e7fc      	b.n	1b4c <sys_reboot+0x1c>
    1b52:	bf00      	nop
    1b54:	00007ae1 	.word	0x00007ae1

00001b58 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    1b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1b5c:	4605      	mov	r5, r0
    1b5e:	f04f 0320 	mov.w	r3, #32
    1b62:	f3ef 8611 	mrs	r6, BASEPRI
    1b66:	f383 8812 	msr	BASEPRI_MAX, r3
    1b6a:	f3bf 8f6f 	isb	sy
	return list->head;
    1b6e:	4b0e      	ldr	r3, [pc, #56]	; (1ba8 <pm_state_notify+0x50>)
    1b70:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1b72:	b19c      	cbz	r4, 1b9c <pm_state_notify+0x44>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1b74:	4f0d      	ldr	r7, [pc, #52]	; (1bac <pm_state_notify+0x54>)
    1b76:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1bb0 <pm_state_notify+0x58>
    1b7a:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    1b7e:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    1b82:	2d00      	cmp	r5, #0
    1b84:	bf08      	it	eq
    1b86:	4613      	moveq	r3, r2
		if (callback) {
    1b88:	b12b      	cbz	r3, 1b96 <pm_state_notify+0x3e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1b8a:	f898 2014 	ldrb.w	r2, [r8, #20]
    1b8e:	fb09 f202 	mul.w	r2, r9, r2
    1b92:	5cb8      	ldrb	r0, [r7, r2]
    1b94:	4798      	blx	r3
	return node->next;
    1b96:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1b98:	2c00      	cmp	r4, #0
    1b9a:	d1f0      	bne.n	1b7e <pm_state_notify+0x26>
	__asm__ volatile(
    1b9c:	f386 8811 	msr	BASEPRI, r6
    1ba0:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    1ba4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1ba8:	20000790 	.word	0x20000790
    1bac:	20000798 	.word	0x20000798
    1bb0:	20000e70 	.word	0x20000e70

00001bb4 <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1bb4:	0942      	lsrs	r2, r0, #5
	atomic_val_t mask = ATOMIC_MASK(bit);
    1bb6:	2301      	movs	r3, #1
    1bb8:	f000 001f 	and.w	r0, r0, #31
    1bbc:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1bc0:	4b07      	ldr	r3, [pc, #28]	; (1be0 <atomic_clear_bit.constprop.0+0x2c>)
    1bc2:	f3bf 8f5b 	dmb	ish
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1bc6:	43c0      	mvns	r0, r0
    1bc8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    1bcc:	e853 2f00 	ldrex	r2, [r3]
    1bd0:	4002      	ands	r2, r0
    1bd2:	e843 2100 	strex	r1, r2, [r3]
    1bd6:	2900      	cmp	r1, #0
    1bd8:	d1f8      	bne.n	1bcc <atomic_clear_bit.constprop.0+0x18>
    1bda:	f3bf 8f5b 	dmb	ish
}
    1bde:	4770      	bx	lr
    1be0:	200007a4 	.word	0x200007a4

00001be4 <pm_system_resume>:

void pm_system_resume(void)
{
    1be4:	b538      	push	{r3, r4, r5, lr}
	uint8_t id = _current_cpu->id;
    1be6:	4b1a      	ldr	r3, [pc, #104]	; (1c50 <pm_system_resume+0x6c>)
    1be8:	7d1c      	ldrb	r4, [r3, #20]
    1bea:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    1bee:	f004 031f 	and.w	r3, r4, #31
    1bf2:	2201      	movs	r2, #1
    1bf4:	409a      	lsls	r2, r3
    1bf6:	4b17      	ldr	r3, [pc, #92]	; (1c54 <pm_system_resume+0x70>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1bf8:	0961      	lsrs	r1, r4, #5
    1bfa:	43d0      	mvns	r0, r2
    1bfc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1c00:	e853 1f00 	ldrex	r1, [r3]
    1c04:	ea01 0500 	and.w	r5, r1, r0
    1c08:	e843 5c00 	strex	ip, r5, [r3]
    1c0c:	f1bc 0f00 	cmp.w	ip, #0
    1c10:	d1f6      	bne.n	1c00 <pm_system_resume+0x1c>
    1c12:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    1c16:	4211      	tst	r1, r2
    1c18:	d013      	beq.n	1c42 <pm_system_resume+0x5e>
	if (pm_state_exit_post_ops != NULL) {
    1c1a:	4b0f      	ldr	r3, [pc, #60]	; (1c58 <pm_system_resume+0x74>)
    1c1c:	4d0f      	ldr	r5, [pc, #60]	; (1c5c <pm_system_resume+0x78>)
    1c1e:	b18b      	cbz	r3, 1c44 <pm_system_resume+0x60>
		pm_state_exit_post_ops(info->state, info->substate_id);
    1c20:	230c      	movs	r3, #12
    1c22:	4363      	muls	r3, r4
    1c24:	18ea      	adds	r2, r5, r3
    1c26:	5ce8      	ldrb	r0, [r5, r3]
    1c28:	7851      	ldrb	r1, [r2, #1]
    1c2a:	f004 fc56 	bl	64da <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    1c2e:	2000      	movs	r0, #0
    1c30:	f7ff ff92 	bl	1b58 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1c34:	230c      	movs	r3, #12
    1c36:	435c      	muls	r4, r3
    1c38:	192a      	adds	r2, r5, r4
    1c3a:	2300      	movs	r3, #0
    1c3c:	512b      	str	r3, [r5, r4]
    1c3e:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    1c42:	bd38      	pop	{r3, r4, r5, pc}
    1c44:	f383 8811 	msr	BASEPRI, r3
    1c48:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1c4c:	e7ef      	b.n	1c2e <pm_system_resume+0x4a>
    1c4e:	bf00      	nop
    1c50:	20000e70 	.word	0x20000e70
    1c54:	200007a8 	.word	0x200007a8
    1c58:	000064db 	.word	0x000064db
    1c5c:	20000798 	.word	0x20000798

00001c60 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    1c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    1c64:	4b32      	ldr	r3, [pc, #200]	; (1d30 <pm_system_suspend+0xd0>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1c66:	4a33      	ldr	r2, [pc, #204]	; (1d34 <pm_system_suspend+0xd4>)
    1c68:	7d1c      	ldrb	r4, [r3, #20]
    1c6a:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    1c6e:	0963      	lsrs	r3, r4, #5
    1c70:	ea4f 0983 	mov.w	r9, r3, lsl #2
    1c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    1c78:	4e2f      	ldr	r6, [pc, #188]	; (1d38 <pm_system_suspend+0xd8>)
    1c7a:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    1c7e:	f004 081f 	and.w	r8, r4, #31
    1c82:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    1c86:	f013 0f01 	tst.w	r3, #1
{
    1c8a:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    1c8c:	d10a      	bne.n	1ca4 <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    1c8e:	4601      	mov	r1, r0
    1c90:	4620      	mov	r0, r4
    1c92:	f000 f869 	bl	1d68 <pm_policy_next_state>
		if (info != NULL) {
    1c96:	b128      	cbz	r0, 1ca4 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
    1c98:	c807      	ldmia	r0, {r0, r1, r2}
    1c9a:	230c      	movs	r3, #12
    1c9c:	fb03 6304 	mla	r3, r3, r4, r6
    1ca0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    1ca4:	230c      	movs	r3, #12
    1ca6:	4363      	muls	r3, r4
    1ca8:	18f2      	adds	r2, r6, r3
    1caa:	5cf5      	ldrb	r5, [r6, r3]
    1cac:	b92d      	cbnz	r5, 1cba <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
    1cae:	4620      	mov	r0, r4
    1cb0:	f7ff ff80 	bl	1bb4 <atomic_clear_bit.constprop.0>
		ret = false;
    1cb4:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    1cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
    1cba:	1c7b      	adds	r3, r7, #1
    1cbc:	d00f      	beq.n	1cde <pm_system_suspend+0x7e>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    1cbe:	f8d2 c008 	ldr.w	ip, [r2, #8]
    1cc2:	481e      	ldr	r0, [pc, #120]	; (1d3c <pm_system_suspend+0xdc>)
    1cc4:	4a1e      	ldr	r2, [pc, #120]	; (1d40 <pm_system_suspend+0xe0>)
    1cc6:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    1cca:	2100      	movs	r1, #0
    1ccc:	2300      	movs	r3, #0
    1cce:	fbec 0105 	umlal	r0, r1, ip, r5
    1cd2:	f7fe fa15 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    1cd6:	2101      	movs	r1, #1
    1cd8:	1a38      	subs	r0, r7, r0
    1cda:	f005 fb36 	bl	734a <z_set_timeout_expiry>
	k_sched_lock();
    1cde:	f003 fb37 	bl	5350 <k_sched_lock>
	pm_state_notify(true);
    1ce2:	2001      	movs	r0, #1
    1ce4:	f7ff ff38 	bl	1b58 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1ce8:	f3bf 8f5b 	dmb	ish
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1cec:	2301      	movs	r3, #1
    1cee:	fa03 f808 	lsl.w	r8, r3, r8
    1cf2:	4b14      	ldr	r3, [pc, #80]	; (1d44 <pm_system_suspend+0xe4>)
    1cf4:	4499      	add	r9, r3
    1cf6:	e859 3f00 	ldrex	r3, [r9]
    1cfa:	ea43 0308 	orr.w	r3, r3, r8
    1cfe:	e849 3200 	strex	r2, r3, [r9]
    1d02:	2a00      	cmp	r2, #0
    1d04:	d1f7      	bne.n	1cf6 <pm_system_suspend+0x96>
    1d06:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    1d0a:	4b0f      	ldr	r3, [pc, #60]	; (1d48 <pm_system_suspend+0xe8>)
    1d0c:	b133      	cbz	r3, 1d1c <pm_system_suspend+0xbc>
		pm_state_set(info->state, info->substate_id);
    1d0e:	230c      	movs	r3, #12
    1d10:	4363      	muls	r3, r4
    1d12:	18f2      	adds	r2, r6, r3
    1d14:	5cf0      	ldrb	r0, [r6, r3]
    1d16:	7851      	ldrb	r1, [r2, #1]
    1d18:	f004 fbd3 	bl	64c2 <pm_state_set>
	pm_system_resume();
    1d1c:	f7ff ff62 	bl	1be4 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
    1d20:	4620      	mov	r0, r4
    1d22:	f7ff ff47 	bl	1bb4 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
    1d26:	f003 fce3 	bl	56f0 <k_sched_unlock>
	bool ret = true;
    1d2a:	2001      	movs	r0, #1
    1d2c:	e7c3      	b.n	1cb6 <pm_system_suspend+0x56>
    1d2e:	bf00      	nop
    1d30:	20000e70 	.word	0x20000e70
    1d34:	200007a4 	.word	0x200007a4
    1d38:	20000798 	.word	0x20000798
    1d3c:	000f423f 	.word	0x000f423f
    1d40:	000f4240 	.word	0x000f4240
    1d44:	200007a8 	.word	0x200007a8
    1d48:	000064c3 	.word	0x000064c3

00001d4c <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1d4c:	4b05      	ldr	r3, [pc, #20]	; (1d64 <pm_policy_state_lock_is_active+0x18>)
    1d4e:	f3bf 8f5b 	dmb	ish
    1d52:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    1d56:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    1d5a:	3800      	subs	r0, #0
    1d5c:	bf18      	it	ne
    1d5e:	2001      	movne	r0, #1
    1d60:	4770      	bx	lr
    1d62:	bf00      	nop
    1d64:	200007ac 	.word	0x200007ac

00001d68 <pm_policy_next_state>:
{
    1d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1d6c:	b085      	sub	sp, #20
    1d6e:	460f      	mov	r7, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    1d70:	a903      	add	r1, sp, #12
    1d72:	f000 f847 	bl	1e04 <pm_state_cpu_get_all>
    1d76:	f8df 8080 	ldr.w	r8, [pc, #128]	; 1df8 <pm_policy_next_state+0x90>
    1d7a:	f8df a080 	ldr.w	sl, [pc, #128]	; 1dfc <pm_policy_next_state+0x94>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1d7e:	1e44      	subs	r4, r0, #1
    1d80:	b224      	sxth	r4, r4
    1d82:	f04f 0b00 	mov.w	fp, #0
    1d86:	1c63      	adds	r3, r4, #1
    1d88:	d104      	bne.n	1d94 <pm_policy_next_state+0x2c>
	return NULL;
    1d8a:	2600      	movs	r6, #0
}
    1d8c:	4630      	mov	r0, r6
    1d8e:	b005      	add	sp, #20
    1d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    1d94:	9a03      	ldr	r2, [sp, #12]
    1d96:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1d9a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    1d9e:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    1da2:	f7ff ffd3 	bl	1d4c <pm_policy_state_lock_is_active>
    1da6:	4605      	mov	r5, r0
    1da8:	bb10      	cbnz	r0, 1df0 <pm_policy_next_state+0x88>
    1daa:	6870      	ldr	r0, [r6, #4]
    1dac:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    1db0:	46c4      	mov	ip, r8
    1db2:	4629      	mov	r1, r5
    1db4:	fbe0 c109 	umlal	ip, r1, r0, r9
    1db8:	4652      	mov	r2, sl
    1dba:	465b      	mov	r3, fp
    1dbc:	4660      	mov	r0, ip
    1dbe:	f7fe f99f 	bl	100 <__aeabi_uldivmod>
    1dc2:	9001      	str	r0, [sp, #4]
    1dc4:	68b0      	ldr	r0, [r6, #8]
    1dc6:	46c4      	mov	ip, r8
    1dc8:	4629      	mov	r1, r5
    1dca:	fbe0 c109 	umlal	ip, r1, r0, r9
    1dce:	465b      	mov	r3, fp
    1dd0:	4652      	mov	r2, sl
    1dd2:	4660      	mov	r0, ip
    1dd4:	f7fe f994 	bl	100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    1dd8:	4b09      	ldr	r3, [pc, #36]	; (1e00 <pm_policy_next_state+0x98>)
    1dda:	681b      	ldr	r3, [r3, #0]
    1ddc:	1c59      	adds	r1, r3, #1
    1dde:	d001      	beq.n	1de4 <pm_policy_next_state+0x7c>
    1de0:	4283      	cmp	r3, r0
    1de2:	d905      	bls.n	1df0 <pm_policy_next_state+0x88>
		if ((ticks == K_TICKS_FOREVER) ||
    1de4:	1c7a      	adds	r2, r7, #1
    1de6:	d0d1      	beq.n	1d8c <pm_policy_next_state+0x24>
		    (ticks >= (min_residency + exit_latency))) {
    1de8:	9b01      	ldr	r3, [sp, #4]
    1dea:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    1dec:	42b8      	cmp	r0, r7
    1dee:	d9cd      	bls.n	1d8c <pm_policy_next_state+0x24>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1df0:	3c01      	subs	r4, #1
    1df2:	b224      	sxth	r4, r4
    1df4:	e7c7      	b.n	1d86 <pm_policy_next_state+0x1e>
    1df6:	bf00      	nop
    1df8:	000f423f 	.word	0x000f423f
    1dfc:	000f4240 	.word	0x000f4240
    1e00:	20000028 	.word	0x20000028

00001e04 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    1e04:	b908      	cbnz	r0, 1e0a <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    1e06:	4b02      	ldr	r3, [pc, #8]	; (1e10 <pm_state_cpu_get_all+0xc>)
    1e08:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    1e0a:	2000      	movs	r0, #0
    1e0c:	4770      	bx	lr
    1e0e:	bf00      	nop
    1e10:	000076b8 	.word	0x000076b8

00001e14 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1e14:	4801      	ldr	r0, [pc, #4]	; (1e1c <nrf_cc3xx_platform_abort_init+0x8>)
    1e16:	f003 bfcb 	b.w	5db0 <nrf_cc3xx_platform_set_abort>
    1e1a:	bf00      	nop
    1e1c:	000076b8 	.word	0x000076b8

00001e20 <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1e20:	b510      	push	{r4, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    1e22:	4604      	mov	r4, r0
    1e24:	b918      	cbnz	r0, 1e2e <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1e26:	4b0d      	ldr	r3, [pc, #52]	; (1e5c <mutex_free_platform+0x3c>)
    1e28:	480d      	ldr	r0, [pc, #52]	; (1e60 <mutex_free_platform+0x40>)
    1e2a:	685b      	ldr	r3, [r3, #4]
    1e2c:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1e2e:	6861      	ldr	r1, [r4, #4]
    1e30:	2908      	cmp	r1, #8
    1e32:	d00d      	beq.n	1e50 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if we are freeing a mutex that isn't initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1e34:	f031 0304 	bics.w	r3, r1, #4
    1e38:	d00a      	beq.n	1e50 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1e3a:	f011 0102 	ands.w	r1, r1, #2
    1e3e:	d008      	beq.n	1e52 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1e40:	4808      	ldr	r0, [pc, #32]	; (1e64 <mutex_free_platform+0x44>)
    1e42:	4621      	mov	r1, r4
    1e44:	f005 f94f 	bl	70e6 <k_mem_slab_free>
        mutex->mutex = NULL;
    1e48:	2300      	movs	r3, #0
    1e4a:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1e4c:	2300      	movs	r3, #0
    1e4e:	6063      	str	r3, [r4, #4]
}
    1e50:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1e52:	6820      	ldr	r0, [r4, #0]
    1e54:	2214      	movs	r2, #20
    1e56:	f004 fb28 	bl	64aa <memset>
    1e5a:	e7f7      	b.n	1e4c <mutex_free_platform+0x2c>
    1e5c:	20000134 	.word	0x20000134
    1e60:	00007b0a 	.word	0x00007b0a
    1e64:	200007c8 	.word	0x200007c8

00001e68 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1e68:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1e6a:	b308      	cbz	r0, 1eb0 <mutex_lock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    1e6c:	6843      	ldr	r3, [r0, #4]
    1e6e:	2b04      	cmp	r3, #4
    1e70:	d110      	bne.n	1e94 <mutex_lock_platform+0x2c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1e72:	2201      	movs	r2, #1
    1e74:	6803      	ldr	r3, [r0, #0]
    1e76:	f3bf 8f5b 	dmb	ish
    1e7a:	e853 1f00 	ldrex	r1, [r3]
    1e7e:	2900      	cmp	r1, #0
    1e80:	d103      	bne.n	1e8a <mutex_lock_platform+0x22>
    1e82:	e843 2000 	strex	r0, r2, [r3]
    1e86:	2800      	cmp	r0, #0
    1e88:	d1f7      	bne.n	1e7a <mutex_lock_platform+0x12>
    1e8a:	f3bf 8f5b 	dmb	ish
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1e8e:	d10b      	bne.n	1ea8 <mutex_lock_platform+0x40>
    1e90:	2000      	movs	r0, #0
            return NRF_CC3XX_PLATFORM_SUCCESS;
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    1e92:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1e94:	b153      	cbz	r3, 1eac <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1e96:	6800      	ldr	r0, [r0, #0]
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    1e98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1e9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1ea0:	f003 f8fc 	bl	509c <z_impl_k_mutex_lock>
        if (ret == 0) {
    1ea4:	2800      	cmp	r0, #0
    1ea6:	d0f3      	beq.n	1e90 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1ea8:	4803      	ldr	r0, [pc, #12]	; (1eb8 <mutex_lock_platform+0x50>)
    1eaa:	e7f2      	b.n	1e92 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1eac:	4803      	ldr	r0, [pc, #12]	; (1ebc <mutex_lock_platform+0x54>)
    1eae:	e7f0      	b.n	1e92 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1eb0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1eb4:	e7ed      	b.n	1e92 <mutex_lock_platform+0x2a>
    1eb6:	bf00      	nop
    1eb8:	ffff8fe9 	.word	0xffff8fe9
    1ebc:	ffff8fea 	.word	0xffff8fea

00001ec0 <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1ec0:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1ec2:	b1d0      	cbz	r0, 1efa <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1ec4:	6843      	ldr	r3, [r0, #4]
    1ec6:	2b04      	cmp	r3, #4
    1ec8:	d111      	bne.n	1eee <mutex_unlock_platform+0x2e>
    1eca:	2200      	movs	r2, #0
    1ecc:	6803      	ldr	r3, [r0, #0]
    1ece:	f3bf 8f5b 	dmb	ish
    1ed2:	e853 1f00 	ldrex	r1, [r3]
    1ed6:	2901      	cmp	r1, #1
    1ed8:	d103      	bne.n	1ee2 <mutex_unlock_platform+0x22>
    1eda:	e843 2000 	strex	r0, r2, [r3]
    1ede:	2800      	cmp	r0, #0
    1ee0:	d1f7      	bne.n	1ed2 <mutex_unlock_platform+0x12>
    1ee2:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1ee6:	4807      	ldr	r0, [pc, #28]	; (1f04 <mutex_unlock_platform+0x44>)
    1ee8:	bf08      	it	eq
    1eea:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1eec:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1eee:	b13b      	cbz	r3, 1f00 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1ef0:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    1ef2:	f003 f94b 	bl	518c <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1ef6:	2000      	movs	r0, #0
    1ef8:	e7f8      	b.n	1eec <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1efa:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1efe:	e7f5      	b.n	1eec <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1f00:	4801      	ldr	r0, [pc, #4]	; (1f08 <mutex_unlock_platform+0x48>)
    1f02:	e7f3      	b.n	1eec <mutex_unlock_platform+0x2c>
    1f04:	ffff8fe9 	.word	0xffff8fe9
    1f08:	ffff8fea 	.word	0xffff8fea

00001f0c <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1f0c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1f0e:	4604      	mov	r4, r0
    1f10:	b918      	cbnz	r0, 1f1a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1f12:	4b16      	ldr	r3, [pc, #88]	; (1f6c <mutex_init_platform+0x60>)
    1f14:	4816      	ldr	r0, [pc, #88]	; (1f70 <mutex_init_platform+0x64>)
    1f16:	685b      	ldr	r3, [r3, #4]
    1f18:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1f1a:	6863      	ldr	r3, [r4, #4]
    1f1c:	2b04      	cmp	r3, #4
    1f1e:	d023      	beq.n	1f68 <mutex_init_platform+0x5c>
    1f20:	2b08      	cmp	r3, #8
    1f22:	d021      	beq.n	1f68 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1f24:	b9cb      	cbnz	r3, 1f5a <mutex_init_platform+0x4e>
    1f26:	6823      	ldr	r3, [r4, #0]
    1f28:	b9bb      	cbnz	r3, 1f5a <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1f2a:	4812      	ldr	r0, [pc, #72]	; (1f74 <mutex_init_platform+0x68>)
    1f2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1f30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1f34:	4621      	mov	r1, r4
    1f36:	f002 ffad 	bl	4e94 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1f3a:	b908      	cbnz	r0, 1f40 <mutex_init_platform+0x34>
    1f3c:	6823      	ldr	r3, [r4, #0]
    1f3e:	b91b      	cbnz	r3, 1f48 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1f40:	4b0a      	ldr	r3, [pc, #40]	; (1f6c <mutex_init_platform+0x60>)
    1f42:	480d      	ldr	r0, [pc, #52]	; (1f78 <mutex_init_platform+0x6c>)
    1f44:	685b      	ldr	r3, [r3, #4]
    1f46:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1f48:	6820      	ldr	r0, [r4, #0]
    1f4a:	2214      	movs	r2, #20
    1f4c:	2100      	movs	r1, #0
    1f4e:	f004 faac 	bl	64aa <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1f52:	6863      	ldr	r3, [r4, #4]
    1f54:	f043 0302 	orr.w	r3, r3, #2
    1f58:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1f5a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1f5c:	f005 f901 	bl	7162 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1f60:	6863      	ldr	r3, [r4, #4]
    1f62:	f043 0301 	orr.w	r3, r3, #1
    1f66:	6063      	str	r3, [r4, #4]
}
    1f68:	bd10      	pop	{r4, pc}
    1f6a:	bf00      	nop
    1f6c:	20000134 	.word	0x20000134
    1f70:	00007b0a 	.word	0x00007b0a
    1f74:	200007c8 	.word	0x200007c8
    1f78:	00007b30 	.word	0x00007b30

00001f7c <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1f7c:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    1f7e:	4906      	ldr	r1, [pc, #24]	; (1f98 <nrf_cc3xx_platform_mutex_init+0x1c>)
    1f80:	4806      	ldr	r0, [pc, #24]	; (1f9c <nrf_cc3xx_platform_mutex_init+0x20>)
    1f82:	2340      	movs	r3, #64	; 0x40
    1f84:	2214      	movs	r2, #20
    1f86:	f005 f893 	bl	70b0 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    1f8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    1f8e:	4904      	ldr	r1, [pc, #16]	; (1fa0 <nrf_cc3xx_platform_mutex_init+0x24>)
    1f90:	4804      	ldr	r0, [pc, #16]	; (1fa4 <nrf_cc3xx_platform_mutex_init+0x28>)
    1f92:	f003 bf6d 	b.w	5e70 <nrf_cc3xx_platform_set_mutexes>
    1f96:	bf00      	nop
    1f98:	200007e4 	.word	0x200007e4
    1f9c:	200007c8 	.word	0x200007c8
    1fa0:	000076d0 	.word	0x000076d0
    1fa4:	000076c0 	.word	0x000076c0

00001fa8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1fa8:	4901      	ldr	r1, [pc, #4]	; (1fb0 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1faa:	2210      	movs	r2, #16
	str	r2, [r1]
    1fac:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1fae:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1fb0:	e000ed10 	.word	0xe000ed10

00001fb4 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1fb4:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1fb6:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1fb8:	f380 8811 	msr	BASEPRI, r0
	isb
    1fbc:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1fc0:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1fc4:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1fc6:	b662      	cpsie	i
	isb
    1fc8:	f3bf 8f6f 	isb	sy

	bx	lr
    1fcc:	4770      	bx	lr
    1fce:	bf00      	nop

00001fd0 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1fd0:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1fd2:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1fd4:	f381 8811 	msr	BASEPRI, r1

	wfe
    1fd8:	bf20      	wfe

	msr	BASEPRI, r0
    1fda:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1fde:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1fe0:	4770      	bx	lr
    1fe2:	bf00      	nop

00001fe4 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1fe4:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1fe6:	2b00      	cmp	r3, #0
    1fe8:	db08      	blt.n	1ffc <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1fea:	2201      	movs	r2, #1
    1fec:	f000 001f 	and.w	r0, r0, #31
    1ff0:	fa02 f000 	lsl.w	r0, r2, r0
    1ff4:	095b      	lsrs	r3, r3, #5
    1ff6:	4a02      	ldr	r2, [pc, #8]	; (2000 <arch_irq_enable+0x1c>)
    1ff8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1ffc:	4770      	bx	lr
    1ffe:	bf00      	nop
    2000:	e000e100 	.word	0xe000e100

00002004 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    2004:	4b05      	ldr	r3, [pc, #20]	; (201c <arch_irq_is_enabled+0x18>)
    2006:	0942      	lsrs	r2, r0, #5
    2008:	f000 001f 	and.w	r0, r0, #31
    200c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2010:	2301      	movs	r3, #1
    2012:	fa03 f000 	lsl.w	r0, r3, r0
}
    2016:	4010      	ands	r0, r2
    2018:	4770      	bx	lr
    201a:	bf00      	nop
    201c:	e000e100 	.word	0xe000e100

00002020 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2020:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    2022:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2024:	bfa8      	it	ge
    2026:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    202a:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    202e:	bfb8      	it	lt
    2030:	4b06      	ldrlt	r3, [pc, #24]	; (204c <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2032:	ea4f 1141 	mov.w	r1, r1, lsl #5
    2036:	bfac      	ite	ge
    2038:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    203c:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2040:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2042:	bfb4      	ite	lt
    2044:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2046:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    204a:	4770      	bx	lr
    204c:	e000ed14 	.word	0xe000ed14

00002050 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2050:	bf30      	wfi
    b z_SysNmiOnReset
    2052:	f7ff bffd 	b.w	2050 <z_SysNmiOnReset>
    2056:	bf00      	nop

00002058 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2058:	4a0b      	ldr	r2, [pc, #44]	; (2088 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    205a:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    205c:	4b0b      	ldr	r3, [pc, #44]	; (208c <z_arm_prep_c+0x34>)
    205e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    2062:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2064:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2068:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    206c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2070:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2074:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2078:	f002 fe3c 	bl	4cf4 <z_bss_zero>
	z_data_copy();
    207c:	f003 fc5a 	bl	5934 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2080:	f000 f9d0 	bl	2424 <z_arm_interrupt_init>
	z_cstart();
    2084:	f002 fe7a 	bl	4d7c <z_cstart>
    2088:	00000000 	.word	0x00000000
    208c:	e000ed00 	.word	0xe000ed00

00002090 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2090:	4a09      	ldr	r2, [pc, #36]	; (20b8 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2092:	490a      	ldr	r1, [pc, #40]	; (20bc <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2094:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    2096:	6809      	ldr	r1, [r1, #0]
    2098:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    209a:	4909      	ldr	r1, [pc, #36]	; (20c0 <arch_swap+0x30>)
	_current->arch.basepri = key;
    209c:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    209e:	684b      	ldr	r3, [r1, #4]
    20a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    20a4:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    20a6:	2300      	movs	r3, #0
    20a8:	f383 8811 	msr	BASEPRI, r3
    20ac:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    20b0:	6893      	ldr	r3, [r2, #8]
}
    20b2:	6f98      	ldr	r0, [r3, #120]	; 0x78
    20b4:	4770      	bx	lr
    20b6:	bf00      	nop
    20b8:	20000e70 	.word	0x20000e70
    20bc:	00007888 	.word	0x00007888
    20c0:	e000ed00 	.word	0xe000ed00

000020c4 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    20c4:	4912      	ldr	r1, [pc, #72]	; (2110 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    20c6:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    20c8:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    20cc:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    20ce:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    20d2:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    20d6:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    20d8:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    20dc:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    20e0:	4f0c      	ldr	r7, [pc, #48]	; (2114 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    20e2:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    20e6:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    20e8:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    20ea:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    20ec:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    20ee:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    20f0:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    20f2:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    20f6:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    20f8:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    20fa:	f000 fa4d 	bl	2598 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    20fe:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    2102:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    2106:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    210a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    210e:	4770      	bx	lr
    ldr r1, =_kernel
    2110:	20000e70 	.word	0x20000e70
    ldr v4, =_SCS_ICSR
    2114:	e000ed04 	.word	0xe000ed04

00002118 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2118:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    211c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    211e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    2122:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    2126:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2128:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    212c:	2902      	cmp	r1, #2
    beq _oops
    212e:	d0ff      	beq.n	2130 <_oops>

00002130 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2130:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    2132:	f004 f986 	bl	6442 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    2136:	bd01      	pop	{r0, pc}

00002138 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    2138:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    213c:	9b00      	ldr	r3, [sp, #0]
    213e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    2142:	490a      	ldr	r1, [pc, #40]	; (216c <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    2144:	9b01      	ldr	r3, [sp, #4]
    2146:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    214a:	9b02      	ldr	r3, [sp, #8]
    214c:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    2150:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    2154:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    2158:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    215c:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2160:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    2162:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    2164:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    2166:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2168:	4770      	bx	lr
    216a:	bf00      	nop
    216c:	0000630b 	.word	0x0000630b

00002170 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2170:	4a09      	ldr	r2, [pc, #36]	; (2198 <z_check_thread_stack_fail+0x28>)
{
    2172:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    2174:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    2176:	b170      	cbz	r0, 2196 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    2178:	f113 0f16 	cmn.w	r3, #22
    217c:	6e40      	ldr	r0, [r0, #100]	; 0x64
    217e:	d005      	beq.n	218c <z_check_thread_stack_fail+0x1c>
    2180:	f1a0 0220 	sub.w	r2, r0, #32
    2184:	429a      	cmp	r2, r3
    2186:	d805      	bhi.n	2194 <z_check_thread_stack_fail+0x24>
    2188:	4283      	cmp	r3, r0
    218a:	d203      	bcs.n	2194 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    218c:	4281      	cmp	r1, r0
    218e:	bf28      	it	cs
    2190:	2000      	movcs	r0, #0
    2192:	4770      	bx	lr
    2194:	2000      	movs	r0, #0
}
    2196:	4770      	bx	lr
    2198:	20000e70 	.word	0x20000e70

0000219c <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    219c:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    219e:	4b09      	ldr	r3, [pc, #36]	; (21c4 <arch_switch_to_main_thread+0x28>)
    21a0:	6098      	str	r0, [r3, #8]
{
    21a2:	460d      	mov	r5, r1
    21a4:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    21a6:	f000 f9f7 	bl	2598 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    21aa:	4620      	mov	r0, r4
    21ac:	f385 8809 	msr	PSP, r5
    21b0:	2100      	movs	r1, #0
    21b2:	b663      	cpsie	if
    21b4:	f381 8811 	msr	BASEPRI, r1
    21b8:	f3bf 8f6f 	isb	sy
    21bc:	2200      	movs	r2, #0
    21be:	2300      	movs	r3, #0
    21c0:	f004 f8a3 	bl	630a <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    21c4:	20000e70 	.word	0x20000e70

000021c8 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    21c8:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    21ca:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    21cc:	4a0b      	ldr	r2, [pc, #44]	; (21fc <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    21ce:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    21d0:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    21d2:	bf1e      	ittt	ne
	movne	r1, #0
    21d4:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    21d6:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    21d8:	f004 ffb4 	blne	7144 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    21dc:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    21de:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    21e2:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    21e6:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    21ea:	4905      	ldr	r1, [pc, #20]	; (2200 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    21ec:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    21ee:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    21f0:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    21f2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    21f6:	4903      	ldr	r1, [pc, #12]	; (2204 <_isr_wrapper+0x3c>)
	bx r1
    21f8:	4708      	bx	r1
    21fa:	0000      	.short	0x0000
	ldr r2, =_kernel
    21fc:	20000e70 	.word	0x20000e70
	ldr r1, =_sw_isr_table
    2200:	000074e8 	.word	0x000074e8
	ldr r1, =z_arm_int_exit
    2204:	00002209 	.word	0x00002209

00002208 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    2208:	4b04      	ldr	r3, [pc, #16]	; (221c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    220a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    220c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    220e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2210:	d003      	beq.n	221a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    2212:	4903      	ldr	r1, [pc, #12]	; (2220 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    2214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    2218:	600a      	str	r2, [r1, #0]

0000221a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    221a:	4770      	bx	lr
	ldr r3, =_kernel
    221c:	20000e70 	.word	0x20000e70
	ldr r1, =_SCS_ICSR
    2220:	e000ed04 	.word	0xe000ed04

00002224 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    2224:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2226:	4b1c      	ldr	r3, [pc, #112]	; (2298 <mem_manage_fault+0x74>)
{
    2228:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    222a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    222c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    222e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    2230:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2232:	0790      	lsls	r0, r2, #30
    2234:	d520      	bpl.n	2278 <mem_manage_fault+0x54>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    2236:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    2238:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    223a:	0612      	lsls	r2, r2, #24
    223c:	d51c      	bpl.n	2278 <mem_manage_fault+0x54>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    223e:	b119      	cbz	r1, 2248 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2240:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2242:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    2246:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    2248:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    224a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    224c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    224e:	06d2      	lsls	r2, r2, #27
    2250:	d415      	bmi.n	227e <mem_manage_fault+0x5a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    2252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2254:	079b      	lsls	r3, r3, #30
    2256:	d412      	bmi.n	227e <mem_manage_fault+0x5a>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2258:	2000      	movs	r0, #0
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    225a:	4b0f      	ldr	r3, [pc, #60]	; (2298 <mem_manage_fault+0x74>)
    225c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    225e:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    2260:	bf42      	ittt	mi
    2262:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    2264:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    2268:	625a      	strmi	r2, [r3, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    226a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    226c:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    2270:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    2272:	2300      	movs	r3, #0
    2274:	7023      	strb	r3, [r4, #0]

	return reason;
}
    2276:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
    2278:	f06f 0015 	mvn.w	r0, #21
    227c:	e7e4      	b.n	2248 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    227e:	4b06      	ldr	r3, [pc, #24]	; (2298 <mem_manage_fault+0x74>)
    2280:	685b      	ldr	r3, [r3, #4]
    2282:	0519      	lsls	r1, r3, #20
    2284:	d5e8      	bpl.n	2258 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    2286:	4629      	mov	r1, r5
    2288:	f7ff ff72 	bl	2170 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    228c:	2800      	cmp	r0, #0
    228e:	d0e3      	beq.n	2258 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    2290:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    2294:	2002      	movs	r0, #2
    2296:	e7e0      	b.n	225a <mem_manage_fault+0x36>
    2298:	e000ed00 	.word	0xe000ed00

0000229c <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    229c:	4b0d      	ldr	r3, [pc, #52]	; (22d4 <bus_fault.constprop.0+0x38>)
    229e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    22a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    22a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    22a4:	0592      	lsls	r2, r2, #22
    22a6:	d508      	bpl.n	22ba <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    22a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    22aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    22ac:	0412      	lsls	r2, r2, #16
    22ae:	d504      	bpl.n	22ba <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    22b0:	b118      	cbz	r0, 22ba <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    22b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    22b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    22b8:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    22ba:	4b06      	ldr	r3, [pc, #24]	; (22d4 <bus_fault.constprop.0+0x38>)
    22bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    22be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    22c0:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    22c2:	bf58      	it	pl
    22c4:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    22c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    22c8:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    22ca:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    22ce:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    22d0:	7008      	strb	r0, [r1, #0]

	return reason;
}
    22d2:	4770      	bx	lr
    22d4:	e000ed00 	.word	0xe000ed00

000022d8 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    22d8:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    22da:	4b48      	ldr	r3, [pc, #288]	; (23fc <z_arm_fault+0x124>)
    22dc:	685b      	ldr	r3, [r3, #4]
{
    22de:	b08a      	sub	sp, #40	; 0x28
    22e0:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    22e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
    22e6:	2600      	movs	r6, #0
    22e8:	f386 8811 	msr	BASEPRI, r6
    22ec:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    22f0:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    22f4:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    22f8:	d111      	bne.n	231e <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    22fa:	f002 010c 	and.w	r1, r2, #12
    22fe:	2908      	cmp	r1, #8
    2300:	d00d      	beq.n	231e <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    2302:	0711      	lsls	r1, r2, #28
    2304:	d401      	bmi.n	230a <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    2306:	4605      	mov	r5, r0
			*nested_exc = true;
    2308:	2601      	movs	r6, #1
	*recoverable = false;
    230a:	2200      	movs	r2, #0
	switch (fault) {
    230c:	3b03      	subs	r3, #3
	*recoverable = false;
    230e:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    2312:	2b03      	cmp	r3, #3
    2314:	d86b      	bhi.n	23ee <z_arm_fault+0x116>
    2316:	e8df f003 	tbb	[pc, r3]
    231a:	5504      	.short	0x5504
    231c:	5d59      	.short	0x5d59
		return NULL;
    231e:	4635      	mov	r5, r6
    2320:	e7f3      	b.n	230a <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    2322:	4b36      	ldr	r3, [pc, #216]	; (23fc <z_arm_fault+0x124>)
    2324:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    2326:	f014 0402 	ands.w	r4, r4, #2
    232a:	d160      	bne.n	23ee <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    232c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    232e:	2a00      	cmp	r2, #0
    2330:	db15      	blt.n	235e <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    2332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2334:	0052      	lsls	r2, r2, #1
    2336:	d512      	bpl.n	235e <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
    2338:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    233a:	f832 1c02 	ldrh.w	r1, [r2, #-2]
    233e:	f64d 7202 	movw	r2, #57090	; 0xdf02
    2342:	4291      	cmp	r1, r2
    2344:	d00a      	beq.n	235c <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
    2346:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    234a:	b30a      	cbz	r2, 2390 <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
    234c:	f10d 0207 	add.w	r2, sp, #7
    2350:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2352:	4628      	mov	r0, r5
    2354:	f7ff ff66 	bl	2224 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
    2358:	4604      	mov	r4, r0
		break;
    235a:	e000      	b.n	235e <z_arm_fault+0x86>
			reason = esf->basic.r0;
    235c:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    235e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2362:	b99b      	cbnz	r3, 238c <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2364:	2220      	movs	r2, #32
    2366:	4629      	mov	r1, r5
    2368:	a802      	add	r0, sp, #8
    236a:	f004 f893 	bl	6494 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    236e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2370:	2e00      	cmp	r6, #0
    2372:	d03e      	beq.n	23f2 <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2374:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2378:	b922      	cbnz	r2, 2384 <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    237a:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    237e:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2382:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2384:	a902      	add	r1, sp, #8
    2386:	4620      	mov	r0, r4
    2388:	f004 f859 	bl	643e <z_arm_fatal_error>
}
    238c:	b00a      	add	sp, #40	; 0x28
    238e:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    2390:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
    2394:	b12a      	cbz	r2, 23a2 <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
    2396:	f10d 0107 	add.w	r1, sp, #7
    239a:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    239c:	f7ff ff7e 	bl	229c <bus_fault.constprop.0>
    23a0:	e7da      	b.n	2358 <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
    23a2:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
    23a4:	b292      	uxth	r2, r2
    23a6:	2a00      	cmp	r2, #0
    23a8:	d0d9      	beq.n	235e <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    23aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    23ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    23ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    23b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    23b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    23b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    23b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    23b8:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    23bc:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    23c0:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
    23c2:	e7cc      	b.n	235e <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    23c4:	f10d 0207 	add.w	r2, sp, #7
    23c8:	2100      	movs	r1, #0
    23ca:	e7c2      	b.n	2352 <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
    23cc:	f10d 0107 	add.w	r1, sp, #7
    23d0:	2000      	movs	r0, #0
    23d2:	e7e3      	b.n	239c <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    23d4:	4b09      	ldr	r3, [pc, #36]	; (23fc <z_arm_fault+0x124>)
    23d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    23d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    23da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    23dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    23de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    23e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    23e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    23e4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    23e8:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    23ec:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    23ee:	2400      	movs	r4, #0
    23f0:	e7b5      	b.n	235e <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    23f2:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    23f6:	f023 0301 	bic.w	r3, r3, #1
    23fa:	e7c2      	b.n	2382 <z_arm_fault+0xaa>
    23fc:	e000ed00 	.word	0xe000ed00

00002400 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2400:	4a02      	ldr	r2, [pc, #8]	; (240c <z_arm_fault_init+0xc>)
    2402:	6953      	ldr	r3, [r2, #20]
    2404:	f043 0310 	orr.w	r3, r3, #16
    2408:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    240a:	4770      	bx	lr
    240c:	e000ed00 	.word	0xe000ed00

00002410 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2410:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    2414:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2418:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    241a:	4672      	mov	r2, lr
	bl z_arm_fault
    241c:	f7ff ff5c 	bl	22d8 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    2420:	bd01      	pop	{r0, pc}
    2422:	bf00      	nop

00002424 <z_arm_interrupt_init>:
    2424:	4804      	ldr	r0, [pc, #16]	; (2438 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    2426:	2300      	movs	r3, #0
    2428:	2120      	movs	r1, #32
    242a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    242c:	3301      	adds	r3, #1
    242e:	2b30      	cmp	r3, #48	; 0x30
    2430:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    2434:	d1f9      	bne.n	242a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    2436:	4770      	bx	lr
    2438:	e000e100 	.word	0xe000e100

0000243c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    243c:	2000      	movs	r0, #0
    msr CONTROL, r0
    243e:	f380 8814 	msr	CONTROL, r0
    isb
    2442:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    2446:	f004 ffcd 	bl	73e4 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    244a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    244c:	490d      	ldr	r1, [pc, #52]	; (2484 <__start+0x48>)
    str r0, [r1]
    244e:	6008      	str	r0, [r1, #0]
    dsb
    2450:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2454:	480c      	ldr	r0, [pc, #48]	; (2488 <__start+0x4c>)
    msr msp, r0
    2456:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    245a:	f000 f82b 	bl	24b4 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    245e:	2020      	movs	r0, #32
    msr BASEPRI, r0
    2460:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    2464:	4809      	ldr	r0, [pc, #36]	; (248c <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    2466:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    246a:	1840      	adds	r0, r0, r1
    msr PSP, r0
    246c:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    2470:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    2474:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    2476:	4308      	orrs	r0, r1
    msr CONTROL, r0
    2478:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    247c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    2480:	f7ff fdea 	bl	2058 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    2484:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2488:	20002d60 	.word	0x20002d60
    ldr r0, =z_interrupt_stacks
    248c:	20002ee0 	.word	0x20002ee0

00002490 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    2490:	4907      	ldr	r1, [pc, #28]	; (24b0 <z_arm_clear_arm_mpu_config+0x20>)
    2492:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    2496:	2300      	movs	r3, #0
	int num_regions =
    2498:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    249c:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    249e:	4293      	cmp	r3, r2
    24a0:	d100      	bne.n	24a4 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    24a2:	4770      	bx	lr
  MPU->RNR = rnr;
    24a4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    24a8:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    24ac:	3301      	adds	r3, #1
    24ae:	e7f6      	b.n	249e <z_arm_clear_arm_mpu_config+0xe>
    24b0:	e000ed00 	.word	0xe000ed00

000024b4 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    24b4:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    24b6:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    24b8:	2300      	movs	r3, #0
    24ba:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    24be:	f7ff ffe7 	bl	2490 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    24c2:	4b14      	ldr	r3, [pc, #80]	; (2514 <z_arm_init_arch_hw_at_boot+0x60>)
    24c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    24c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    24cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    24d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    24d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    24d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    24dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    24e0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    24e4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    24e8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    24ec:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    24f0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    24f4:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    24f8:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    24fc:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    2500:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    2504:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    2508:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    250a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    250e:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    2512:	bd08      	pop	{r3, pc}
    2514:	e000e100 	.word	0xe000e100

00002518 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    2518:	4b08      	ldr	r3, [pc, #32]	; (253c <z_impl_k_thread_abort+0x24>)
    251a:	689b      	ldr	r3, [r3, #8]
    251c:	4283      	cmp	r3, r0
    251e:	d10b      	bne.n	2538 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2520:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    2524:	b143      	cbz	r3, 2538 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2526:	4b06      	ldr	r3, [pc, #24]	; (2540 <z_impl_k_thread_abort+0x28>)
    2528:	685a      	ldr	r2, [r3, #4]
    252a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    252e:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    2530:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    2532:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    2536:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    2538:	f003 b9aa 	b.w	5890 <z_thread_abort>
    253c:	20000e70 	.word	0x20000e70
    2540:	e000ed00 	.word	0xe000ed00

00002544 <arch_timing_init>:
 * @return 0
 */
static inline int z_arm_dwt_init(void)
{
	/* Enable tracing */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    2544:	4a07      	ldr	r2, [pc, #28]	; (2564 <arch_timing_init+0x20>)
    2546:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    254a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    254e:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
 * @return 0
 */
static inline int z_arm_dwt_init_cycle_counter(void)
{
	/* Clear and enable the cycle counter */
	DWT->CYCCNT = 0;
    2552:	4b05      	ldr	r3, [pc, #20]	; (2568 <arch_timing_init+0x24>)
    2554:	2200      	movs	r2, #0
    2556:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
    2558:	681a      	ldr	r2, [r3, #0]
    255a:	f042 0201 	orr.w	r2, r2, #1
    255e:	601a      	str	r2, [r3, #0]

void arch_timing_init(void)
{
	z_arm_dwt_init();
	z_arm_dwt_init_cycle_counter();
}
    2560:	4770      	bx	lr
    2562:	bf00      	nop
    2564:	e000ed00 	.word	0xe000ed00
    2568:	e0001000 	.word	0xe0001000

0000256c <arch_timing_start>:
 *
 * This routine starts the cycle counter and resets its value to zero.
 */
static inline void z_arm_dwt_cycle_count_start(void)
{
	DWT->CYCCNT = 0;
    256c:	4b03      	ldr	r3, [pc, #12]	; (257c <arch_timing_start+0x10>)
    256e:	2200      	movs	r2, #0
    2570:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
    2572:	681a      	ldr	r2, [r3, #0]
    2574:	f042 0201 	orr.w	r2, r2, #1
    2578:	601a      	str	r2, [r3, #0]

void arch_timing_start(void)
{
	z_arm_dwt_cycle_count_start();
}
    257a:	4770      	bx	lr
    257c:	e0001000 	.word	0xe0001000

00002580 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2580:	4b02      	ldr	r3, [pc, #8]	; (258c <z_arm_configure_static_mpu_regions+0xc>)
    2582:	4a03      	ldr	r2, [pc, #12]	; (2590 <z_arm_configure_static_mpu_regions+0x10>)
    2584:	4803      	ldr	r0, [pc, #12]	; (2594 <z_arm_configure_static_mpu_regions+0x14>)
    2586:	2101      	movs	r1, #1
    2588:	f000 b86e 	b.w	2668 <arm_core_mpu_configure_static_mpu_regions>
    258c:	20040000 	.word	0x20040000
    2590:	20000000 	.word	0x20000000
    2594:	000076e4 	.word	0x000076e4

00002598 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2598:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    259a:	4b05      	ldr	r3, [pc, #20]	; (25b0 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    259c:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    259e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    25a0:	4a04      	ldr	r2, [pc, #16]	; (25b4 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    25a2:	2120      	movs	r1, #32
    25a4:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    25a8:	4618      	mov	r0, r3
    25aa:	2101      	movs	r1, #1
    25ac:	f000 b866 	b.w	267c <arm_core_mpu_configure_dynamic_mpu_regions>
    25b0:	20000ce4 	.word	0x20000ce4
    25b4:	150b0000 	.word	0x150b0000

000025b8 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    25b8:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    25ba:	4f1f      	ldr	r7, [pc, #124]	; (2638 <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    25bc:	2600      	movs	r6, #0
    25be:	428e      	cmp	r6, r1
    25c0:	db01      	blt.n	25c6 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    25c2:	4610      	mov	r0, r2
    25c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    25c6:	6844      	ldr	r4, [r0, #4]
    25c8:	b39c      	cbz	r4, 2632 <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
    25ca:	b153      	cbz	r3, 25e2 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    25cc:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    25d0:	ea14 0f0c 	tst.w	r4, ip
    25d4:	d118      	bne.n	2608 <mpu_configure_regions+0x50>
		&&
    25d6:	2c1f      	cmp	r4, #31
    25d8:	d916      	bls.n	2608 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    25da:	6805      	ldr	r5, [r0, #0]
		&&
    25dc:	ea1c 0f05 	tst.w	ip, r5
    25e0:	d112      	bne.n	2608 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    25e2:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    25e4:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    25e6:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    25ea:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    25ec:	d90f      	bls.n	260e <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
    25ee:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    25f2:	d80e      	bhi.n	2612 <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    25f4:	3c01      	subs	r4, #1
    25f6:	fab4 f484 	clz	r4, r4
    25fa:	f1c4 041f 	rsb	r4, r4, #31
    25fe:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    2600:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2602:	ea4c 0404 	orr.w	r4, ip, r4
    2606:	d906      	bls.n	2616 <mpu_configure_regions+0x5e>
			return -EINVAL;
    2608:	f06f 0215 	mvn.w	r2, #21
    260c:	e7d9      	b.n	25c2 <mpu_configure_regions+0xa>
		return REGION_32B;
    260e:	2408      	movs	r4, #8
    2610:	e7f6      	b.n	2600 <mpu_configure_regions+0x48>
		return REGION_4G;
    2612:	243e      	movs	r4, #62	; 0x3e
    2614:	e7f4      	b.n	2600 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2616:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    261a:	4315      	orrs	r5, r2
    261c:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2620:	f044 0401 	orr.w	r4, r4, #1
    2624:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2628:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
    262c:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    262e:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    2632:	3601      	adds	r6, #1
    2634:	300c      	adds	r0, #12
    2636:	e7c2      	b.n	25be <mpu_configure_regions+0x6>
    2638:	e000ed00 	.word	0xe000ed00

0000263c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    263c:	4b04      	ldr	r3, [pc, #16]	; (2650 <arm_core_mpu_enable+0x14>)
    263e:	2205      	movs	r2, #5
    2640:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    2644:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2648:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    264c:	4770      	bx	lr
    264e:	bf00      	nop
    2650:	e000ed00 	.word	0xe000ed00

00002654 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    2654:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    2658:	4b02      	ldr	r3, [pc, #8]	; (2664 <arm_core_mpu_disable+0x10>)
    265a:	2200      	movs	r2, #0
    265c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    2660:	4770      	bx	lr
    2662:	bf00      	nop
    2664:	e000ed00 	.word	0xe000ed00

00002668 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2668:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    266a:	4c03      	ldr	r4, [pc, #12]	; (2678 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    266c:	2301      	movs	r3, #1
    266e:	7822      	ldrb	r2, [r4, #0]
    2670:	f7ff ffa2 	bl	25b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2674:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    2676:	bd10      	pop	{r4, pc}
    2678:	20001097 	.word	0x20001097

0000267c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    267c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    267e:	4a09      	ldr	r2, [pc, #36]	; (26a4 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    2680:	2300      	movs	r3, #0
    2682:	7812      	ldrb	r2, [r2, #0]
    2684:	f7ff ff98 	bl	25b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    2688:	f110 0f16 	cmn.w	r0, #22
    268c:	d002      	beq.n	2694 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
  MPU->RNR = rnr;
    268e:	4a06      	ldr	r2, [pc, #24]	; (26a8 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    2690:	2807      	cmp	r0, #7
    2692:	dd00      	ble.n	2696 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    2694:	bd08      	pop	{r3, pc}
    2696:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    269a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    269e:	3001      	adds	r0, #1
    26a0:	e7f6      	b.n	2690 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    26a2:	bf00      	nop
    26a4:	20001097 	.word	0x20001097
    26a8:	e000ed00 	.word	0xe000ed00

000026ac <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    26ac:	4914      	ldr	r1, [pc, #80]	; (2700 <z_arm_mpu_init+0x54>)
    26ae:	6808      	ldr	r0, [r1, #0]
    26b0:	2808      	cmp	r0, #8
{
    26b2:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    26b4:	d821      	bhi.n	26fa <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    26b6:	f7ff ffcd 	bl	2654 <arm_core_mpu_disable>
    26ba:	4c12      	ldr	r4, [pc, #72]	; (2704 <z_arm_mpu_init+0x58>)
    26bc:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    26be:	2200      	movs	r2, #0
    26c0:	4290      	cmp	r0, r2
    26c2:	f101 010c 	add.w	r1, r1, #12
    26c6:	d105      	bne.n	26d4 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    26c8:	4b0f      	ldr	r3, [pc, #60]	; (2708 <z_arm_mpu_init+0x5c>)
    26ca:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    26cc:	f7ff ffb6 	bl	263c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    26d0:	2000      	movs	r0, #0
}
    26d2:	bd10      	pop	{r4, pc}
    26d4:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    26d8:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    26dc:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    26e0:	4313      	orrs	r3, r2
    26e2:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    26e6:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    26ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
    26ee:	f043 0301 	orr.w	r3, r3, #1
    26f2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    26f6:	3201      	adds	r2, #1
    26f8:	e7e2      	b.n	26c0 <z_arm_mpu_init+0x14>
		return -1;
    26fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    26fe:	e7e8      	b.n	26d2 <z_arm_mpu_init+0x26>
    2700:	000076f0 	.word	0x000076f0
    2704:	e000ed00 	.word	0xe000ed00
    2708:	20001097 	.word	0x20001097

0000270c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    270c:	4b01      	ldr	r3, [pc, #4]	; (2714 <__stdout_hook_install+0x8>)
    270e:	6018      	str	r0, [r3, #0]
}
    2710:	4770      	bx	lr
    2712:	bf00      	nop
    2714:	2000004c 	.word	0x2000004c

00002718 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    2718:	b510      	push	{r4, lr}
	__asm__ volatile(
    271a:	f04f 0320 	mov.w	r3, #32
    271e:	f3ef 8011 	mrs	r0, BASEPRI
    2722:	f383 8812 	msr	BASEPRI_MAX, r3
    2726:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    272a:	4a11      	ldr	r2, [pc, #68]	; (2770 <nordicsemi_nrf52_init+0x58>)
    272c:	2301      	movs	r3, #1
    272e:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2732:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2736:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    273a:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    273e:	f8d1 4130 	ldr.w	r4, [r1, #304]	; 0x130
    2742:	2c08      	cmp	r4, #8
    2744:	d108      	bne.n	2758 <nordicsemi_nrf52_init+0x40>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2746:	f8d1 1134 	ldr.w	r1, [r1, #308]	; 0x134
            {
                switch(var2)
    274a:	2905      	cmp	r1, #5
    274c:	d804      	bhi.n	2758 <nordicsemi_nrf52_init+0x40>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    274e:	4c09      	ldr	r4, [pc, #36]	; (2774 <nordicsemi_nrf52_init+0x5c>)
    2750:	5c61      	ldrb	r1, [r4, r1]
    2752:	b109      	cbz	r1, 2758 <nordicsemi_nrf52_init+0x40>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    2754:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    2758:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    275c:	2201      	movs	r2, #1
    275e:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    2762:	f380 8811 	msr	BASEPRI, r0
    2766:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    276a:	2000      	movs	r0, #0
    276c:	bd10      	pop	{r4, pc}
    276e:	bf00      	nop
    2770:	4001e000 	.word	0x4001e000
    2774:	00007b6c 	.word	0x00007b6c

00002778 <sys_arch_reboot>:
    *p_gpregret = val;
    2778:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    277c:	b2c0      	uxtb	r0, r0
    277e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2782:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2786:	4905      	ldr	r1, [pc, #20]	; (279c <sys_arch_reboot+0x24>)
    2788:	4b05      	ldr	r3, [pc, #20]	; (27a0 <sys_arch_reboot+0x28>)
    278a:	68ca      	ldr	r2, [r1, #12]
    278c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2790:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2792:	60cb      	str	r3, [r1, #12]
    2794:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2798:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    279a:	e7fd      	b.n	2798 <sys_arch_reboot+0x20>
    279c:	e000ed00 	.word	0xe000ed00
    27a0:	05fa0004 	.word	0x05fa0004

000027a4 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    27a4:	b120      	cbz	r0, 27b0 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    27a6:	4b03      	ldr	r3, [pc, #12]	; (27b4 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    27a8:	0180      	lsls	r0, r0, #6
    27aa:	f043 0301 	orr.w	r3, r3, #1
    27ae:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    27b0:	4770      	bx	lr
    27b2:	bf00      	nop
    27b4:	00007690 	.word	0x00007690

000027b8 <timing_init>:

static bool has_inited;
static atomic_val_t started_ref;

void timing_init(void)
{
    27b8:	b510      	push	{r4, lr}
	if (has_inited) {
    27ba:	4c04      	ldr	r4, [pc, #16]	; (27cc <timing_init+0x14>)
    27bc:	7823      	ldrb	r3, [r4, #0]
    27be:	b91b      	cbnz	r3, 27c8 <timing_init+0x10>
#if defined(CONFIG_BOARD_HAS_TIMING_FUNCTIONS)
	board_timing_init();
#elif defined(CONFIG_SOC_HAS_TIMING_FUNCTIONS)
	soc_timing_init();
#else
	arch_timing_init();
    27c0:	f7ff fec0 	bl	2544 <arch_timing_init>
#endif

	has_inited = true;
    27c4:	2301      	movs	r3, #1
    27c6:	7023      	strb	r3, [r4, #0]
}
    27c8:	bd10      	pop	{r4, pc}
    27ca:	bf00      	nop
    27cc:	20001098 	.word	0x20001098

000027d0 <timing_start>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    27d0:	4b07      	ldr	r3, [pc, #28]	; (27f0 <timing_start+0x20>)
    27d2:	f3bf 8f5b 	dmb	ish
    27d6:	e853 2f00 	ldrex	r2, [r3]
    27da:	1c51      	adds	r1, r2, #1
    27dc:	e843 1000 	strex	r0, r1, [r3]
    27e0:	2800      	cmp	r0, #0
    27e2:	d1f8      	bne.n	27d6 <timing_start+0x6>
    27e4:	f3bf 8f5b 	dmb	ish

void timing_start(void)
{
	if (atomic_inc(&started_ref) != 0) {
    27e8:	b90a      	cbnz	r2, 27ee <timing_start+0x1e>
#if defined(CONFIG_BOARD_HAS_TIMING_FUNCTIONS)
	board_timing_start();
#elif defined(CONFIG_SOC_HAS_TIMING_FUNCTIONS)
	soc_timing_start();
#else
	arch_timing_start();
    27ea:	f7ff bebf 	b.w	256c <arch_timing_start>
#endif
}
    27ee:	4770      	bx	lr
    27f0:	20000cf0 	.word	0x20000cf0

000027f4 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    27f4:	4b08      	ldr	r3, [pc, #32]	; (2818 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    27f6:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    27f8:	1ac3      	subs	r3, r0, r3
{
    27fa:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    27fc:	4907      	ldr	r1, [pc, #28]	; (281c <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    27fe:	109b      	asrs	r3, r3, #2
{
    2800:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2802:	4359      	muls	r1, r3
    2804:	4806      	ldr	r0, [pc, #24]	; (2820 <onoff_stop+0x2c>)
    2806:	2240      	movs	r2, #64	; 0x40
    2808:	f003 fe89 	bl	651e <stop>
	notify(mgr, res);
    280c:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    280e:	4601      	mov	r1, r0
	notify(mgr, res);
    2810:	4620      	mov	r0, r4
}
    2812:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2816:	4718      	bx	r3
    2818:	20000d04 	.word	0x20000d04
    281c:	b6db6db7 	.word	0xb6db6db7
    2820:	00007458 	.word	0x00007458

00002824 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2824:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2826:	4c0c      	ldr	r4, [pc, #48]	; (2858 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2828:	4a0c      	ldr	r2, [pc, #48]	; (285c <onoff_start+0x38>)
    282a:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    282c:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    282e:	9300      	str	r3, [sp, #0]
{
    2830:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2832:	460b      	mov	r3, r1
    2834:	490a      	ldr	r1, [pc, #40]	; (2860 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    2836:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2838:	4361      	muls	r1, r4
{
    283a:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    283c:	4809      	ldr	r0, [pc, #36]	; (2864 <onoff_start+0x40>)
    283e:	f003 fe9a 	bl	6576 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    2842:	1e01      	subs	r1, r0, #0
    2844:	da05      	bge.n	2852 <onoff_start+0x2e>
		notify(mgr, err);
    2846:	4630      	mov	r0, r6
    2848:	462b      	mov	r3, r5
	}
}
    284a:	b002      	add	sp, #8
    284c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    2850:	4718      	bx	r3
}
    2852:	b002      	add	sp, #8
    2854:	bd70      	pop	{r4, r5, r6, pc}
    2856:	bf00      	nop
    2858:	20000d04 	.word	0x20000d04
    285c:	000065e7 	.word	0x000065e7
    2860:	b6db6db7 	.word	0xb6db6db7
    2864:	00007458 	.word	0x00007458

00002868 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2868:	2200      	movs	r2, #0
{
    286a:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    286c:	2101      	movs	r1, #1
{
    286e:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2870:	4610      	mov	r0, r2
    2872:	f7ff fbd5 	bl	2020 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2876:	480f      	ldr	r0, [pc, #60]	; (28b4 <clk_init+0x4c>)
    2878:	f001 fb78 	bl	3f6c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    287c:	4b0e      	ldr	r3, [pc, #56]	; (28b8 <clk_init+0x50>)
    287e:	4298      	cmp	r0, r3
    2880:	d115      	bne.n	28ae <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2882:	f004 fa8c 	bl	6d9e <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    2886:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    2888:	490c      	ldr	r1, [pc, #48]	; (28bc <clk_init+0x54>)
    288a:	4630      	mov	r0, r6
    288c:	f003 fce1 	bl	6252 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2890:	2800      	cmp	r0, #0
    2892:	db0b      	blt.n	28ac <clk_init+0x44>
	struct nrf_clock_control_data *data = dev->data;
    2894:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2896:	4909      	ldr	r1, [pc, #36]	; (28bc <clk_init+0x54>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2898:	2501      	movs	r5, #1
    289a:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
    289c:	f104 001c 	add.w	r0, r4, #28
    28a0:	f003 fcd7 	bl	6252 <onoff_manager_init>
		if (err < 0) {
    28a4:	2800      	cmp	r0, #0
    28a6:	db01      	blt.n	28ac <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    28a8:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    28aa:	2000      	movs	r0, #0
}
    28ac:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    28ae:	f06f 0004 	mvn.w	r0, #4
    28b2:	e7fb      	b.n	28ac <clk_init+0x44>
    28b4:	000028f5 	.word	0x000028f5
    28b8:	0bad0000 	.word	0x0bad0000
    28bc:	00007738 	.word	0x00007738

000028c0 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    28c0:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    28c2:	230c      	movs	r3, #12
    28c4:	4809      	ldr	r0, [pc, #36]	; (28ec <clkstarted_handle.constprop.0+0x2c>)
    28c6:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    28c8:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    28ca:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    28cc:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    28d0:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    28d2:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    28d4:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    28d6:	4418      	add	r0, r3
    28d8:	f003 fe0e 	bl	64f8 <set_on_state>
	if (callback) {
    28dc:	b12d      	cbz	r5, 28ea <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    28de:	4632      	mov	r2, r6
    28e0:	462b      	mov	r3, r5
    28e2:	4803      	ldr	r0, [pc, #12]	; (28f0 <clkstarted_handle.constprop.0+0x30>)
}
    28e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    28e8:	4718      	bx	r3
}
    28ea:	bd70      	pop	{r4, r5, r6, pc}
    28ec:	20000d04 	.word	0x20000d04
    28f0:	00007458 	.word	0x00007458

000028f4 <clock_event_handler>:
	switch (event) {
    28f4:	b110      	cbz	r0, 28fc <clock_event_handler+0x8>
    28f6:	2801      	cmp	r0, #1
    28f8:	d004      	beq.n	2904 <clock_event_handler+0x10>
    28fa:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    28fc:	4b03      	ldr	r3, [pc, #12]	; (290c <clock_event_handler+0x18>)
    28fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    2900:	075b      	lsls	r3, r3, #29
    2902:	d101      	bne.n	2908 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    2904:	f7ff bfdc 	b.w	28c0 <clkstarted_handle.constprop.0>
}
    2908:	4770      	bx	lr
    290a:	bf00      	nop
    290c:	20000d04 	.word	0x20000d04

00002910 <generic_hfclk_start>:
{
    2910:	b508      	push	{r3, lr}
	__asm__ volatile(
    2912:	f04f 0320 	mov.w	r3, #32
    2916:	f3ef 8111 	mrs	r1, BASEPRI
    291a:	f383 8812 	msr	BASEPRI_MAX, r3
    291e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    2922:	4a12      	ldr	r2, [pc, #72]	; (296c <generic_hfclk_start+0x5c>)
    2924:	6813      	ldr	r3, [r2, #0]
    2926:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    292a:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    292e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    2930:	d00c      	beq.n	294c <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2932:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2936:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    293a:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    293e:	f013 0301 	ands.w	r3, r3, #1
    2942:	d003      	beq.n	294c <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    2944:	480a      	ldr	r0, [pc, #40]	; (2970 <generic_hfclk_start+0x60>)
    2946:	f003 fdd7 	bl	64f8 <set_on_state>
			already_started = true;
    294a:	2301      	movs	r3, #1
	__asm__ volatile(
    294c:	f381 8811 	msr	BASEPRI, r1
    2950:	f3bf 8f6f 	isb	sy
	if (already_started) {
    2954:	b123      	cbz	r3, 2960 <generic_hfclk_start+0x50>
}
    2956:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    295a:	2000      	movs	r0, #0
    295c:	f7ff bfb0 	b.w	28c0 <clkstarted_handle.constprop.0>
}
    2960:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    2964:	2001      	movs	r0, #1
    2966:	f004 ba27 	b.w	6db8 <nrfx_clock_start>
    296a:	bf00      	nop
    296c:	20000d54 	.word	0x20000d54
    2970:	20000d44 	.word	0x20000d44

00002974 <api_blocking_start>:
{
    2974:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2976:	2200      	movs	r2, #0
    2978:	2301      	movs	r3, #1
    297a:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    297e:	4a09      	ldr	r2, [pc, #36]	; (29a4 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2980:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2984:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2986:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    298a:	f003 fe25 	bl	65d8 <api_start>
	if (err < 0) {
    298e:	2800      	cmp	r0, #0
    2990:	db05      	blt.n	299e <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    2992:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2996:	2300      	movs	r3, #0
    2998:	4668      	mov	r0, sp
    299a:	f002 fc59 	bl	5250 <z_impl_k_sem_take>
}
    299e:	b005      	add	sp, #20
    29a0:	f85d fb04 	ldr.w	pc, [sp], #4
    29a4:	00006605 	.word	0x00006605

000029a8 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    29a8:	4b09      	ldr	r3, [pc, #36]	; (29d0 <generic_hfclk_stop+0x28>)
    29aa:	f3bf 8f5b 	dmb	ish
    29ae:	e853 2f00 	ldrex	r2, [r3]
    29b2:	f022 0102 	bic.w	r1, r2, #2
    29b6:	e843 1000 	strex	r0, r1, [r3]
    29ba:	2800      	cmp	r0, #0
    29bc:	d1f7      	bne.n	29ae <generic_hfclk_stop+0x6>
    29be:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    29c2:	07d3      	lsls	r3, r2, #31
    29c4:	d402      	bmi.n	29cc <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    29c6:	2001      	movs	r0, #1
    29c8:	f004 ba33 	b.w	6e32 <nrfx_clock_stop>
}
    29cc:	4770      	bx	lr
    29ce:	bf00      	nop
    29d0:	20000d54 	.word	0x20000d54

000029d4 <z_nrf_clock_control_lf_on>:
{
    29d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    29d8:	4939      	ldr	r1, [pc, #228]	; (2ac0 <z_nrf_clock_control_lf_on+0xec>)
    29da:	f3bf 8f5b 	dmb	ish
    29de:	4607      	mov	r7, r0
    29e0:	2201      	movs	r2, #1
    29e2:	e851 3f00 	ldrex	r3, [r1]
    29e6:	e841 2000 	strex	r0, r2, [r1]
    29ea:	2800      	cmp	r0, #0
    29ec:	d1f9      	bne.n	29e2 <z_nrf_clock_control_lf_on+0xe>
    29ee:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    29f2:	b933      	cbnz	r3, 2a02 <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    29f4:	4933      	ldr	r1, [pc, #204]	; (2ac4 <z_nrf_clock_control_lf_on+0xf0>)
		err = onoff_request(mgr, &cli);
    29f6:	4834      	ldr	r0, [pc, #208]	; (2ac8 <z_nrf_clock_control_lf_on+0xf4>)
    29f8:	604b      	str	r3, [r1, #4]
    29fa:	60cb      	str	r3, [r1, #12]
    29fc:	608a      	str	r2, [r1, #8]
    29fe:	f003 fc3b 	bl	6278 <onoff_request>
	switch (start_mode) {
    2a02:	1e7b      	subs	r3, r7, #1
    2a04:	2b01      	cmp	r3, #1
    2a06:	d82f      	bhi.n	2a68 <z_nrf_clock_control_lf_on+0x94>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    2a08:	2f01      	cmp	r7, #1
    2a0a:	d107      	bne.n	2a1c <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    2a0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a10:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    2a14:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    2a18:	2b01      	cmp	r3, #1
    2a1a:	d025      	beq.n	2a68 <z_nrf_clock_control_lf_on+0x94>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2a1c:	f004 fb8c 	bl	7138 <k_is_in_isr>
    2a20:	4604      	mov	r4, r0
    2a22:	b918      	cbnz	r0, 2a2c <z_nrf_clock_control_lf_on+0x58>
	return !z_sys_post_kernel;
    2a24:	4b29      	ldr	r3, [pc, #164]	; (2acc <z_nrf_clock_control_lf_on+0xf8>)
	int key = isr_mode ? irq_lock() : 0;
    2a26:	781b      	ldrb	r3, [r3, #0]
    2a28:	2b00      	cmp	r3, #0
    2a2a:	d141      	bne.n	2ab0 <z_nrf_clock_control_lf_on+0xdc>
	__asm__ volatile(
    2a2c:	f04f 0320 	mov.w	r3, #32
    2a30:	f3ef 8611 	mrs	r6, BASEPRI
    2a34:	f383 8812 	msr	BASEPRI_MAX, r3
    2a38:	f3bf 8f6f 	isb	sy
    2a3c:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2a3e:	f8df 8090 	ldr.w	r8, [pc, #144]	; 2ad0 <z_nrf_clock_control_lf_on+0xfc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2a42:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    2a46:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2a4a:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    2a4e:	03d2      	lsls	r2, r2, #15
    2a50:	d50c      	bpl.n	2a6c <z_nrf_clock_control_lf_on+0x98>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2a52:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    2a56:	2b01      	cmp	r3, #1
    2a58:	d001      	beq.n	2a5e <z_nrf_clock_control_lf_on+0x8a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    2a5a:	2f01      	cmp	r7, #1
    2a5c:	d106      	bne.n	2a6c <z_nrf_clock_control_lf_on+0x98>
	if (isr_mode) {
    2a5e:	b30c      	cbz	r4, 2aa4 <z_nrf_clock_control_lf_on+0xd0>
	__asm__ volatile(
    2a60:	f386 8811 	msr	BASEPRI, r6
    2a64:	f3bf 8f6f 	isb	sy
}
    2a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    2a6c:	b1ac      	cbz	r4, 2a9a <z_nrf_clock_control_lf_on+0xc6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    2a6e:	4630      	mov	r0, r6
    2a70:	f7ff faae 	bl	1fd0 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    2a74:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    2a78:	2b00      	cmp	r3, #0
    2a7a:	d1e4      	bne.n	2a46 <z_nrf_clock_control_lf_on+0x72>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2a7c:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    2a80:	2a00      	cmp	r2, #0
    2a82:	d0e0      	beq.n	2a46 <z_nrf_clock_control_lf_on+0x72>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2a84:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2a88:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    2a8c:	2301      	movs	r3, #1
    2a8e:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
    2a92:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2a96:	60ab      	str	r3, [r5, #8]
}
    2a98:	e7d5      	b.n	2a46 <z_nrf_clock_control_lf_on+0x72>
	return z_impl_k_sleep(timeout);
    2a9a:	2100      	movs	r1, #0
    2a9c:	2021      	movs	r0, #33	; 0x21
    2a9e:	f002 fed7 	bl	5850 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2aa2:	e7e7      	b.n	2a74 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENSET = mask;
    2aa4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2aa8:	2202      	movs	r2, #2
    2aaa:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2aae:	e7db      	b.n	2a68 <z_nrf_clock_control_lf_on+0x94>
    p_reg->INTENCLR = mask;
    2ab0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ab4:	2202      	movs	r2, #2
    2ab6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    2aba:	4606      	mov	r6, r0
}
    2abc:	e7bf      	b.n	2a3e <z_nrf_clock_control_lf_on+0x6a>
    2abe:	bf00      	nop
    2ac0:	20000d58 	.word	0x20000d58
    2ac4:	20000cf4 	.word	0x20000cf4
    2ac8:	20000d20 	.word	0x20000d20
    2acc:	200014a9 	.word	0x200014a9
    2ad0:	e000e100 	.word	0xe000e100

00002ad4 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    2ad4:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    2ad6:	4b08      	ldr	r3, [pc, #32]	; (2af8 <uart_console_init+0x24>)
    2ad8:	4808      	ldr	r0, [pc, #32]	; (2afc <uart_console_init+0x28>)
    2ada:	6018      	str	r0, [r3, #0]
    2adc:	f004 fabf 	bl	705e <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    2ae0:	b138      	cbz	r0, 2af2 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    2ae2:	4807      	ldr	r0, [pc, #28]	; (2b00 <uart_console_init+0x2c>)
    2ae4:	f7ff fe12 	bl	270c <__stdout_hook_install>
	__printk_hook_install(console_out);
    2ae8:	4805      	ldr	r0, [pc, #20]	; (2b00 <uart_console_init+0x2c>)
    2aea:	f7fe f8a9 	bl	c40 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    2aee:	2000      	movs	r0, #0
}
    2af0:	bd08      	pop	{r3, pc}
		return -ENODEV;
    2af2:	f06f 0012 	mvn.w	r0, #18
    2af6:	e7fb      	b.n	2af0 <uart_console_init+0x1c>
    2af8:	20000d5c 	.word	0x20000d5c
    2afc:	000074b8 	.word	0x000074b8
    2b00:	00002b05 	.word	0x00002b05

00002b04 <console_out>:
	if ('\n' == c) {
    2b04:	280a      	cmp	r0, #10
{
    2b06:	b538      	push	{r3, r4, r5, lr}
    2b08:	4d07      	ldr	r5, [pc, #28]	; (2b28 <console_out+0x24>)
    2b0a:	4604      	mov	r4, r0
	if ('\n' == c) {
    2b0c:	d104      	bne.n	2b18 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    2b0e:	6828      	ldr	r0, [r5, #0]
	api->poll_out(dev, out_char);
    2b10:	6883      	ldr	r3, [r0, #8]
    2b12:	210d      	movs	r1, #13
    2b14:	69db      	ldr	r3, [r3, #28]
    2b16:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    2b18:	6828      	ldr	r0, [r5, #0]
    2b1a:	6883      	ldr	r3, [r0, #8]
    2b1c:	b2e1      	uxtb	r1, r4
    2b1e:	69db      	ldr	r3, [r3, #28]
    2b20:	4798      	blx	r3
}
    2b22:	4620      	mov	r0, r4
    2b24:	bd38      	pop	{r3, r4, r5, pc}
    2b26:	bf00      	nop
    2b28:	20000d5c 	.word	0x20000d5c

00002b2c <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    2b2c:	b530      	push	{r4, r5, lr}
	return port->config;
    2b2e:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2b30:	7b04      	ldrb	r4, [r0, #12]
    2b32:	f001 051f 	and.w	r5, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
    2b36:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2b3a:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    2b3e:	b085      	sub	sp, #20
    2b40:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    2b44:	d104      	bne.n	2b50 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    2b46:	4628      	mov	r0, r5
    2b48:	f001 fc92 	bl	4470 <nrfx_gpiote_trigger_disable>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
    2b4c:	2000      	movs	r0, #0
    2b4e:	e032      	b.n	2bb6 <gpio_nrfx_pin_interrupt_configure+0x8a>
	if (mode == GPIO_INT_MODE_LEVEL) {
    2b50:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    2b54:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2b58:	d12f      	bne.n	2bba <gpio_nrfx_pin_interrupt_configure+0x8e>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    2b5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2b5e:	bf0c      	ite	eq
    2b60:	2304      	moveq	r3, #4
    2b62:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    2b64:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2b68:	6883      	ldr	r3, [r0, #8]
    2b6a:	fa23 f101 	lsr.w	r1, r3, r1
    2b6e:	07c9      	lsls	r1, r1, #31
    2b70:	d42f      	bmi.n	2bd2 <gpio_nrfx_pin_interrupt_configure+0xa6>
    2b72:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    2b76:	d12c      	bne.n	2bd2 <gpio_nrfx_pin_interrupt_configure+0xa6>
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    2b78:	096a      	lsrs	r2, r5, #5
        case 1: return NRF_P1;
    2b7a:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    2b7c:	f005 031f 	and.w	r3, r5, #31
        case 1: return NRF_P1;
    2b80:	4a1c      	ldr	r2, [pc, #112]	; (2bf4 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2b82:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    2b86:	bf18      	it	ne
    2b88:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2b90:	07db      	lsls	r3, r3, #31
    2b92:	d41e      	bmi.n	2bd2 <gpio_nrfx_pin_interrupt_configure+0xa6>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2b94:	f10d 0407 	add.w	r4, sp, #7
    2b98:	4621      	mov	r1, r4
    2b9a:	4628      	mov	r0, r5
    2b9c:	f001 fbcc 	bl	4338 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2ba0:	4b15      	ldr	r3, [pc, #84]	; (2bf8 <gpio_nrfx_pin_interrupt_configure+0xcc>)
    2ba2:	4298      	cmp	r0, r3
    2ba4:	d114      	bne.n	2bd0 <gpio_nrfx_pin_interrupt_configure+0xa4>
			err = nrfx_gpiote_channel_alloc(&ch);
    2ba6:	4620      	mov	r0, r4
    2ba8:	f001 fc14 	bl	43d4 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    2bac:	4b13      	ldr	r3, [pc, #76]	; (2bfc <gpio_nrfx_pin_interrupt_configure+0xd0>)
    2bae:	4298      	cmp	r0, r3
    2bb0:	d00e      	beq.n	2bd0 <gpio_nrfx_pin_interrupt_configure+0xa4>
				return -ENOMEM;
    2bb2:	f06f 000b 	mvn.w	r0, #11
}
    2bb6:	b005      	add	sp, #20
    2bb8:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    2bba:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    2bbe:	d005      	beq.n	2bcc <gpio_nrfx_pin_interrupt_configure+0xa0>
    2bc0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2bc4:	bf0c      	ite	eq
    2bc6:	2302      	moveq	r3, #2
    2bc8:	2301      	movne	r3, #1
    2bca:	e7cb      	b.n	2b64 <gpio_nrfx_pin_interrupt_configure+0x38>
    2bcc:	2303      	movs	r3, #3
    2bce:	e7c9      	b.n	2b64 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    2bd0:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2bd2:	2300      	movs	r3, #0
    2bd4:	4619      	mov	r1, r3
    2bd6:	aa02      	add	r2, sp, #8
    2bd8:	4628      	mov	r0, r5
    2bda:	f001 fa87 	bl	40ec <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2bde:	4b07      	ldr	r3, [pc, #28]	; (2bfc <gpio_nrfx_pin_interrupt_configure+0xd0>)
    2be0:	4298      	cmp	r0, r3
    2be2:	d104      	bne.n	2bee <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    2be4:	2101      	movs	r1, #1
    2be6:	4628      	mov	r0, r5
    2be8:	f001 fbfa 	bl	43e0 <nrfx_gpiote_trigger_enable>
    2bec:	e7ae      	b.n	2b4c <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    2bee:	f06f 0004 	mvn.w	r0, #4
    2bf2:	e7e0      	b.n	2bb6 <gpio_nrfx_pin_interrupt_configure+0x8a>
    2bf4:	50000300 	.word	0x50000300
    2bf8:	0bad0004 	.word	0x0bad0004
    2bfc:	0bad0000 	.word	0x0bad0000

00002c00 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    2c00:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    2c02:	f001 fbd7 	bl	43b4 <nrfx_gpiote_is_init>
    2c06:	4604      	mov	r4, r0
    2c08:	b968      	cbnz	r0, 2c26 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    2c0a:	f001 fbab 	bl	4364 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    2c0e:	4b08      	ldr	r3, [pc, #32]	; (2c30 <gpio_nrfx_init+0x30>)
    2c10:	4298      	cmp	r0, r3
    2c12:	d10a      	bne.n	2c2a <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2c14:	4807      	ldr	r0, [pc, #28]	; (2c34 <gpio_nrfx_init+0x34>)
    2c16:	4621      	mov	r1, r4
    2c18:	f001 fb88 	bl	432c <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    2c1c:	4622      	mov	r2, r4
    2c1e:	2105      	movs	r1, #5
    2c20:	2006      	movs	r0, #6
    2c22:	f7ff f9fd 	bl	2020 <z_arm_irq_priority_set>
		return 0;
    2c26:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2c28:	bd10      	pop	{r4, pc}
		return -EIO;
    2c2a:	f06f 0004 	mvn.w	r0, #4
    2c2e:	e7fb      	b.n	2c28 <gpio_nrfx_init+0x28>
    2c30:	0bad0000 	.word	0x0bad0000
    2c34:	00002c39 	.word	0x00002c39

00002c38 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2c38:	0942      	lsrs	r2, r0, #5
{
    2c3a:	b570      	push	{r4, r5, r6, lr}
    2c3c:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2c3e:	d002      	beq.n	2c46 <nrfx_gpio_handler+0xe>
    2c40:	2a01      	cmp	r2, #1
    2c42:	d015      	beq.n	2c70 <nrfx_gpio_handler+0x38>
}
    2c44:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2c46:	4e0b      	ldr	r6, [pc, #44]	; (2c74 <nrfx_gpio_handler+0x3c>)
	gpio_fire_callbacks(list, port, BIT(pin));
    2c48:	6932      	ldr	r2, [r6, #16]
    2c4a:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2c4c:	2900      	cmp	r1, #0
    2c4e:	d0f9      	beq.n	2c44 <nrfx_gpio_handler+0xc>
    *p_pin = pin_number & 0x1F;
    2c50:	f003 031f 	and.w	r3, r3, #31
    2c54:	2501      	movs	r5, #1
    2c56:	680c      	ldr	r4, [r1, #0]
    2c58:	409d      	lsls	r5, r3
		if (cb->pin_mask & pins) {
    2c5a:	688a      	ldr	r2, [r1, #8]
    2c5c:	402a      	ands	r2, r5
    2c5e:	d002      	beq.n	2c66 <nrfx_gpio_handler+0x2e>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    2c60:	684b      	ldr	r3, [r1, #4]
    2c62:	4630      	mov	r0, r6
    2c64:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2c66:	2c00      	cmp	r4, #0
    2c68:	d0ec      	beq.n	2c44 <nrfx_gpio_handler+0xc>
    2c6a:	4621      	mov	r1, r4
    2c6c:	6824      	ldr	r4, [r4, #0]
    2c6e:	e7f4      	b.n	2c5a <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2c70:	4e01      	ldr	r6, [pc, #4]	; (2c78 <nrfx_gpio_handler+0x40>)
    2c72:	e7e9      	b.n	2c48 <nrfx_gpio_handler+0x10>
    2c74:	00007470 	.word	0x00007470
    2c78:	00007488 	.word	0x00007488

00002c7c <gpio_nrfx_pin_configure>:
{
    2c7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    2c80:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2c82:	7b3b      	ldrb	r3, [r7, #12]
    2c84:	f001 051f 	and.w	r5, r1, #31
{
    2c88:	b085      	sub	sp, #20
    2c8a:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2c8c:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    2c90:	4614      	mov	r4, r2
    2c92:	b9ca      	cbnz	r2, 2cc8 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    2c94:	a902      	add	r1, sp, #8
    2c96:	4628      	mov	r0, r5
    2c98:	f001 fb4e 	bl	4338 <nrfx_gpiote_channel_get>
    2c9c:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    2c9e:	4628      	mov	r0, r5
    2ca0:	f001 fc0e 	bl	44c0 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    2ca4:	4b4a      	ldr	r3, [pc, #296]	; (2dd0 <gpio_nrfx_pin_configure+0x154>)
    2ca6:	4298      	cmp	r0, r3
    2ca8:	d004      	beq.n	2cb4 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    2caa:	f06f 0004 	mvn.w	r0, #4
}
    2cae:	b005      	add	sp, #20
    2cb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    2cb4:	4284      	cmp	r4, r0
    2cb6:	d105      	bne.n	2cc4 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    2cb8:	f89d 0008 	ldrb.w	r0, [sp, #8]
    2cbc:	f001 fb84 	bl	43c8 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    2cc0:	42a0      	cmp	r0, r4
    2cc2:	d1f2      	bne.n	2caa <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2cc4:	2000      	movs	r0, #0
    2cc6:	e7f2      	b.n	2cae <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    2cc8:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    2ccc:	f10d 0103 	add.w	r1, sp, #3
    2cd0:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    2cd2:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    2cd6:	f001 fb2f 	bl	4338 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2cda:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    2cdc:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2cde:	aa02      	add	r2, sp, #8
    2ce0:	4649      	mov	r1, r9
    2ce2:	4628      	mov	r0, r5
    2ce4:	f001 fa02 	bl	40ec <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2ce8:	4b39      	ldr	r3, [pc, #228]	; (2dd0 <gpio_nrfx_pin_configure+0x154>)
    2cea:	4298      	cmp	r0, r3
    2cec:	d002      	beq.n	2cf4 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    2cee:	f06f 0015 	mvn.w	r0, #21
    2cf2:	e7dc      	b.n	2cae <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    2cf4:	4580      	cmp	r8, r0
    2cf6:	d103      	bne.n	2d00 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    2cf8:	f89d 0003 	ldrb.w	r0, [sp, #3]
    2cfc:	f001 fb64 	bl	43c8 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    2d00:	03a3      	lsls	r3, r4, #14
    2d02:	d551      	bpl.n	2da8 <gpio_nrfx_pin_configure+0x12c>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    2d04:	f240 6306 	movw	r3, #1542	; 0x606
    2d08:	4023      	ands	r3, r4
    2d0a:	f240 2206 	movw	r2, #518	; 0x206
    2d0e:	4293      	cmp	r3, r2
    2d10:	d03b      	beq.n	2d8a <gpio_nrfx_pin_configure+0x10e>
    2d12:	d80c      	bhi.n	2d2e <gpio_nrfx_pin_configure+0xb2>
    2d14:	2b06      	cmp	r3, #6
    2d16:	d015      	beq.n	2d44 <gpio_nrfx_pin_configure+0xc8>
    2d18:	d804      	bhi.n	2d24 <gpio_nrfx_pin_configure+0xa8>
    2d1a:	b19b      	cbz	r3, 2d44 <gpio_nrfx_pin_configure+0xc8>
    2d1c:	2b02      	cmp	r3, #2
    2d1e:	d1e6      	bne.n	2cee <gpio_nrfx_pin_configure+0x72>
    2d20:	2304      	movs	r3, #4
    2d22:	e00f      	b.n	2d44 <gpio_nrfx_pin_configure+0xc8>
    2d24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    2d28:	d1e1      	bne.n	2cee <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    2d2a:	2301      	movs	r3, #1
    2d2c:	e00a      	b.n	2d44 <gpio_nrfx_pin_configure+0xc8>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    2d2e:	f240 4202 	movw	r2, #1026	; 0x402
    2d32:	4293      	cmp	r3, r2
    2d34:	d02b      	beq.n	2d8e <gpio_nrfx_pin_configure+0x112>
    2d36:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
    2d3a:	d02a      	beq.n	2d92 <gpio_nrfx_pin_configure+0x116>
    2d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    2d40:	d1d5      	bne.n	2cee <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    2d42:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    2d44:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    2d48:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    2d4c:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    2d50:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    2d52:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    2d56:	bf54      	ite	pl
    2d58:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    2d5c:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2d5e:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    2d60:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2d64:	d517      	bpl.n	2d96 <gpio_nrfx_pin_configure+0x11a>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2d66:	687b      	ldr	r3, [r7, #4]
    2d68:	2101      	movs	r1, #1
    2d6a:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    2d6e:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2d72:	2200      	movs	r2, #0
    2d74:	a901      	add	r1, sp, #4
    2d76:	4628      	mov	r0, r5
    2d78:	f001 fa66 	bl	4248 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2d7c:	4b14      	ldr	r3, [pc, #80]	; (2dd0 <gpio_nrfx_pin_configure+0x154>)
    2d7e:	4298      	cmp	r0, r3
    2d80:	bf14      	ite	ne
    2d82:	f06f 0015 	mvnne.w	r0, #21
    2d86:	2000      	moveq	r0, #0
    2d88:	e791      	b.n	2cae <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    2d8a:	2307      	movs	r3, #7
    2d8c:	e7da      	b.n	2d44 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_D0H1;
    2d8e:	2305      	movs	r3, #5
    2d90:	e7d8      	b.n	2d44 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_H0H1;
    2d92:	2303      	movs	r3, #3
    2d94:	e7d6      	b.n	2d44 <gpio_nrfx_pin_configure+0xc8>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    2d96:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    2d98:	bf41      	itttt	mi
    2d9a:	687b      	ldrmi	r3, [r7, #4]
    2d9c:	2101      	movmi	r1, #1
    2d9e:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    2da2:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    2da6:	e7e4      	b.n	2d72 <gpio_nrfx_pin_configure+0xf6>
	if (flags & GPIO_PULL_UP) {
    2da8:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2daa:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    2dae:	bf54      	ite	pl
    2db0:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    2db4:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2db6:	461a      	mov	r2, r3
    2db8:	a901      	add	r1, sp, #4
    2dba:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    2dbc:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2dc0:	f001 f994 	bl	40ec <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2dc4:	4b02      	ldr	r3, [pc, #8]	; (2dd0 <gpio_nrfx_pin_configure+0x154>)
    2dc6:	4298      	cmp	r0, r3
    2dc8:	f43f af7c 	beq.w	2cc4 <gpio_nrfx_pin_configure+0x48>
    2dcc:	e78f      	b.n	2cee <gpio_nrfx_pin_configure+0x72>
    2dce:	bf00      	nop
    2dd0:	0bad0000 	.word	0x0bad0000

00002dd4 <i2c_nrfx_twi_recover_bus>:

	return 0;
}

static int i2c_nrfx_twi_recover_bus(const struct device *dev)
{
    2dd4:	b508      	push	{r3, lr}
	const struct i2c_nrfx_twi_config *config = dev->config;
    2dd6:	6843      	ldr	r3, [r0, #4]
NRFX_STATIC_INLINE nrfx_err_t nrfx_twi_bus_recover(uint32_t scl_pin, uint32_t sda_pin);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_err_t nrfx_twi_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    return nrfx_twi_twim_bus_recover(scl_pin, sda_pin);
    2dd8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
    2ddc:	f001 feb6 	bl	4b4c <nrfx_twi_twim_bus_recover>

	nrfx_err_t err = nrfx_twi_bus_recover(config->config.scl,
					      config->config.sda);

	return (err == NRFX_SUCCESS ? 0 : -EBUSY);
    2de0:	4b03      	ldr	r3, [pc, #12]	; (2df0 <i2c_nrfx_twi_recover_bus+0x1c>)
    2de2:	4298      	cmp	r0, r3
}
    2de4:	bf14      	ite	ne
    2de6:	f06f 000f 	mvnne.w	r0, #15
    2dea:	2000      	moveq	r0, #0
    2dec:	bd08      	pop	{r3, pc}
    2dee:	bf00      	nop
    2df0:	0bad0000 	.word	0x0bad0000

00002df4 <twi_0_init>:
		      POST_KERNEL,					       \
		      CONFIG_I2C_INIT_PRIORITY,				       \
		      &i2c_nrfx_twi_driver_api)

#ifdef CONFIG_I2C_0_NRF_TWI
I2C_NRFX_TWI_DEVICE(0);
    2df4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    2df6:	4604      	mov	r4, r0
    2df8:	2200      	movs	r2, #0
    2dfa:	2101      	movs	r1, #1
    2dfc:	2003      	movs	r0, #3
    2dfe:	f7ff f90f 	bl	2020 <z_arm_irq_priority_set>
    2e02:	6863      	ldr	r3, [r4, #4]
    2e04:	699d      	ldr	r5, [r3, #24]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    2e06:	aa01      	add	r2, sp, #4
    2e08:	2100      	movs	r1, #0
    2e0a:	4628      	mov	r0, r5
    2e0c:	f003 fef0 	bl	6bf0 <pinctrl_lookup_state>
	if (ret < 0) {
    2e10:	2800      	cmp	r0, #0
    2e12:	db14      	blt.n	2e3e <twi_0_init+0x4a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    2e14:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    2e16:	682a      	ldr	r2, [r5, #0]
    2e18:	7919      	ldrb	r1, [r3, #4]
    2e1a:	6818      	ldr	r0, [r3, #0]
    2e1c:	f003 ff05 	bl	6c2a <pinctrl_configure_pins>
    2e20:	2800      	cmp	r0, #0
    2e22:	db0c      	blt.n	2e3e <twi_0_init+0x4a>
	const struct i2c_nrfx_twi_config *config = dev->config;
    2e24:	6860      	ldr	r0, [r4, #4]
	nrfx_err_t result = nrfx_twi_init(&config->twi, &config->config,
    2e26:	6923      	ldr	r3, [r4, #16]
    2e28:	4a06      	ldr	r2, [pc, #24]	; (2e44 <twi_0_init+0x50>)
    2e2a:	f100 0108 	add.w	r1, r0, #8
    2e2e:	f001 fd27 	bl	4880 <nrfx_twi_init>
	if (result != NRFX_SUCCESS) {
    2e32:	4b05      	ldr	r3, [pc, #20]	; (2e48 <twi_0_init+0x54>)
		return -EBUSY;
    2e34:	4298      	cmp	r0, r3
    2e36:	bf0c      	ite	eq
    2e38:	2000      	moveq	r0, #0
    2e3a:	f06f 000f 	mvnne.w	r0, #15
I2C_NRFX_TWI_DEVICE(0);
    2e3e:	b003      	add	sp, #12
    2e40:	bd30      	pop	{r4, r5, pc}
    2e42:	bf00      	nop
    2e44:	00002e4d 	.word	0x00002e4d
    2e48:	0bad0000 	.word	0x0bad0000

00002e4c <event_handler>:
	switch (p_event->type) {
    2e4c:	7803      	ldrb	r3, [r0, #0]
    2e4e:	2b01      	cmp	r3, #1
    2e50:	d008      	beq.n	2e64 <event_handler+0x18>
    2e52:	2b02      	cmp	r3, #2
    2e54:	d008      	beq.n	2e68 <event_handler+0x1c>
    2e56:	b94b      	cbnz	r3, 2e6c <event_handler+0x20>
		dev_data->res = NRFX_SUCCESS;
    2e58:	4b05      	ldr	r3, [pc, #20]	; (2e70 <event_handler+0x24>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    2e5a:	620b      	str	r3, [r1, #32]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    2e5c:	f101 0010 	add.w	r0, r1, #16
    2e60:	f002 b9d6 	b.w	5210 <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    2e64:	4b03      	ldr	r3, [pc, #12]	; (2e74 <event_handler+0x28>)
    2e66:	e7f8      	b.n	2e5a <event_handler+0xe>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    2e68:	4b03      	ldr	r3, [pc, #12]	; (2e78 <event_handler+0x2c>)
    2e6a:	e7f6      	b.n	2e5a <event_handler+0xe>
		dev_data->res = NRFX_ERROR_INTERNAL;
    2e6c:	4b03      	ldr	r3, [pc, #12]	; (2e7c <event_handler+0x30>)
    2e6e:	e7f4      	b.n	2e5a <event_handler+0xe>
    2e70:	0bad0000 	.word	0x0bad0000
    2e74:	0bae0001 	.word	0x0bae0001
    2e78:	0bae0002 	.word	0x0bae0002
    2e7c:	0bad0001 	.word	0x0bad0001

00002e80 <i2c_nrfx_twi_transfer>:
{
    2e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2e84:	460c      	mov	r4, r1
    2e86:	b089      	sub	sp, #36	; 0x24
    2e88:	4617      	mov	r7, r2
    2e8a:	4699      	mov	r9, r3
	const struct i2c_nrfx_twi_config *config = dev->config;
    2e8c:	6845      	ldr	r5, [r0, #4]
	struct i2c_nrfx_twi_data *data = dev->data;
    2e8e:	6906      	ldr	r6, [r0, #16]
	return z_impl_k_sem_take(sem, timeout);
    2e90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2e94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2e98:	4630      	mov	r0, r6
    2e9a:	f002 f9d9 	bl	5250 <z_impl_k_sem_take>
	k_sem_take(&data->completion_sync, K_NO_WAIT);
    2e9e:	f106 0a10 	add.w	sl, r6, #16
    2ea2:	2200      	movs	r2, #0
    2ea4:	2300      	movs	r3, #0
    2ea6:	4650      	mov	r0, sl
    2ea8:	f002 f9d2 	bl	5250 <z_impl_k_sem_take>
	nrfx_twi_enable(&config->twi);
    2eac:	4628      	mov	r0, r5
    2eae:	f001 fd45 	bl	493c <nrfx_twi_enable>
		if (res != NRFX_SUCCESS) {
    2eb2:	f8df b0bc 	ldr.w	fp, [pc, #188]	; 2f70 <i2c_nrfx_twi_transfer+0xf0>
	for (size_t i = 0; i < num_msgs; i++) {
    2eb6:	f04f 0800 	mov.w	r8, #0
    2eba:	45b8      	cmp	r8, r7
    2ebc:	d301      	bcc.n	2ec2 <i2c_nrfx_twi_transfer+0x42>
    2ebe:	2400      	movs	r4, #0
    2ec0:	e02b      	b.n	2f1a <i2c_nrfx_twi_transfer+0x9a>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    2ec2:	7a23      	ldrb	r3, [r4, #8]
    2ec4:	9301      	str	r3, [sp, #4]
    2ec6:	f013 0108 	ands.w	r1, r3, #8
    2eca:	d14b      	bne.n	2f64 <i2c_nrfx_twi_transfer+0xe4>
		nrfx_twi_xfer_desc_t cur_xfer = {
    2ecc:	2214      	movs	r2, #20
    2ece:	a803      	add	r0, sp, #12
    2ed0:	9100      	str	r1, [sp, #0]
    2ed2:	f003 faea 	bl	64aa <memset>
					  NRFX_TWI_XFER_RX : NRFX_TWI_XFER_TX
    2ed6:	9b01      	ldr	r3, [sp, #4]
		nrfx_twi_xfer_desc_t cur_xfer = {
    2ed8:	6860      	ldr	r0, [r4, #4]
    2eda:	9004      	str	r0, [sp, #16]
					  NRFX_TWI_XFER_RX : NRFX_TWI_XFER_TX
    2edc:	f003 0201 	and.w	r2, r3, #1
		nrfx_twi_xfer_desc_t cur_xfer = {
    2ee0:	6820      	ldr	r0, [r4, #0]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    2ee2:	9900      	ldr	r1, [sp, #0]
		nrfx_twi_xfer_desc_t cur_xfer = {
    2ee4:	f88d 200c 	strb.w	r2, [sp, #12]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    2ee8:	f013 0f02 	tst.w	r3, #2
		nrfx_twi_xfer_desc_t cur_xfer = {
    2eec:	f88d 900d 	strb.w	r9, [sp, #13]
    2ef0:	9006      	str	r0, [sp, #24]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    2ef2:	d11c      	bne.n	2f2e <i2c_nrfx_twi_transfer+0xae>
			if ((i < (num_msgs - 1)) &&
    2ef4:	1e7b      	subs	r3, r7, #1
    2ef6:	4543      	cmp	r3, r8
    2ef8:	d902      	bls.n	2f00 <i2c_nrfx_twi_transfer+0x80>
    2efa:	7d23      	ldrb	r3, [r4, #20]
    2efc:	075b      	lsls	r3, r3, #29
    2efe:	d518      	bpl.n	2f32 <i2c_nrfx_twi_transfer+0xb2>
			} else if (msgs[i].flags & I2C_MSG_READ) {
    2f00:	bb82      	cbnz	r2, 2f64 <i2c_nrfx_twi_transfer+0xe4>
				xfer_flags |= NRFX_TWI_FLAG_TX_NO_STOP;
    2f02:	2220      	movs	r2, #32
		res = nrfx_twi_xfer(&config->twi, &cur_xfer, xfer_flags);
    2f04:	a903      	add	r1, sp, #12
    2f06:	4628      	mov	r0, r5
    2f08:	f001 fd46 	bl	4998 <nrfx_twi_xfer>
		if (res != NRFX_SUCCESS) {
    2f0c:	4558      	cmp	r0, fp
    2f0e:	d012      	beq.n	2f36 <i2c_nrfx_twi_transfer+0xb6>
			if (res == NRFX_ERROR_BUSY) {
    2f10:	4b18      	ldr	r3, [pc, #96]	; (2f74 <i2c_nrfx_twi_transfer+0xf4>)
    2f12:	4298      	cmp	r0, r3
    2f14:	d029      	beq.n	2f6a <i2c_nrfx_twi_transfer+0xea>
			ret = -EIO;
    2f16:	f06f 0404 	mvn.w	r4, #4
	nrfx_twi_disable(&config->twi);
    2f1a:	4628      	mov	r0, r5
    2f1c:	f001 fd1e 	bl	495c <nrfx_twi_disable>
	z_impl_k_sem_give(sem);
    2f20:	4630      	mov	r0, r6
    2f22:	f002 f975 	bl	5210 <z_impl_k_sem_give>
}
    2f26:	4620      	mov	r0, r4
    2f28:	b009      	add	sp, #36	; 0x24
    2f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint32_t xfer_flags = 0;
    2f2e:	460a      	mov	r2, r1
    2f30:	e7e8      	b.n	2f04 <i2c_nrfx_twi_transfer+0x84>
				xfer_flags |= NRFX_TWI_FLAG_SUSPEND;
    2f32:	2240      	movs	r2, #64	; 0x40
    2f34:	e7e6      	b.n	2f04 <i2c_nrfx_twi_transfer+0x84>
	return z_impl_k_sem_take(sem, timeout);
    2f36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2f3a:	2300      	movs	r3, #0
    2f3c:	4650      	mov	r0, sl
    2f3e:	f002 f987 	bl	5250 <z_impl_k_sem_take>
		if (ret != 0) {
    2f42:	b138      	cbz	r0, 2f54 <i2c_nrfx_twi_transfer+0xd4>
			nrfx_twi_disable(&config->twi);
    2f44:	4628      	mov	r0, r5
    2f46:	f001 fd09 	bl	495c <nrfx_twi_disable>
    2f4a:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
    2f4e:	f001 fdfd 	bl	4b4c <nrfx_twi_twim_bus_recover>
    2f52:	e7e0      	b.n	2f16 <i2c_nrfx_twi_transfer+0x96>
		res = data->res;
    2f54:	6a33      	ldr	r3, [r6, #32]
		if (res != NRFX_SUCCESS) {
    2f56:	455b      	cmp	r3, fp
    2f58:	f104 040c 	add.w	r4, r4, #12
    2f5c:	d1db      	bne.n	2f16 <i2c_nrfx_twi_transfer+0x96>
	for (size_t i = 0; i < num_msgs; i++) {
    2f5e:	f108 0801 	add.w	r8, r8, #1
    2f62:	e7aa      	b.n	2eba <i2c_nrfx_twi_transfer+0x3a>
			ret = -ENOTSUP;
    2f64:	f06f 0485 	mvn.w	r4, #133	; 0x85
    2f68:	e7d7      	b.n	2f1a <i2c_nrfx_twi_transfer+0x9a>
				ret = -EBUSY;
    2f6a:	f06f 040f 	mvn.w	r4, #15
    2f6e:	e7d4      	b.n	2f1a <i2c_nrfx_twi_transfer+0x9a>
    2f70:	0bad0000 	.word	0x0bad0000
    2f74:	0bad000b 	.word	0x0bad000b

00002f78 <uarte_nrfx_tx>:
}

static int uarte_nrfx_tx(const struct device *dev, const uint8_t *buf,
			 size_t len,
			 int32_t timeout)
{
    2f78:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    2f7c:	461c      	mov	r4, r3
	return config->uarte_regs;
    2f7e:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
    2f80:	6907      	ldr	r7, [r0, #16]
{
    2f82:	460e      	mov	r6, r1
    2f84:	4605      	mov	r5, r0
	return config->uarte_regs;
    2f86:	6819      	ldr	r1, [r3, #0]
	__asm__ volatile(
    2f88:	f04f 0320 	mov.w	r3, #32
    2f8c:	f3ef 8811 	mrs	r8, BASEPRI
    2f90:	f383 8812 	msr	BASEPRI_MAX, r3
    2f94:	f3bf 8f6f 	isb	sy
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	int key = irq_lock();

	if (data->async->tx_size) {
    2f98:	68f8      	ldr	r0, [r7, #12]
    2f9a:	68c3      	ldr	r3, [r0, #12]
    2f9c:	b143      	cbz	r3, 2fb0 <uarte_nrfx_tx+0x38>
	__asm__ volatile(
    2f9e:	f388 8811 	msr	BASEPRI, r8
    2fa2:	f3bf 8f6f 	isb	sy
		irq_unlock(key);
		return -EBUSY;
    2fa6:	f06f 000f 	mvn.w	r0, #15
	    && timeout != SYS_FOREVER_US) {
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
			      K_NO_WAIT);
	}
	return 0;
}
    2faa:	b002      	add	sp, #8
    2fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    p_reg->SHORTS &= ~(mask);
}

NRF_STATIC_INLINE void nrf_uarte_int_enable(NRF_UARTE_Type * p_reg, uint32_t mask)
{
    p_reg->INTENSET = mask;
    2fb0:	f44f 0c80 	mov.w	ip, #4194304	; 0x400000
	data->async->tx_size = len;
    2fb4:	60c2      	str	r2, [r0, #12]
	data->async->tx_buf = buf;
    2fb6:	6086      	str	r6, [r0, #8]
    2fb8:	f8c1 c304 	str.w	ip, [r1, #772]	; 0x304

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    2fbc:	f006 4160 	and.w	r1, r6, #3758096384	; 0xe0000000
	if (nrfx_is_in_ram(buf)) {
    2fc0:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    2fc4:	d128      	bne.n	3018 <uarte_nrfx_tx+0xa0>
		data->async->xfer_len = len;
    2fc6:	e9c0 6204 	strd	r6, r2, [r0, #16]
	start_tx_locked(dev, data);
    2fca:	4639      	mov	r1, r7
    2fcc:	4628      	mov	r0, r5
    2fce:	f003 fcee 	bl	69ae <start_tx_locked>
    2fd2:	f388 8811 	msr	BASEPRI, r8
    2fd6:	f3bf 8f6f 	isb	sy
	if (data->uart_config.flow_ctrl == UART_CFG_FLOW_CTRL_RTS_CTS
    2fda:	7afb      	ldrb	r3, [r7, #11]
    2fdc:	2b01      	cmp	r3, #1
    2fde:	d119      	bne.n	3014 <uarte_nrfx_tx+0x9c>
	    && timeout != SYS_FOREVER_US) {
    2fe0:	1c63      	adds	r3, r4, #1
    2fe2:	d017      	beq.n	3014 <uarte_nrfx_tx+0x9c>
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
    2fe4:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    2fe8:	480d      	ldr	r0, [pc, #52]	; (3020 <uarte_nrfx_tx+0xa8>)
    2fea:	68fe      	ldr	r6, [r7, #12]
    2fec:	4a0d      	ldr	r2, [pc, #52]	; (3024 <uarte_nrfx_tx+0xac>)
    2fee:	2400      	movs	r4, #0
    2ff0:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    2ff4:	4621      	mov	r1, r4
    2ff6:	2300      	movs	r3, #0
    2ff8:	fbc5 0107 	smlal	r0, r1, r5, r7
    2ffc:	f7fd f880 	bl	100 <__aeabi_uldivmod>
    3000:	3628      	adds	r6, #40	; 0x28
    3002:	4602      	mov	r2, r0
    3004:	460b      	mov	r3, r1
	z_impl_k_timer_start(timer, duration, period);
    3006:	2000      	movs	r0, #0
    3008:	2100      	movs	r1, #0
    300a:	e9cd 0100 	strd	r0, r1, [sp]
    300e:	4630      	mov	r0, r6
    3010:	f002 fe28 	bl	5c64 <z_impl_k_timer_start>
	return 0;
    3014:	2000      	movs	r0, #0
    3016:	e7c8      	b.n	2faa <uarte_nrfx_tx+0x32>
		data->async->tx_cache_offset = 0;
    3018:	6203      	str	r3, [r0, #32]
		(void)setup_tx_cache(data);
    301a:	f003 fc7d 	bl	6918 <setup_tx_cache.isra.0>
    301e:	e7d4      	b.n	2fca <uarte_nrfx_tx+0x52>
    3020:	000f423f 	.word	0x000f423f
    3024:	000f4240 	.word	0x000f4240

00003028 <uarte_nrfx_configure>:
{
    3028:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch (cfg->stop_bits) {
    302a:	794b      	ldrb	r3, [r1, #5]
    302c:	2b01      	cmp	r3, #1
    302e:	d026      	beq.n	307e <uarte_nrfx_configure+0x56>
    3030:	2b03      	cmp	r3, #3
    3032:	d121      	bne.n	3078 <uarte_nrfx_configure+0x50>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    3034:	2610      	movs	r6, #16
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    3036:	798b      	ldrb	r3, [r1, #6]
    3038:	2b03      	cmp	r3, #3
    303a:	d11d      	bne.n	3078 <uarte_nrfx_configure+0x50>
	switch (cfg->flow_ctrl) {
    303c:	79cc      	ldrb	r4, [r1, #7]
    303e:	b10c      	cbz	r4, 3044 <uarte_nrfx_configure+0x1c>
    3040:	2c01      	cmp	r4, #1
    3042:	d119      	bne.n	3078 <uarte_nrfx_configure+0x50>
	switch (cfg->parity) {
    3044:	790a      	ldrb	r2, [r1, #4]
    3046:	b112      	cbz	r2, 304e <uarte_nrfx_configure+0x26>
    3048:	2a02      	cmp	r2, #2
    304a:	d115      	bne.n	3078 <uarte_nrfx_configure+0x50>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    304c:	220e      	movs	r2, #14
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    304e:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    3050:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    3052:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    3056:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    3058:	d065      	beq.n	3126 <uarte_nrfx_configure+0xfe>
    305a:	d82d      	bhi.n	30b8 <uarte_nrfx_configure+0x90>
    305c:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    3060:	d064      	beq.n	312c <uarte_nrfx_configure+0x104>
    3062:	d816      	bhi.n	3092 <uarte_nrfx_configure+0x6a>
    3064:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    3068:	d062      	beq.n	3130 <uarte_nrfx_configure+0x108>
    306a:	d80a      	bhi.n	3082 <uarte_nrfx_configure+0x5a>
    306c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    3070:	d061      	beq.n	3136 <uarte_nrfx_configure+0x10e>
    3072:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    3076:	d061      	beq.n	313c <uarte_nrfx_configure+0x114>
    3078:	f06f 0085 	mvn.w	r0, #133	; 0x85
    307c:	e052      	b.n	3124 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    307e:	2600      	movs	r6, #0
    3080:	e7d9      	b.n	3036 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    3082:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    3086:	d05c      	beq.n	3142 <uarte_nrfx_configure+0x11a>
    3088:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    308c:	d1f4      	bne.n	3078 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    308e:	4b37      	ldr	r3, [pc, #220]	; (316c <uarte_nrfx_configure+0x144>)
    3090:	e03c      	b.n	310c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3092:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    3096:	d057      	beq.n	3148 <uarte_nrfx_configure+0x120>
    3098:	d807      	bhi.n	30aa <uarte_nrfx_configure+0x82>
    309a:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    309e:	d055      	beq.n	314c <uarte_nrfx_configure+0x124>
    30a0:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    30a4:	d1e8      	bne.n	3078 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    30a6:	4b32      	ldr	r3, [pc, #200]	; (3170 <uarte_nrfx_configure+0x148>)
    30a8:	e030      	b.n	310c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    30aa:	f647 2712 	movw	r7, #31250	; 0x7a12
    30ae:	42bb      	cmp	r3, r7
    30b0:	d1e2      	bne.n	3078 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    30b2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    30b6:	e029      	b.n	310c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    30b8:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    30bc:	d048      	beq.n	3150 <uarte_nrfx_configure+0x128>
    30be:	d813      	bhi.n	30e8 <uarte_nrfx_configure+0xc0>
    30c0:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    30c4:	d047      	beq.n	3156 <uarte_nrfx_configure+0x12e>
    30c6:	d809      	bhi.n	30dc <uarte_nrfx_configure+0xb4>
    30c8:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    30cc:	42bb      	cmp	r3, r7
    30ce:	d044      	beq.n	315a <uarte_nrfx_configure+0x132>
    30d0:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    30d4:	d1d0      	bne.n	3078 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    30d6:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    30da:	e017      	b.n	310c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    30dc:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    30e0:	d1ca      	bne.n	3078 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    30e2:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    30e6:	e011      	b.n	310c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    30e8:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    30ec:	d038      	beq.n	3160 <uarte_nrfx_configure+0x138>
    30ee:	d808      	bhi.n	3102 <uarte_nrfx_configure+0xda>
    30f0:	4f20      	ldr	r7, [pc, #128]	; (3174 <uarte_nrfx_configure+0x14c>)
    30f2:	42bb      	cmp	r3, r7
    30f4:	d037      	beq.n	3166 <uarte_nrfx_configure+0x13e>
    30f6:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    30fa:	d1bd      	bne.n	3078 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    30fc:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    3100:	e004      	b.n	310c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3102:	4f1d      	ldr	r7, [pc, #116]	; (3178 <uarte_nrfx_configure+0x150>)
    3104:	42bb      	cmp	r3, r7
    3106:	d1b7      	bne.n	3078 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    3108:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    310c:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    310e:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
	data->uart_config = *cfg;
    3112:	1d03      	adds	r3, r0, #4
    3114:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    3116:	4334      	orrs	r4, r6
    3118:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    311a:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    311e:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
    3122:	2000      	movs	r0, #0
}
    3124:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    3126:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    312a:	e7ef      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    312c:	4b13      	ldr	r3, [pc, #76]	; (317c <uarte_nrfx_configure+0x154>)
    312e:	e7ed      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    3130:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    3134:	e7ea      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    3136:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    313a:	e7e7      	b.n	310c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    313c:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    3140:	e7e4      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    3142:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    3146:	e7e1      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    3148:	4b0d      	ldr	r3, [pc, #52]	; (3180 <uarte_nrfx_configure+0x158>)
    314a:	e7df      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    314c:	4b0d      	ldr	r3, [pc, #52]	; (3184 <uarte_nrfx_configure+0x15c>)
    314e:	e7dd      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    3150:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    3154:	e7da      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    3156:	4b0c      	ldr	r3, [pc, #48]	; (3188 <uarte_nrfx_configure+0x160>)
    3158:	e7d8      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    315a:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    315e:	e7d5      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    3160:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    3164:	e7d2      	b.n	310c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    3166:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    316a:	e7cf      	b.n	310c <uarte_nrfx_configure+0xe4>
    316c:	0013b000 	.word	0x0013b000
    3170:	004ea000 	.word	0x004ea000
    3174:	0003d090 	.word	0x0003d090
    3178:	000f4240 	.word	0x000f4240
    317c:	00275000 	.word	0x00275000
    3180:	0075c000 	.word	0x0075c000
    3184:	003af000 	.word	0x003af000
    3188:	013a9000 	.word	0x013a9000

0000318c <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    318c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
    3190:	f8d0 9004 	ldr.w	r9, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    3194:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
    3196:	f8d9 4000 	ldr.w	r4, [r9]
	nrf_uarte_disable(uarte);

	data->dev = dev;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    319a:	f8d9 800c 	ldr.w	r8, [r9, #12]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    319e:	2100      	movs	r1, #0
    31a0:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
static int uarte_instance_init(const struct device *dev,
    31a4:	4607      	mov	r7, r0
	data->dev = dev;
    31a6:	6030      	str	r0, [r6, #0]
	ret = pinctrl_lookup_state(config, id, &state);
    31a8:	aa01      	add	r2, sp, #4
    31aa:	4640      	mov	r0, r8
    31ac:	f003 fd20 	bl	6bf0 <pinctrl_lookup_state>
	if (ret < 0) {
    31b0:	1e05      	subs	r5, r0, #0
    31b2:	f2c0 8087 	blt.w	32c4 <uarte_instance_init.constprop.0+0x138>
	return pinctrl_apply_state_direct(config, state);
    31b6:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    31b8:	f8d8 2000 	ldr.w	r2, [r8]
    31bc:	7919      	ldrb	r1, [r3, #4]
    31be:	6818      	ldr	r0, [r3, #0]
    31c0:	f003 fd33 	bl	6c2a <pinctrl_configure_pins>
	if (err < 0) {
    31c4:	1e05      	subs	r5, r0, #0
    31c6:	db7d      	blt.n	32c4 <uarte_instance_init.constprop.0+0x138>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    31c8:	1d31      	adds	r1, r6, #4
    31ca:	4638      	mov	r0, r7
    31cc:	f7ff ff2c 	bl	3028 <uarte_nrfx_configure>
	if (err) {
    31d0:	4605      	mov	r5, r0
    31d2:	2800      	cmp	r0, #0
    31d4:	d176      	bne.n	32c4 <uarte_instance_init.constprop.0+0x138>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    31d6:	f8d9 3004 	ldr.w	r3, [r9, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    31da:	0799      	lsls	r1, r3, #30
    31dc:	d51a      	bpl.n	3214 <uarte_instance_init.constprop.0+0x88>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    31de:	f106 0016 	add.w	r0, r6, #22
    31e2:	f001 fa67 	bl	46b4 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    31e6:	4b45      	ldr	r3, [pc, #276]	; (32fc <uarte_instance_init.constprop.0+0x170>)
    31e8:	4298      	cmp	r0, r3
    31ea:	f040 8083 	bne.w	32f4 <uarte_instance_init.constprop.0+0x168>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    31ee:	7db0      	ldrb	r0, [r6, #22]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    31f0:	00c3      	lsls	r3, r0, #3
    31f2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    31f6:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    31fa:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    31fe:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    3202:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    3206:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    320a:	4a3d      	ldr	r2, [pc, #244]	; (3300 <uarte_instance_init.constprop.0+0x174>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    320c:	2301      	movs	r3, #1
    320e:	4083      	lsls	r3, r0
    3210:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
		}
	}


#ifdef UARTE_ANY_ASYNC
	if (data->async) {
    3214:	68f3      	ldr	r3, [r6, #12]
    3216:	2b00      	cmp	r3, #0
    3218:	d058      	beq.n	32cc <uarte_instance_init.constprop.0+0x140>
	return config->uarte_regs;
    321a:	687b      	ldr	r3, [r7, #4]
	struct uarte_nrfx_data *data = dev->data;
    321c:	f8d7 8010 	ldr.w	r8, [r7, #16]
	return config->uarte_regs;
    3220:	681b      	ldr	r3, [r3, #0]
	data->async->low_power_mask = UARTE_LOW_POWER_TX;
    3222:	f8d8 000c 	ldr.w	r0, [r8, #12]
    p_reg->INTENSET = mask;
    3226:	4937      	ldr	r1, [pc, #220]	; (3304 <uarte_instance_init.constprop.0+0x178>)
    3228:	2204      	movs	r2, #4
    322a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    322e:	2201      	movs	r2, #1
    3230:	f8c0 20c8 	str.w	r2, [r0, #200]	; 0xc8
    3234:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3238:	2108      	movs	r1, #8
    323a:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    323e:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
    3242:	b1a1      	cbz	r1, 326e <uarte_instance_init.constprop.0+0xe2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3244:	605a      	str	r2, [r3, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3246:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
		while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
    324a:	b91a      	cbnz	r2, 3254 <uarte_instance_init.constprop.0+0xc8>
    324c:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    3250:	2a00      	cmp	r2, #0
    3252:	d0f8      	beq.n	3246 <uarte_instance_init.constprop.0+0xba>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3254:	2200      	movs	r2, #0
    3256:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
    325a:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
    325e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    3262:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    3266:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
    326a:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
	k_timer_init(&data->async->rx_timeout_timer, rx_timeout, NULL);
    326e:	4926      	ldr	r1, [pc, #152]	; (3308 <uarte_instance_init.constprop.0+0x17c>)
    3270:	2200      	movs	r2, #0
    3272:	3088      	adds	r0, #136	; 0x88
    3274:	f004 f88d 	bl	7392 <k_timer_init>
	k_timer_user_data_set(&data->async->rx_timeout_timer, data);
    3278:	f8d8 300c 	ldr.w	r3, [r8, #12]
	k_timer_init(&data->async->tx_timeout_timer, tx_timeout, NULL);
    327c:	f8d8 000c 	ldr.w	r0, [r8, #12]
	timer->user_data = user_data;
    3280:	f8c3 80bc 	str.w	r8, [r3, #188]	; 0xbc
    3284:	4921      	ldr	r1, [pc, #132]	; (330c <uarte_instance_init.constprop.0+0x180>)
    3286:	2200      	movs	r2, #0
    3288:	3028      	adds	r0, #40	; 0x28
    328a:	f004 f882 	bl	7392 <k_timer_init>
	k_timer_user_data_set(&data->async->tx_timeout_timer, data);
    328e:	f8d8 300c 	ldr.w	r3, [r8, #12]
    3292:	f8c3 805c 	str.w	r8, [r3, #92]	; 0x5c
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    3296:	f8d9 3004 	ldr.w	r3, [r9, #4]
    329a:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    329c:	bf5c      	itt	pl
    329e:	f44f 7280 	movpl.w	r2, #256	; 0x100
    32a2:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    32a6:	06db      	lsls	r3, r3, #27
    32a8:	bf44      	itt	mi
    32aa:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    32ae:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    32b2:	3614      	adds	r6, #20
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    32b4:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    32b6:	f8c4 6544 	str.w	r6, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    32ba:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    32be:	2301      	movs	r3, #1
    32c0:	60a3      	str	r3, [r4, #8]
    32c2:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    32c4:	4628      	mov	r0, r5
    32c6:	b003      	add	sp, #12
    32c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    32cc:	2308      	movs	r3, #8
    32ce:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (!cfg->disable_rx) {
    32d2:	f899 3008 	ldrb.w	r3, [r9, #8]
    32d6:	2b00      	cmp	r3, #0
    32d8:	d1dd      	bne.n	3296 <uarte_instance_init.constprop.0+0x10a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    32da:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    32de:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    32e2:	f106 0315 	add.w	r3, r6, #21

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    32e6:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    32ea:	2301      	movs	r3, #1
    32ec:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    32f0:	6023      	str	r3, [r4, #0]
}
    32f2:	e7d0      	b.n	3296 <uarte_instance_init.constprop.0+0x10a>
		return -EIO;
    32f4:	f06f 0504 	mvn.w	r5, #4
    32f8:	e7e4      	b.n	32c4 <uarte_instance_init.constprop.0+0x138>
    32fa:	bf00      	nop
    32fc:	0bad0000 	.word	0x0bad0000
    3300:	4001f000 	.word	0x4001f000
    3304:	000a0210 	.word	0x000a0210
    3308:	00006b2d 	.word	0x00006b2d
    330c:	00006be7 	.word	0x00006be7

00003310 <uarte_nrfx_poll_out>:
{
    3310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    3312:	6906      	ldr	r6, [r0, #16]
{
    3314:	4604      	mov	r4, r0
    3316:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3318:	f003 ff0e 	bl	7138 <k_is_in_isr>
    331c:	b910      	cbnz	r0, 3324 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    331e:	4b28      	ldr	r3, [pc, #160]	; (33c0 <uarte_nrfx_poll_out+0xb0>)
	if (isr_mode) {
    3320:	781b      	ldrb	r3, [r3, #0]
    3322:	bb5b      	cbnz	r3, 337c <uarte_nrfx_poll_out+0x6c>
	__asm__ volatile(
    3324:	f04f 0320 	mov.w	r3, #32
    3328:	f3ef 8111 	mrs	r1, BASEPRI
    332c:	f383 8812 	msr	BASEPRI_MAX, r3
    3330:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    3334:	6860      	ldr	r0, [r4, #4]
			key = irq_lock();
    3336:	460d      	mov	r5, r1
			if (is_tx_ready(dev)) {
    3338:	f003 fb29 	bl	698e <is_tx_ready.isra.0>
    333c:	b1c8      	cbz	r0, 3372 <uarte_nrfx_poll_out+0x62>
				if (data->async && data->async->tx_size &&
    333e:	68f3      	ldr	r3, [r6, #12]
    3340:	b15b      	cbz	r3, 335a <uarte_nrfx_poll_out+0x4a>
    3342:	68da      	ldr	r2, [r3, #12]
    3344:	b14a      	cbz	r2, 335a <uarte_nrfx_poll_out+0x4a>
					data->async->tx_amount < 0) {
    3346:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
				if (data->async && data->async->tx_size &&
    334a:	2a00      	cmp	r2, #0
    334c:	da05      	bge.n	335a <uarte_nrfx_poll_out+0x4a>
	return config->uarte_regs;
    334e:	6862      	ldr	r2, [r4, #4]
    3350:	6812      	ldr	r2, [r2, #0]
    return p_reg->TXD.AMOUNT;
    3352:	f8d2 254c 	ldr.w	r2, [r2, #1356]	; 0x54c
					data->async->tx_amount =
    3356:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	data->char_out = c;
    335a:	4631      	mov	r1, r6
	tx_start(dev, &data->char_out, 1);
    335c:	2201      	movs	r2, #1
	data->char_out = c;
    335e:	f801 7f14 	strb.w	r7, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    3362:	4620      	mov	r0, r4
    3364:	f003 f9ca 	bl	66fc <tx_start>
	__asm__ volatile(
    3368:	f385 8811 	msr	BASEPRI, r5
    336c:	f3bf 8f6f 	isb	sy
}
    3370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3372:	f381 8811 	msr	BASEPRI, r1
    3376:	f3bf 8f6f 	isb	sy
}
    337a:	e7d3      	b.n	3324 <uarte_nrfx_poll_out+0x14>
{
    337c:	2564      	movs	r5, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    337e:	6860      	ldr	r0, [r4, #4]
    3380:	f003 fb05 	bl	698e <is_tx_ready.isra.0>
    3384:	b948      	cbnz	r0, 339a <uarte_nrfx_poll_out+0x8a>
    3386:	2001      	movs	r0, #1
    3388:	f003 fd07 	bl	6d9a <nrfx_busy_wait>
    338c:	3d01      	subs	r5, #1
    338e:	d1f6      	bne.n	337e <uarte_nrfx_poll_out+0x6e>
	return z_impl_k_sleep(timeout);
    3390:	2100      	movs	r1, #0
    3392:	2021      	movs	r0, #33	; 0x21
    3394:	f002 fa5c 	bl	5850 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3398:	e7f0      	b.n	337c <uarte_nrfx_poll_out+0x6c>
	__asm__ volatile(
    339a:	f04f 0320 	mov.w	r3, #32
    339e:	f3ef 8511 	mrs	r5, BASEPRI
    33a2:	f383 8812 	msr	BASEPRI_MAX, r3
    33a6:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    33aa:	6860      	ldr	r0, [r4, #4]
    33ac:	f003 faef 	bl	698e <is_tx_ready.isra.0>
    33b0:	2800      	cmp	r0, #0
    33b2:	d1d2      	bne.n	335a <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    33b4:	f385 8811 	msr	BASEPRI, r5
    33b8:	f3bf 8f6f 	isb	sy
}
    33bc:	e7e8      	b.n	3390 <uarte_nrfx_poll_out+0x80>
    33be:	bf00      	nop
    33c0:	200014a9 	.word	0x200014a9

000033c4 <uarte_nrfx_isr_async>:
	return config->uarte_regs;
    33c4:	6843      	ldr	r3, [r0, #4]
{
    33c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return config->uarte_regs;
    33ca:	681d      	ldr	r5, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    33cc:	f8d5 1108 	ldr.w	r1, [r5, #264]	; 0x108
{
    33d0:	b088      	sub	sp, #32
    33d2:	4604      	mov	r4, r0
	if (!HW_RX_COUNTING_ENABLED(data)
    33d4:	b171      	cbz	r1, 33f4 <uarte_nrfx_isr_async+0x30>
	struct uarte_nrfx_data *data = dev->data;
    33d6:	6903      	ldr	r3, [r0, #16]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    33d8:	2200      	movs	r2, #0
    33da:	f8c5 2108 	str.w	r2, [r5, #264]	; 0x108
    33de:	f8d5 2108 	ldr.w	r2, [r5, #264]	; 0x108
		data->async->rx_cnt.cnt++;
    33e2:	68da      	ldr	r2, [r3, #12]
    33e4:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
    33e8:	3301      	adds	r3, #1
    33ea:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
}
    33ee:	b008      	add	sp, #32
    33f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    33f4:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    33f8:	b313      	cbz	r3, 3440 <uarte_nrfx_isr_async+0x7c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    33fa:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
    33fe:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    3402:	f8d5 6480 	ldr.w	r6, [r5, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    3406:	f8c5 6480 	str.w	r6, [r5, #1152]	; 0x480
	struct uart_event evt = {
    340a:	2214      	movs	r2, #20
    340c:	a803      	add	r0, sp, #12
    340e:	f003 f84c 	bl	64aa <memset>
    3412:	2306      	movs	r3, #6
    3414:	f88d 300c 	strb.w	r3, [sp, #12]
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
    3418:	07f3      	lsls	r3, r6, #31
    341a:	f100 8100 	bmi.w	361e <uarte_nrfx_isr_async+0x25a>
    341e:	07b7      	lsls	r7, r6, #30
    3420:	f100 80ff 	bmi.w	3622 <uarte_nrfx_isr_async+0x25e>
    3424:	0770      	lsls	r0, r6, #29
    3426:	f100 80fe 	bmi.w	3626 <uarte_nrfx_isr_async+0x262>
    342a:	f006 0608 	and.w	r6, r6, #8
	user_callback(dev, &evt);
    342e:	4620      	mov	r0, r4
    3430:	a903      	add	r1, sp, #12
	struct uart_event evt = {
    3432:	f88d 6010 	strb.w	r6, [sp, #16]
	user_callback(dev, &evt);
    3436:	f003 f987 	bl	6748 <user_callback>
	(void) uarte_nrfx_rx_disable(dev);
    343a:	4620      	mov	r0, r4
    343c:	f003 fa17 	bl	686e <uarte_nrfx_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3440:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)
    3444:	b37b      	cbz	r3, 34a6 <uarte_nrfx_isr_async+0xe2>
    return p_reg->INTENSET & mask;
    3446:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDRX_MASK)) {
    344a:	06d9      	lsls	r1, r3, #27
    344c:	d52b      	bpl.n	34a6 <uarte_nrfx_isr_async+0xe2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    344e:	f04f 0800 	mov.w	r8, #0
	struct uarte_nrfx_data *data = dev->data;
    3452:	6927      	ldr	r7, [r4, #16]
    3454:	f8c5 8110 	str.w	r8, [r5, #272]	; 0x110
    3458:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	return config->uarte_regs;
    345c:	6863      	ldr	r3, [r4, #4]
	data->async->is_in_irq = true;
    345e:	68f8      	ldr	r0, [r7, #12]
	return config->uarte_regs;
    3460:	681e      	ldr	r6, [r3, #0]
	data->async->is_in_irq = true;
    3462:	2301      	movs	r3, #1
    3464:	f880 30d5 	strb.w	r3, [r0, #213]	; 0xd5
	z_impl_k_timer_stop(timer);
    3468:	3088      	adds	r0, #136	; 0x88
    346a:	f003 ff9e 	bl	73aa <z_impl_k_timer_stop>
				data->async->rx_flush_cnt;
    346e:	68fa      	ldr	r2, [r7, #12]
}

NRF_STATIC_INLINE uint32_t nrf_uarte_rx_amount_get(NRF_UARTE_Type const * p_reg)
{
    return p_reg->RXD.AMOUNT;
    3470:	f8d6 153c 	ldr.w	r1, [r6, #1340]	; 0x53c
    3474:	f892 30d1 	ldrb.w	r3, [r2, #209]	; 0xd1
	int rx_len = rx_amount - data->async->rx_offset;
    3478:	6e90      	ldr	r0, [r2, #104]	; 0x68
	data->async->rx_flush_cnt = 0;
    347a:	f882 80d1 	strb.w	r8, [r2, #209]	; 0xd1
	int rx_len = rx_amount - data->async->rx_offset;
    347e:	1a1b      	subs	r3, r3, r0
    3480:	440b      	add	r3, r1
	data->async->rx_total_user_byte_cnt += rx_len;
    3482:	6f90      	ldr	r0, [r2, #120]	; 0x78
    3484:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    3488:	4408      	add	r0, r1
	if (rx_len > 0) {
    348a:	4543      	cmp	r3, r8
	data->async->rx_total_user_byte_cnt += rx_len;
    348c:	6790      	str	r0, [r2, #120]	; 0x78
	if (rx_len > 0) {
    348e:	dd02      	ble.n	3496 <uarte_nrfx_isr_async+0xd2>
		notify_uart_rx_rdy(dev, rx_len);
    3490:	4620      	mov	r0, r4
    3492:	f003 f960 	bl	6756 <notify_uart_rx_rdy>
	if (!data->async->rx_enabled) {
    3496:	68f9      	ldr	r1, [r7, #12]
    3498:	f891 30d2 	ldrb.w	r3, [r1, #210]	; 0xd2
    349c:	2b00      	cmp	r3, #0
    349e:	f040 80c4 	bne.w	362a <uarte_nrfx_isr_async+0x266>
		data->async->is_in_irq = false;
    34a2:	f881 30d5 	strb.w	r3, [r1, #213]	; 0xd5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    34a6:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED) &&
    34aa:	b37b      	cbz	r3, 350c <uarte_nrfx_isr_async+0x148>
    34ac:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
    34b0:	bb66      	cbnz	r6, 350c <uarte_nrfx_isr_async+0x148>
	struct uart_event evt = {
    34b2:	2214      	movs	r2, #20
	struct uarte_nrfx_data *data = dev->data;
    34b4:	6927      	ldr	r7, [r4, #16]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    34b6:	f8c5 614c 	str.w	r6, [r5, #332]	; 0x14c
	struct uart_event evt = {
    34ba:	4631      	mov	r1, r6
    34bc:	a803      	add	r0, sp, #12
    34be:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
    34c2:	f002 fff2 	bl	64aa <memset>
    34c6:	2303      	movs	r3, #3
	user_callback(dev, &evt);
    34c8:	a903      	add	r1, sp, #12
    34ca:	4620      	mov	r0, r4
	struct uart_event evt = {
    34cc:	f88d 300c 	strb.w	r3, [sp, #12]
	user_callback(dev, &evt);
    34d0:	f003 f93a 	bl	6748 <user_callback>
	if (data->async->rx_timeout != SYS_FOREVER_US) {
    34d4:	68ff      	ldr	r7, [r7, #12]
    34d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    34d8:	1c5a      	adds	r2, r3, #1
    34da:	d017      	beq.n	350c <uarte_nrfx_isr_async+0x148>
		data->async->rx_timeout_left = data->async->rx_timeout;
    34dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			      K_USEC(data->async->rx_timeout_slab),
    34e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    34e4:	4889      	ldr	r0, [pc, #548]	; (370c <uarte_nrfx_isr_async+0x348>)
    34e6:	4a8a      	ldr	r2, [pc, #552]	; (3710 <uarte_nrfx_isr_async+0x34c>)
    34e8:	ea23 7ce3 	bic.w	ip, r3, r3, asr #31
    34ec:	f44f 4e00 	mov.w	lr, #32768	; 0x8000
    34f0:	4631      	mov	r1, r6
    34f2:	2300      	movs	r3, #0
    34f4:	fbcc 010e 	smlal	r0, r1, ip, lr
    34f8:	f7fc fe02 	bl	100 <__aeabi_uldivmod>
    34fc:	4602      	mov	r2, r0
    34fe:	460b      	mov	r3, r1
	z_impl_k_timer_start(timer, duration, period);
    3500:	e9cd 0100 	strd	r0, r1, [sp]
    3504:	f107 0088 	add.w	r0, r7, #136	; 0x88
    3508:	f002 fbac 	bl	5c64 <z_impl_k_timer_start>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    350c:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
    3510:	b333      	cbz	r3, 3560 <uarte_nrfx_isr_async+0x19c>
    3512:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
    3516:	bb1e      	cbnz	r6, 3560 <uarte_nrfx_isr_async+0x19c>
	struct uarte_nrfx_data *data = dev->data;
    3518:	6927      	ldr	r7, [r4, #16]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    351a:	f8c5 6144 	str.w	r6, [r5, #324]	; 0x144
	rx_buf_release(dev, &data->async->rx_buf);
    351e:	68f9      	ldr	r1, [r7, #12]
    3520:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
	const struct uarte_nrfx_config *config = dev->config;
    3524:	f8d4 8004 	ldr.w	r8, [r4, #4]
	rx_buf_release(dev, &data->async->rx_buf);
    3528:	3160      	adds	r1, #96	; 0x60
    352a:	4620      	mov	r0, r4
    352c:	f003 f92c 	bl	6788 <rx_buf_release>
	rx_buf_release(dev, &data->async->rx_next_buf);
    3530:	68f9      	ldr	r1, [r7, #12]
    3532:	4620      	mov	r0, r4
    3534:	316c      	adds	r1, #108	; 0x6c
    3536:	f003 f927 	bl	6788 <rx_buf_release>
	if (data->async->rx_enabled) {
    353a:	68fb      	ldr	r3, [r7, #12]
    353c:	f893 20d2 	ldrb.w	r2, [r3, #210]	; 0xd2
    3540:	2a00      	cmp	r2, #0
    3542:	f000 809f 	beq.w	3684 <uarte_nrfx_isr_async+0x2c0>
		data->async->rx_enabled = false;
    3546:	f883 60d2 	strb.w	r6, [r3, #210]	; 0xd2
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    354a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    354e:	06d8      	lsls	r0, r3, #27
    3550:	d503      	bpl.n	355a <uarte_nrfx_isr_async+0x196>
		async_uart_release(dev, UARTE_LOW_POWER_RX);
    3552:	2102      	movs	r1, #2
    3554:	4620      	mov	r0, r4
    3556:	f003 f9f3 	bl	6940 <async_uart_release>
	notify_rx_disable(dev);
    355a:	4620      	mov	r0, r4
    355c:	f003 f92c 	bl	67b8 <notify_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3560:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)
    3564:	b1db      	cbz	r3, 359e <uarte_nrfx_isr_async+0x1da>
    return p_reg->INTENSET & mask;
    3566:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK)) {
    356a:	05d9      	lsls	r1, r3, #23
    356c:	d517      	bpl.n	359e <uarte_nrfx_isr_async+0x1da>
	return config->uarte_regs;
    356e:	6863      	ldr	r3, [r4, #4]
    3570:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    3572:	f04f 0120 	mov.w	r1, #32
    3576:	f3ef 8211 	mrs	r2, BASEPRI
    357a:	f381 8812 	msr	BASEPRI_MAX, r1
    357e:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3582:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    3586:	b131      	cbz	r1, 3596 <uarte_nrfx_isr_async+0x1d2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3588:	2100      	movs	r1, #0
    358a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    358e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3592:	2101      	movs	r1, #1
    3594:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    3596:	f382 8811 	msr	BASEPRI, r2
    359a:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    359e:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)
    35a2:	2b00      	cmp	r3, #0
    35a4:	f43f af23 	beq.w	33ee <uarte_nrfx_isr_async+0x2a>
    return p_reg->INTENSET & mask;
    35a8:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte,
    35ac:	025a      	lsls	r2, r3, #9
    35ae:	f57f af1e 	bpl.w	33ee <uarte_nrfx_isr_async+0x2a>
	const struct uarte_nrfx_config *config = dev->config;
    35b2:	6863      	ldr	r3, [r4, #4]
	struct uarte_nrfx_data *data = dev->data;
    35b4:	6925      	ldr	r5, [r4, #16]
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    35b6:	e9d3 7300 	ldrd	r7, r3, [r3]
    35ba:	06db      	lsls	r3, r3, #27
    35bc:	d467      	bmi.n	368e <uarte_nrfx_isr_async+0x2ca>
	if (!data->async->tx_buf) {
    35be:	68eb      	ldr	r3, [r5, #12]
    35c0:	689b      	ldr	r3, [r3, #8]
    35c2:	2b00      	cmp	r3, #0
    35c4:	f43f af13 	beq.w	33ee <uarte_nrfx_isr_async+0x2a>
	__asm__ volatile(
    35c8:	f04f 0320 	mov.w	r3, #32
    35cc:	f3ef 8211 	mrs	r2, BASEPRI
    35d0:	f383 8812 	msr	BASEPRI_MAX, r3
    35d4:	f3bf 8f6f 	isb	sy
	size_t amount = (data->async->tx_amount >= 0) ?
    35d8:	68eb      	ldr	r3, [r5, #12]
    35da:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
			data->async->tx_amount : nrf_uarte_tx_amount_get(uarte);
    35de:	2900      	cmp	r1, #0
    35e0:	bfac      	ite	ge
    35e2:	f8d3 60c4 	ldrge.w	r6, [r3, #196]	; 0xc4
    return p_reg->TXD.AMOUNT;
    35e6:	f8d7 654c 	ldrlt.w	r6, [r7, #1356]	; 0x54c
	__asm__ volatile(
    35ea:	f382 8811 	msr	BASEPRI, r2
    35ee:	f3bf 8f6f 	isb	sy
	if (data->async->pending_tx) {
    35f2:	68e8      	ldr	r0, [r5, #12]
    35f4:	f890 30d4 	ldrb.w	r3, [r0, #212]	; 0xd4
    35f8:	2b00      	cmp	r3, #0
    35fa:	d055      	beq.n	36a8 <uarte_nrfx_isr_async+0x2e4>
	__asm__ volatile(
    35fc:	f04f 0320 	mov.w	r3, #32
    3600:	f3ef 8611 	mrs	r6, BASEPRI
    3604:	f383 8812 	msr	BASEPRI_MAX, r3
    3608:	f3bf 8f6f 	isb	sy
				start_tx_locked(dev, data);
    360c:	4629      	mov	r1, r5
    360e:	4620      	mov	r0, r4
    3610:	f003 f9cd 	bl	69ae <start_tx_locked>
	__asm__ volatile(
    3614:	f386 8811 	msr	BASEPRI, r6
    3618:	f3bf 8f6f 	isb	sy
				return;
    361c:	e6e7      	b.n	33ee <uarte_nrfx_isr_async+0x2a>
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
    361e:	2601      	movs	r6, #1
    3620:	e705      	b.n	342e <uarte_nrfx_isr_async+0x6a>
    3622:	2602      	movs	r6, #2
    3624:	e703      	b.n	342e <uarte_nrfx_isr_async+0x6a>
    3626:	2604      	movs	r6, #4
    3628:	e701      	b.n	342e <uarte_nrfx_isr_async+0x6a>
	rx_buf_release(dev, &data->async->rx_buf);
    362a:	3160      	adds	r1, #96	; 0x60
    362c:	4620      	mov	r0, r4
    362e:	f003 f8ab 	bl	6788 <rx_buf_release>
	__asm__ volatile(
    3632:	f04f 0320 	mov.w	r3, #32
    3636:	f3ef 8111 	mrs	r1, BASEPRI
    363a:	f383 8812 	msr	BASEPRI_MAX, r3
    363e:	f3bf 8f6f 	isb	sy
	if (data->async->rx_next_buf) {
    3642:	68fb      	ldr	r3, [r7, #12]
    3644:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    3646:	b1d2      	cbz	r2, 367e <uarte_nrfx_isr_async+0x2ba>
		data->async->rx_buf = data->async->rx_next_buf;
    3648:	661a      	str	r2, [r3, #96]	; 0x60
		data->async->rx_buf_len = data->async->rx_next_buf_len;
    364a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    364c:	665a      	str	r2, [r3, #100]	; 0x64
		data->async->rx_next_buf = NULL;
    364e:	2200      	movs	r2, #0
		data->async->rx_next_buf_len = 0;
    3650:	e9c3 221b 	strd	r2, r2, [r3, #108]	; 0x6c
		data->async->rx_offset = 0;
    3654:	669a      	str	r2, [r3, #104]	; 0x68
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3656:	f8d6 314c 	ldr.w	r3, [r6, #332]	; 0x14c
		if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
    365a:	b90b      	cbnz	r3, 3660 <uarte_nrfx_isr_async+0x29c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    365c:	2301      	movs	r3, #1
    365e:	6033      	str	r3, [r6, #0]
    p_reg->SHORTS &= ~(mask);
    3660:	f8d6 3200 	ldr.w	r3, [r6, #512]	; 0x200
    3664:	f023 0320 	bic.w	r3, r3, #32
    3668:	f8c6 3200 	str.w	r3, [r6, #512]	; 0x200
	__asm__ volatile(
    366c:	f381 8811 	msr	BASEPRI, r1
    3670:	f3bf 8f6f 	isb	sy
	data->async->is_in_irq = false;
    3674:	68fb      	ldr	r3, [r7, #12]
    3676:	2200      	movs	r2, #0
    3678:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
    367c:	e713      	b.n	34a6 <uarte_nrfx_isr_async+0xe2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    367e:	2301      	movs	r3, #1
    3680:	6073      	str	r3, [r6, #4]
}
    3682:	e7f3      	b.n	366c <uarte_nrfx_isr_async+0x2a8>
		(void)rx_flush(dev, NULL, 0);
    3684:	6860      	ldr	r0, [r4, #4]
    3686:	4611      	mov	r1, r2
    3688:	f003 f912 	bl	68b0 <rx_flush.isra.0>
    368c:	e75d      	b.n	354a <uarte_nrfx_isr_async+0x186>
    p_reg->INTENCLR = mask;
    368e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    3692:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
		async_uart_release(dev, UARTE_LOW_POWER_TX);
    3696:	2101      	movs	r1, #1
    3698:	4620      	mov	r0, r4
    369a:	f003 f951 	bl	6940 <async_uart_release>
		if (!data->async->tx_size) {
    369e:	68eb      	ldr	r3, [r5, #12]
    36a0:	68db      	ldr	r3, [r3, #12]
    36a2:	2b00      	cmp	r3, #0
    36a4:	d18b      	bne.n	35be <uarte_nrfx_isr_async+0x1fa>
    36a6:	e6a2      	b.n	33ee <uarte_nrfx_isr_async+0x2a>
	if (data->async->tx_buf != data->async->xfer_buf) {
    36a8:	6882      	ldr	r2, [r0, #8]
    36aa:	6903      	ldr	r3, [r0, #16]
    36ac:	429a      	cmp	r2, r3
    36ae:	d00b      	beq.n	36c8 <uarte_nrfx_isr_async+0x304>
		if (amount == data->async->xfer_len) {
    36b0:	6942      	ldr	r2, [r0, #20]
			data->async->tx_cache_offset += amount;
    36b2:	6a03      	ldr	r3, [r0, #32]
		if (amount == data->async->xfer_len) {
    36b4:	42b2      	cmp	r2, r6
			data->async->tx_cache_offset += amount;
    36b6:	4433      	add	r3, r6
		if (amount == data->async->xfer_len) {
    36b8:	d125      	bne.n	3706 <uarte_nrfx_isr_async+0x342>
			data->async->tx_cache_offset += amount;
    36ba:	6203      	str	r3, [r0, #32]
			if (setup_tx_cache(data)) {
    36bc:	f003 f92c 	bl	6918 <setup_tx_cache.isra.0>
    36c0:	2800      	cmp	r0, #0
    36c2:	d19b      	bne.n	35fc <uarte_nrfx_isr_async+0x238>
			amount = data->async->tx_cache_offset;
    36c4:	68eb      	ldr	r3, [r5, #12]
    36c6:	6a1e      	ldr	r6, [r3, #32]
	k_timer_stop(&data->async->tx_timeout_timer);
    36c8:	68e8      	ldr	r0, [r5, #12]
    36ca:	3028      	adds	r0, #40	; 0x28
	z_impl_k_timer_stop(timer);
    36cc:	f003 fe6d 	bl	73aa <z_impl_k_timer_stop>
	struct uart_event evt = {
    36d0:	2214      	movs	r2, #20
    36d2:	2100      	movs	r1, #0
    36d4:	a803      	add	r0, sp, #12
    36d6:	f002 fee8 	bl	64aa <memset>
		.data.tx.buf = data->async->tx_buf,
    36da:	68eb      	ldr	r3, [r5, #12]
	struct uart_event evt = {
    36dc:	689a      	ldr	r2, [r3, #8]
    36de:	e9cd 2604 	strd	r2, r6, [sp, #16]
	if (amount == data->async->tx_size) {
    36e2:	68da      	ldr	r2, [r3, #12]
    36e4:	4296      	cmp	r6, r2
		evt.type = UART_TX_ABORTED;
    36e6:	bf1c      	itt	ne
    36e8:	2201      	movne	r2, #1
    36ea:	f88d 200c 	strbne.w	r2, [sp, #12]
    36ee:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    36f2:	f8c7 2308 	str.w	r2, [r7, #776]	; 0x308
	data->async->tx_buf = NULL;
    36f6:	2200      	movs	r2, #0
    36f8:	609a      	str	r2, [r3, #8]
	data->async->tx_size = 0;
    36fa:	60da      	str	r2, [r3, #12]
	user_callback(dev, &evt);
    36fc:	a903      	add	r1, sp, #12
    36fe:	4620      	mov	r0, r4
    3700:	f003 f822 	bl	6748 <user_callback>
    3704:	e673      	b.n	33ee <uarte_nrfx_isr_async+0x2a>
			amount += data->async->tx_cache_offset;
    3706:	461e      	mov	r6, r3
    3708:	e7de      	b.n	36c8 <uarte_nrfx_isr_async+0x304>
    370a:	bf00      	nop
    370c:	000f423f 	.word	0x000f423f
    3710:	000f4240 	.word	0x000f4240

00003714 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    3714:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    3716:	2301      	movs	r3, #1
    3718:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    371a:	4a11      	ldr	r2, [pc, #68]	; (3760 <compare_int_lock+0x4c>)
    371c:	f3bf 8f5b 	dmb	ish
    3720:	43dc      	mvns	r4, r3
    3722:	e852 1f00 	ldrex	r1, [r2]
    3726:	ea01 0c04 	and.w	ip, r1, r4
    372a:	e842 ce00 	strex	lr, ip, [r2]
    372e:	f1be 0f00 	cmp.w	lr, #0
    3732:	d1f6      	bne.n	3722 <compare_int_lock+0xe>
    3734:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3738:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    373c:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    3740:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3744:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    3748:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    374c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3750:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    3754:	420b      	tst	r3, r1
}
    3756:	bf14      	ite	ne
    3758:	2001      	movne	r0, #1
    375a:	2000      	moveq	r0, #0
    375c:	bd10      	pop	{r4, pc}
    375e:	bf00      	nop
    3760:	20000d7c 	.word	0x20000d7c

00003764 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3764:	4919      	ldr	r1, [pc, #100]	; (37cc <sys_clock_timeout_handler+0x68>)
{
    3766:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3768:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    376a:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    376e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    3770:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    3774:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3778:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    377a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    377e:	d222      	bcs.n	37c6 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    3780:	4b13      	ldr	r3, [pc, #76]	; (37d0 <sys_clock_timeout_handler+0x6c>)
    3782:	681b      	ldr	r3, [r3, #0]
    3784:	0a1a      	lsrs	r2, r3, #8
    3786:	061b      	lsls	r3, r3, #24
    3788:	195e      	adds	r6, r3, r5
    378a:	4b12      	ldr	r3, [pc, #72]	; (37d4 <sys_clock_timeout_handler+0x70>)
    378c:	f142 0700 	adc.w	r7, r2, #0
    3790:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    3794:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    3796:	f002 f9ab 	bl	5af0 <sys_clock_announce>
    return p_reg->CC[ch];
    379a:	00a3      	lsls	r3, r4, #2
    379c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    37a0:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    37a4:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    37a8:	42aa      	cmp	r2, r5
    37aa:	d10b      	bne.n	37c4 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    37ac:	b91e      	cbnz	r6, 37b6 <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    37ae:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    37b2:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    37b6:	4b08      	ldr	r3, [pc, #32]	; (37d8 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    37b8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    37bc:	fa00 f404 	lsl.w	r4, r0, r4
    37c0:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    37c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    37c6:	2600      	movs	r6, #0
    37c8:	e7e5      	b.n	3796 <sys_clock_timeout_handler+0x32>
    37ca:	bf00      	nop
    37cc:	20000648 	.word	0x20000648
    37d0:	20000d80 	.word	0x20000d80
    37d4:	20000630 	.word	0x20000630
    37d8:	40011000 	.word	0x40011000

000037dc <compare_int_unlock>:
	if (key) {
    37dc:	b319      	cbz	r1, 3826 <compare_int_unlock+0x4a>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    37de:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    37e2:	2301      	movs	r3, #1
    37e4:	4a10      	ldr	r2, [pc, #64]	; (3828 <compare_int_unlock+0x4c>)
    37e6:	4083      	lsls	r3, r0
    37e8:	e852 1f00 	ldrex	r1, [r2]
    37ec:	4319      	orrs	r1, r3
    37ee:	e842 1c00 	strex	ip, r1, [r2]
    37f2:	f1bc 0f00 	cmp.w	ip, #0
    37f6:	d1f7      	bne.n	37e8 <compare_int_unlock+0xc>
    37f8:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    37fc:	4a0b      	ldr	r2, [pc, #44]	; (382c <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    37fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3802:	4083      	lsls	r3, r0
    3804:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    3808:	4b09      	ldr	r3, [pc, #36]	; (3830 <compare_int_unlock+0x54>)
    380a:	f3bf 8f5b 	dmb	ish
    380e:	681b      	ldr	r3, [r3, #0]
    3810:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    3814:	fa23 f000 	lsr.w	r0, r3, r0
    3818:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    381a:	bf42      	ittt	mi
    381c:	4b05      	ldrmi	r3, [pc, #20]	; (3834 <compare_int_unlock+0x58>)
    381e:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    3822:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    3826:	4770      	bx	lr
    3828:	20000d7c 	.word	0x20000d7c
    382c:	40011000 	.word	0x40011000
    3830:	20000d78 	.word	0x20000d78
    3834:	e000e100 	.word	0xe000e100

00003838 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3838:	4b0d      	ldr	r3, [pc, #52]	; (3870 <z_nrf_rtc_timer_read+0x38>)
    383a:	6818      	ldr	r0, [r3, #0]
    383c:	0a01      	lsrs	r1, r0, #8
    383e:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3840:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    3844:	4b0b      	ldr	r3, [pc, #44]	; (3874 <z_nrf_rtc_timer_read+0x3c>)
    3846:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    384a:	1818      	adds	r0, r3, r0
    384c:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    3850:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3854:	d20a      	bcs.n	386c <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    3856:	4b08      	ldr	r3, [pc, #32]	; (3878 <z_nrf_rtc_timer_read+0x40>)
    3858:	e9d3 2300 	ldrd	r2, r3, [r3]
    385c:	4290      	cmp	r0, r2
    385e:	eb71 0303 	sbcs.w	r3, r1, r3
    3862:	d203      	bcs.n	386c <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    3864:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    3868:	f141 0100 	adc.w	r1, r1, #0
}
    386c:	4770      	bx	lr
    386e:	bf00      	nop
    3870:	20000d80 	.word	0x20000d80
    3874:	40011000 	.word	0x40011000
    3878:	20000630 	.word	0x20000630

0000387c <compare_set>:
{
    387c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3880:	b085      	sub	sp, #20
    3882:	4616      	mov	r6, r2
    3884:	4698      	mov	r8, r3
    3886:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    3888:	f7ff ff44 	bl	3714 <compare_int_lock>
    388c:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    388e:	f7ff ffd3 	bl	3838 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    3892:	42b0      	cmp	r0, r6
    3894:	eb71 0308 	sbcs.w	r3, r1, r8
    3898:	d278      	bcs.n	398c <compare_set+0x110>
		if (target_time - curr_time > COUNTER_SPAN) {
    389a:	4b46      	ldr	r3, [pc, #280]	; (39b4 <compare_set+0x138>)
    389c:	1a30      	subs	r0, r6, r0
    389e:	eb68 0101 	sbc.w	r1, r8, r1
    38a2:	4298      	cmp	r0, r3
    38a4:	f171 0300 	sbcs.w	r3, r1, #0
    38a8:	f080 8081 	bcs.w	39ae <compare_set+0x132>
		if (target_time != cc_data[chan].target_time) {
    38ac:	4b42      	ldr	r3, [pc, #264]	; (39b8 <compare_set+0x13c>)
    38ae:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    38b2:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
    38b6:	45d8      	cmp	r8, fp
    38b8:	bf08      	it	eq
    38ba:	4556      	cmpeq	r6, sl
    38bc:	d051      	beq.n	3962 <compare_set+0xe6>
    38be:	ea4f 0985 	mov.w	r9, r5, lsl #2
    38c2:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    38c6:	f105 0750 	add.w	r7, r5, #80	; 0x50
    38ca:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    38ce:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    38d0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    38d4:	fa01 f305 	lsl.w	r3, r1, r5
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    38d8:	b2bf      	uxth	r7, r7
	return absolute_time & COUNTER_MAX;
    38da:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
    38de:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    38e2:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    38e4:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    38e8:	4b34      	ldr	r3, [pc, #208]	; (39bc <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    38ea:	f507 3788 	add.w	r7, r7, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    38ee:	4614      	mov	r4, r2
     return p_reg->COUNTER;
    38f0:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    38f4:	1a40      	subs	r0, r0, r1
    38f6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    38fa:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    38fe:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    3900:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
    3904:	d107      	bne.n	3916 <compare_set+0x9a>
    3906:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
    390a:	2013      	movs	r0, #19
    390c:	f003 fd3d 	bl	738a <z_impl_k_busy_wait>
    3910:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    3914:	4b29      	ldr	r3, [pc, #164]	; (39bc <compare_set+0x140>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    3916:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
    391a:	eba4 000c 	sub.w	r0, r4, ip
    391e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    3922:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3926:	bf88      	it	hi
    3928:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    392a:	2000      	movs	r0, #0
    392c:	6038      	str	r0, [r7, #0]
    392e:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
    3930:	9801      	ldr	r0, [sp, #4]
    3932:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3936:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    393a:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    393e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    3942:	4281      	cmp	r1, r0
    3944:	d006      	beq.n	3954 <compare_set+0xd8>
	return (a - b) & COUNTER_MAX;
    3946:	1a20      	subs	r0, r4, r0
    3948:	3802      	subs	r0, #2
    394a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    394e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3952:	d819      	bhi.n	3988 <compare_set+0x10c>
	return (a - b) & COUNTER_MAX;
    3954:	1aa4      	subs	r4, r4, r2
    3956:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    395a:	eb14 0a06 	adds.w	sl, r4, r6
    395e:	f148 0b00 	adc.w	fp, r8, #0
	cc_data[chan].target_time = target_time;
    3962:	4915      	ldr	r1, [pc, #84]	; (39b8 <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    3964:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    3966:	012b      	lsls	r3, r5, #4
    3968:	eb01 1205 	add.w	r2, r1, r5, lsl #4
    396c:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].callback = handler;
    3970:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    3972:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3974:	6053      	str	r3, [r2, #4]
	return ret;
    3976:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    3978:	4628      	mov	r0, r5
    397a:	9900      	ldr	r1, [sp, #0]
    397c:	f7ff ff2e 	bl	37dc <compare_int_unlock>
}
    3980:	4620      	mov	r0, r4
    3982:	b005      	add	sp, #20
    3984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3988:	4620      	mov	r0, r4
    398a:	e7b1      	b.n	38f0 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    398c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    398e:	4a0c      	ldr	r2, [pc, #48]	; (39c0 <compare_set+0x144>)
    3990:	f3bf 8f5b 	dmb	ish
    3994:	40ab      	lsls	r3, r5
    3996:	e852 1f00 	ldrex	r1, [r2]
    399a:	4319      	orrs	r1, r3
    399c:	e842 1000 	strex	r0, r1, [r2]
    39a0:	2800      	cmp	r0, #0
    39a2:	d1f8      	bne.n	3996 <compare_set+0x11a>
    39a4:	f3bf 8f5b 	dmb	ish
    39a8:	46b2      	mov	sl, r6
    39aa:	46c3      	mov	fp, r8
    39ac:	e7d9      	b.n	3962 <compare_set+0xe6>
			return -EINVAL;
    39ae:	f06f 0415 	mvn.w	r4, #21
    39b2:	e7e1      	b.n	3978 <compare_set+0xfc>
    39b4:	01000001 	.word	0x01000001
    39b8:	20000638 	.word	0x20000638
    39bc:	40011000 	.word	0x40011000
    39c0:	20000d78 	.word	0x20000d78

000039c4 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    39c4:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    39c6:	4b19      	ldr	r3, [pc, #100]	; (3a2c <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    39c8:	4d19      	ldr	r5, [pc, #100]	; (3a30 <sys_clock_driver_init+0x6c>)
    39ca:	2400      	movs	r4, #0
    39cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    39d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    39d4:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    39d8:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    39dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    39e0:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    39e4:	4b13      	ldr	r3, [pc, #76]	; (3a34 <sys_clock_driver_init+0x70>)
    39e6:	2602      	movs	r6, #2
    39e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    39ec:	2101      	movs	r1, #1
    39ee:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    39f2:	2011      	movs	r0, #17
    39f4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    39f8:	4622      	mov	r2, r4
    39fa:	f7fe fb11 	bl	2020 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    39fe:	2011      	movs	r0, #17
    3a00:	f7fe faf0 	bl	1fe4 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    3a04:	4a0c      	ldr	r2, [pc, #48]	; (3a38 <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    3a06:	2301      	movs	r3, #1
    3a08:	60ab      	str	r3, [r5, #8]
    3a0a:	602b      	str	r3, [r5, #0]
    3a0c:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    3a0e:	4b0b      	ldr	r3, [pc, #44]	; (3a3c <sys_clock_driver_init+0x78>)
    3a10:	4a0b      	ldr	r2, [pc, #44]	; (3a40 <sys_clock_driver_init+0x7c>)
    3a12:	9300      	str	r3, [sp, #0]
    3a14:	9401      	str	r4, [sp, #4]
    3a16:	2300      	movs	r3, #0
    3a18:	4620      	mov	r0, r4
    3a1a:	f7ff ff2f 	bl	387c <compare_set>

	z_nrf_clock_control_lf_on(mode);
    3a1e:	4630      	mov	r0, r6
    3a20:	f7fe ffd8 	bl	29d4 <z_nrf_clock_control_lf_on>

	return 0;
}
    3a24:	4620      	mov	r0, r4
    3a26:	b002      	add	sp, #8
    3a28:	bd70      	pop	{r4, r5, r6, pc}
    3a2a:	bf00      	nop
    3a2c:	20000638 	.word	0x20000638
    3a30:	40011000 	.word	0x40011000
    3a34:	e000e100 	.word	0xe000e100
    3a38:	20000d7c 	.word	0x20000d7c
    3a3c:	00003765 	.word	0x00003765
    3a40:	007fffff 	.word	0x007fffff

00003a44 <rtc_nrf_isr>:
{
    3a44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    3a48:	4c35      	ldr	r4, [pc, #212]	; (3b20 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x88>)
    3a4a:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    3a4e:	079a      	lsls	r2, r3, #30
    3a50:	d50b      	bpl.n	3a6a <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3a52:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    3a56:	b143      	cbz	r3, 3a6a <rtc_nrf_isr+0x26>
		overflow_cnt++;
    3a58:	4a32      	ldr	r2, [pc, #200]	; (3b24 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8c>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3a5a:	2300      	movs	r3, #0
    3a5c:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    3a60:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    3a64:	6813      	ldr	r3, [r2, #0]
    3a66:	3301      	adds	r3, #1
    3a68:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    3a6a:	f04f 0320 	mov.w	r3, #32
    3a6e:	f3ef 8211 	mrs	r2, BASEPRI
    3a72:	f383 8812 	msr	BASEPRI_MAX, r3
    3a76:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    3a7a:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3a7e:	03db      	lsls	r3, r3, #15
    3a80:	d512      	bpl.n	3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3a82:	f3bf 8f5b 	dmb	ish
    3a86:	4b28      	ldr	r3, [pc, #160]	; (3b28 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x90>)
    3a88:	e853 1f00 	ldrex	r1, [r3]
    3a8c:	f021 0001 	bic.w	r0, r1, #1
    3a90:	e843 0600 	strex	r6, r0, [r3]
    3a94:	2e00      	cmp	r6, #0
    3a96:	d1f7      	bne.n	3a88 <rtc_nrf_isr+0x44>
    3a98:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3a9c:	2900      	cmp	r1, #0
    3a9e:	d136      	bne.n	3b0e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x76>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3aa0:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		if (result) {
    3aa4:	2b00      	cmp	r3, #0
    3aa6:	d132      	bne.n	3b0e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x76>
{
    3aa8:	2300      	movs	r3, #0
	__asm__ volatile(
    3aaa:	f382 8811 	msr	BASEPRI, r2
    3aae:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    3ab2:	b34b      	cbz	r3, 3b08 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x70>
		curr_time = z_nrf_rtc_timer_read();
    3ab4:	f7ff fec0 	bl	3838 <z_nrf_rtc_timer_read>
	__asm__ volatile(
    3ab8:	f04f 0320 	mov.w	r3, #32
    3abc:	f3ef 8c11 	mrs	ip, BASEPRI
    3ac0:	f383 8812 	msr	BASEPRI_MAX, r3
    3ac4:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    3ac8:	4b18      	ldr	r3, [pc, #96]	; (3b2c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x94>)
    3aca:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    3ace:	42b0      	cmp	r0, r6
    3ad0:	eb71 0207 	sbcs.w	r2, r1, r7
    3ad4:	f04f 0200 	mov.w	r2, #0
    3ad8:	d320      	bcc.n	3b1c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x84>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3ada:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3ade:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    3ae2:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3ae6:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    3aea:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    3aec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3af0:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    3af4:	f38c 8811 	msr	BASEPRI, ip
    3af8:	f3bf 8f6f 	isb	sy
		if (handler) {
    3afc:	b121      	cbz	r1, 3b08 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x70>
			handler(chan, expire_time, user_context);
    3afe:	9500      	str	r5, [sp, #0]
    3b00:	4632      	mov	r2, r6
    3b02:	463b      	mov	r3, r7
    3b04:	2000      	movs	r0, #0
    3b06:	4788      	blx	r1
}
    3b08:	b003      	add	sp, #12
    3b0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3b0e:	2300      	movs	r3, #0
    3b10:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
    3b14:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3b18:	2301      	movs	r3, #1
}
    3b1a:	e7c6      	b.n	3aaa <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x12>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    3b1c:	4611      	mov	r1, r2
    3b1e:	e7e9      	b.n	3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>
    3b20:	40011000 	.word	0x40011000
    3b24:	20000d80 	.word	0x20000d80
    3b28:	20000d78 	.word	0x20000d78
    3b2c:	20000638 	.word	0x20000638

00003b30 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3b30:	1c43      	adds	r3, r0, #1
{
    3b32:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3b34:	d021      	beq.n	3b7a <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3b36:	2801      	cmp	r0, #1
    3b38:	dd21      	ble.n	3b7e <sys_clock_set_timeout+0x4e>
    3b3a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3b3e:	da20      	bge.n	3b82 <sys_clock_set_timeout+0x52>
    3b40:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3b42:	f7ff fe79 	bl	3838 <z_nrf_rtc_timer_read>
    3b46:	4b10      	ldr	r3, [pc, #64]	; (3b88 <sys_clock_set_timeout+0x58>)
    3b48:	e9d3 1300 	ldrd	r1, r3, [r3]
    3b4c:	1a40      	subs	r0, r0, r1
		ticks = 0;
    3b4e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3b52:	bf28      	it	cs
    3b54:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    3b56:	3001      	adds	r0, #1
    3b58:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
    3b5a:	480c      	ldr	r0, [pc, #48]	; (3b8c <sys_clock_set_timeout+0x5c>)
    3b5c:	4282      	cmp	r2, r0
    3b5e:	bf28      	it	cs
    3b60:	4602      	movcs	r2, r0
    3b62:	1852      	adds	r2, r2, r1
    3b64:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3b68:	4909      	ldr	r1, [pc, #36]	; (3b90 <sys_clock_set_timeout+0x60>)
    3b6a:	9001      	str	r0, [sp, #4]
    3b6c:	9100      	str	r1, [sp, #0]
    3b6e:	f143 0300 	adc.w	r3, r3, #0
    3b72:	f7ff fe83 	bl	387c <compare_set>
}
    3b76:	b002      	add	sp, #8
    3b78:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3b7a:	4804      	ldr	r0, [pc, #16]	; (3b8c <sys_clock_set_timeout+0x5c>)
    3b7c:	e7e0      	b.n	3b40 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3b7e:	2400      	movs	r4, #0
    3b80:	e7df      	b.n	3b42 <sys_clock_set_timeout+0x12>
    3b82:	4c02      	ldr	r4, [pc, #8]	; (3b8c <sys_clock_set_timeout+0x5c>)
    3b84:	e7dd      	b.n	3b42 <sys_clock_set_timeout+0x12>
    3b86:	bf00      	nop
    3b88:	20000648 	.word	0x20000648
    3b8c:	007fffff 	.word	0x007fffff
    3b90:	00003765 	.word	0x00003765

00003b94 <sys_clock_elapsed>:
{
    3b94:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    3b96:	f7ff fe4f 	bl	3838 <z_nrf_rtc_timer_read>
    3b9a:	4b02      	ldr	r3, [pc, #8]	; (3ba4 <sys_clock_elapsed+0x10>)
    3b9c:	681b      	ldr	r3, [r3, #0]
}
    3b9e:	1ac0      	subs	r0, r0, r3
    3ba0:	bd08      	pop	{r3, pc}
    3ba2:	bf00      	nop
    3ba4:	20000648 	.word	0x20000648

00003ba8 <nrf_gpio_pin_clear>:
    *p_pin = pin_number & 0x1F;
    3ba8:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    3bac:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
    3bae:	2801      	cmp	r0, #1
    3bb0:	4b04      	ldr	r3, [pc, #16]	; (3bc4 <nrf_gpio_pin_clear+0x1c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    3bb2:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    3bb6:	bf18      	it	ne
    3bb8:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    3bbc:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    3bbe:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
}
    3bc2:	4770      	bx	lr
    3bc4:	50000300 	.word	0x50000300

00003bc8 <nrf_pin_configure>:
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    3bc8:	f400 5380 	and.w	r3, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    3bcc:	2b00      	cmp	r3, #0
{
    3bce:	b530      	push	{r4, r5, lr}
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    3bd0:	bf07      	ittee	eq
    3bd2:	4614      	moveq	r4, r2
    3bd4:	460d      	moveq	r5, r1
    3bd6:	2401      	movne	r4, #1
    3bd8:	2500      	movne	r5, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    3bda:	f3c0 1281 	ubfx	r2, r0, #6, #2
    *p_pin = pin_number & 0x1F;
    3bde:	f000 011f 	and.w	r1, r0, #31
        case 1: return NRF_P1;
    3be2:	f010 0f20 	tst.w	r0, #32
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    3be6:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3bea:	ea40 0282 	orr.w	r2, r0, r2, lsl #2
        case 1: return NRF_P1;
    3bee:	4b06      	ldr	r3, [pc, #24]	; (3c08 <nrf_pin_configure+0x40>)
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3bf0:	ea42 0205 	orr.w	r2, r2, r5
        case 1: return NRF_P1;
    3bf4:	bf08      	it	eq
    3bf6:	f04f 43a0 	moveq.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    3bfa:	f501 71e0 	add.w	r1, r1, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3bfe:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    3c02:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
}
    3c06:	bd30      	pop	{r4, r5, pc}
    3c08:	50000300 	.word	0x50000300

00003c0c <nrf_gpio_pin_set>:
    *p_pin = pin_number & 0x1F;
    3c0c:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    3c10:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
    3c12:	2801      	cmp	r0, #1
    3c14:	4b04      	ldr	r3, [pc, #16]	; (3c28 <nrf_gpio_pin_set+0x1c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3c16:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    3c1a:	bf18      	it	ne
    3c1c:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3c20:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    3c22:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
}
    3c26:	4770      	bx	lr
    3c28:	50000300 	.word	0x50000300

00003c2c <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3c2c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    3c30:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    3c34:	2a08      	cmp	r2, #8
    3c36:	d106      	bne.n	3c46 <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3c38:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    3c3c:	2b05      	cmp	r3, #5
    3c3e:	d802      	bhi.n	3c46 <nrf52_errata_103+0x1a>
    3c40:	4a02      	ldr	r2, [pc, #8]	; (3c4c <nrf52_errata_103+0x20>)
    3c42:	5cd0      	ldrb	r0, [r2, r3]
    3c44:	4770      	bx	lr
        return false;
    3c46:	2000      	movs	r0, #0
}
    3c48:	4770      	bx	lr
    3c4a:	bf00      	nop
    3c4c:	00007ba0 	.word	0x00007ba0

00003c50 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    3c50:	4a02      	ldr	r2, [pc, #8]	; (3c5c <nvmc_wait+0xc>)
    3c52:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    3c56:	2b00      	cmp	r3, #0
    3c58:	d0fb      	beq.n	3c52 <nvmc_wait+0x2>
}
    3c5a:	4770      	bx	lr
    3c5c:	4001e000 	.word	0x4001e000

00003c60 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    3c60:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    3c62:	f003 f890 	bl	6d86 <nrf52_errata_136>
    3c66:	b140      	cbz	r0, 3c7a <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    3c68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3c6c:	2200      	movs	r2, #0
    3c6e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    3c72:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    3c76:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    3c7a:	f003 f884 	bl	6d86 <nrf52_errata_136>
    3c7e:	2800      	cmp	r0, #0
    3c80:	d046      	beq.n	3d10 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    3c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3c86:	4b60      	ldr	r3, [pc, #384]	; (3e08 <SystemInit+0x1a8>)
    3c88:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    3c8c:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    3c90:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    3c94:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    3c98:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    3c9c:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    3ca0:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    3ca4:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    3ca8:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    3cac:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    3cb0:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    3cb4:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    3cb8:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    3cbc:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    3cc0:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    3cc4:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    3cc8:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    3ccc:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    3cd0:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    3cd4:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    3cd8:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    3cdc:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    3ce0:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    3ce4:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    3ce8:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    3cec:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    3cf0:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    3cf4:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    3cf8:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    3cfc:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    3d00:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    3d04:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    3d08:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    3d0c:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    3d10:	f7ff ff8c 	bl	3c2c <nrf52_errata_103>
    3d14:	b118      	cbz	r0, 3d1e <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    3d16:	4b3d      	ldr	r3, [pc, #244]	; (3e0c <SystemInit+0x1ac>)
    3d18:	4a3d      	ldr	r2, [pc, #244]	; (3e10 <SystemInit+0x1b0>)
    3d1a:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    3d1e:	f7ff ff85 	bl	3c2c <nrf52_errata_103>
    3d22:	b118      	cbz	r0, 3d2c <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    3d24:	4b3b      	ldr	r3, [pc, #236]	; (3e14 <SystemInit+0x1b4>)
    3d26:	22fb      	movs	r2, #251	; 0xfb
    3d28:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    3d2c:	f7ff ff7e 	bl	3c2c <nrf52_errata_103>
    3d30:	b170      	cbz	r0, 3d50 <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    3d32:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    3d36:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3d3a:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    3d3e:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    3d42:	f022 020f 	bic.w	r2, r2, #15
    3d46:	f003 030f 	and.w	r3, r3, #15
    3d4a:	4313      	orrs	r3, r2
    3d4c:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    3d50:	f7ff ff6c 	bl	3c2c <nrf52_errata_103>
    3d54:	b120      	cbz	r0, 3d60 <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    3d56:	4b30      	ldr	r3, [pc, #192]	; (3e18 <SystemInit+0x1b8>)
    3d58:	f44f 7200 	mov.w	r2, #512	; 0x200
    3d5c:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    3d60:	f003 f811 	bl	6d86 <nrf52_errata_136>
    3d64:	b148      	cbz	r0, 3d7a <SystemInit+0x11a>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    3d66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3d6a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    3d6e:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    3d70:	bf44      	itt	mi
    3d72:	f06f 0201 	mvnmi.w	r2, #1
    3d76:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3d7a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    3d7e:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    3d82:	2a08      	cmp	r2, #8
    3d84:	d10e      	bne.n	3da4 <SystemInit+0x144>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3d86:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    3d8a:	2b05      	cmp	r3, #5
    3d8c:	d802      	bhi.n	3d94 <SystemInit+0x134>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    3d8e:	4a23      	ldr	r2, [pc, #140]	; (3e1c <SystemInit+0x1bc>)
    3d90:	5cd3      	ldrb	r3, [r2, r3]
    3d92:	b13b      	cbz	r3, 3da4 <SystemInit+0x144>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    3d94:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3d98:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    3d9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3da0:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3da4:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3da8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    3dac:	2a00      	cmp	r2, #0
    3dae:	db03      	blt.n	3db8 <SystemInit+0x158>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    3db0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3db4:	2b00      	cmp	r3, #0
    3db6:	da22      	bge.n	3dfe <SystemInit+0x19e>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3db8:	4919      	ldr	r1, [pc, #100]	; (3e20 <SystemInit+0x1c0>)
    3dba:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3dbc:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3dc0:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3dc4:	2412      	movs	r4, #18
    nvmc_wait();
    3dc6:	f7ff ff43 	bl	3c50 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3dca:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    3dce:	f7ff ff3f 	bl	3c50 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    3dd2:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    3dd6:	f7ff ff3b 	bl	3c50 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3dda:	2300      	movs	r3, #0
    3ddc:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    3de0:	f7ff ff36 	bl	3c50 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    3de4:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3de8:	490e      	ldr	r1, [pc, #56]	; (3e24 <SystemInit+0x1c4>)
    3dea:	4b0f      	ldr	r3, [pc, #60]	; (3e28 <SystemInit+0x1c8>)
    3dec:	68ca      	ldr	r2, [r1, #12]
    3dee:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3df2:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3df4:	60cb      	str	r3, [r1, #12]
    3df6:	f3bf 8f4f 	dsb	sy
    __NOP();
    3dfa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    3dfc:	e7fd      	b.n	3dfa <SystemInit+0x19a>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    3dfe:	4b0b      	ldr	r3, [pc, #44]	; (3e2c <SystemInit+0x1cc>)
    3e00:	4a0b      	ldr	r2, [pc, #44]	; (3e30 <SystemInit+0x1d0>)
    3e02:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    3e04:	bd10      	pop	{r4, pc}
    3e06:	bf00      	nop
    3e08:	4000c000 	.word	0x4000c000
    3e0c:	40005000 	.word	0x40005000
    3e10:	00038148 	.word	0x00038148
    3e14:	4000f000 	.word	0x4000f000
    3e18:	40029000 	.word	0x40029000
    3e1c:	00007b9a 	.word	0x00007b9a
    3e20:	4001e000 	.word	0x4001e000
    3e24:	e000ed00 	.word	0xe000ed00
    3e28:	05fa0004 	.word	0x05fa0004
    3e2c:	200000a8 	.word	0x200000a8
    3e30:	03d09000 	.word	0x03d09000

00003e34 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    3e34:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    3e36:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    3e38:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    3e3a:	fab2 f382 	clz	r3, r2
    3e3e:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
    3e42:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
    3e44:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
    3e46:	d014      	beq.n	3e72 <nrfx_flag32_alloc+0x3e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3e48:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    3e4c:	fa05 f303 	lsl.w	r3, r5, r3
    3e50:	ea22 0303 	bic.w	r3, r2, r3
    3e54:	e850 6f00 	ldrex	r6, [r0]
    3e58:	4296      	cmp	r6, r2
    3e5a:	d104      	bne.n	3e66 <nrfx_flag32_alloc+0x32>
    3e5c:	e840 3c00 	strex	ip, r3, [r0]
    3e60:	f1bc 0f00 	cmp.w	ip, #0
    3e64:	d1f6      	bne.n	3e54 <nrfx_flag32_alloc+0x20>
    3e66:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3e6a:	d1e5      	bne.n	3e38 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    3e6c:	4802      	ldr	r0, [pc, #8]	; (3e78 <nrfx_flag32_alloc+0x44>)
    *p_flag = idx;
    3e6e:	700c      	strb	r4, [r1, #0]
}
    3e70:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    3e72:	4802      	ldr	r0, [pc, #8]	; (3e7c <nrfx_flag32_alloc+0x48>)
    3e74:	e7fc      	b.n	3e70 <nrfx_flag32_alloc+0x3c>
    3e76:	bf00      	nop
    3e78:	0bad0000 	.word	0x0bad0000
    3e7c:	0bad0002 	.word	0x0bad0002

00003e80 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    3e80:	6803      	ldr	r3, [r0, #0]
    3e82:	40cb      	lsrs	r3, r1
    3e84:	07db      	lsls	r3, r3, #31
{
    3e86:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    3e88:	d415      	bmi.n	3eb6 <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    3e8a:	2301      	movs	r3, #1
    3e8c:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    3e90:	6803      	ldr	r3, [r0, #0]
    3e92:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    3e96:	ea41 0203 	orr.w	r2, r1, r3
    3e9a:	e850 4f00 	ldrex	r4, [r0]
    3e9e:	429c      	cmp	r4, r3
    3ea0:	d104      	bne.n	3eac <nrfx_flag32_free+0x2c>
    3ea2:	e840 2c00 	strex	ip, r2, [r0]
    3ea6:	f1bc 0f00 	cmp.w	ip, #0
    3eaa:	d1f6      	bne.n	3e9a <nrfx_flag32_free+0x1a>
    3eac:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3eb0:	d1ee      	bne.n	3e90 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    3eb2:	4802      	ldr	r0, [pc, #8]	; (3ebc <nrfx_flag32_free+0x3c>)
}
    3eb4:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3eb6:	4802      	ldr	r0, [pc, #8]	; (3ec0 <nrfx_flag32_free+0x40>)
    3eb8:	e7fc      	b.n	3eb4 <nrfx_flag32_free+0x34>
    3eba:	bf00      	nop
    3ebc:	0bad0000 	.word	0x0bad0000
    3ec0:	0bad0004 	.word	0x0bad0004

00003ec4 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    3ec4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    3ec6:	4604      	mov	r4, r0
    3ec8:	b118      	cbz	r0, 3ed2 <clock_stop+0xe>
    3eca:	2801      	cmp	r0, #1
    3ecc:	d029      	beq.n	3f22 <clock_stop+0x5e>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3ece:	b003      	add	sp, #12
    3ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
    3ed2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3ed6:	2202      	movs	r2, #2
    3ed8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3edc:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    3ee0:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3ee4:	2201      	movs	r2, #1
    3ee6:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    3ee8:	2301      	movs	r3, #1
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    3eea:	429c      	cmp	r4, r3
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    3eec:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    3ef0:	bf14      	ite	ne
    3ef2:	2500      	movne	r5, #0
    3ef4:	f10d 0507 	addeq.w	r5, sp, #7
    3ef8:	f242 7710 	movw	r7, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3efc:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    3f00:	b1d4      	cbz	r4, 3f38 <clock_stop+0x74>
    3f02:	2c01      	cmp	r4, #1
    3f04:	d1e3      	bne.n	3ece <clock_stop+0xa>
            if (p_clk_src != NULL)
    3f06:	b125      	cbz	r5, 3f12 <clock_stop+0x4e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3f08:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    3f0c:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    3f10:	702b      	strb	r3, [r5, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3f12:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    3f16:	03db      	lsls	r3, r3, #15
    3f18:	d418      	bmi.n	3f4c <clock_stop+0x88>
            m_clock_cb.hfclk_started = false;
    3f1a:	4b13      	ldr	r3, [pc, #76]	; (3f68 <clock_stop+0xa4>)
    3f1c:	2200      	movs	r2, #0
    3f1e:	715a      	strb	r2, [r3, #5]
    3f20:	e7d5      	b.n	3ece <clock_stop+0xa>
    p_reg->INTENCLR = mask;
    3f22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3f26:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    3f28:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3f2c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3f30:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3f34:	6058      	str	r0, [r3, #4]
}
    3f36:	e7d7      	b.n	3ee8 <clock_stop+0x24>
            if (p_clk_src != NULL)
    3f38:	b125      	cbz	r5, 3f44 <clock_stop+0x80>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3f3a:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3f3e:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    3f42:	602b      	str	r3, [r5, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3f44:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    3f48:	03da      	lsls	r2, r3, #15
    3f4a:	d5c0      	bpl.n	3ece <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    3f4c:	b92d      	cbnz	r5, 3f5a <clock_stop+0x96>
    3f4e:	2001      	movs	r0, #1
    3f50:	f002 ff23 	bl	6d9a <nrfx_busy_wait>
    3f54:	3f01      	subs	r7, #1
    3f56:	d1d3      	bne.n	3f00 <clock_stop+0x3c>
    3f58:	e003      	b.n	3f62 <clock_stop+0x9e>
    3f5a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3f5e:	2b01      	cmp	r3, #1
    3f60:	d0f5      	beq.n	3f4e <clock_stop+0x8a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    3f62:	2c01      	cmp	r4, #1
    3f64:	d0d9      	beq.n	3f1a <clock_stop+0x56>
    3f66:	e7b2      	b.n	3ece <clock_stop+0xa>
    3f68:	20000d84 	.word	0x20000d84

00003f6c <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3f6c:	4b04      	ldr	r3, [pc, #16]	; (3f80 <nrfx_clock_init+0x14>)
    3f6e:	791a      	ldrb	r2, [r3, #4]
    3f70:	b922      	cbnz	r2, 3f7c <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3f72:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    3f74:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    3f76:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    3f78:	4802      	ldr	r0, [pc, #8]	; (3f84 <nrfx_clock_init+0x18>)
    3f7a:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3f7c:	4802      	ldr	r0, [pc, #8]	; (3f88 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3f7e:	4770      	bx	lr
    3f80:	20000d84 	.word	0x20000d84
    3f84:	0bad0000 	.word	0x0bad0000
    3f88:	0bad000c 	.word	0x0bad000c

00003f8c <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3f8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3f90:	b510      	push	{r4, lr}
    3f92:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3f96:	b16a      	cbz	r2, 3fb4 <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3f98:	2200      	movs	r2, #0
    3f9a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3f9e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    3fa2:	2201      	movs	r2, #1
    3fa4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3fa8:	4b11      	ldr	r3, [pc, #68]	; (3ff0 <nrfx_power_clock_irq_handler+0x64>)
    3faa:	7958      	ldrb	r0, [r3, #5]
    3fac:	b910      	cbnz	r0, 3fb4 <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    3fae:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3fb0:	681b      	ldr	r3, [r3, #0]
    3fb2:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3fb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3fb8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3fbc:	b172      	cbz	r2, 3fdc <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3fbe:	2200      	movs	r2, #0
    3fc0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    3fc4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3fc8:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3fcc:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3fd0:	0792      	lsls	r2, r2, #30
    3fd2:	d104      	bne.n	3fde <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3fd4:	2201      	movs	r2, #1
    3fd6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3fda:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    3fdc:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    3fde:	2202      	movs	r2, #2
    3fe0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3fe4:	4b02      	ldr	r3, [pc, #8]	; (3ff0 <nrfx_power_clock_irq_handler+0x64>)
}
    3fe6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3fea:	681b      	ldr	r3, [r3, #0]
    3fec:	2001      	movs	r0, #1
    3fee:	4718      	bx	r3
    3ff0:	20000d84 	.word	0x20000d84

00003ff4 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    3ff4:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    3ff6:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    3ffa:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
    3ffc:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    3ffe:	6002      	str	r2, [r0, #0]
}
    4000:	4802      	ldr	r0, [pc, #8]	; (400c <nrf_gpio_pin_port_decode+0x18>)
    4002:	bf18      	it	ne
    4004:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    4008:	4770      	bx	lr
    400a:	bf00      	nop
    400c:	50000300 	.word	0x50000300

00004010 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4010:	4b03      	ldr	r3, [pc, #12]	; (4020 <pin_in_use_by_te+0x10>)
    4012:	3008      	adds	r0, #8
    4014:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    4018:	f3c0 1040 	ubfx	r0, r0, #5, #1
    401c:	4770      	bx	lr
    401e:	bf00      	nop
    4020:	200000ac 	.word	0x200000ac

00004024 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    4024:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4026:	f100 0308 	add.w	r3, r0, #8
    402a:	4c0c      	ldr	r4, [pc, #48]	; (405c <call_handler+0x38>)
    402c:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    4030:	05da      	lsls	r2, r3, #23
{
    4032:	4605      	mov	r5, r0
    4034:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4036:	d507      	bpl.n	4048 <call_handler+0x24>
    4038:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    403c:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    4040:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    4044:	6852      	ldr	r2, [r2, #4]
    4046:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    4048:	68a3      	ldr	r3, [r4, #8]
    404a:	b12b      	cbz	r3, 4058 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    404c:	68e2      	ldr	r2, [r4, #12]
    404e:	4631      	mov	r1, r6
    4050:	4628      	mov	r0, r5
    }
}
    4052:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4056:	4718      	bx	r3
}
    4058:	bd70      	pop	{r4, r5, r6, pc}
    405a:	bf00      	nop
    405c:	200000ac 	.word	0x200000ac

00004060 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4060:	4a12      	ldr	r2, [pc, #72]	; (40ac <release_handler+0x4c>)
    4062:	3008      	adds	r0, #8
{
    4064:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4066:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    406a:	05d9      	lsls	r1, r3, #23
    406c:	d51b      	bpl.n	40a6 <release_handler+0x46>
    406e:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    4072:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    4076:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    407a:	f102 0410 	add.w	r4, r2, #16
    407e:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    4080:	f834 3b02 	ldrh.w	r3, [r4], #2
    4084:	f413 7f80 	tst.w	r3, #256	; 0x100
    4088:	d003      	beq.n	4092 <release_handler+0x32>
    408a:	f3c3 2343 	ubfx	r3, r3, #9, #4
    408e:	4299      	cmp	r1, r3
    4090:	d009      	beq.n	40a6 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4092:	3001      	adds	r0, #1
    4094:	2830      	cmp	r0, #48	; 0x30
    4096:	d1f3      	bne.n	4080 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    4098:	2300      	movs	r3, #0
    409a:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    409e:	4804      	ldr	r0, [pc, #16]	; (40b0 <release_handler+0x50>)
}
    40a0:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    40a2:	f7ff beed 	b.w	3e80 <nrfx_flag32_free>
}
    40a6:	bc10      	pop	{r4}
    40a8:	4770      	bx	lr
    40aa:	bf00      	nop
    40ac:	200000ac 	.word	0x200000ac
    40b0:	20000120 	.word	0x20000120

000040b4 <pin_handler_trigger_uninit>:
{
    40b4:	b538      	push	{r3, r4, r5, lr}
    40b6:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    40b8:	f7ff ffaa 	bl	4010 <pin_in_use_by_te>
    40bc:	4c09      	ldr	r4, [pc, #36]	; (40e4 <pin_handler_trigger_uninit+0x30>)
    40be:	f102 0508 	add.w	r5, r2, #8
    40c2:	b140      	cbz	r0, 40d6 <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    40c4:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    40c8:	4907      	ldr	r1, [pc, #28]	; (40e8 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    40ca:	0b5b      	lsrs	r3, r3, #13
    40cc:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    40d0:	2000      	movs	r0, #0
    40d2:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    40d6:	4610      	mov	r0, r2
    40d8:	f7ff ffc2 	bl	4060 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    40dc:	2300      	movs	r3, #0
    40de:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    40e2:	bd38      	pop	{r3, r4, r5, pc}
    40e4:	200000ac 	.word	0x200000ac
    40e8:	40006000 	.word	0x40006000

000040ec <nrfx_gpiote_input_configure>:
{
    40ec:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    40f0:	4604      	mov	r4, r0
    40f2:	4617      	mov	r7, r2
    40f4:	461d      	mov	r5, r3
    if (p_input_config)
    40f6:	b321      	cbz	r1, 4142 <nrfx_gpiote_input_configure+0x56>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    40f8:	4e4e      	ldr	r6, [pc, #312]	; (4234 <nrfx_gpiote_input_configure+0x148>)
    40fa:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    40fe:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    4102:	079b      	lsls	r3, r3, #30
    4104:	d506      	bpl.n	4114 <nrfx_gpiote_input_configure+0x28>
    4106:	f7ff ff83 	bl	4010 <pin_in_use_by_te>
        if (pin_is_task_output(pin))
    410a:	b118      	cbz	r0, 4114 <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
    410c:	484a      	ldr	r0, [pc, #296]	; (4238 <nrfx_gpiote_input_configure+0x14c>)
}
    410e:	b004      	add	sp, #16
    4110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    4114:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4116:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    411a:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    411e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4122:	f10d 020f 	add.w	r2, sp, #15
    4126:	460b      	mov	r3, r1
    4128:	4620      	mov	r0, r4
    412a:	f10d 010e 	add.w	r1, sp, #14
    412e:	f002 fe82 	bl	6e36 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    4132:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    4136:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    413a:	f043 0301 	orr.w	r3, r3, #1
    413e:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
    4142:	b197      	cbz	r7, 416a <nrfx_gpiote_input_configure+0x7e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4144:	4b3b      	ldr	r3, [pc, #236]	; (4234 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    4146:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    4148:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    414a:	f104 0008 	add.w	r0, r4, #8
    414e:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    4152:	078f      	lsls	r7, r1, #30
    4154:	d50c      	bpl.n	4170 <nrfx_gpiote_input_configure+0x84>
            if (use_evt)
    4156:	2a00      	cmp	r2, #0
    4158:	d1d8      	bne.n	410c <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    415a:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    415e:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    4162:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    4166:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    416a:	bbcd      	cbnz	r5, 41e0 <nrfx_gpiote_input_configure+0xf4>
    return NRFX_SUCCESS;
    416c:	4833      	ldr	r0, [pc, #204]	; (423c <nrfx_gpiote_input_configure+0x150>)
    416e:	e7ce      	b.n	410e <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    4170:	f021 0120 	bic.w	r1, r1, #32
    4174:	04c9      	lsls	r1, r1, #19
    4176:	0cc9      	lsrs	r1, r1, #19
    4178:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    417c:	2a00      	cmp	r2, #0
    417e:	d0ec      	beq.n	415a <nrfx_gpiote_input_configure+0x6e>
                if (!edge)
    4180:	2e03      	cmp	r6, #3
    4182:	d8c3      	bhi.n	410c <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
    4184:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    4186:	b92e      	cbnz	r6, 4194 <nrfx_gpiote_input_configure+0xa8>
    4188:	4a2d      	ldr	r2, [pc, #180]	; (4240 <nrfx_gpiote_input_configure+0x154>)
    418a:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    418e:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    4192:	e7e2      	b.n	415a <nrfx_gpiote_input_configure+0x6e>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4194:	00ba      	lsls	r2, r7, #2
    4196:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    419a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    419e:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    41a2:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    41a6:	f02c 0c03 	bic.w	ip, ip, #3
    41aa:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    41ae:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    41b2:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    41b6:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    41ba:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    41be:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    41c2:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    41c6:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    41ca:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    41ce:	ea4c 0c0e 	orr.w	ip, ip, lr
    41d2:	f041 0120 	orr.w	r1, r1, #32
    41d6:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    41da:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    41de:	e7bc      	b.n	415a <nrfx_gpiote_input_configure+0x6e>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    41e0:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    41e4:	4620      	mov	r0, r4
    41e6:	f7ff ff3b 	bl	4060 <release_handler>
    if (!handler)
    41ea:	2e00      	cmp	r6, #0
    41ec:	d0be      	beq.n	416c <nrfx_gpiote_input_configure+0x80>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    41ee:	4d11      	ldr	r5, [pc, #68]	; (4234 <nrfx_gpiote_input_configure+0x148>)
    41f0:	682b      	ldr	r3, [r5, #0]
    41f2:	429e      	cmp	r6, r3
    41f4:	d104      	bne.n	4200 <nrfx_gpiote_input_configure+0x114>
    41f6:	686b      	ldr	r3, [r5, #4]
    41f8:	429f      	cmp	r7, r3
    41fa:	d101      	bne.n	4200 <nrfx_gpiote_input_configure+0x114>
    41fc:	2200      	movs	r2, #0
    41fe:	e00a      	b.n	4216 <nrfx_gpiote_input_configure+0x12a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    4200:	4810      	ldr	r0, [pc, #64]	; (4244 <nrfx_gpiote_input_configure+0x158>)
    4202:	f10d 010f 	add.w	r1, sp, #15
    4206:	f7ff fe15 	bl	3e34 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    420a:	4b0c      	ldr	r3, [pc, #48]	; (423c <nrfx_gpiote_input_configure+0x150>)
    420c:	4298      	cmp	r0, r3
    420e:	f47f af7e 	bne.w	410e <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
    4212:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    4216:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    421a:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    421e:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    4220:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4222:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    4226:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    422a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    422e:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    4232:	e79b      	b.n	416c <nrfx_gpiote_input_configure+0x80>
    4234:	200000ac 	.word	0x200000ac
    4238:	0bad0004 	.word	0x0bad0004
    423c:	0bad0000 	.word	0x0bad0000
    4240:	40006000 	.word	0x40006000
    4244:	20000120 	.word	0x20000120

00004248 <nrfx_gpiote_output_configure>:
{
    4248:	b5f0      	push	{r4, r5, r6, r7, lr}
    424a:	4604      	mov	r4, r0
    424c:	b085      	sub	sp, #20
    424e:	4615      	mov	r5, r2
    if (p_config)
    4250:	b319      	cbz	r1, 429a <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4252:	4e33      	ldr	r6, [pc, #204]	; (4320 <nrfx_gpiote_output_configure+0xd8>)
    4254:	f100 0708 	add.w	r7, r0, #8
    4258:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    425c:	0793      	lsls	r3, r2, #30
    425e:	d403      	bmi.n	4268 <nrfx_gpiote_output_configure+0x20>
    4260:	f7ff fed6 	bl	4010 <pin_in_use_by_te>
    4264:	2800      	cmp	r0, #0
    4266:	d158      	bne.n	431a <nrfx_gpiote_output_configure+0xd2>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    4268:	f012 0f1c 	tst.w	r2, #28
    426c:	d002      	beq.n	4274 <nrfx_gpiote_output_configure+0x2c>
    426e:	784b      	ldrb	r3, [r1, #1]
    4270:	2b01      	cmp	r3, #1
    4272:	d052      	beq.n	431a <nrfx_gpiote_output_configure+0xd2>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    4274:	2301      	movs	r3, #1
    4276:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    427a:	2300      	movs	r3, #0
    427c:	e9cd 1300 	strd	r1, r3, [sp]
    4280:	1c4a      	adds	r2, r1, #1
    4282:	1c8b      	adds	r3, r1, #2
    4284:	4620      	mov	r0, r4
    4286:	f10d 010f 	add.w	r1, sp, #15
    428a:	f002 fdd4 	bl	6e36 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    428e:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    4292:	f043 0303 	orr.w	r3, r3, #3
    4296:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    429a:	b915      	cbnz	r5, 42a2 <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
    429c:	4821      	ldr	r0, [pc, #132]	; (4324 <nrfx_gpiote_output_configure+0xdc>)
}
    429e:	b005      	add	sp, #20
    42a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    42a2:	4e1f      	ldr	r6, [pc, #124]	; (4320 <nrfx_gpiote_output_configure+0xd8>)
    42a4:	f104 0708 	add.w	r7, r4, #8
    42a8:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    42ac:	0783      	lsls	r3, r0, #30
    42ae:	d534      	bpl.n	431a <nrfx_gpiote_output_configure+0xd2>
        uint32_t ch = p_task_config->task_ch;
    42b0:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    42b4:	4661      	mov	r1, ip
    42b6:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    42b8:	f020 0020 	bic.w	r0, r0, #32
    42bc:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    42c0:	04c0      	lsls	r0, r0, #19
    42c2:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    42c6:	0cc0      	lsrs	r0, r0, #19
    42c8:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    42cc:	2300      	movs	r3, #0
    42ce:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    42d2:	786a      	ldrb	r2, [r5, #1]
    42d4:	2a00      	cmp	r2, #0
    42d6:	d0e1      	beq.n	429c <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    42d8:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    42dc:	78ad      	ldrb	r5, [r5, #2]
    42de:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    42e2:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    42e6:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    42ea:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    42ee:	0223      	lsls	r3, r4, #8
    42f0:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    42f4:	0412      	lsls	r2, r2, #16
    42f6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    42fa:	ea43 030e 	orr.w	r3, r3, lr
    42fe:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4300:	052a      	lsls	r2, r5, #20
    4302:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4306:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    430a:	4313      	orrs	r3, r2
    430c:	f040 0020 	orr.w	r0, r0, #32
    4310:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4314:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    4318:	e7c0      	b.n	429c <nrfx_gpiote_output_configure+0x54>
            return NRFX_ERROR_INVALID_PARAM;
    431a:	4803      	ldr	r0, [pc, #12]	; (4328 <nrfx_gpiote_output_configure+0xe0>)
    431c:	e7bf      	b.n	429e <nrfx_gpiote_output_configure+0x56>
    431e:	bf00      	nop
    4320:	200000ac 	.word	0x200000ac
    4324:	0bad0000 	.word	0x0bad0000
    4328:	0bad0004 	.word	0x0bad0004

0000432c <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    432c:	4b01      	ldr	r3, [pc, #4]	; (4334 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    432e:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    4332:	4770      	bx	lr
    4334:	200000ac 	.word	0x200000ac

00004338 <nrfx_gpiote_channel_get>:
{
    4338:	b508      	push	{r3, lr}
    433a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    433c:	f7ff fe68 	bl	4010 <pin_in_use_by_te>
    4340:	b138      	cbz	r0, 4352 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4342:	4b05      	ldr	r3, [pc, #20]	; (4358 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    4344:	4805      	ldr	r0, [pc, #20]	; (435c <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4346:	3208      	adds	r2, #8
    4348:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    434c:	0b5b      	lsrs	r3, r3, #13
    434e:	700b      	strb	r3, [r1, #0]
}
    4350:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4352:	4803      	ldr	r0, [pc, #12]	; (4360 <nrfx_gpiote_channel_get+0x28>)
    4354:	e7fc      	b.n	4350 <nrfx_gpiote_channel_get+0x18>
    4356:	bf00      	nop
    4358:	200000ac 	.word	0x200000ac
    435c:	0bad0000 	.word	0x0bad0000
    4360:	0bad0004 	.word	0x0bad0004

00004364 <nrfx_gpiote_init>:
{
    4364:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    4366:	4c0f      	ldr	r4, [pc, #60]	; (43a4 <nrfx_gpiote_init+0x40>)
    4368:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    436c:	b9bd      	cbnz	r5, 439e <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    436e:	2260      	movs	r2, #96	; 0x60
    4370:	4629      	mov	r1, r5
    4372:	f104 0010 	add.w	r0, r4, #16
    4376:	f002 f898 	bl	64aa <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    437a:	2006      	movs	r0, #6
    437c:	f7fd fe32 	bl	1fe4 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4380:	4b09      	ldr	r3, [pc, #36]	; (43a8 <nrfx_gpiote_init+0x44>)
    return err_code;
    4382:	480a      	ldr	r0, [pc, #40]	; (43ac <nrfx_gpiote_init+0x48>)
    4384:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    4388:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    438c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4390:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    4394:	2301      	movs	r3, #1
    4396:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    439a:	6763      	str	r3, [r4, #116]	; 0x74
}
    439c:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    439e:	4804      	ldr	r0, [pc, #16]	; (43b0 <nrfx_gpiote_init+0x4c>)
    43a0:	e7fc      	b.n	439c <nrfx_gpiote_init+0x38>
    43a2:	bf00      	nop
    43a4:	200000ac 	.word	0x200000ac
    43a8:	40006000 	.word	0x40006000
    43ac:	0bad0000 	.word	0x0bad0000
    43b0:	0bad0005 	.word	0x0bad0005

000043b4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    43b4:	4b03      	ldr	r3, [pc, #12]	; (43c4 <nrfx_gpiote_is_init+0x10>)
    43b6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    43ba:	3800      	subs	r0, #0
    43bc:	bf18      	it	ne
    43be:	2001      	movne	r0, #1
    43c0:	4770      	bx	lr
    43c2:	bf00      	nop
    43c4:	200000ac 	.word	0x200000ac

000043c8 <nrfx_gpiote_channel_free>:
{
    43c8:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    43ca:	4801      	ldr	r0, [pc, #4]	; (43d0 <nrfx_gpiote_channel_free+0x8>)
    43cc:	f7ff bd58 	b.w	3e80 <nrfx_flag32_free>
    43d0:	2000011c 	.word	0x2000011c

000043d4 <nrfx_gpiote_channel_alloc>:
{
    43d4:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    43d6:	4801      	ldr	r0, [pc, #4]	; (43dc <nrfx_gpiote_channel_alloc+0x8>)
    43d8:	f7ff bd2c 	b.w	3e34 <nrfx_flag32_alloc>
    43dc:	2000011c 	.word	0x2000011c

000043e0 <nrfx_gpiote_trigger_enable>:
{
    43e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    43e2:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    43e4:	f7ff fe14 	bl	4010 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    43e8:	f104 0208 	add.w	r2, r4, #8
    43ec:	4b1e      	ldr	r3, [pc, #120]	; (4468 <nrfx_gpiote_trigger_enable+0x88>)
    43ee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    43f2:	b1e8      	cbz	r0, 4430 <nrfx_gpiote_trigger_enable+0x50>
    43f4:	f013 0502 	ands.w	r5, r3, #2
    43f8:	d11a      	bne.n	4430 <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    43fa:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    43fc:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    43fe:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    4402:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    4406:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    440a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    440e:	6005      	str	r5, [r0, #0]
    4410:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4412:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    4416:	f040 0001 	orr.w	r0, r0, #1
    441a:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    441e:	b129      	cbz	r1, 442c <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    4420:	2201      	movs	r2, #1
    4422:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    4426:	4a11      	ldr	r2, [pc, #68]	; (446c <nrfx_gpiote_trigger_enable+0x8c>)
    4428:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    442c:	b003      	add	sp, #12
    442e:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4430:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    4434:	2b04      	cmp	r3, #4
    4436:	d012      	beq.n	445e <nrfx_gpiote_trigger_enable+0x7e>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    4438:	2b05      	cmp	r3, #5
    443a:	d012      	beq.n	4462 <nrfx_gpiote_trigger_enable+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    443c:	a801      	add	r0, sp, #4
    443e:	9401      	str	r4, [sp, #4]
    4440:	f7ff fdd8 	bl	3ff4 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4444:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    4446:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    444a:	40d9      	lsrs	r1, r3
    444c:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4450:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    4452:	4620      	mov	r0, r4
}
    4454:	b003      	add	sp, #12
    4456:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    445a:	f002 bd33 	b.w	6ec4 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    445e:	2103      	movs	r1, #3
    4460:	e7f7      	b.n	4452 <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    4462:	2102      	movs	r1, #2
    4464:	e7f5      	b.n	4452 <nrfx_gpiote_trigger_enable+0x72>
    4466:	bf00      	nop
    4468:	200000ac 	.word	0x200000ac
    446c:	40006000 	.word	0x40006000

00004470 <nrfx_gpiote_trigger_disable>:
{
    4470:	b508      	push	{r3, lr}
    4472:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4474:	f7ff fdcc 	bl	4010 <pin_in_use_by_te>
    4478:	b1c0      	cbz	r0, 44ac <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    447a:	f102 0108 	add.w	r1, r2, #8
    447e:	4b0e      	ldr	r3, [pc, #56]	; (44b8 <nrfx_gpiote_trigger_disable+0x48>)
    4480:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4484:	0799      	lsls	r1, r3, #30
    4486:	d411      	bmi.n	44ac <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4488:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    448a:	2201      	movs	r2, #1
    448c:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    448e:	009b      	lsls	r3, r3, #2
    4490:	490a      	ldr	r1, [pc, #40]	; (44bc <nrfx_gpiote_trigger_disable+0x4c>)
    4492:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4496:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    449a:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    449e:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    44a2:	f022 0203 	bic.w	r2, r2, #3
    44a6:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    44aa:	bd08      	pop	{r3, pc}
    44ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    44b0:	2100      	movs	r1, #0
    44b2:	4610      	mov	r0, r2
    44b4:	f002 bd06 	b.w	6ec4 <nrf_gpio_cfg_sense_set>
    44b8:	200000ac 	.word	0x200000ac
    44bc:	40006000 	.word	0x40006000

000044c0 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    44c0:	4b0e      	ldr	r3, [pc, #56]	; (44fc <nrfx_gpiote_pin_uninit+0x3c>)
    44c2:	f100 0208 	add.w	r2, r0, #8
{
    44c6:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    44c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    44cc:	07db      	lsls	r3, r3, #31
{
    44ce:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    44d0:	d511      	bpl.n	44f6 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    44d2:	f7ff ffcd 	bl	4470 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    44d6:	4620      	mov	r0, r4
    44d8:	f7ff fdec 	bl	40b4 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    44dc:	a801      	add	r0, sp, #4
    44de:	9401      	str	r4, [sp, #4]
    44e0:	f7ff fd88 	bl	3ff4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    44e4:	9b01      	ldr	r3, [sp, #4]
    44e6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    44ea:	2202      	movs	r2, #2
    44ec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    44f0:	4803      	ldr	r0, [pc, #12]	; (4500 <nrfx_gpiote_pin_uninit+0x40>)
}
    44f2:	b002      	add	sp, #8
    44f4:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    44f6:	4803      	ldr	r0, [pc, #12]	; (4504 <nrfx_gpiote_pin_uninit+0x44>)
    44f8:	e7fb      	b.n	44f2 <nrfx_gpiote_pin_uninit+0x32>
    44fa:	bf00      	nop
    44fc:	200000ac 	.word	0x200000ac
    4500:	0bad0000 	.word	0x0bad0000
    4504:	0bad0004 	.word	0x0bad0004

00004508 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    4508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    450c:	4b64      	ldr	r3, [pc, #400]	; (46a0 <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    450e:	4865      	ldr	r0, [pc, #404]	; (46a4 <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4510:	4965      	ldr	r1, [pc, #404]	; (46a8 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
    4512:	2600      	movs	r6, #0
{
    4514:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    4516:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4518:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    451a:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    451c:	b135      	cbz	r5, 452c <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    451e:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    4522:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4524:	bf1e      	ittt	ne
    4526:	601c      	strne	r4, [r3, #0]
    4528:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    452a:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    452c:	3304      	adds	r3, #4
    452e:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    4530:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4534:	d1f1      	bne.n	451a <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4536:	f8df 816c 	ldr.w	r8, [pc, #364]	; 46a4 <nrfx_gpiote_irq_handler+0x19c>
    453a:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    453e:	2b00      	cmp	r3, #0
    4540:	f000 8091 	beq.w	4666 <nrfx_gpiote_irq_handler+0x15e>
        *p_masks = gpio_regs[i]->LATCH;
    4544:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4548:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    454c:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    454e:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4552:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    4556:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    4558:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    455c:	2700      	movs	r7, #0
            while (latch[i])
    455e:	f10d 0910 	add.w	r9, sp, #16
    4562:	017b      	lsls	r3, r7, #5
    4564:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    4566:	f04f 0a01 	mov.w	sl, #1
    456a:	e049      	b.n	4600 <nrfx_gpiote_irq_handler+0xf8>
                pin += 32 * i;
    456c:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    456e:	4a4f      	ldr	r2, [pc, #316]	; (46ac <nrfx_gpiote_irq_handler+0x1a4>)
                uint32_t pin = NRF_CTZ(latch[i]);
    4570:	fa94 f4a4 	rbit	r4, r4
    4574:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    4578:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    457a:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    457e:	08e0      	lsrs	r0, r4, #3
    4580:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    4584:	9403      	str	r4, [sp, #12]
    bit = BITMASK_RELBIT_GET(bit);
    4586:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    458a:	fa0a fc02 	lsl.w	ip, sl, r2
    458e:	f819 2000 	ldrb.w	r2, [r9, r0]
    4592:	ea22 020c 	bic.w	r2, r2, ip
    4596:	f809 2000 	strb.w	r2, [r9, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    459a:	a803      	add	r0, sp, #12
    459c:	f3c3 0582 	ubfx	r5, r3, #2, #3
    45a0:	0899      	lsrs	r1, r3, #2
    45a2:	f7ff fd27 	bl	3ff4 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    45a6:	9a03      	ldr	r2, [sp, #12]
    45a8:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    if (is_level(trigger))
    45ac:	074b      	lsls	r3, r1, #29
    45ae:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    45b2:	46ab      	mov	fp, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    45b4:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    45b8:	d529      	bpl.n	460e <nrfx_gpiote_irq_handler+0x106>
        call_handler(pin, trigger);
    45ba:	4620      	mov	r0, r4
    45bc:	4659      	mov	r1, fp
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    45be:	b2d5      	uxtb	r5, r2
    45c0:	f7ff fd30 	bl	4024 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    45c4:	a803      	add	r0, sp, #12
    45c6:	9403      	str	r4, [sp, #12]
    45c8:	f7ff fd14 	bl	3ff4 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    45cc:	9b03      	ldr	r3, [sp, #12]
    45ce:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    45d2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    45d6:	f3c3 4301 	ubfx	r3, r3, #16, #2
    45da:	429d      	cmp	r5, r3
    45dc:	d107      	bne.n	45ee <nrfx_gpiote_irq_handler+0xe6>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    45de:	2100      	movs	r1, #0
    45e0:	4620      	mov	r0, r4
    45e2:	f002 fc6f 	bl	6ec4 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    45e6:	4629      	mov	r1, r5
    45e8:	4620      	mov	r0, r4
    45ea:	f002 fc6b 	bl	6ec4 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    45ee:	a803      	add	r0, sp, #12
    45f0:	9403      	str	r4, [sp, #12]
    45f2:	f7ff fcff 	bl	3ff4 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    45f6:	9b03      	ldr	r3, [sp, #12]
    45f8:	fa0a f303 	lsl.w	r3, sl, r3
    45fc:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    4600:	f859 4027 	ldr.w	r4, [r9, r7, lsl #2]
    4604:	2c00      	cmp	r4, #0
    4606:	d1b1      	bne.n	456c <nrfx_gpiote_irq_handler+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    4608:	b9cf      	cbnz	r7, 463e <nrfx_gpiote_irq_handler+0x136>
    460a:	2701      	movs	r7, #1
    460c:	e7a9      	b.n	4562 <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    460e:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    4610:	bf0c      	ite	eq
    4612:	2103      	moveq	r1, #3
    4614:	2102      	movne	r1, #2
    4616:	4620      	mov	r0, r4
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4618:	9201      	str	r2, [sp, #4]
        nrf_gpio_cfg_sense_set(pin, next_sense);
    461a:	f002 fc53 	bl	6ec4 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    461e:	2d03      	cmp	r5, #3
    4620:	d004      	beq.n	462c <nrfx_gpiote_irq_handler+0x124>
    4622:	9a01      	ldr	r2, [sp, #4]
    4624:	2a02      	cmp	r2, #2
    4626:	d106      	bne.n	4636 <nrfx_gpiote_irq_handler+0x12e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    4628:	2d01      	cmp	r5, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    462a:	d1e0      	bne.n	45ee <nrfx_gpiote_irq_handler+0xe6>
            call_handler(pin, trigger);
    462c:	4659      	mov	r1, fp
    462e:	4620      	mov	r0, r4
    4630:	f7ff fcf8 	bl	4024 <call_handler>
    4634:	e7db      	b.n	45ee <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    4636:	2a03      	cmp	r2, #3
    4638:	d1d9      	bne.n	45ee <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    463a:	2d02      	cmp	r5, #2
    463c:	e7f5      	b.n	462a <nrfx_gpiote_irq_handler+0x122>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    463e:	f8c8 417c 	str.w	r4, [r8, #380]	; 0x17c
    4642:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    4646:	491a      	ldr	r1, [pc, #104]	; (46b0 <nrfx_gpiote_irq_handler+0x1a8>)
    4648:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    464c:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    4650:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    4652:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4656:	f8d1 3520 	ldr.w	r3, [r1, #1312]	; 0x520
    465a:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    465c:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    4660:	4313      	orrs	r3, r2
    4662:	f47f af7b 	bne.w	455c <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    4666:	2401      	movs	r4, #1
    while (mask)
    4668:	b916      	cbnz	r6, 4670 <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    466a:	b007      	add	sp, #28
    466c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    4670:	fa96 f3a6 	rbit	r3, r6
    4674:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    4678:	fa04 f203 	lsl.w	r2, r4, r3
    467c:	009b      	lsls	r3, r3, #2
    467e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4682:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4686:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    468a:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    468e:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    4692:	f3c0 2005 	ubfx	r0, r0, #8, #6
    4696:	f3c1 4101 	ubfx	r1, r1, #16, #2
    469a:	f7ff fcc3 	bl	4024 <call_handler>
    469e:	e7e3      	b.n	4668 <nrfx_gpiote_irq_handler+0x160>
    46a0:	40006100 	.word	0x40006100
    46a4:	40006000 	.word	0x40006000
    46a8:	40006120 	.word	0x40006120
    46ac:	200000ac 	.word	0x200000ac
    46b0:	50000300 	.word	0x50000300

000046b4 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    46b4:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    46b6:	4801      	ldr	r0, [pc, #4]	; (46bc <nrfx_ppi_channel_alloc+0x8>)
    46b8:	f7ff bbbc 	b.w	3e34 <nrfx_flag32_alloc>
    46bc:	20000128 	.word	0x20000128

000046c0 <twi_tx_start_transfer>:
    return true;
}

static nrfx_err_t twi_tx_start_transfer(NRF_TWI_Type        * p_twi,
                                        twi_control_block_t * p_cb)
{
    46c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    nrfx_err_t ret_code = NRFX_SUCCESS;
    volatile int32_t hw_timeout;

    hw_timeout = HW_TIMEOUT;
    46c2:	4b30      	ldr	r3, [pc, #192]	; (4784 <twi_tx_start_transfer+0xc4>)
    46c4:	9301      	str	r3, [sp, #4]
}

NRF_STATIC_INLINE void nrf_twi_event_clear(NRF_TWI_Type  * p_reg,
                                           nrf_twi_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    46c6:	2300      	movs	r3, #0
    46c8:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    46cc:	f8d0 2104 	ldr.w	r2, [r0, #260]	; 0x104
    46d0:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
    46d4:	f8d0 2124 	ldr.w	r2, [r0, #292]	; 0x124
    46d8:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    46dc:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    46e0:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    46e4:	f8d0 2108 	ldr.w	r2, [r0, #264]	; 0x108
}

NRF_STATIC_INLINE void nrf_twi_shorts_set(NRF_TWI_Type * p_reg,
                                          uint32_t       mask)
{
    p_reg->SHORTS = mask;
    46e8:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);
    nrf_twi_shorts_set(p_twi, 0);

    p_cb->bytes_transferred = 0;
    46ec:	634b      	str	r3, [r1, #52]	; 0x34
    p_cb->error             = false;
    46ee:	f881 302f 	strb.w	r3, [r1, #47]	; 0x2f
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    46f2:	2301      	movs	r3, #1
    46f4:	6203      	str	r3, [r0, #32]

    // In case TWI is suspended resume its operation.
    nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_RESUME);

    if (p_cb->prev_suspend != TWI_SUSPEND_TX)
    46f6:	f891 202d 	ldrb.w	r2, [r1, #45]	; 0x2d
{
    46fa:	460d      	mov	r5, r1
    if (p_cb->prev_suspend != TWI_SUSPEND_TX)
    46fc:	429a      	cmp	r2, r3
    46fe:	bf18      	it	ne
    4700:	6083      	strne	r3, [r0, #8]
{
    4702:	4604      	mov	r4, r0
    {
        nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_STARTTX);
    }

    (void)twi_send_byte(p_twi, p_cb);
    4704:	f002 fbed 	bl	6ee2 <twi_send_byte>

    if (p_cb->handler)
    4708:	682b      	ldr	r3, [r5, #0]
    470a:	b183      	cbz	r3, 472e <twi_tx_start_transfer+0x6e>
    {
        p_cb->int_mask = NRF_TWI_INT_STOPPED_MASK   |
    470c:	f240 2386 	movw	r3, #646	; 0x286
    4710:	60ab      	str	r3, [r5, #8]
                         NRF_TWI_INT_ERROR_MASK     |
                         NRF_TWI_INT_TXDSENT_MASK   |
                         NRF_TWI_INT_RXDREADY_MASK;

        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    4712:	68ab      	ldr	r3, [r5, #8]
    nrfx_err_t ret_code = NRFX_SUCCESS;
    4714:	481c      	ldr	r0, [pc, #112]	; (4788 <twi_tx_start_transfer+0xc8>)
    p_reg->INTENSET = mask;
    4716:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
            ret_code = NRFX_ERROR_INTERNAL;
        }

    }
    return ret_code;
}
    471a:	b003      	add	sp, #12
    471c:	bd30      	pop	{r4, r5, pc}
               twi_transfer(p_twi, p_cb))
    471e:	4629      	mov	r1, r5
    4720:	4620      	mov	r0, r4
    4722:	f002 fbfb 	bl	6f1c <twi_transfer>
        while ((hw_timeout > 0) &&
    4726:	b128      	cbz	r0, 4734 <twi_tx_start_transfer+0x74>
            hw_timeout--;
    4728:	9b01      	ldr	r3, [sp, #4]
    472a:	3b01      	subs	r3, #1
    472c:	9301      	str	r3, [sp, #4]
        while ((hw_timeout > 0) &&
    472e:	9b01      	ldr	r3, [sp, #4]
    4730:	2b00      	cmp	r3, #0
    4732:	dcf4      	bgt.n	471e <twi_tx_start_transfer+0x5e>
        if (p_cb->error)
    4734:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
    4738:	b95b      	cbnz	r3, 4752 <twi_tx_start_transfer+0x92>
    nrfx_err_t ret_code = NRFX_SUCCESS;
    473a:	4813      	ldr	r0, [pc, #76]	; (4788 <twi_tx_start_transfer+0xc8>)
        if (hw_timeout <= 0)
    473c:	9b01      	ldr	r3, [sp, #4]
    473e:	2b00      	cmp	r3, #0
    4740:	dceb      	bgt.n	471a <twi_tx_start_transfer+0x5a>
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    4742:	2300      	movs	r3, #0
    4744:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    4748:	2305      	movs	r3, #5
            ret_code = NRFX_ERROR_INTERNAL;
    474a:	4810      	ldr	r0, [pc, #64]	; (478c <twi_tx_start_transfer+0xcc>)
    474c:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    return ret_code;
    4750:	e7e3      	b.n	471a <twi_tx_start_transfer+0x5a>
    uint32_t error_source = p_reg->ERRORSRC;
    4752:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    4756:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
            if (errorsrc)
    475a:	b18b      	cbz	r3, 4780 <twi_tx_start_transfer+0xc0>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    475c:	4a0c      	ldr	r2, [pc, #48]	; (4790 <twi_tx_start_transfer+0xd0>)
    475e:	480b      	ldr	r0, [pc, #44]	; (478c <twi_tx_start_transfer+0xcc>)
    4760:	f013 0f01 	tst.w	r3, #1
    4764:	bf18      	it	ne
    4766:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    4768:	f013 0f02 	tst.w	r3, #2
    476c:	f102 0201 	add.w	r2, r2, #1
    4770:	bf18      	it	ne
    4772:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    4774:	f013 0f04 	tst.w	r3, #4
    4778:	4b06      	ldr	r3, [pc, #24]	; (4794 <twi_tx_start_transfer+0xd4>)
    477a:	bf18      	it	ne
    477c:	4618      	movne	r0, r3
    477e:	e7dd      	b.n	473c <twi_tx_start_transfer+0x7c>
                ret_code = NRFX_ERROR_INTERNAL;
    4780:	4802      	ldr	r0, [pc, #8]	; (478c <twi_tx_start_transfer+0xcc>)
    4782:	e7db      	b.n	473c <twi_tx_start_transfer+0x7c>
    4784:	000186a0 	.word	0x000186a0
    4788:	0bad0000 	.word	0x0bad0000
    478c:	0bad0001 	.word	0x0bad0001
    4790:	0bae0000 	.word	0x0bae0000
    4794:	0bae0002 	.word	0x0bae0002

00004798 <twi_rx_start_transfer>:

static nrfx_err_t twi_rx_start_transfer(NRF_TWI_Type        * p_twi,
                                        twi_control_block_t * p_cb)
{
    4798:	b537      	push	{r0, r1, r2, r4, r5, lr}
    nrfx_err_t ret_code = NRFX_SUCCESS;
    volatile int32_t hw_timeout;

    hw_timeout = HW_TIMEOUT;
    479a:	4b34      	ldr	r3, [pc, #208]	; (486c <twi_rx_start_transfer+0xd4>)
    479c:	9301      	str	r3, [sp, #4]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    479e:	2300      	movs	r3, #0
    47a0:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    47a4:	f8d0 2104 	ldr.w	r2, [r0, #260]	; 0x104
    47a8:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
    47ac:	f8d0 2124 	ldr.w	r2, [r0, #292]	; 0x124
    47b0:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    47b4:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    47b8:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    47bc:	f8d0 2108 	ldr.w	r2, [r0, #264]	; 0x108
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_STOPPED);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);

    p_cb->bytes_transferred = 0;
    47c0:	634b      	str	r3, [r1, #52]	; 0x34
    p_cb->error             = false;
    47c2:	f881 302f 	strb.w	r3, [r1, #47]	; 0x2f

    if ((p_cb->curr_length == 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    47c6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    47c8:	2b01      	cmp	r3, #1
{
    47ca:	4604      	mov	r4, r0
    47cc:	460d      	mov	r5, r1
    if ((p_cb->curr_length == 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    47ce:	d117      	bne.n	4800 <twi_rx_start_transfer+0x68>
    47d0:	6a0b      	ldr	r3, [r1, #32]
    47d2:	065b      	lsls	r3, r3, #25
    47d4:	d414      	bmi.n	4800 <twi_rx_start_transfer+0x68>
    p_reg->SHORTS = mask;
    47d6:	2302      	movs	r3, #2
    47d8:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    47dc:	2301      	movs	r3, #1
    47de:	6223      	str	r3, [r4, #32]
        nrf_twi_shorts_set(p_twi, NRF_TWI_SHORT_BB_SUSPEND_MASK);
    }
    // In case TWI is suspended resume its operation.
    nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_RESUME);

    if (p_cb->prev_suspend != TWI_SUSPEND_RX)
    47e0:	f895 202d 	ldrb.w	r2, [r5, #45]	; 0x2d
    47e4:	2a02      	cmp	r2, #2
    47e6:	bf18      	it	ne
    47e8:	6023      	strne	r3, [r4, #0]
    {
        nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_STARTRX);
    }

    if (p_cb->handler)
    47ea:	682b      	ldr	r3, [r5, #0]
    47ec:	b193      	cbz	r3, 4814 <twi_rx_start_transfer+0x7c>
    {
        p_cb->int_mask = NRF_TWI_INT_STOPPED_MASK   |
    47ee:	f240 2386 	movw	r3, #646	; 0x286
    47f2:	60ab      	str	r3, [r5, #8]
                        NRF_TWI_INT_ERROR_MASK     |
                        NRF_TWI_INT_TXDSENT_MASK   |
                        NRF_TWI_INT_RXDREADY_MASK;
        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    47f4:	68ab      	ldr	r3, [r5, #8]
    nrfx_err_t ret_code = NRFX_SUCCESS;
    47f6:	481e      	ldr	r0, [pc, #120]	; (4870 <twi_rx_start_transfer+0xd8>)
    p_reg->INTENSET = mask;
    47f8:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
            nrf_twi_enable(p_twi);
            ret_code = NRFX_ERROR_INTERNAL;
        }
    }
    return ret_code;
}
    47fc:	b003      	add	sp, #12
    47fe:	bd30      	pop	{r4, r5, pc}
    p_reg->SHORTS = mask;
    4800:	2301      	movs	r3, #1
    4802:	e7e9      	b.n	47d8 <twi_rx_start_transfer+0x40>
               twi_transfer(p_twi, p_cb))
    4804:	4629      	mov	r1, r5
    4806:	4620      	mov	r0, r4
    4808:	f002 fb88 	bl	6f1c <twi_transfer>
        while ((hw_timeout > 0) &&
    480c:	b128      	cbz	r0, 481a <twi_rx_start_transfer+0x82>
               hw_timeout--;
    480e:	9b01      	ldr	r3, [sp, #4]
    4810:	3b01      	subs	r3, #1
    4812:	9301      	str	r3, [sp, #4]
        while ((hw_timeout > 0) &&
    4814:	9b01      	ldr	r3, [sp, #4]
    4816:	2b00      	cmp	r3, #0
    4818:	dcf4      	bgt.n	4804 <twi_rx_start_transfer+0x6c>
        if (p_cb->error)
    481a:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
    481e:	b95b      	cbnz	r3, 4838 <twi_rx_start_transfer+0xa0>
    nrfx_err_t ret_code = NRFX_SUCCESS;
    4820:	4813      	ldr	r0, [pc, #76]	; (4870 <twi_rx_start_transfer+0xd8>)
        if (hw_timeout <= 0)
    4822:	9b01      	ldr	r3, [sp, #4]
    4824:	2b00      	cmp	r3, #0
    4826:	dce9      	bgt.n	47fc <twi_rx_start_transfer+0x64>
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    4828:	2300      	movs	r3, #0
    482a:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    482e:	2305      	movs	r3, #5
            ret_code = NRFX_ERROR_INTERNAL;
    4830:	4810      	ldr	r0, [pc, #64]	; (4874 <twi_rx_start_transfer+0xdc>)
    4832:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    return ret_code;
    4836:	e7e1      	b.n	47fc <twi_rx_start_transfer+0x64>
    uint32_t error_source = p_reg->ERRORSRC;
    4838:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    483c:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
            if (errorsrc)
    4840:	b18b      	cbz	r3, 4866 <twi_rx_start_transfer+0xce>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    4842:	4a0d      	ldr	r2, [pc, #52]	; (4878 <twi_rx_start_transfer+0xe0>)
    4844:	480b      	ldr	r0, [pc, #44]	; (4874 <twi_rx_start_transfer+0xdc>)
    4846:	f013 0f01 	tst.w	r3, #1
    484a:	bf18      	it	ne
    484c:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    484e:	f013 0f02 	tst.w	r3, #2
    4852:	f102 0201 	add.w	r2, r2, #1
    4856:	bf18      	it	ne
    4858:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    485a:	f013 0f04 	tst.w	r3, #4
    485e:	4b07      	ldr	r3, [pc, #28]	; (487c <twi_rx_start_transfer+0xe4>)
    4860:	bf18      	it	ne
    4862:	4618      	movne	r0, r3
    4864:	e7dd      	b.n	4822 <twi_rx_start_transfer+0x8a>
                ret_code = NRFX_ERROR_INTERNAL;
    4866:	4803      	ldr	r0, [pc, #12]	; (4874 <twi_rx_start_transfer+0xdc>)
    4868:	e7db      	b.n	4822 <twi_rx_start_transfer+0x8a>
    486a:	bf00      	nop
    486c:	000186a0 	.word	0x000186a0
    4870:	0bad0000 	.word	0x0bad0000
    4874:	0bad0001 	.word	0x0bad0001
    4878:	0bae0000 	.word	0x0bae0000
    487c:	0bae0002 	.word	0x0bae0002

00004880 <nrfx_twi_init>:
{
    4880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    twi_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4882:	7907      	ldrb	r7, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    4884:	4d29      	ldr	r5, [pc, #164]	; (492c <nrfx_twi_init+0xac>)
    4886:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    488a:	fb0c fc07 	mul.w	ip, ip, r7
    488e:	eb05 040c 	add.w	r4, r5, ip
    4892:	f894 602e 	ldrb.w	r6, [r4, #46]	; 0x2e
    4896:	2e00      	cmp	r6, #0
    4898:	d146      	bne.n	4928 <nrfx_twi_init+0xa8>
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    489a:	6800      	ldr	r0, [r0, #0]
    p_cb->p_context       = p_context;
    489c:	6063      	str	r3, [r4, #4]
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    489e:	7b4b      	ldrb	r3, [r1, #13]
    48a0:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    48a4:	7b8b      	ldrb	r3, [r1, #14]
    p_cb->int_mask        = 0;
    48a6:	60a6      	str	r6, [r4, #8]
    p_cb->handler         = event_handler;
    48a8:	f845 200c 	str.w	r2, [r5, ip]
    p_cb->prev_suspend    = TWI_NO_SUSPEND;
    48ac:	f884 602d 	strb.w	r6, [r4, #45]	; 0x2d
    p_cb->repeated        = false;
    48b0:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
    p_cb->busy            = false;
    48b4:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    48b8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    if (!p_config->skip_gpio_cfg)
    48bc:	b9e3      	cbnz	r3, 48f8 <nrfx_twi_init+0x78>
        TWI_PIN_INIT(p_config->scl);
    48be:	680c      	ldr	r4, [r1, #0]
        case 1: return NRF_P1;
    48c0:	4b1b      	ldr	r3, [pc, #108]	; (4930 <nrfx_twi_init+0xb0>)
    *p_pin = pin_number & 0x1F;
    48c2:	f004 061f 	and.w	r6, r4, #31
    return pin_number >> 5;
    48c6:	0964      	lsrs	r4, r4, #5
        case 1: return NRF_P1;
    48c8:	2c01      	cmp	r4, #1
    48ca:	bf18      	it	ne
    48cc:	f04f 4ea0 	movne.w	lr, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    48d0:	f506 74e0 	add.w	r4, r6, #448	; 0x1c0
        case 1: return NRF_P1;
    48d4:	bf08      	it	eq
    48d6:	469e      	moveq	lr, r3
    reg->PIN_CNF[pin_number] = cnf;
    48d8:	f240 6c0c 	movw	ip, #1548	; 0x60c
    48dc:	f84e c024 	str.w	ip, [lr, r4, lsl #2]
        TWI_PIN_INIT(p_config->sda);
    48e0:	684c      	ldr	r4, [r1, #4]
    *p_pin = pin_number & 0x1F;
    48e2:	f004 061f 	and.w	r6, r4, #31
    return pin_number >> 5;
    48e6:	0964      	lsrs	r4, r4, #5
        case 1: return NRF_P1;
    48e8:	2c01      	cmp	r4, #1
    48ea:	bf18      	it	ne
    48ec:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    48f0:	f506 74e0 	add.w	r4, r6, #448	; 0x1c0
    48f4:	f843 c024 	str.w	ip, [r3, r4, lsl #2]
    if (!p_config->skip_psel_cfg)
    48f8:	7bcb      	ldrb	r3, [r1, #15]
    48fa:	b92b      	cbnz	r3, 4908 <nrfx_twi_init+0x88>
        nrf_twi_pins_set(p_twi, p_config->scl, p_config->sda);
    48fc:	e9d1 4300 	ldrd	r4, r3, [r1]
    p_reg->PSEL.SCL = scl_pin;
    4900:	f8c0 4508 	str.w	r4, [r0, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    4904:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        (nrf_twi_frequency_t)p_config->frequency);
    4908:	688b      	ldr	r3, [r1, #8]
    p_reg->FREQUENCY = frequency;
    490a:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
    if (p_cb->handler)
    490e:	b11a      	cbz	r2, 4918 <nrfx_twi_init+0x98>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twi));
    4910:	f340 3007 	sbfx	r0, r0, #12, #8
    4914:	f7fd fb66 	bl	1fe4 <arch_irq_enable>
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4918:	233c      	movs	r3, #60	; 0x3c
    491a:	fb03 5507 	mla	r5, r3, r7, r5
    return err_code;
    491e:	4805      	ldr	r0, [pc, #20]	; (4934 <nrfx_twi_init+0xb4>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4920:	2301      	movs	r3, #1
    4922:	f885 302e 	strb.w	r3, [r5, #46]	; 0x2e
}
    4926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return err_code;
    4928:	4803      	ldr	r0, [pc, #12]	; (4938 <nrfx_twi_init+0xb8>)
    492a:	e7fc      	b.n	4926 <nrfx_twi_init+0xa6>
    492c:	20000d8c 	.word	0x20000d8c
    4930:	50000300 	.word	0x50000300
    4934:	0bad0000 	.word	0x0bad0000
    4938:	0bad0005 	.word	0x0bad0005

0000493c <nrfx_twi_enable>:
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    493c:	6803      	ldr	r3, [r0, #0]
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    493e:	7902      	ldrb	r2, [r0, #4]
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    4940:	2105      	movs	r1, #5
    4942:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    4946:	4b04      	ldr	r3, [pc, #16]	; (4958 <nrfx_twi_enable+0x1c>)
    4948:	213c      	movs	r1, #60	; 0x3c
    494a:	fb01 3302 	mla	r3, r1, r2, r3
    494e:	2202      	movs	r2, #2
    4950:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
}
    4954:	4770      	bx	lr
    4956:	bf00      	nop
    4958:	20000d8c 	.word	0x20000d8c

0000495c <nrfx_twi_disable>:
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    495c:	6802      	ldr	r2, [r0, #0]
    p_reg->INTENCLR = mask;
    495e:	4b0c      	ldr	r3, [pc, #48]	; (4990 <nrfx_twi_disable+0x34>)
{
    4960:	b510      	push	{r4, lr}
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    4962:	7904      	ldrb	r4, [r0, #4]
    4964:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    4968:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    496c:	4b09      	ldr	r3, [pc, #36]	; (4994 <nrfx_twi_disable+0x38>)
    496e:	f021 0103 	bic.w	r1, r1, #3
    4972:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    4976:	2100      	movs	r1, #0
    4978:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    497c:	223c      	movs	r2, #60	; 0x3c
    497e:	fb02 3304 	mla	r3, r2, r4, r3
    4982:	2201      	movs	r2, #1
    4984:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    p_cb->busy = false;
    4988:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
}
    498c:	bd10      	pop	{r4, pc}
    498e:	bf00      	nop
    4990:	00044286 	.word	0x00044286
    4994:	20000d8c 	.word	0x20000d8c

00004998 <nrfx_twi_xfer>:
}

nrfx_err_t nrfx_twi_xfer(nrfx_twi_t const *           p_instance,
                         nrfx_twi_xfer_desc_t const * p_xfer_desc,
                         uint32_t                     flags)
{
    4998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    499c:	4f31      	ldr	r7, [pc, #196]	; (4a64 <nrfx_twi_xfer+0xcc>)

    nrfx_err_t err_code = NRFX_SUCCESS;
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    499e:	7904      	ldrb	r4, [r0, #4]
                           p_xfer_desc->primary_length * sizeof(p_xfer_desc->p_primary_buf[0]));
    NRFX_LOG_DEBUG("Secondary buffer data:");
    NRFX_LOG_HEXDUMP_DEBUG(p_xfer_desc->p_secondary_buf,
                           p_xfer_desc->secondary_length * sizeof(p_xfer_desc->p_secondary_buf[0]));

    err_code = twi_xfer((NRF_TWI_Type  *)p_instance->p_twi, p_cb, p_xfer_desc, flags);
    49a0:	f8d0 9000 	ldr.w	r9, [r0]
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    49a4:	233c      	movs	r3, #60	; 0x3c
    49a6:	fb03 7304 	mla	r3, r3, r4, r7
{
    49aa:	460d      	mov	r5, r1
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    49ac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
    49b0:	2b01      	cmp	r3, #1
{
    49b2:	4694      	mov	ip, r2
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    49b4:	d104      	bne.n	49c0 <nrfx_twi_xfer+0x28>
    49b6:	780b      	ldrb	r3, [r1, #0]
    49b8:	2b01      	cmp	r3, #1
    49ba:	d106      	bne.n	49ca <nrfx_twi_xfer+0x32>
        return NRFX_ERROR_INVALID_STATE;
    49bc:	482a      	ldr	r0, [pc, #168]	; (4a68 <nrfx_twi_xfer+0xd0>)
    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    49be:	e011      	b.n	49e4 <nrfx_twi_xfer+0x4c>
    else if ((p_cb->prev_suspend == TWI_SUSPEND_RX) && (p_xfer_desc->type != NRFX_TWI_XFER_RX))
    49c0:	2b02      	cmp	r3, #2
    49c2:	d102      	bne.n	49ca <nrfx_twi_xfer+0x32>
    49c4:	780b      	ldrb	r3, [r1, #0]
    49c6:	2b01      	cmp	r3, #1
    49c8:	d1f8      	bne.n	49bc <nrfx_twi_xfer+0x24>
    if (p_cb->busy)
    49ca:	263c      	movs	r6, #60	; 0x3c
    p_reg->INTENCLR = mask;
    49cc:	4b27      	ldr	r3, [pc, #156]	; (4a6c <nrfx_twi_xfer+0xd4>)
    49ce:	f8c9 3308 	str.w	r3, [r9, #776]	; 0x308
    49d2:	fb06 7604 	mla	r6, r6, r4, r7
    49d6:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
    49da:	b12b      	cbz	r3, 49e8 <nrfx_twi_xfer+0x50>
        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    49dc:	68b3      	ldr	r3, [r6, #8]
        return err_code;
    49de:	4824      	ldr	r0, [pc, #144]	; (4a70 <nrfx_twi_xfer+0xd8>)
    p_reg->INTENSET = mask;
    49e0:	f8c9 3304 	str.w	r3, [r9, #772]	; 0x304
}
    49e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        p_cb->busy = (TWI_FLAG_NO_HANDLER_IN_USE(flags)) ? false : true;
    49e8:	f08c 0304 	eor.w	r3, ip, #4
    49ec:	f3c3 0380 	ubfx	r3, r3, #2, #1
    49f0:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
    p_cb->flags       = flags;
    49f4:	f8c6 c020 	str.w	ip, [r6, #32]
    p_cb->xfer_desc   = *p_xfer_desc;
    49f8:	46a8      	mov	r8, r5
    49fa:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
    49fe:	f106 0e0c 	add.w	lr, r6, #12
    4a02:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
    4a06:	f8d8 3000 	ldr.w	r3, [r8]
    4a0a:	f8ce 3000 	str.w	r3, [lr]
    p_cb->curr_length = p_xfer_desc->primary_length;
    4a0e:	686b      	ldr	r3, [r5, #4]
    4a10:	62b3      	str	r3, [r6, #40]	; 0x28
    p_cb->p_curr_buf  = p_xfer_desc->p_primary_buf;
    4a12:	68eb      	ldr	r3, [r5, #12]
    4a14:	6273      	str	r3, [r6, #36]	; 0x24
    p_reg->ADDRESS = address;
    4a16:	786b      	ldrb	r3, [r5, #1]
    4a18:	f8c9 3588 	str.w	r3, [r9, #1416]	; 0x588
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    4a1c:	782b      	ldrb	r3, [r5, #0]
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    4a1e:	ebc4 1a04 	rsb	sl, r4, r4, lsl #4
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    4a22:	2b01      	cmp	r3, #1
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    4a24:	eb07 0a8a 	add.w	sl, r7, sl, lsl #2
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    4a28:	d017      	beq.n	4a5a <nrfx_twi_xfer+0xc2>
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    4a2a:	b99b      	cbnz	r3, 4a54 <nrfx_twi_xfer+0xbc>
    4a2c:	f3cc 1c40 	ubfx	ip, ip, #5, #1
        p_cb->curr_tx_no_stop = ((p_xfer_desc->type == NRFX_TWI_XFER_TX) &&
    4a30:	233c      	movs	r3, #60	; 0x3c
    4a32:	fb03 7304 	mla	r3, r3, r4, r7
        err_code = twi_tx_start_transfer(p_twi, p_cb);
    4a36:	4651      	mov	r1, sl
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    4a38:	f883 c02c 	strb.w	ip, [r3, #44]	; 0x2c
        err_code = twi_tx_start_transfer(p_twi, p_cb);
    4a3c:	4648      	mov	r0, r9
    4a3e:	f7ff fe3f 	bl	46c0 <twi_tx_start_transfer>
    if (p_cb->handler == NULL)
    4a42:	233c      	movs	r3, #60	; 0x3c
    4a44:	435c      	muls	r4, r3
    4a46:	193a      	adds	r2, r7, r4
    4a48:	593b      	ldr	r3, [r7, r4]
    4a4a:	2b00      	cmp	r3, #0
    4a4c:	d1ca      	bne.n	49e4 <nrfx_twi_xfer+0x4c>
        p_cb->busy = false;
    4a4e:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
    4a52:	e7c7      	b.n	49e4 <nrfx_twi_xfer+0x4c>
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    4a54:	f04f 0c01 	mov.w	ip, #1
    4a58:	e7ea      	b.n	4a30 <nrfx_twi_xfer+0x98>
        err_code = twi_rx_start_transfer(p_twi, p_cb);
    4a5a:	4651      	mov	r1, sl
    4a5c:	4648      	mov	r0, r9
    4a5e:	f7ff fe9b 	bl	4798 <twi_rx_start_transfer>
    4a62:	e7ee      	b.n	4a42 <nrfx_twi_xfer+0xaa>
    4a64:	20000d8c 	.word	0x20000d8c
    4a68:	0bad0005 	.word	0x0bad0005
    4a6c:	00044286 	.word	0x00044286
    4a70:	0bad000b 	.word	0x0bad000b

00004a74 <nrfx_twi_0_irq_handler>:

}

#if NRFX_CHECK(NRFX_TWI0_ENABLED)
void nrfx_twi_0_irq_handler(void)
{
    4a74:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (twi_transfer(p_twi, p_cb))
    4a76:	4c2b      	ldr	r4, [pc, #172]	; (4b24 <nrfx_twi_0_irq_handler+0xb0>)
    4a78:	482b      	ldr	r0, [pc, #172]	; (4b28 <nrfx_twi_0_irq_handler+0xb4>)
{
    4a7a:	b087      	sub	sp, #28
    if (twi_transfer(p_twi, p_cb))
    4a7c:	4621      	mov	r1, r4
    4a7e:	f002 fa4d 	bl	6f1c <twi_transfer>
    4a82:	2800      	cmp	r0, #0
    4a84:	d140      	bne.n	4b08 <nrfx_twi_0_irq_handler+0x94>
    if (!p_cb->error &&
    4a86:	f894 702f 	ldrb.w	r7, [r4, #47]	; 0x2f
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    4a8a:	f8d4 c020 	ldr.w	ip, [r4, #32]
    if (!p_cb->error &&
    4a8e:	b9ff      	cbnz	r7, 4ad0 <nrfx_twi_0_irq_handler+0x5c>
        ((p_cb->xfer_desc.type == NRFX_TWI_XFER_TXRX) ||
    4a90:	7b23      	ldrb	r3, [r4, #12]
    if (!p_cb->error &&
    4a92:	1e9a      	subs	r2, r3, #2
    4a94:	2a01      	cmp	r2, #1
    4a96:	d81b      	bhi.n	4ad0 <nrfx_twi_0_irq_handler+0x5c>
         (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)) &&
    4a98:	6a61      	ldr	r1, [r4, #36]	; 0x24
    4a9a:	69a2      	ldr	r2, [r4, #24]
    4a9c:	4291      	cmp	r1, r2
    4a9e:	d117      	bne.n	4ad0 <nrfx_twi_0_irq_handler+0x5c>
        p_cb->p_curr_buf      = p_cb->xfer_desc.p_secondary_buf;
    4aa0:	69e2      	ldr	r2, [r4, #28]
    4aa2:	6262      	str	r2, [r4, #36]	; 0x24
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    4aa4:	f3cc 1c40 	ubfx	ip, ip, #5, #1
        p_cb->curr_length     = p_cb->xfer_desc.secondary_length;
    4aa8:	6962      	ldr	r2, [r4, #20]
            (void)twi_tx_start_transfer(p_twi, p_cb);
    4aaa:	481f      	ldr	r0, [pc, #124]	; (4b28 <nrfx_twi_0_irq_handler+0xb4>)
        p_cb->curr_length     = p_cb->xfer_desc.secondary_length;
    4aac:	62a2      	str	r2, [r4, #40]	; 0x28
        if (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)
    4aae:	2b03      	cmp	r3, #3
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    4ab0:	f884 c02c 	strb.w	ip, [r4, #44]	; 0x2c
        p_cb->prev_suspend    = TWI_NO_SUSPEND;
    4ab4:	f884 702d 	strb.w	r7, [r4, #45]	; 0x2d
            (void)twi_tx_start_transfer(p_twi, p_cb);
    4ab8:	4621      	mov	r1, r4
        if (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)
    4aba:	d104      	bne.n	4ac6 <nrfx_twi_0_irq_handler+0x52>
    twi_irq_handler(NRF_TWI0, &m_cb[NRFX_TWI0_INST_IDX]);
}
    4abc:	b007      	add	sp, #28
    4abe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            (void)twi_tx_start_transfer(p_twi, p_cb);
    4ac2:	f7ff bdfd 	b.w	46c0 <twi_tx_start_transfer>
}
    4ac6:	b007      	add	sp, #28
    4ac8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            (void)twi_rx_start_transfer(p_twi, p_cb);
    4acc:	f7ff be64 	b.w	4798 <twi_rx_start_transfer>
        event.xfer_desc = p_cb->xfer_desc;
    4ad0:	4e16      	ldr	r6, [pc, #88]	; (4b2c <nrfx_twi_0_irq_handler+0xb8>)
    4ad2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    4ad4:	ad01      	add	r5, sp, #4
    4ad6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    4ad8:	6833      	ldr	r3, [r6, #0]
    4ada:	602b      	str	r3, [r5, #0]
        if (p_cb->error)
    4adc:	b1ff      	cbz	r7, 4b1e <nrfx_twi_0_irq_handler+0xaa>
    uint32_t error_source = p_reg->ERRORSRC;
    4ade:	4a12      	ldr	r2, [pc, #72]	; (4b28 <nrfx_twi_0_irq_handler+0xb4>)
    4ae0:	f8d2 34c4 	ldr.w	r3, [r2, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    4ae4:	f8c2 34c4 	str.w	r3, [r2, #1220]	; 0x4c4
            if (errorsrc & NRF_TWI_ERROR_ADDRESS_NACK)
    4ae8:	0799      	lsls	r1, r3, #30
    4aea:	d50f      	bpl.n	4b0c <nrfx_twi_0_irq_handler+0x98>
                event.type = NRFX_TWI_EVT_ADDRESS_NACK;
    4aec:	2301      	movs	r3, #1
                event.type = NRFX_TWI_EVT_DATA_NACK;
    4aee:	f88d 3000 	strb.w	r3, [sp]
        p_cb->busy = false;
    4af2:	2300      	movs	r3, #0
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)) || p_cb->error)
    4af4:	f01c 0f04 	tst.w	ip, #4
        p_cb->busy = false;
    4af8:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)) || p_cb->error)
    4afc:	d000      	beq.n	4b00 <nrfx_twi_0_irq_handler+0x8c>
    4afe:	b11f      	cbz	r7, 4b08 <nrfx_twi_0_irq_handler+0x94>
            p_cb->handler(&event, p_cb->p_context);
    4b00:	e9d4 3100 	ldrd	r3, r1, [r4]
    4b04:	4668      	mov	r0, sp
    4b06:	4798      	blx	r3
}
    4b08:	b007      	add	sp, #28
    4b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
            else if (errorsrc & NRF_TWI_ERROR_DATA_NACK)
    4b0c:	075a      	lsls	r2, r3, #29
    4b0e:	d501      	bpl.n	4b14 <nrfx_twi_0_irq_handler+0xa0>
                event.type = NRFX_TWI_EVT_DATA_NACK;
    4b10:	2302      	movs	r3, #2
    4b12:	e7ec      	b.n	4aee <nrfx_twi_0_irq_handler+0x7a>
            else if (errorsrc & NRF_TWI_ERROR_OVERRUN)
    4b14:	07db      	lsls	r3, r3, #31
                event.type = NRFX_TWI_EVT_OVERRUN;
    4b16:	bf4c      	ite	mi
    4b18:	2303      	movmi	r3, #3
                event.type = NRFX_TWI_EVT_BUS_ERROR;
    4b1a:	2304      	movpl	r3, #4
    4b1c:	e7e7      	b.n	4aee <nrfx_twi_0_irq_handler+0x7a>
            event.type = NRFX_TWI_EVT_DONE;
    4b1e:	f88d 7000 	strb.w	r7, [sp]
            NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRFX_TWI_EVT_DONE));
    4b22:	e7e6      	b.n	4af2 <nrfx_twi_0_irq_handler+0x7e>
    4b24:	20000d8c 	.word	0x20000d8c
    4b28:	40003000 	.word	0x40003000
    4b2c:	20000d98 	.word	0x20000d98

00004b30 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    4b30:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    4b32:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    4b36:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
    4b38:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    4b3a:	6002      	str	r2, [r0, #0]
}
    4b3c:	4802      	ldr	r0, [pc, #8]	; (4b48 <nrf_gpio_pin_port_decode+0x18>)
    4b3e:	bf18      	it	ne
    4b40:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    4b44:	4770      	bx	lr
    4b46:	bf00      	nop
    4b48:	50000300 	.word	0x50000300

00004b4c <nrfx_twi_twim_bus_recover>:
                                                  NRF_GPIO_PIN_PULLUP,        \
                                                  NRF_GPIO_PIN_S0D1,          \
                                                  NRF_GPIO_PIN_NOSENSE)

nrfx_err_t nrfx_twi_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    4b4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4b4e:	4606      	mov	r6, r0
    nrf_gpio_pin_set(scl_pin);
    4b50:	f002 fa70 	bl	7034 <nrf_gpio_pin_set>
    nrf_gpio_pin_set(sda_pin);
    4b54:	4608      	mov	r0, r1
    4b56:	f002 fa6d 	bl	7034 <nrf_gpio_pin_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4b5a:	a801      	add	r0, sp, #4
    4b5c:	9601      	str	r6, [sp, #4]
    4b5e:	f7ff ffe7 	bl	4b30 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4b62:	9b01      	ldr	r3, [sp, #4]
    4b64:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
{
    4b68:	460c      	mov	r4, r1
    4b6a:	f240 610d 	movw	r1, #1549	; 0x60d
    4b6e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4b72:	a801      	add	r0, sp, #4
    4b74:	9401      	str	r4, [sp, #4]
    4b76:	f7ff ffdb 	bl	4b30 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4b7a:	9b01      	ldr	r3, [sp, #4]
    4b7c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0

    TWI_TWIM_PIN_CONFIGURE(scl_pin);
    TWI_TWIM_PIN_CONFIGURE(sda_pin);
    NRFX_DELAY_US(4);
    4b80:	2509      	movs	r5, #9
    4b82:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    4b86:	2004      	movs	r0, #4
    4b88:	f002 f907 	bl	6d9a <nrfx_busy_wait>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    4b8c:	2701      	movs	r7, #1
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4b8e:	a801      	add	r0, sp, #4
    4b90:	9401      	str	r4, [sp, #4]
    4b92:	f7ff ffcd 	bl	4b30 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4b96:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    4b98:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4b9c:	40d3      	lsrs	r3, r2

    for (uint8_t i = 0; i < 9; i++)
    {
        if (nrf_gpio_pin_read(sda_pin))
    4b9e:	07db      	lsls	r3, r3, #31
    4ba0:	d415      	bmi.n	4bce <nrfx_twi_twim_bus_recover+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4ba2:	a801      	add	r0, sp, #4
    4ba4:	9601      	str	r6, [sp, #4]
    4ba6:	f7ff ffc3 	bl	4b30 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    4baa:	9b01      	ldr	r3, [sp, #4]
    4bac:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTCLR = clr_mask;
    4bb0:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
        else
        {
            // Pulse CLOCK signal
            nrf_gpio_pin_clear(scl_pin);
            NRFX_DELAY_US(4);
    4bb4:	2004      	movs	r0, #4
    4bb6:	f002 f8f0 	bl	6d9a <nrfx_busy_wait>
            nrf_gpio_pin_set(scl_pin);
    4bba:	4630      	mov	r0, r6
    4bbc:	f002 fa3a 	bl	7034 <nrf_gpio_pin_set>
    for (uint8_t i = 0; i < 9; i++)
    4bc0:	3d01      	subs	r5, #1
            NRFX_DELAY_US(4);
    4bc2:	2004      	movs	r0, #4
    4bc4:	f002 f8e9 	bl	6d9a <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
    4bc8:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    4bcc:	d1df      	bne.n	4b8e <nrfx_twi_twim_bus_recover+0x42>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4bce:	a801      	add	r0, sp, #4
    4bd0:	9401      	str	r4, [sp, #4]
    4bd2:	f7ff ffad 	bl	4b30 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    4bd6:	9a01      	ldr	r2, [sp, #4]
    4bd8:	2301      	movs	r3, #1
    4bda:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    4bdc:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
    }

    // Generate a STOP condition on the bus
    nrf_gpio_pin_clear(sda_pin);
    NRFX_DELAY_US(4);
    4be0:	2004      	movs	r0, #4
    4be2:	f002 f8da 	bl	6d9a <nrfx_busy_wait>
    nrf_gpio_pin_set(sda_pin);
    4be6:	4620      	mov	r0, r4
    4be8:	f002 fa24 	bl	7034 <nrf_gpio_pin_set>
    NRFX_DELAY_US(4);
    4bec:	2004      	movs	r0, #4
    4bee:	f002 f8d4 	bl	6d9a <nrfx_busy_wait>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4bf2:	a801      	add	r0, sp, #4
    4bf4:	9401      	str	r4, [sp, #4]
    4bf6:	f7ff ff9b 	bl	4b30 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4bfa:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    4bfc:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    }
    else
    {
        return NRFX_ERROR_INTERNAL;
    }
}
    4c00:	4803      	ldr	r0, [pc, #12]	; (4c10 <nrfx_twi_twim_bus_recover+0xc4>)
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4c02:	40d3      	lsrs	r3, r2
    4c04:	f003 0301 	and.w	r3, r3, #1
    4c08:	1ac0      	subs	r0, r0, r3
    4c0a:	b003      	add	sp, #12
    4c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c0e:	bf00      	nop
    4c10:	0bad0001 	.word	0x0bad0001

00004c14 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    4c14:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    4c16:	4c14      	ldr	r4, [pc, #80]	; (4c68 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    4c18:	4a14      	ldr	r2, [pc, #80]	; (4c6c <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    4c1a:	4915      	ldr	r1, [pc, #84]	; (4c70 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    4c1c:	2303      	movs	r3, #3
    4c1e:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    4c20:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4c22:	4b14      	ldr	r3, [pc, #80]	; (4c74 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    4c24:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4c26:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    4c28:	f44f 6380 	mov.w	r3, #1024	; 0x400
    4c2c:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    4c2e:	2300      	movs	r3, #0
    4c30:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    4c32:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4c34:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    4c36:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    4c38:	4a0f      	ldr	r2, [pc, #60]	; (4c78 <_DoInit+0x64>)
    4c3a:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    4c3c:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    4c3e:	2210      	movs	r2, #16
    4c40:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    4c42:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    4c44:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4c46:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    4c48:	f001 fc0a 	bl	6460 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4c4c:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    4c50:	490a      	ldr	r1, [pc, #40]	; (4c7c <_DoInit+0x68>)
    4c52:	4620      	mov	r0, r4
    4c54:	f001 fc04 	bl	6460 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4c58:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    4c5c:	2320      	movs	r3, #32
    4c5e:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4c60:	f3bf 8f5f 	dmb	sy
}
    4c64:	bd10      	pop	{r4, pc}
    4c66:	bf00      	nop
    4c68:	20000dc8 	.word	0x20000dc8
    4c6c:	00007ba6 	.word	0x00007ba6
    4c70:	00007baf 	.word	0x00007baf
    4c74:	200010a9 	.word	0x200010a9
    4c78:	20001099 	.word	0x20001099
    4c7c:	00007bb3 	.word	0x00007bb3

00004c80 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4c80:	4b0e      	ldr	r3, [pc, #56]	; (4cbc <z_sys_init_run_level+0x3c>)
{
    4c82:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4c84:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    4c88:	3001      	adds	r0, #1
    4c8a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    4c8e:	42a6      	cmp	r6, r4
    4c90:	d800      	bhi.n	4c94 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    4c92:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    4c94:	e9d4 3500 	ldrd	r3, r5, [r4]
    4c98:	4628      	mov	r0, r5
    4c9a:	4798      	blx	r3
		if (dev != NULL) {
    4c9c:	b165      	cbz	r5, 4cb8 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    4c9e:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    4ca0:	b130      	cbz	r0, 4cb0 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    4ca2:	2800      	cmp	r0, #0
    4ca4:	bfb8      	it	lt
    4ca6:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    4ca8:	28ff      	cmp	r0, #255	; 0xff
    4caa:	bfa8      	it	ge
    4cac:	20ff      	movge	r0, #255	; 0xff
    4cae:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    4cb0:	785a      	ldrb	r2, [r3, #1]
    4cb2:	f042 0201 	orr.w	r2, r2, #1
    4cb6:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4cb8:	3408      	adds	r4, #8
    4cba:	e7e8      	b.n	4c8e <z_sys_init_run_level+0xe>
    4cbc:	00007874 	.word	0x00007874

00004cc0 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    4cc0:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    4cc2:	4b0a      	ldr	r3, [pc, #40]	; (4cec <bg_thread_main+0x2c>)
    4cc4:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4cc6:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    4cc8:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4cca:	f7ff ffd9 	bl	4c80 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    4cce:	f001 f81b 	bl	5d08 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    4cd2:	2003      	movs	r0, #3
    4cd4:	f7ff ffd4 	bl	4c80 <z_sys_init_run_level>

	z_init_static_threads();
    4cd8:	f000 f968 	bl	4fac <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    4cdc:	f7fb feae 	bl	a3c <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    4ce0:	4a03      	ldr	r2, [pc, #12]	; (4cf0 <bg_thread_main+0x30>)
    4ce2:	7b13      	ldrb	r3, [r2, #12]
    4ce4:	f023 0301 	bic.w	r3, r3, #1
    4ce8:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4cea:	bd08      	pop	{r3, pc}
    4cec:	200014a9 	.word	0x200014a9
    4cf0:	200006d0 	.word	0x200006d0

00004cf4 <z_bss_zero>:
{
    4cf4:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    4cf6:	4803      	ldr	r0, [pc, #12]	; (4d04 <z_bss_zero+0x10>)
    4cf8:	4a03      	ldr	r2, [pc, #12]	; (4d08 <z_bss_zero+0x14>)
    4cfa:	2100      	movs	r1, #0
    4cfc:	1a12      	subs	r2, r2, r0
    4cfe:	f002 f9d3 	bl	70a8 <z_early_memset>
}
    4d02:	bd08      	pop	{r3, pc}
    4d04:	20000200 	.word	0x20000200
    4d08:	200014ac 	.word	0x200014ac

00004d0c <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    4d0c:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    4d0e:	2300      	movs	r3, #0
{
    4d10:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    4d12:	2201      	movs	r2, #1
    4d14:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    4d18:	4e13      	ldr	r6, [pc, #76]	; (4d68 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4d1a:	4d14      	ldr	r5, [pc, #80]	; (4d6c <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    4d1c:	9301      	str	r3, [sp, #4]
    4d1e:	220f      	movs	r2, #15
    4d20:	e9cd 3202 	strd	r3, r2, [sp, #8]
    4d24:	4912      	ldr	r1, [pc, #72]	; (4d70 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4d26:	2318      	movs	r3, #24
    4d28:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    4d2c:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    4d30:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    4d32:	f44f 70b0 	mov.w	r0, #352	; 0x160
    4d36:	fb00 1104 	mla	r1, r0, r4, r1
    4d3a:	4b0e      	ldr	r3, [pc, #56]	; (4d74 <z_init_cpu+0x68>)
    4d3c:	9500      	str	r5, [sp, #0]
    4d3e:	f44f 72a0 	mov.w	r2, #320	; 0x140
    4d42:	4630      	mov	r0, r6
    4d44:	f000 f8d4 	bl	4ef0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4d48:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    4d4a:	480b      	ldr	r0, [pc, #44]	; (4d78 <z_init_cpu+0x6c>)
	_kernel.cpus[id].id = id;
    4d4c:	752c      	strb	r4, [r5, #20]
    4d4e:	f023 0304 	bic.w	r3, r3, #4
    4d52:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    4d54:	f44f 6302 	mov.w	r3, #2080	; 0x820
    4d58:	fb03 0404 	mla	r4, r3, r4, r0
    4d5c:	441c      	add	r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    4d5e:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
    4d60:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    4d62:	b006      	add	sp, #24
    4d64:	bd70      	pop	{r4, r5, r6, pc}
    4d66:	bf00      	nop
    4d68:	20000650 	.word	0x20000650
    4d6c:	20000e70 	.word	0x20000e70
    4d70:	20002d80 	.word	0x20002d80
    4d74:	00005065 	.word	0x00005065
    4d78:	20002ee0 	.word	0x20002ee0

00004d7c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4d7c:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4d7e:	4b2d      	ldr	r3, [pc, #180]	; (4e34 <z_cstart+0xb8>)
    4d80:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4d82:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4d86:	4d2c      	ldr	r5, [pc, #176]	; (4e38 <z_cstart+0xbc>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    4d88:	4e2c      	ldr	r6, [pc, #176]	; (4e3c <z_cstart+0xc0>)
    4d8a:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4d8c:	4f2c      	ldr	r7, [pc, #176]	; (4e40 <z_cstart+0xc4>)
    4d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4d92:	2400      	movs	r4, #0
    4d94:	616b      	str	r3, [r5, #20]
    4d96:	23e0      	movs	r3, #224	; 0xe0
    4d98:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    4d9c:	77ec      	strb	r4, [r5, #31]
    4d9e:	762c      	strb	r4, [r5, #24]
    4da0:	766c      	strb	r4, [r5, #25]
    4da2:	76ac      	strb	r4, [r5, #26]
    4da4:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4da8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4daa:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    4dae:	626b      	str	r3, [r5, #36]	; 0x24
    4db0:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    4db4:	f7fd fb24 	bl	2400 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    4db8:	f7fd f8f6 	bl	1fa8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4dbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4dc0:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    4dc2:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    4dc4:	f7fd fc72 	bl	26ac <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    4dc8:	f7fd fbda 	bl	2580 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    4dcc:	f240 1301 	movw	r3, #257	; 0x101
    4dd0:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    4dd4:	ab06      	add	r3, sp, #24
    4dd6:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    4dd8:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    4ddc:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    4dde:	f002 f93d 	bl	705c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    4de2:	4620      	mov	r0, r4
    4de4:	f7ff ff4c 	bl	4c80 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4de8:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    4dea:	4d16      	ldr	r5, [pc, #88]	; (4e44 <z_cstart+0xc8>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4dec:	f7ff ff48 	bl	4c80 <z_sys_init_run_level>
	z_sched_init();
    4df0:	f000 fc9a 	bl	5728 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4df4:	4b14      	ldr	r3, [pc, #80]	; (4e48 <z_cstart+0xcc>)
	_kernel.ready_q.cache = &z_main_thread;
    4df6:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4df8:	9305      	str	r3, [sp, #20]
    4dfa:	2301      	movs	r3, #1
    4dfc:	4913      	ldr	r1, [pc, #76]	; (4e4c <z_cstart+0xd0>)
    4dfe:	9400      	str	r4, [sp, #0]
    4e00:	e9cd 4303 	strd	r4, r3, [sp, #12]
    4e04:	f44f 6280 	mov.w	r2, #1024	; 0x400
    4e08:	463b      	mov	r3, r7
    4e0a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    4e0e:	4628      	mov	r0, r5
    4e10:	f000 f86e 	bl	4ef0 <z_setup_new_thread>
    4e14:	7b6a      	ldrb	r2, [r5, #13]
    4e16:	4606      	mov	r6, r0
    4e18:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    4e1c:	4628      	mov	r0, r5
    4e1e:	736a      	strb	r2, [r5, #13]
    4e20:	f002 f9e4 	bl	71ec <z_ready_thread>
	z_init_cpu(0);
    4e24:	4620      	mov	r0, r4
    4e26:	f7ff ff71 	bl	4d0c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4e2a:	463a      	mov	r2, r7
    4e2c:	4631      	mov	r1, r6
    4e2e:	4628      	mov	r0, r5
    4e30:	f7fd f9b4 	bl	219c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    4e34:	20003700 	.word	0x20003700
    4e38:	e000ed00 	.word	0xe000ed00
    4e3c:	20000e70 	.word	0x20000e70
    4e40:	00004cc1 	.word	0x00004cc1
    4e44:	200006d0 	.word	0x200006d0
    4e48:	00007bba 	.word	0x00007bba
    4e4c:	20002960 	.word	0x20002960

00004e50 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    4e50:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4e52:	4b0e      	ldr	r3, [pc, #56]	; (4e8c <init_mem_slab_module+0x3c>)
    4e54:	4c0e      	ldr	r4, [pc, #56]	; (4e90 <init_mem_slab_module+0x40>)
    4e56:	42a3      	cmp	r3, r4
    4e58:	d301      	bcc.n	4e5e <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    4e5a:	2000      	movs	r0, #0
	return rc;
}
    4e5c:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4e5e:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    4e62:	ea41 0200 	orr.w	r2, r1, r0
    4e66:	f012 0203 	ands.w	r2, r2, #3
    4e6a:	d10b      	bne.n	4e84 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    4e6c:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    4e6e:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4e70:	42aa      	cmp	r2, r5
    4e72:	d101      	bne.n	4e78 <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4e74:	331c      	adds	r3, #28
    4e76:	e7ee      	b.n	4e56 <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    4e78:	695e      	ldr	r6, [r3, #20]
    4e7a:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    4e7c:	3201      	adds	r2, #1
		slab->free_list = p;
    4e7e:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    4e80:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    4e82:	e7f5      	b.n	4e70 <init_mem_slab_module+0x20>
	return rc;
    4e84:	f06f 0015 	mvn.w	r0, #21
    4e88:	e7e8      	b.n	4e5c <init_mem_slab_module+0xc>
    4e8a:	bf00      	nop
    4e8c:	200001ac 	.word	0x200001ac
    4e90:	200001ac 	.word	0x200001ac

00004e94 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    4e94:	b537      	push	{r0, r1, r2, r4, r5, lr}
    4e96:	460c      	mov	r4, r1
	__asm__ volatile(
    4e98:	f04f 0520 	mov.w	r5, #32
    4e9c:	f3ef 8111 	mrs	r1, BASEPRI
    4ea0:	f385 8812 	msr	BASEPRI_MAX, r5
    4ea4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    4ea8:	6945      	ldr	r5, [r0, #20]
    4eaa:	b15d      	cbz	r5, 4ec4 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    4eac:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    4eae:	682b      	ldr	r3, [r5, #0]
    4eb0:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    4eb2:	6983      	ldr	r3, [r0, #24]
    4eb4:	3301      	adds	r3, #1
    4eb6:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    4eb8:	2000      	movs	r0, #0
	__asm__ volatile(
    4eba:	f381 8811 	msr	BASEPRI, r1
    4ebe:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    4ec2:	e011      	b.n	4ee8 <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    4ec4:	ea52 0c03 	orrs.w	ip, r2, r3
    4ec8:	d103      	bne.n	4ed2 <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    4eca:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    4ecc:	f06f 000b 	mvn.w	r0, #11
    4ed0:	e7f3      	b.n	4eba <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    4ed2:	e9cd 2300 	strd	r2, r3, [sp]
    4ed6:	4602      	mov	r2, r0
    4ed8:	3008      	adds	r0, #8
    4eda:	f000 fb7b 	bl	55d4 <z_pend_curr>
		if (result == 0) {
    4ede:	b918      	cbnz	r0, 4ee8 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    4ee0:	4b02      	ldr	r3, [pc, #8]	; (4eec <k_mem_slab_alloc+0x58>)
    4ee2:	689b      	ldr	r3, [r3, #8]
    4ee4:	695b      	ldr	r3, [r3, #20]
    4ee6:	6023      	str	r3, [r4, #0]
}
    4ee8:	b003      	add	sp, #12
    4eea:	bd30      	pop	{r4, r5, pc}
    4eec:	20000e70 	.word	0x20000e70

00004ef0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    4ef0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    4ef4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    4ef6:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    4ef8:	2604      	movs	r6, #4
    4efa:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    4efc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    4efe:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    4f00:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    4f04:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4f06:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    4f08:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4f0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    4f0e:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4f10:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    4f14:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    4f16:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    4f1a:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    4f1e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    4f20:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    4f22:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4f24:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4f28:	9202      	str	r2, [sp, #8]
    4f2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4f2c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    4f2e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4f30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4f32:	9200      	str	r2, [sp, #0]
    4f34:	4642      	mov	r2, r8
{
    4f36:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4f38:	f7fd f8fe 	bl	2138 <arch_new_thread>
	if (!_current) {
    4f3c:	4b04      	ldr	r3, [pc, #16]	; (4f50 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    4f3e:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    4f40:	689b      	ldr	r3, [r3, #8]
    4f42:	b103      	cbz	r3, 4f46 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    4f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    4f46:	6723      	str	r3, [r4, #112]	; 0x70
}
    4f48:	4640      	mov	r0, r8
    4f4a:	b004      	add	sp, #16
    4f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4f50:	20000e70 	.word	0x20000e70

00004f54 <z_impl_k_thread_create>:
{
    4f54:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f56:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    4f58:	2700      	movs	r7, #0
    4f5a:	9705      	str	r7, [sp, #20]
    4f5c:	9f10      	ldr	r7, [sp, #64]	; 0x40
    4f5e:	9704      	str	r7, [sp, #16]
    4f60:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4f62:	9703      	str	r7, [sp, #12]
    4f64:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4f66:	9702      	str	r7, [sp, #8]
{
    4f68:	e9dd 6512 	ldrd	r6, r5, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    4f6c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    4f6e:	9701      	str	r7, [sp, #4]
    4f70:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    4f72:	9700      	str	r7, [sp, #0]
{
    4f74:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    4f76:	f7ff ffbb 	bl	4ef0 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    4f7a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    4f7e:	bf08      	it	eq
    4f80:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    4f84:	d005      	beq.n	4f92 <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4f86:	ea55 0306 	orrs.w	r3, r5, r6
    4f8a:	d105      	bne.n	4f98 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    4f8c:	4620      	mov	r0, r4
    4f8e:	f000 fac5 	bl	551c <z_sched_start>
}
    4f92:	4620      	mov	r0, r4
    4f94:	b007      	add	sp, #28
    4f96:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4f98:	4903      	ldr	r1, [pc, #12]	; (4fa8 <z_impl_k_thread_create+0x54>)
    4f9a:	4632      	mov	r2, r6
    4f9c:	462b      	mov	r3, r5
    4f9e:	f104 0018 	add.w	r0, r4, #24
    4fa2:	f000 fd2b 	bl	59fc <z_add_timeout>
    4fa6:	e7f4      	b.n	4f92 <z_impl_k_thread_create+0x3e>
    4fa8:	0000720d 	.word	0x0000720d

00004fac <z_init_static_threads>:
{
    4fac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4fb0:	4c29      	ldr	r4, [pc, #164]	; (5058 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    4fb2:	4d2a      	ldr	r5, [pc, #168]	; (505c <z_init_static_threads+0xb0>)
{
    4fb4:	b087      	sub	sp, #28
    4fb6:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    4fb8:	42ae      	cmp	r6, r5
    4fba:	f104 0430 	add.w	r4, r4, #48	; 0x30
    4fbe:	d30f      	bcc.n	4fe0 <z_init_static_threads+0x34>
	k_sched_lock();
    4fc0:	f000 f9c6 	bl	5350 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    4fc4:	4c24      	ldr	r4, [pc, #144]	; (5058 <z_init_static_threads+0xac>)
    4fc6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 5060 <z_init_static_threads+0xb4>
    4fca:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    4fce:	f240 37e7 	movw	r7, #999	; 0x3e7
    4fd2:	42ac      	cmp	r4, r5
    4fd4:	d320      	bcc.n	5018 <z_init_static_threads+0x6c>
}
    4fd6:	b007      	add	sp, #28
    4fd8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    4fdc:	f000 bb88 	b.w	56f0 <k_sched_unlock>
		z_setup_new_thread(
    4fe0:	f854 3c04 	ldr.w	r3, [r4, #-4]
    4fe4:	9305      	str	r3, [sp, #20]
    4fe6:	f854 3c10 	ldr.w	r3, [r4, #-16]
    4fea:	9304      	str	r3, [sp, #16]
    4fec:	f854 3c14 	ldr.w	r3, [r4, #-20]
    4ff0:	9303      	str	r3, [sp, #12]
    4ff2:	f854 3c18 	ldr.w	r3, [r4, #-24]
    4ff6:	9302      	str	r3, [sp, #8]
    4ff8:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    4ffc:	9301      	str	r3, [sp, #4]
    4ffe:	f854 3c20 	ldr.w	r3, [r4, #-32]
    5002:	9300      	str	r3, [sp, #0]
    5004:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    5008:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    500c:	f7ff ff70 	bl	4ef0 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    5010:	f854 3c30 	ldr.w	r3, [r4, #-48]
    5014:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    5016:	e7ce      	b.n	4fb6 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    5018:	6a63      	ldr	r3, [r4, #36]	; 0x24
    501a:	1c5a      	adds	r2, r3, #1
    501c:	d00d      	beq.n	503a <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    501e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    5022:	2100      	movs	r1, #0
    5024:	4638      	mov	r0, r7
    5026:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    502a:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    502e:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    5032:	d104      	bne.n	503e <z_init_static_threads+0x92>
	z_sched_start(thread);
    5034:	4640      	mov	r0, r8
    5036:	f000 fa71 	bl	551c <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    503a:	3430      	adds	r4, #48	; 0x30
    503c:	e7c9      	b.n	4fd2 <z_init_static_threads+0x26>
    503e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5042:	2300      	movs	r3, #0
    5044:	f7fb f85c 	bl	100 <__aeabi_uldivmod>
    5048:	4602      	mov	r2, r0
    504a:	460b      	mov	r3, r1
    504c:	f108 0018 	add.w	r0, r8, #24
    5050:	4649      	mov	r1, r9
    5052:	f000 fcd3 	bl	59fc <z_add_timeout>
    5056:	e7f0      	b.n	503a <z_init_static_threads+0x8e>
    5058:	200001ac 	.word	0x200001ac
    505c:	200001ac 	.word	0x200001ac
    5060:	0000720d 	.word	0x0000720d

00005064 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    5064:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    5066:	4c0b      	ldr	r4, [pc, #44]	; (5094 <idle+0x30>)
	return !z_sys_post_kernel;
    5068:	4d0b      	ldr	r5, [pc, #44]	; (5098 <idle+0x34>)
	__asm__ volatile(
    506a:	f04f 0220 	mov.w	r2, #32
    506e:	f3ef 8311 	mrs	r3, BASEPRI
    5072:	f382 8812 	msr	BASEPRI_MAX, r2
    5076:	f3bf 8f6f 	isb	sy
    507a:	f002 f956 	bl	732a <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    507e:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    5080:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    5082:	b913      	cbnz	r3, 508a <idle+0x26>
	arch_cpu_idle();
    5084:	f7fc ff96 	bl	1fb4 <arch_cpu_idle>
}
    5088:	e7ef      	b.n	506a <idle+0x6>
    508a:	f7fc fde9 	bl	1c60 <pm_system_suspend>
    508e:	2800      	cmp	r0, #0
    5090:	d1eb      	bne.n	506a <idle+0x6>
    5092:	e7f7      	b.n	5084 <idle+0x20>
    5094:	20000e70 	.word	0x20000e70
    5098:	200014a9 	.word	0x200014a9

0000509c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    509c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    50a0:	4604      	mov	r4, r0
    50a2:	4617      	mov	r7, r2
    50a4:	461e      	mov	r6, r3
    50a6:	f04f 0320 	mov.w	r3, #32
    50aa:	f3ef 8811 	mrs	r8, BASEPRI
    50ae:	f383 8812 	msr	BASEPRI_MAX, r3
    50b2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    50b6:	68c3      	ldr	r3, [r0, #12]
    50b8:	4a32      	ldr	r2, [pc, #200]	; (5184 <z_impl_k_mutex_lock+0xe8>)
    50ba:	b16b      	cbz	r3, 50d8 <z_impl_k_mutex_lock+0x3c>
    50bc:	6880      	ldr	r0, [r0, #8]
    50be:	6891      	ldr	r1, [r2, #8]
    50c0:	4288      	cmp	r0, r1
    50c2:	d019      	beq.n	50f8 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    50c4:	ea57 0306 	orrs.w	r3, r7, r6
    50c8:	d118      	bne.n	50fc <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    50ca:	f388 8811 	msr	BASEPRI, r8
    50ce:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    50d2:	f06f 000f 	mvn.w	r0, #15
    50d6:	e00c      	b.n	50f2 <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    50d8:	6891      	ldr	r1, [r2, #8]
    50da:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    50de:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    50e0:	3301      	adds	r3, #1
    50e2:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    50e4:	6893      	ldr	r3, [r2, #8]
    50e6:	60a3      	str	r3, [r4, #8]
    50e8:	f388 8811 	msr	BASEPRI, r8
    50ec:	f3bf 8f6f 	isb	sy
		return 0;
    50f0:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    50f2:	b002      	add	sp, #8
    50f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    50f8:	6921      	ldr	r1, [r4, #16]
    50fa:	e7f0      	b.n	50de <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    50fc:	f991 100e 	ldrsb.w	r1, [r1, #14]
    5100:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    5104:	4299      	cmp	r1, r3
    5106:	bfa8      	it	ge
    5108:	4619      	movge	r1, r3
    510a:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    510e:	4291      	cmp	r1, r2
    5110:	bfb8      	it	lt
    5112:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    5114:	428b      	cmp	r3, r1
    5116:	dd2e      	ble.n	5176 <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    5118:	f002 f81b 	bl	7152 <adjust_owner_prio.isra.0>
    511c:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    511e:	e9cd 7600 	strd	r7, r6, [sp]
    5122:	4819      	ldr	r0, [pc, #100]	; (5188 <z_impl_k_mutex_lock+0xec>)
    5124:	4622      	mov	r2, r4
    5126:	4641      	mov	r1, r8
    5128:	f000 fa54 	bl	55d4 <z_pend_curr>
	if (got_mutex == 0) {
    512c:	2800      	cmp	r0, #0
    512e:	d0e0      	beq.n	50f2 <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    5130:	f04f 0320 	mov.w	r3, #32
    5134:	f3ef 8611 	mrs	r6, BASEPRI
    5138:	f383 8812 	msr	BASEPRI_MAX, r3
    513c:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    5140:	6823      	ldr	r3, [r4, #0]
    5142:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5144:	429c      	cmp	r4, r3
    5146:	d00a      	beq.n	515e <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    5148:	b14b      	cbz	r3, 515e <z_impl_k_mutex_lock+0xc2>
    514a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    514e:	4299      	cmp	r1, r3
    5150:	bfa8      	it	ge
    5152:	4619      	movge	r1, r3
    5154:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    5158:	4299      	cmp	r1, r3
    515a:	bfb8      	it	lt
    515c:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    515e:	68a0      	ldr	r0, [r4, #8]
    5160:	f001 fff7 	bl	7152 <adjust_owner_prio.isra.0>
    5164:	b900      	cbnz	r0, 5168 <z_impl_k_mutex_lock+0xcc>
	if (resched) {
    5166:	b145      	cbz	r5, 517a <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    5168:	4807      	ldr	r0, [pc, #28]	; (5188 <z_impl_k_mutex_lock+0xec>)
    516a:	4631      	mov	r1, r6
    516c:	f000 f8de 	bl	532c <z_reschedule>
	return -EAGAIN;
    5170:	f06f 000a 	mvn.w	r0, #10
    5174:	e7bd      	b.n	50f2 <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    5176:	2500      	movs	r5, #0
    5178:	e7d1      	b.n	511e <z_impl_k_mutex_lock+0x82>
	__asm__ volatile(
    517a:	f386 8811 	msr	BASEPRI, r6
    517e:	f3bf 8f6f 	isb	sy
    5182:	e7f5      	b.n	5170 <z_impl_k_mutex_lock+0xd4>
    5184:	20000e70 	.word	0x20000e70
    5188:	200014aa 	.word	0x200014aa

0000518c <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    518c:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    518e:	6883      	ldr	r3, [r0, #8]
{
    5190:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    5192:	2b00      	cmp	r3, #0
    5194:	d032      	beq.n	51fc <z_impl_k_mutex_unlock+0x70>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    5196:	4a1c      	ldr	r2, [pc, #112]	; (5208 <z_impl_k_mutex_unlock+0x7c>)
    5198:	6892      	ldr	r2, [r2, #8]
    519a:	4293      	cmp	r3, r2
    519c:	d131      	bne.n	5202 <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    519e:	7bda      	ldrb	r2, [r3, #15]
    51a0:	3a01      	subs	r2, #1
    51a2:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    51a4:	68c3      	ldr	r3, [r0, #12]
    51a6:	2b01      	cmp	r3, #1
    51a8:	d905      	bls.n	51b6 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    51aa:	3b01      	subs	r3, #1
    51ac:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    51ae:	f000 fa9f 	bl	56f0 <k_sched_unlock>

	return 0;
    51b2:	2000      	movs	r0, #0
}
    51b4:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    51b6:	f04f 0320 	mov.w	r3, #32
    51ba:	f3ef 8511 	mrs	r5, BASEPRI
    51be:	f383 8812 	msr	BASEPRI_MAX, r3
    51c2:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    51c6:	6901      	ldr	r1, [r0, #16]
    51c8:	6880      	ldr	r0, [r0, #8]
    51ca:	f001 ffc2 	bl	7152 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    51ce:	4620      	mov	r0, r4
    51d0:	f002 f87d 	bl	72ce <z_unpend_first_thread>
	mutex->owner = new_owner;
    51d4:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    51d6:	b158      	cbz	r0, 51f0 <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    51d8:	f990 200e 	ldrsb.w	r2, [r0, #14]
    51dc:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    51de:	2200      	movs	r2, #0
    51e0:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    51e2:	f002 f803 	bl	71ec <z_ready_thread>
		z_reschedule(&lock, key);
    51e6:	4809      	ldr	r0, [pc, #36]	; (520c <z_impl_k_mutex_unlock+0x80>)
    51e8:	4629      	mov	r1, r5
    51ea:	f000 f89f 	bl	532c <z_reschedule>
    51ee:	e7de      	b.n	51ae <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    51f0:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    51f2:	f385 8811 	msr	BASEPRI, r5
    51f6:	f3bf 8f6f 	isb	sy
    51fa:	e7d8      	b.n	51ae <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    51fc:	f06f 0015 	mvn.w	r0, #21
    5200:	e7d8      	b.n	51b4 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    5202:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5206:	e7d5      	b.n	51b4 <z_impl_k_mutex_unlock+0x28>
    5208:	20000e70 	.word	0x20000e70
    520c:	200014aa 	.word	0x200014aa

00005210 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    5210:	b538      	push	{r3, r4, r5, lr}
    5212:	4604      	mov	r4, r0
	__asm__ volatile(
    5214:	f04f 0320 	mov.w	r3, #32
    5218:	f3ef 8511 	mrs	r5, BASEPRI
    521c:	f383 8812 	msr	BASEPRI_MAX, r3
    5220:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    5224:	f002 f853 	bl	72ce <z_unpend_first_thread>

	if (thread != NULL) {
    5228:	b148      	cbz	r0, 523e <z_impl_k_sem_give+0x2e>
    522a:	2200      	movs	r2, #0
    522c:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    522e:	f001 ffdd 	bl	71ec <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    5232:	4629      	mov	r1, r5
    5234:	4805      	ldr	r0, [pc, #20]	; (524c <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    5236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    523a:	f000 b877 	b.w	532c <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    523e:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    5242:	429a      	cmp	r2, r3
    5244:	bf18      	it	ne
    5246:	3301      	addne	r3, #1
    5248:	60a3      	str	r3, [r4, #8]
}
    524a:	e7f2      	b.n	5232 <z_impl_k_sem_give+0x22>
    524c:	200014aa 	.word	0x200014aa

00005250 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    5250:	b513      	push	{r0, r1, r4, lr}
    5252:	f04f 0420 	mov.w	r4, #32
    5256:	f3ef 8111 	mrs	r1, BASEPRI
    525a:	f384 8812 	msr	BASEPRI_MAX, r4
    525e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    5262:	6884      	ldr	r4, [r0, #8]
    5264:	b144      	cbz	r4, 5278 <z_impl_k_sem_take+0x28>
		sem->count--;
    5266:	3c01      	subs	r4, #1
    5268:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    526a:	f381 8811 	msr	BASEPRI, r1
    526e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    5272:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    5274:	b002      	add	sp, #8
    5276:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    5278:	ea52 0403 	orrs.w	r4, r2, r3
    527c:	d106      	bne.n	528c <z_impl_k_sem_take+0x3c>
    527e:	f381 8811 	msr	BASEPRI, r1
    5282:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    5286:	f06f 000f 	mvn.w	r0, #15
    528a:	e7f3      	b.n	5274 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    528c:	e9cd 2300 	strd	r2, r3, [sp]
    5290:	4602      	mov	r2, r0
    5292:	4802      	ldr	r0, [pc, #8]	; (529c <z_impl_k_sem_take+0x4c>)
    5294:	f000 f99e 	bl	55d4 <z_pend_curr>
	return ret;
    5298:	e7ec      	b.n	5274 <z_impl_k_sem_take+0x24>
    529a:	bf00      	nop
    529c:	200014aa 	.word	0x200014aa

000052a0 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    52a0:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    52a2:	4d07      	ldr	r5, [pc, #28]	; (52c0 <z_reset_time_slice+0x20>)
    52a4:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    52a6:	b154      	cbz	r4, 52be <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    52a8:	f7fe fc74 	bl	3b94 <sys_clock_elapsed>
    52ac:	4b05      	ldr	r3, [pc, #20]	; (52c4 <z_reset_time_slice+0x24>)
    52ae:	4404      	add	r4, r0
    52b0:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    52b2:	6828      	ldr	r0, [r5, #0]
    52b4:	2100      	movs	r1, #0
	}
}
    52b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    52ba:	f002 b846 	b.w	734a <z_set_timeout_expiry>
}
    52be:	bd38      	pop	{r3, r4, r5, pc}
    52c0:	20000ea0 	.word	0x20000ea0
    52c4:	20000e70 	.word	0x20000e70

000052c8 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    52c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    52ca:	4604      	mov	r4, r0
    52cc:	460d      	mov	r5, r1
	__asm__ volatile(
    52ce:	f04f 0320 	mov.w	r3, #32
    52d2:	f3ef 8711 	mrs	r7, BASEPRI
    52d6:	f383 8812 	msr	BASEPRI_MAX, r3
    52da:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    52de:	4e10      	ldr	r6, [pc, #64]	; (5320 <k_sched_time_slice_set+0x58>)
    52e0:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    52e2:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    52e6:	f240 30e7 	movw	r0, #999	; 0x3e7
    52ea:	6131      	str	r1, [r6, #16]
    52ec:	2300      	movs	r3, #0
    52ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    52f2:	fbe4 010c 	umlal	r0, r1, r4, ip
    52f6:	f7fa ff03 	bl	100 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    52fa:	2c00      	cmp	r4, #0
    52fc:	4b09      	ldr	r3, [pc, #36]	; (5324 <k_sched_time_slice_set+0x5c>)
    52fe:	dc0a      	bgt.n	5316 <k_sched_time_slice_set+0x4e>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
    5300:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    5302:	4b09      	ldr	r3, [pc, #36]	; (5328 <k_sched_time_slice_set+0x60>)
		z_reset_time_slice(_current);
    5304:	68b0      	ldr	r0, [r6, #8]
		slice_max_prio = prio;
    5306:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    5308:	f7ff ffca 	bl	52a0 <z_reset_time_slice>
	__asm__ volatile(
    530c:	f387 8811 	msr	BASEPRI, r7
    5310:	f3bf 8f6f 	isb	sy
	}
}
    5314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_ticks = MAX(2, slice_ticks);
    5316:	2802      	cmp	r0, #2
    5318:	bfb8      	it	lt
    531a:	2002      	movlt	r0, #2
    531c:	e7f0      	b.n	5300 <k_sched_time_slice_set+0x38>
    531e:	bf00      	nop
    5320:	20000e70 	.word	0x20000e70
    5324:	20000ea0 	.word	0x20000ea0
    5328:	20000e9c 	.word	0x20000e9c

0000532c <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    532c:	b949      	cbnz	r1, 5342 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    532e:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    5332:	b930      	cbnz	r0, 5342 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    5334:	4b05      	ldr	r3, [pc, #20]	; (534c <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    5336:	69da      	ldr	r2, [r3, #28]
    5338:	689b      	ldr	r3, [r3, #8]
    533a:	429a      	cmp	r2, r3
    533c:	d001      	beq.n	5342 <z_reschedule+0x16>
	ret = arch_swap(key);
    533e:	f7fc bea7 	b.w	2090 <arch_swap>
    5342:	f381 8811 	msr	BASEPRI, r1
    5346:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    534a:	4770      	bx	lr
    534c:	20000e70 	.word	0x20000e70

00005350 <k_sched_lock>:
	__asm__ volatile(
    5350:	f04f 0320 	mov.w	r3, #32
    5354:	f3ef 8111 	mrs	r1, BASEPRI
    5358:	f383 8812 	msr	BASEPRI_MAX, r3
    535c:	f3bf 8f6f 	isb	sy
    5360:	4b04      	ldr	r3, [pc, #16]	; (5374 <k_sched_lock+0x24>)
    5362:	689a      	ldr	r2, [r3, #8]
    5364:	7bd3      	ldrb	r3, [r2, #15]
    5366:	3b01      	subs	r3, #1
    5368:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    536a:	f381 8811 	msr	BASEPRI, r1
    536e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    5372:	4770      	bx	lr
    5374:	20000e70 	.word	0x20000e70

00005378 <update_cache>:
{
    5378:	b538      	push	{r3, r4, r5, lr}
    537a:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    537c:	480c      	ldr	r0, [pc, #48]	; (53b0 <update_cache+0x38>)
    537e:	4d0d      	ldr	r5, [pc, #52]	; (53b4 <update_cache+0x3c>)
    5380:	f001 ff2e 	bl	71e0 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    5384:	4604      	mov	r4, r0
    5386:	b900      	cbnz	r0, 538a <update_cache+0x12>
    5388:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    538a:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    538c:	b94a      	cbnz	r2, 53a2 <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    538e:	7b5a      	ldrb	r2, [r3, #13]
    5390:	06d2      	lsls	r2, r2, #27
    5392:	d106      	bne.n	53a2 <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    5394:	69a2      	ldr	r2, [r4, #24]
    5396:	b922      	cbnz	r2, 53a2 <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    5398:	89da      	ldrh	r2, [r3, #14]
    539a:	2a7f      	cmp	r2, #127	; 0x7f
    539c:	d901      	bls.n	53a2 <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    539e:	61eb      	str	r3, [r5, #28]
}
    53a0:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    53a2:	429c      	cmp	r4, r3
    53a4:	d002      	beq.n	53ac <update_cache+0x34>
			z_reset_time_slice(thread);
    53a6:	4620      	mov	r0, r4
    53a8:	f7ff ff7a 	bl	52a0 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    53ac:	61ec      	str	r4, [r5, #28]
}
    53ae:	e7f7      	b.n	53a0 <update_cache+0x28>
    53b0:	20000e90 	.word	0x20000e90
    53b4:	20000e70 	.word	0x20000e70

000053b8 <move_thread_to_end_of_prio_q>:
{
    53b8:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    53ba:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    53be:	7b43      	ldrb	r3, [r0, #13]
    53c0:	2a00      	cmp	r2, #0
{
    53c2:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    53c4:	da04      	bge.n	53d0 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    53c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    53ca:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    53cc:	f001 fed0 	bl	7170 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    53d0:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    53d2:	4a15      	ldr	r2, [pc, #84]	; (5428 <move_thread_to_end_of_prio_q+0x70>)
    53d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    53d8:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    53da:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    53de:	f102 0520 	add.w	r5, r2, #32
    53e2:	42ab      	cmp	r3, r5
    53e4:	d01b      	beq.n	541e <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    53e6:	b1d3      	cbz	r3, 541e <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
    53e8:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    53ec:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    53f0:	4286      	cmp	r6, r0
    53f2:	d00f      	beq.n	5414 <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
    53f4:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    53f6:	2800      	cmp	r0, #0
    53f8:	dd0c      	ble.n	5414 <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    53fa:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    53fc:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    5400:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    5402:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    5404:	6890      	ldr	r0, [r2, #8]
    5406:	1a43      	subs	r3, r0, r1
    5408:	4258      	negs	r0, r3
}
    540a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    540e:	4158      	adcs	r0, r3
    5410:	f7ff bfb2 	b.w	5378 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    5414:	42a3      	cmp	r3, r4
    5416:	d002      	beq.n	541e <move_thread_to_end_of_prio_q+0x66>
    5418:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    541a:	2b00      	cmp	r3, #0
    541c:	d1e6      	bne.n	53ec <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
    541e:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
    5422:	6021      	str	r1, [r4, #0]
	list->tail = node;
    5424:	6251      	str	r1, [r2, #36]	; 0x24
}
    5426:	e7ed      	b.n	5404 <move_thread_to_end_of_prio_q+0x4c>
    5428:	20000e70 	.word	0x20000e70

0000542c <z_time_slice>:
{
    542c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    542e:	f04f 0320 	mov.w	r3, #32
    5432:	f3ef 8511 	mrs	r5, BASEPRI
    5436:	f383 8812 	msr	BASEPRI_MAX, r3
    543a:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    543e:	4b17      	ldr	r3, [pc, #92]	; (549c <z_time_slice+0x70>)
    5440:	4a17      	ldr	r2, [pc, #92]	; (54a0 <z_time_slice+0x74>)
    5442:	689c      	ldr	r4, [r3, #8]
    5444:	6811      	ldr	r1, [r2, #0]
    5446:	428c      	cmp	r4, r1
    5448:	d107      	bne.n	545a <z_time_slice+0x2e>
	z_reset_time_slice(curr);
    544a:	4620      	mov	r0, r4
    544c:	f7ff ff28 	bl	52a0 <z_reset_time_slice>
	__asm__ volatile(
    5450:	f385 8811 	msr	BASEPRI, r5
    5454:	f3bf 8f6f 	isb	sy
}
    5458:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    545a:	2100      	movs	r1, #0
    545c:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    545e:	4a11      	ldr	r2, [pc, #68]	; (54a4 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
    5460:	6812      	ldr	r2, [r2, #0]
    5462:	b1c2      	cbz	r2, 5496 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    5464:	89e2      	ldrh	r2, [r4, #14]
    5466:	2a7f      	cmp	r2, #127	; 0x7f
    5468:	d815      	bhi.n	5496 <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    546a:	7b62      	ldrb	r2, [r4, #13]
    546c:	06d2      	lsls	r2, r2, #27
    546e:	d112      	bne.n	5496 <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    5470:	4a0d      	ldr	r2, [pc, #52]	; (54a8 <z_time_slice+0x7c>)
    5472:	f994 100e 	ldrsb.w	r1, [r4, #14]
    5476:	6812      	ldr	r2, [r2, #0]
    5478:	4291      	cmp	r1, r2
    547a:	db0c      	blt.n	5496 <z_time_slice+0x6a>
	if (slice_time(_current) && sliceable(_current)) {
    547c:	4a0b      	ldr	r2, [pc, #44]	; (54ac <z_time_slice+0x80>)
    547e:	4294      	cmp	r4, r2
    5480:	d009      	beq.n	5496 <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    5482:	691a      	ldr	r2, [r3, #16]
    5484:	4282      	cmp	r2, r0
    5486:	dc03      	bgt.n	5490 <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
    5488:	4620      	mov	r0, r4
    548a:	f7ff ff95 	bl	53b8 <move_thread_to_end_of_prio_q>
    548e:	e7dc      	b.n	544a <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
    5490:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
    5492:	611a      	str	r2, [r3, #16]
    5494:	e7dc      	b.n	5450 <z_time_slice+0x24>
    5496:	2200      	movs	r2, #0
    5498:	e7fb      	b.n	5492 <z_time_slice+0x66>
    549a:	bf00      	nop
    549c:	20000e70 	.word	0x20000e70
    54a0:	20000e98 	.word	0x20000e98
    54a4:	20000ea0 	.word	0x20000ea0
    54a8:	20000e9c 	.word	0x20000e9c
    54ac:	20000650 	.word	0x20000650

000054b0 <ready_thread>:
{
    54b0:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    54b2:	f990 200d 	ldrsb.w	r2, [r0, #13]
    54b6:	7b43      	ldrb	r3, [r0, #13]
    54b8:	2a00      	cmp	r2, #0
    54ba:	db2a      	blt.n	5512 <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    54bc:	06da      	lsls	r2, r3, #27
    54be:	d128      	bne.n	5512 <ready_thread+0x62>
    54c0:	6982      	ldr	r2, [r0, #24]
    54c2:	bb32      	cbnz	r2, 5512 <ready_thread+0x62>
	return list->head == list;
    54c4:	4a14      	ldr	r2, [pc, #80]	; (5518 <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
    54c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
    54ca:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
    54cc:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    54d0:	f102 0520 	add.w	r5, r2, #32
    54d4:	42ab      	cmp	r3, r5
    54d6:	d017      	beq.n	5508 <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    54d8:	b1b3      	cbz	r3, 5508 <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
    54da:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    54de:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    54e2:	428e      	cmp	r6, r1
    54e4:	d00b      	beq.n	54fe <ready_thread+0x4e>
		return b2 - b1;
    54e6:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    54e8:	2900      	cmp	r1, #0
    54ea:	dd08      	ble.n	54fe <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
    54ec:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    54ee:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    54f2:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    54f4:	6058      	str	r0, [r3, #4]
}
    54f6:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    54f8:	2000      	movs	r0, #0
    54fa:	f7ff bf3d 	b.w	5378 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    54fe:	42a3      	cmp	r3, r4
    5500:	d002      	beq.n	5508 <ready_thread+0x58>
    5502:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5504:	2b00      	cmp	r3, #0
    5506:	d1ea      	bne.n	54de <ready_thread+0x2e>
	node->prev = tail;
    5508:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
    550c:	6020      	str	r0, [r4, #0]
	list->tail = node;
    550e:	6250      	str	r0, [r2, #36]	; 0x24
}
    5510:	e7f1      	b.n	54f6 <ready_thread+0x46>
}
    5512:	bc70      	pop	{r4, r5, r6}
    5514:	4770      	bx	lr
    5516:	bf00      	nop
    5518:	20000e70 	.word	0x20000e70

0000551c <z_sched_start>:
{
    551c:	b510      	push	{r4, lr}
	__asm__ volatile(
    551e:	f04f 0220 	mov.w	r2, #32
    5522:	f3ef 8411 	mrs	r4, BASEPRI
    5526:	f382 8812 	msr	BASEPRI_MAX, r2
    552a:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    552e:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    5530:	0751      	lsls	r1, r2, #29
    5532:	d404      	bmi.n	553e <z_sched_start+0x22>
	__asm__ volatile(
    5534:	f384 8811 	msr	BASEPRI, r4
    5538:	f3bf 8f6f 	isb	sy
}
    553c:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    553e:	f022 0204 	bic.w	r2, r2, #4
    5542:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    5544:	f7ff ffb4 	bl	54b0 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    5548:	4621      	mov	r1, r4
    554a:	4802      	ldr	r0, [pc, #8]	; (5554 <z_sched_start+0x38>)
}
    554c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    5550:	f7ff beec 	b.w	532c <z_reschedule>
    5554:	200014aa 	.word	0x200014aa

00005558 <unready_thread>:
{
    5558:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    555a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    555e:	7b43      	ldrb	r3, [r0, #13]
    5560:	2a00      	cmp	r2, #0
{
    5562:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    5564:	da04      	bge.n	5570 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5566:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    556a:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    556c:	f001 fe00 	bl	7170 <sys_dlist_remove>
	update_cache(thread == _current);
    5570:	4b04      	ldr	r3, [pc, #16]	; (5584 <unready_thread+0x2c>)
    5572:	6898      	ldr	r0, [r3, #8]
    5574:	1a43      	subs	r3, r0, r1
    5576:	4258      	negs	r0, r3
    5578:	4158      	adcs	r0, r3
}
    557a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    557e:	f7ff befb 	b.w	5378 <update_cache>
    5582:	bf00      	nop
    5584:	20000e70 	.word	0x20000e70

00005588 <pend>:
{
    5588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    558c:	4606      	mov	r6, r0
    558e:	4615      	mov	r5, r2
    5590:	461c      	mov	r4, r3
	__asm__ volatile(
    5592:	f04f 0320 	mov.w	r3, #32
    5596:	f3ef 8711 	mrs	r7, BASEPRI
    559a:	f383 8812 	msr	BASEPRI_MAX, r3
    559e:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    55a2:	f001 fe55 	bl	7250 <add_to_waitq_locked>
	__asm__ volatile(
    55a6:	f387 8811 	msr	BASEPRI, r7
    55aa:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    55ae:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    55b2:	bf08      	it	eq
    55b4:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    55b8:	d008      	beq.n	55cc <pend+0x44>
    55ba:	462a      	mov	r2, r5
    55bc:	4623      	mov	r3, r4
    55be:	f106 0018 	add.w	r0, r6, #24
    55c2:	4903      	ldr	r1, [pc, #12]	; (55d0 <pend+0x48>)
}
    55c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    55c8:	f000 ba18 	b.w	59fc <z_add_timeout>
    55cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    55d0:	0000720d 	.word	0x0000720d

000055d4 <z_pend_curr>:
{
    55d4:	b510      	push	{r4, lr}
	pending_current = _current;
    55d6:	4b07      	ldr	r3, [pc, #28]	; (55f4 <z_pend_curr+0x20>)
    55d8:	6898      	ldr	r0, [r3, #8]
    55da:	4b07      	ldr	r3, [pc, #28]	; (55f8 <z_pend_curr+0x24>)
{
    55dc:	460c      	mov	r4, r1
	pending_current = _current;
    55de:	6018      	str	r0, [r3, #0]
{
    55e0:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    55e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    55e6:	f7ff ffcf 	bl	5588 <pend>
    55ea:	4620      	mov	r0, r4
}
    55ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    55f0:	f7fc bd4e 	b.w	2090 <arch_swap>
    55f4:	20000e70 	.word	0x20000e70
    55f8:	20000e98 	.word	0x20000e98

000055fc <z_set_prio>:
{
    55fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    55fe:	4604      	mov	r4, r0
	__asm__ volatile(
    5600:	f04f 0320 	mov.w	r3, #32
    5604:	f3ef 8611 	mrs	r6, BASEPRI
    5608:	f383 8812 	msr	BASEPRI_MAX, r3
    560c:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    5610:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5612:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    5614:	b249      	sxtb	r1, r1
    5616:	d133      	bne.n	5680 <z_set_prio+0x84>
		if (need_sched) {
    5618:	6982      	ldr	r2, [r0, #24]
    561a:	bb8a      	cbnz	r2, 5680 <z_set_prio+0x84>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    561c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5620:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    5622:	f001 fda5 	bl	7170 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    5626:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    5628:	4a17      	ldr	r2, [pc, #92]	; (5688 <z_set_prio+0x8c>)
				thread->base.prio = prio;
    562a:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    562c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5630:	7343      	strb	r3, [r0, #13]
    5632:	4610      	mov	r0, r2
    5634:	f850 3f20 	ldr.w	r3, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5638:	4283      	cmp	r3, r0
    563a:	d01b      	beq.n	5674 <z_set_prio+0x78>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    563c:	b1d3      	cbz	r3, 5674 <z_set_prio+0x78>
	return (node == list->tail) ? NULL : node->next;
    563e:	6a57      	ldr	r7, [r2, #36]	; 0x24
	int32_t b2 = thread_2->base.prio;
    5640:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    5644:	42a9      	cmp	r1, r5
    5646:	d010      	beq.n	566a <z_set_prio+0x6e>
		return b2 - b1;
    5648:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    564a:	2d00      	cmp	r5, #0
    564c:	dd0d      	ble.n	566a <z_set_prio+0x6e>
	sys_dnode_t *const prev = successor->prev;
    564e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5650:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5654:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5656:	605c      	str	r4, [r3, #4]
			update_cache(1);
    5658:	2001      	movs	r0, #1
    565a:	f7ff fe8d 	bl	5378 <update_cache>
    565e:	2001      	movs	r0, #1
	__asm__ volatile(
    5660:	f386 8811 	msr	BASEPRI, r6
    5664:	f3bf 8f6f 	isb	sy
}
    5668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    566a:	42bb      	cmp	r3, r7
    566c:	d002      	beq.n	5674 <z_set_prio+0x78>
    566e:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5670:	2b00      	cmp	r3, #0
    5672:	d1e5      	bne.n	5640 <z_set_prio+0x44>
	sys_dnode_t *const tail = list->tail;
    5674:	6a53      	ldr	r3, [r2, #36]	; 0x24
	node->prev = tail;
    5676:	e9c4 0300 	strd	r0, r3, [r4]
	tail->next = node;
    567a:	601c      	str	r4, [r3, #0]
	list->tail = node;
    567c:	6254      	str	r4, [r2, #36]	; 0x24
}
    567e:	e7eb      	b.n	5658 <z_set_prio+0x5c>
			thread->base.prio = prio;
    5680:	73a1      	strb	r1, [r4, #14]
    5682:	2000      	movs	r0, #0
    5684:	e7ec      	b.n	5660 <z_set_prio+0x64>
    5686:	bf00      	nop
    5688:	20000e70 	.word	0x20000e70

0000568c <z_impl_k_thread_suspend>:
{
    568c:	b570      	push	{r4, r5, r6, lr}
    568e:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    5690:	3018      	adds	r0, #24
    5692:	f001 fe34 	bl	72fe <z_abort_timeout>
	__asm__ volatile(
    5696:	f04f 0320 	mov.w	r3, #32
    569a:	f3ef 8611 	mrs	r6, BASEPRI
    569e:	f383 8812 	msr	BASEPRI_MAX, r3
    56a2:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    56a6:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    56aa:	7b63      	ldrb	r3, [r4, #13]
    56ac:	2a00      	cmp	r2, #0
    56ae:	da05      	bge.n	56bc <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    56b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    56b4:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    56b6:	4620      	mov	r0, r4
    56b8:	f001 fd5a 	bl	7170 <sys_dlist_remove>
		update_cache(thread == _current);
    56bc:	4d0b      	ldr	r5, [pc, #44]	; (56ec <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    56be:	7b63      	ldrb	r3, [r4, #13]
    56c0:	68a8      	ldr	r0, [r5, #8]
    56c2:	f043 0310 	orr.w	r3, r3, #16
    56c6:	7363      	strb	r3, [r4, #13]
    56c8:	1b03      	subs	r3, r0, r4
    56ca:	4258      	negs	r0, r3
    56cc:	4158      	adcs	r0, r3
    56ce:	f7ff fe53 	bl	5378 <update_cache>
	__asm__ volatile(
    56d2:	f386 8811 	msr	BASEPRI, r6
    56d6:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    56da:	68ab      	ldr	r3, [r5, #8]
    56dc:	42a3      	cmp	r3, r4
    56de:	d103      	bne.n	56e8 <z_impl_k_thread_suspend+0x5c>
}
    56e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    56e4:	f001 bd72 	b.w	71cc <z_reschedule_unlocked>
}
    56e8:	bd70      	pop	{r4, r5, r6, pc}
    56ea:	bf00      	nop
    56ec:	20000e70 	.word	0x20000e70

000056f0 <k_sched_unlock>:
{
    56f0:	b510      	push	{r4, lr}
	__asm__ volatile(
    56f2:	f04f 0320 	mov.w	r3, #32
    56f6:	f3ef 8411 	mrs	r4, BASEPRI
    56fa:	f383 8812 	msr	BASEPRI_MAX, r3
    56fe:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    5702:	4b08      	ldr	r3, [pc, #32]	; (5724 <k_sched_unlock+0x34>)
    5704:	689a      	ldr	r2, [r3, #8]
    5706:	7bd3      	ldrb	r3, [r2, #15]
    5708:	3301      	adds	r3, #1
    570a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    570c:	2000      	movs	r0, #0
    570e:	f7ff fe33 	bl	5378 <update_cache>
	__asm__ volatile(
    5712:	f384 8811 	msr	BASEPRI, r4
    5716:	f3bf 8f6f 	isb	sy
}
    571a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    571e:	f001 bd55 	b.w	71cc <z_reschedule_unlocked>
    5722:	bf00      	nop
    5724:	20000e70 	.word	0x20000e70

00005728 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    5728:	4b04      	ldr	r3, [pc, #16]	; (573c <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    572a:	2100      	movs	r1, #0
    572c:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    5730:	e9c3 2208 	strd	r2, r2, [r3, #32]
    5734:	4608      	mov	r0, r1
    5736:	f7ff bdc7 	b.w	52c8 <k_sched_time_slice_set>
    573a:	bf00      	nop
    573c:	20000e70 	.word	0x20000e70

00005740 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    5740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    5742:	f04f 0320 	mov.w	r3, #32
    5746:	f3ef 8511 	mrs	r5, BASEPRI
    574a:	f383 8812 	msr	BASEPRI_MAX, r3
    574e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    5752:	491a      	ldr	r1, [pc, #104]	; (57bc <z_impl_k_yield+0x7c>)
    5754:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5756:	7b43      	ldrb	r3, [r0, #13]
    5758:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    575c:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    575e:	f001 fd07 	bl	7170 <sys_dlist_remove>
	}
	queue_thread(_current);
    5762:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    5764:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    5766:	4608      	mov	r0, r1
    5768:	f062 027f 	orn	r2, r2, #127	; 0x7f
    576c:	735a      	strb	r2, [r3, #13]
    576e:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5772:	4282      	cmp	r2, r0
    5774:	d01c      	beq.n	57b0 <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5776:	b1da      	cbz	r2, 57b0 <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
    5778:	6a4f      	ldr	r7, [r1, #36]	; 0x24
	int32_t b1 = thread_1->base.prio;
    577a:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    577e:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
    5782:	42a6      	cmp	r6, r4
    5784:	d00f      	beq.n	57a6 <z_impl_k_yield+0x66>
		return b2 - b1;
    5786:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    5788:	2c00      	cmp	r4, #0
    578a:	dd0c      	ble.n	57a6 <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
    578c:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    578e:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    5792:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    5794:	6053      	str	r3, [r2, #4]
	update_cache(1);
    5796:	2001      	movs	r0, #1
    5798:	f7ff fdee 	bl	5378 <update_cache>
    579c:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    579e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    57a2:	f7fc bc75 	b.w	2090 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    57a6:	42ba      	cmp	r2, r7
    57a8:	d002      	beq.n	57b0 <z_impl_k_yield+0x70>
    57aa:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    57ac:	2a00      	cmp	r2, #0
    57ae:	d1e6      	bne.n	577e <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
    57b0:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	node->prev = tail;
    57b2:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
    57b6:	6013      	str	r3, [r2, #0]
	list->tail = node;
    57b8:	624b      	str	r3, [r1, #36]	; 0x24
}
    57ba:	e7ec      	b.n	5796 <z_impl_k_yield+0x56>
    57bc:	20000e70 	.word	0x20000e70

000057c0 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    57c0:	ea50 0301 	orrs.w	r3, r0, r1
{
    57c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    57c8:	4605      	mov	r5, r0
    57ca:	460e      	mov	r6, r1
	if (ticks == 0) {
    57cc:	d103      	bne.n	57d6 <z_tick_sleep+0x16>
	z_impl_k_yield();
    57ce:	f7ff ffb7 	bl	5740 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    57d2:	2000      	movs	r0, #0
    57d4:	e033      	b.n	583e <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    57d6:	f06f 0401 	mvn.w	r4, #1
    57da:	1a24      	subs	r4, r4, r0
    57dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    57e0:	eb63 0301 	sbc.w	r3, r3, r1
    57e4:	2c01      	cmp	r4, #1
    57e6:	f173 0300 	sbcs.w	r3, r3, #0
    57ea:	da02      	bge.n	57f2 <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    57ec:	f001 fdc7 	bl	737e <sys_clock_tick_get_32>
    57f0:	1944      	adds	r4, r0, r5
    57f2:	f04f 0320 	mov.w	r3, #32
    57f6:	f3ef 8811 	mrs	r8, BASEPRI
    57fa:	f383 8812 	msr	BASEPRI_MAX, r3
    57fe:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    5802:	4f10      	ldr	r7, [pc, #64]	; (5844 <z_tick_sleep+0x84>)
    5804:	4b10      	ldr	r3, [pc, #64]	; (5848 <z_tick_sleep+0x88>)
    5806:	68b8      	ldr	r0, [r7, #8]
    5808:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    580a:	f7ff fea5 	bl	5558 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    580e:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    5810:	490e      	ldr	r1, [pc, #56]	; (584c <z_tick_sleep+0x8c>)
    5812:	462a      	mov	r2, r5
    5814:	4633      	mov	r3, r6
    5816:	3018      	adds	r0, #24
    5818:	f000 f8f0 	bl	59fc <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    581c:	68ba      	ldr	r2, [r7, #8]
    581e:	7b53      	ldrb	r3, [r2, #13]
    5820:	f043 0310 	orr.w	r3, r3, #16
    5824:	7353      	strb	r3, [r2, #13]
    5826:	4640      	mov	r0, r8
    5828:	f7fc fc32 	bl	2090 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    582c:	f001 fda7 	bl	737e <sys_clock_tick_get_32>
    5830:	1a20      	subs	r0, r4, r0
    5832:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    5836:	2801      	cmp	r0, #1
    5838:	f173 0300 	sbcs.w	r3, r3, #0
    583c:	dbc9      	blt.n	57d2 <z_tick_sleep+0x12>
}
    583e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5842:	bf00      	nop
    5844:	20000e70 	.word	0x20000e70
    5848:	20000e98 	.word	0x20000e98
    584c:	0000720d 	.word	0x0000720d

00005850 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5850:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    5854:	bf08      	it	eq
    5856:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    585a:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    585c:	d106      	bne.n	586c <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    585e:	4b08      	ldr	r3, [pc, #32]	; (5880 <z_impl_k_sleep+0x30>)
    5860:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    5862:	f7ff ff13 	bl	568c <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    5866:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    586a:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    586c:	f7ff ffa8 	bl	57c0 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    5870:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    5874:	fb80 0303 	smull	r0, r3, r0, r3
    5878:	0bc0      	lsrs	r0, r0, #15
    587a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    587e:	e7f4      	b.n	586a <z_impl_k_sleep+0x1a>
    5880:	20000e70 	.word	0x20000e70

00005884 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    5884:	4b01      	ldr	r3, [pc, #4]	; (588c <z_impl_z_current_get+0x8>)
    5886:	6898      	ldr	r0, [r3, #8]
    5888:	4770      	bx	lr
    588a:	bf00      	nop
    588c:	20000e70 	.word	0x20000e70

00005890 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    5890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5894:	4604      	mov	r4, r0
    5896:	f04f 0320 	mov.w	r3, #32
    589a:	f3ef 8611 	mrs	r6, BASEPRI
    589e:	f383 8812 	msr	BASEPRI_MAX, r3
    58a2:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    58a6:	7b43      	ldrb	r3, [r0, #13]
    58a8:	071a      	lsls	r2, r3, #28
    58aa:	d505      	bpl.n	58b8 <z_thread_abort+0x28>
	__asm__ volatile(
    58ac:	f386 8811 	msr	BASEPRI, r6
    58b0:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    58b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    58b8:	f023 0220 	bic.w	r2, r3, #32
    58bc:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    58c0:	09d2      	lsrs	r2, r2, #7
    58c2:	d120      	bne.n	5906 <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    58c4:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    58c6:	68a3      	ldr	r3, [r4, #8]
    58c8:	b113      	cbz	r3, 58d0 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    58ca:	4620      	mov	r0, r4
    58cc:	f001 fc58 	bl	7180 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    58d0:	f104 0018 	add.w	r0, r4, #24
    58d4:	f001 fd13 	bl	72fe <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    58d8:	f104 0758 	add.w	r7, r4, #88	; 0x58
    58dc:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    58e0:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    58e2:	42bd      	cmp	r5, r7
    58e4:	d000      	beq.n	58e8 <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    58e6:	b9b5      	cbnz	r5, 5916 <z_thread_abort+0x86>
		update_cache(1);
    58e8:	2001      	movs	r0, #1
    58ea:	f7ff fd45 	bl	5378 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    58ee:	4b10      	ldr	r3, [pc, #64]	; (5930 <z_thread_abort+0xa0>)
    58f0:	689b      	ldr	r3, [r3, #8]
    58f2:	42a3      	cmp	r3, r4
    58f4:	d1da      	bne.n	58ac <z_thread_abort+0x1c>
    58f6:	f3ef 8305 	mrs	r3, IPSR
    58fa:	2b00      	cmp	r3, #0
    58fc:	d1d6      	bne.n	58ac <z_thread_abort+0x1c>
    58fe:	4630      	mov	r0, r6
    5900:	f7fc fbc6 	bl	2090 <arch_swap>
	return ret;
    5904:	e7d2      	b.n	58ac <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5906:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    590a:	f043 0308 	orr.w	r3, r3, #8
    590e:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    5910:	f001 fc2e 	bl	7170 <sys_dlist_remove>
}
    5914:	e7d7      	b.n	58c6 <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    5916:	4628      	mov	r0, r5
    5918:	f001 fc32 	bl	7180 <unpend_thread_no_timeout>
    591c:	f105 0018 	add.w	r0, r5, #24
    5920:	f001 fced 	bl	72fe <z_abort_timeout>
    5924:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    5928:	4628      	mov	r0, r5
    592a:	f7ff fdc1 	bl	54b0 <ready_thread>
    592e:	e7d7      	b.n	58e0 <z_thread_abort+0x50>
    5930:	20000e70 	.word	0x20000e70

00005934 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    5934:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    5936:	4806      	ldr	r0, [pc, #24]	; (5950 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    5938:	4a06      	ldr	r2, [pc, #24]	; (5954 <z_data_copy+0x20>)
    593a:	4907      	ldr	r1, [pc, #28]	; (5958 <z_data_copy+0x24>)
    593c:	1a12      	subs	r2, r2, r0
    593e:	f001 fbb5 	bl	70ac <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    5942:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    5946:	4a05      	ldr	r2, [pc, #20]	; (595c <z_data_copy+0x28>)
    5948:	4905      	ldr	r1, [pc, #20]	; (5960 <z_data_copy+0x2c>)
    594a:	4806      	ldr	r0, [pc, #24]	; (5964 <z_data_copy+0x30>)
    594c:	f001 bbae 	b.w	70ac <z_early_memcpy>
    5950:	20000000 	.word	0x20000000
    5954:	200001fc 	.word	0x200001fc
    5958:	00007bf4 	.word	0x00007bf4
    595c:	00000000 	.word	0x00000000
    5960:	00007bf4 	.word	0x00007bf4
    5964:	20000000 	.word	0x20000000

00005968 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    5968:	4b03      	ldr	r3, [pc, #12]	; (5978 <elapsed+0x10>)
    596a:	681b      	ldr	r3, [r3, #0]
    596c:	b90b      	cbnz	r3, 5972 <elapsed+0xa>
    596e:	f7fe b911 	b.w	3b94 <sys_clock_elapsed>
}
    5972:	2000      	movs	r0, #0
    5974:	4770      	bx	lr
    5976:	bf00      	nop
    5978:	20000ea4 	.word	0x20000ea4

0000597c <next_timeout>:
	return list->head == list;
    597c:	4b10      	ldr	r3, [pc, #64]	; (59c0 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
    597e:	b510      	push	{r4, lr}
    5980:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5982:	429c      	cmp	r4, r3
    5984:	bf08      	it	eq
    5986:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    5988:	f7ff ffee 	bl	5968 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    598c:	b1a4      	cbz	r4, 59b8 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    598e:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    5992:	1a1b      	subs	r3, r3, r0
    5994:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    5998:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    599c:	f170 0200 	sbcs.w	r2, r0, #0
    59a0:	da0a      	bge.n	59b8 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    59a2:	2800      	cmp	r0, #0
    59a4:	bfac      	ite	ge
    59a6:	4618      	movge	r0, r3
    59a8:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    59aa:	4b06      	ldr	r3, [pc, #24]	; (59c4 <next_timeout+0x48>)
    59ac:	691b      	ldr	r3, [r3, #16]
    59ae:	b113      	cbz	r3, 59b6 <next_timeout+0x3a>
    59b0:	4298      	cmp	r0, r3
    59b2:	bfa8      	it	ge
    59b4:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    59b6:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    59b8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    59bc:	e7f5      	b.n	59aa <next_timeout+0x2e>
    59be:	bf00      	nop
    59c0:	2000012c 	.word	0x2000012c
    59c4:	20000e70 	.word	0x20000e70

000059c8 <remove_timeout>:
{
    59c8:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    59ca:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    59cc:	b168      	cbz	r0, 59ea <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    59ce:	4a0a      	ldr	r2, [pc, #40]	; (59f8 <remove_timeout+0x30>)
    59d0:	6852      	ldr	r2, [r2, #4]
    59d2:	4290      	cmp	r0, r2
    59d4:	d009      	beq.n	59ea <remove_timeout+0x22>
	if (next(t) != NULL) {
    59d6:	b143      	cbz	r3, 59ea <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    59d8:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    59dc:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    59e0:	1912      	adds	r2, r2, r4
    59e2:	eb41 0105 	adc.w	r1, r1, r5
    59e6:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    59ea:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    59ec:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    59ee:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    59f0:	2300      	movs	r3, #0
	node->prev = NULL;
    59f2:	e9c0 3300 	strd	r3, r3, [r0]
}
    59f6:	bd30      	pop	{r4, r5, pc}
    59f8:	2000012c 	.word	0x2000012c

000059fc <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    59fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5a00:	bf08      	it	eq
    5a02:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    5a06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5a08:	4604      	mov	r4, r0
    5a0a:	461f      	mov	r7, r3
    5a0c:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5a0e:	d067      	beq.n	5ae0 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    5a10:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    5a12:	f04f 0320 	mov.w	r3, #32
    5a16:	f3ef 8611 	mrs	r6, BASEPRI
    5a1a:	f383 8812 	msr	BASEPRI_MAX, r3
    5a1e:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    5a22:	f06f 0201 	mvn.w	r2, #1
    5a26:	1b53      	subs	r3, r2, r5
    5a28:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
    5a2c:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    5a30:	2b00      	cmp	r3, #0
    5a32:	db1b      	blt.n	5a6c <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    5a34:	4b2b      	ldr	r3, [pc, #172]	; (5ae4 <z_add_timeout+0xe8>)
    5a36:	e9d3 1300 	ldrd	r1, r3, [r3]
    5a3a:	1a52      	subs	r2, r2, r1
    5a3c:	eb6c 0303 	sbc.w	r3, ip, r3
    5a40:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    5a42:	eb63 0307 	sbc.w	r3, r3, r7
    5a46:	2d01      	cmp	r5, #1
    5a48:	f173 0200 	sbcs.w	r2, r3, #0
    5a4c:	bfbc      	itt	lt
    5a4e:	2501      	movlt	r5, #1
    5a50:	2300      	movlt	r3, #0
    5a52:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
    5a56:	4824      	ldr	r0, [pc, #144]	; (5ae8 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
    5a58:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5a5c:	4283      	cmp	r3, r0
    5a5e:	d118      	bne.n	5a92 <z_add_timeout+0x96>
	node->prev = tail;
    5a60:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
    5a64:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    5a68:	6044      	str	r4, [r0, #4]
}
    5a6a:	e026      	b.n	5aba <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    5a6c:	f7ff ff7c 	bl	5968 <elapsed>
    5a70:	3501      	adds	r5, #1
    5a72:	f147 0700 	adc.w	r7, r7, #0
    5a76:	182d      	adds	r5, r5, r0
    5a78:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
    5a7c:	e9c4 5704 	strd	r5, r7, [r4, #16]
    5a80:	e7e9      	b.n	5a56 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    5a82:	1a52      	subs	r2, r2, r1
    5a84:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    5a88:	459c      	cmp	ip, r3
    5a8a:	e9c4 2504 	strd	r2, r5, [r4, #16]
    5a8e:	d0e7      	beq.n	5a60 <z_add_timeout+0x64>
    5a90:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    5a92:	2b00      	cmp	r3, #0
    5a94:	d0e4      	beq.n	5a60 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
    5a96:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
    5a9a:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
    5a9e:	428a      	cmp	r2, r1
    5aa0:	eb75 0e07 	sbcs.w	lr, r5, r7
    5aa4:	daed      	bge.n	5a82 <z_add_timeout+0x86>
				t->dticks -= to->dticks;
    5aa6:	1a8a      	subs	r2, r1, r2
    5aa8:	eb67 0505 	sbc.w	r5, r7, r5
    5aac:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    5ab0:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5ab2:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5ab6:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5ab8:	605c      	str	r4, [r3, #4]
	return list->head == list;
    5aba:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5abc:	4283      	cmp	r3, r0
    5abe:	d00b      	beq.n	5ad8 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    5ac0:	429c      	cmp	r4, r3
    5ac2:	d109      	bne.n	5ad8 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    5ac4:	f7ff ff5a 	bl	597c <next_timeout>

			if (next_time == 0 ||
    5ac8:	b118      	cbz	r0, 5ad2 <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
    5aca:	4b08      	ldr	r3, [pc, #32]	; (5aec <z_add_timeout+0xf0>)
			if (next_time == 0 ||
    5acc:	691b      	ldr	r3, [r3, #16]
    5ace:	4283      	cmp	r3, r0
    5ad0:	d002      	beq.n	5ad8 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
    5ad2:	2100      	movs	r1, #0
    5ad4:	f7fe f82c 	bl	3b30 <sys_clock_set_timeout>
	__asm__ volatile(
    5ad8:	f386 8811 	msr	BASEPRI, r6
    5adc:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    5ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5ae2:	bf00      	nop
    5ae4:	20000750 	.word	0x20000750
    5ae8:	2000012c 	.word	0x2000012c
    5aec:	20000e70 	.word	0x20000e70

00005af0 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    5af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5af4:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    5af6:	f7ff fc99 	bl	542c <z_time_slice>
	__asm__ volatile(
    5afa:	f04f 0320 	mov.w	r3, #32
    5afe:	f3ef 8411 	mrs	r4, BASEPRI
    5b02:	f383 8812 	msr	BASEPRI_MAX, r3
    5b06:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    5b0a:	4e24      	ldr	r6, [pc, #144]	; (5b9c <sys_clock_announce+0xac>)
	return list->head == list;
    5b0c:	f8df 8090 	ldr.w	r8, [pc, #144]	; 5ba0 <sys_clock_announce+0xb0>
    5b10:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    5b12:	4d24      	ldr	r5, [pc, #144]	; (5ba4 <sys_clock_announce+0xb4>)
    5b14:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    5b18:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5b1a:	4540      	cmp	r0, r8
		curr_tick += dt;
    5b1c:	e9d5 1e00 	ldrd	r1, lr, [r5]
    5b20:	ea4f 77e2 	mov.w	r7, r2, asr #31
    5b24:	d00b      	beq.n	5b3e <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    5b26:	b150      	cbz	r0, 5b3e <sys_clock_announce+0x4e>
    5b28:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
    5b2c:	429a      	cmp	r2, r3
    5b2e:	eb77 090c 	sbcs.w	r9, r7, ip
    5b32:	da16      	bge.n	5b62 <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    5b34:	1a9b      	subs	r3, r3, r2
    5b36:	eb6c 0c07 	sbc.w	ip, ip, r7
    5b3a:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    5b3e:	1852      	adds	r2, r2, r1
    5b40:	eb4e 0707 	adc.w	r7, lr, r7
    5b44:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
    5b48:	2500      	movs	r5, #0
    5b4a:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    5b4c:	f7ff ff16 	bl	597c <next_timeout>
    5b50:	4629      	mov	r1, r5
    5b52:	f7fd ffed 	bl	3b30 <sys_clock_set_timeout>
	__asm__ volatile(
    5b56:	f384 8811 	msr	BASEPRI, r4
    5b5a:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    5b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    5b62:	1859      	adds	r1, r3, r1
    5b64:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
    5b68:	1ad3      	subs	r3, r2, r3
    5b6a:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    5b6c:	2200      	movs	r2, #0
    5b6e:	2300      	movs	r3, #0
    5b70:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
    5b74:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
    5b78:	f7ff ff26 	bl	59c8 <remove_timeout>
    5b7c:	f384 8811 	msr	BASEPRI, r4
    5b80:	f3bf 8f6f 	isb	sy
		t->fn(t);
    5b84:	6883      	ldr	r3, [r0, #8]
    5b86:	4798      	blx	r3
	__asm__ volatile(
    5b88:	f04f 0320 	mov.w	r3, #32
    5b8c:	f3ef 8411 	mrs	r4, BASEPRI
    5b90:	f383 8812 	msr	BASEPRI_MAX, r3
    5b94:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    5b98:	e7bc      	b.n	5b14 <sys_clock_announce+0x24>
    5b9a:	bf00      	nop
    5b9c:	20000ea4 	.word	0x20000ea4
    5ba0:	2000012c 	.word	0x2000012c
    5ba4:	20000750 	.word	0x20000750

00005ba8 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    5ba8:	b510      	push	{r4, lr}
    5baa:	f04f 0320 	mov.w	r3, #32
    5bae:	f3ef 8411 	mrs	r4, BASEPRI
    5bb2:	f383 8812 	msr	BASEPRI_MAX, r3
    5bb6:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    5bba:	f7fd ffeb 	bl	3b94 <sys_clock_elapsed>
    5bbe:	4a05      	ldr	r2, [pc, #20]	; (5bd4 <sys_clock_tick_get+0x2c>)
    5bc0:	e9d2 3100 	ldrd	r3, r1, [r2]
    5bc4:	18c0      	adds	r0, r0, r3
    5bc6:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    5bca:	f384 8811 	msr	BASEPRI, r4
    5bce:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    5bd2:	bd10      	pop	{r4, pc}
    5bd4:	20000750 	.word	0x20000750

00005bd8 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    5bd8:	b570      	push	{r4, r5, r6, lr}
    5bda:	4604      	mov	r4, r0
	__asm__ volatile(
    5bdc:	f04f 0320 	mov.w	r3, #32
    5be0:	f3ef 8511 	mrs	r5, BASEPRI
    5be4:	f383 8812 	msr	BASEPRI_MAX, r3
    5be8:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    5bec:	e9d0 320a 	ldrd	r3, r2, [r0, #40]	; 0x28
    5bf0:	3301      	adds	r3, #1
    5bf2:	f142 0200 	adc.w	r2, r2, #0
    5bf6:	2b02      	cmp	r3, #2
    5bf8:	f172 0300 	sbcs.w	r3, r2, #0
    5bfc:	d304      	bcc.n	5c08 <z_timer_expiration_handler+0x30>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    5bfe:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
    5c02:	4917      	ldr	r1, [pc, #92]	; (5c60 <z_timer_expiration_handler+0x88>)
    5c04:	f7ff fefa 	bl	59fc <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    5c08:	6b23      	ldr	r3, [r4, #48]	; 0x30
    5c0a:	3301      	adds	r3, #1
    5c0c:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    5c0e:	6a23      	ldr	r3, [r4, #32]
    5c10:	b173      	cbz	r3, 5c30 <z_timer_expiration_handler+0x58>
	__asm__ volatile(
    5c12:	f385 8811 	msr	BASEPRI, r5
    5c16:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    5c1a:	6a23      	ldr	r3, [r4, #32]
    5c1c:	4620      	mov	r0, r4
    5c1e:	4798      	blx	r3
	__asm__ volatile(
    5c20:	f04f 0320 	mov.w	r3, #32
    5c24:	f3ef 8511 	mrs	r5, BASEPRI
    5c28:	f383 8812 	msr	BASEPRI_MAX, r3
    5c2c:	f3bf 8f6f 	isb	sy
	return list->head == list;
    5c30:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5c34:	42a6      	cmp	r6, r4
    5c36:	d000      	beq.n	5c3a <z_timer_expiration_handler+0x62>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    5c38:	b926      	cbnz	r6, 5c44 <z_timer_expiration_handler+0x6c>
	__asm__ volatile(
    5c3a:	f385 8811 	msr	BASEPRI, r5
    5c3e:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    5c42:	bd70      	pop	{r4, r5, r6, pc}
	z_unpend_thread_no_timeout(thread);
    5c44:	4630      	mov	r0, r6
    5c46:	f001 faa5 	bl	7194 <z_unpend_thread_no_timeout>
    5c4a:	2300      	movs	r3, #0
    5c4c:	67b3      	str	r3, [r6, #120]	; 0x78
    5c4e:	f385 8811 	msr	BASEPRI, r5
    5c52:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    5c56:	4630      	mov	r0, r6
}
    5c58:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
    5c5c:	f001 bac6 	b.w	71ec <z_ready_thread>
    5c60:	00005bd9 	.word	0x00005bd9

00005c64 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    5c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5c68:	4611      	mov	r1, r2
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    5c6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5c6e:	bf08      	it	eq
    5c70:	f1b1 3fff 	cmpeq.w	r1, #4294967295	; 0xffffffff
{
    5c74:	4606      	mov	r6, r0
    5c76:	461c      	mov	r4, r3
    5c78:	e9dd 2008 	ldrd	r2, r0, [sp, #32]
    5c7c:	4689      	mov	r9, r1
    5c7e:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    5c80:	d03e      	beq.n	5d00 <z_impl_k_timer_start+0x9c>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    5c82:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    5c86:	bf08      	it	eq
    5c88:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    5c8c:	4615      	mov	r5, r2
    5c8e:	4607      	mov	r7, r0
    5c90:	d014      	beq.n	5cbc <z_impl_k_timer_start+0x58>
    5c92:	ea50 0302 	orrs.w	r3, r0, r2
    5c96:	d011      	beq.n	5cbc <z_impl_k_timer_start+0x58>
	    Z_TICK_ABS(period.ticks) < 0) {
    5c98:	f06f 0301 	mvn.w	r3, #1
    5c9c:	1a9b      	subs	r3, r3, r2
    5c9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5ca2:	eb63 0300 	sbc.w	r3, r3, r0
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    5ca6:	2b00      	cmp	r3, #0
    5ca8:	da08      	bge.n	5cbc <z_impl_k_timer_start+0x58>
		period.ticks = MAX(period.ticks - 1, 1);
    5caa:	2a02      	cmp	r2, #2
    5cac:	f170 0300 	sbcs.w	r3, r0, #0
    5cb0:	bfbc      	itt	lt
    5cb2:	2502      	movlt	r5, #2
    5cb4:	2700      	movlt	r7, #0
    5cb6:	3d01      	subs	r5, #1
    5cb8:	f147 37ff 	adc.w	r7, r7, #4294967295	; 0xffffffff
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    5cbc:	f06f 0301 	mvn.w	r3, #1
    5cc0:	1a5b      	subs	r3, r3, r1
    5cc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5cc6:	eb63 0304 	sbc.w	r3, r3, r4
    5cca:	2b00      	cmp	r3, #0
    5ccc:	da09      	bge.n	5ce2 <z_impl_k_timer_start+0x7e>
		duration.ticks = MAX(duration.ticks - 1, 0);
    5cce:	2901      	cmp	r1, #1
    5cd0:	f174 0300 	sbcs.w	r3, r4, #0
    5cd4:	bfbc      	itt	lt
    5cd6:	2101      	movlt	r1, #1
    5cd8:	2400      	movlt	r4, #0
    5cda:	f111 39ff 	adds.w	r9, r1, #4294967295	; 0xffffffff
    5cde:	f144 38ff 	adc.w	r8, r4, #4294967295	; 0xffffffff
	}

	(void)z_abort_timeout(&timer->timeout);
    5ce2:	4630      	mov	r0, r6
    5ce4:	f001 fb0b 	bl	72fe <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    5ce8:	2300      	movs	r3, #0
    5cea:	6333      	str	r3, [r6, #48]	; 0x30
	timer->period = period;
    5cec:	e9c6 570a 	strd	r5, r7, [r6, #40]	; 0x28

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    5cf0:	464a      	mov	r2, r9
    5cf2:	4643      	mov	r3, r8
    5cf4:	4630      	mov	r0, r6
    5cf6:	4903      	ldr	r1, [pc, #12]	; (5d04 <z_impl_k_timer_start+0xa0>)
		     duration);
}
    5cf8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    5cfc:	f7ff be7e 	b.w	59fc <z_add_timeout>
}
    5d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5d04:	00005bd9 	.word	0x00005bd9

00005d08 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    5d08:	4a02      	ldr	r2, [pc, #8]	; (5d14 <boot_banner+0xc>)
    5d0a:	4903      	ldr	r1, [pc, #12]	; (5d18 <boot_banner+0x10>)
    5d0c:	4803      	ldr	r0, [pc, #12]	; (5d1c <boot_banner+0x14>)
    5d0e:	f000 ba44 	b.w	619a <printk>
    5d12:	bf00      	nop
    5d14:	000079c3 	.word	0x000079c3
    5d18:	00007bbf 	.word	0x00007bbf
    5d1c:	00007bcc 	.word	0x00007bcc

00005d20 <nrf_cc3xx_platform_init_no_rng>:
    5d20:	b510      	push	{r4, lr}
    5d22:	4c0a      	ldr	r4, [pc, #40]	; (5d4c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    5d24:	6823      	ldr	r3, [r4, #0]
    5d26:	b11b      	cbz	r3, 5d30 <nrf_cc3xx_platform_init_no_rng+0x10>
    5d28:	2301      	movs	r3, #1
    5d2a:	6023      	str	r3, [r4, #0]
    5d2c:	2000      	movs	r0, #0
    5d2e:	bd10      	pop	{r4, pc}
    5d30:	f000 f8ce 	bl	5ed0 <CC_LibInitNoRng>
    5d34:	2800      	cmp	r0, #0
    5d36:	d0f7      	beq.n	5d28 <nrf_cc3xx_platform_init_no_rng+0x8>
    5d38:	3801      	subs	r0, #1
    5d3a:	2806      	cmp	r0, #6
    5d3c:	d803      	bhi.n	5d46 <nrf_cc3xx_platform_init_no_rng+0x26>
    5d3e:	4b04      	ldr	r3, [pc, #16]	; (5d50 <nrf_cc3xx_platform_init_no_rng+0x30>)
    5d40:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    5d44:	bd10      	pop	{r4, pc}
    5d46:	4803      	ldr	r0, [pc, #12]	; (5d54 <nrf_cc3xx_platform_init_no_rng+0x34>)
    5d48:	bd10      	pop	{r4, pc}
    5d4a:	bf00      	nop
    5d4c:	20000ea8 	.word	0x20000ea8
    5d50:	0000788c 	.word	0x0000788c
    5d54:	ffff8ffe 	.word	0xffff8ffe

00005d58 <nrf_cc3xx_platform_abort>:
    5d58:	f3bf 8f4f 	dsb	sy
    5d5c:	4905      	ldr	r1, [pc, #20]	; (5d74 <nrf_cc3xx_platform_abort+0x1c>)
    5d5e:	4b06      	ldr	r3, [pc, #24]	; (5d78 <nrf_cc3xx_platform_abort+0x20>)
    5d60:	68ca      	ldr	r2, [r1, #12]
    5d62:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5d66:	4313      	orrs	r3, r2
    5d68:	60cb      	str	r3, [r1, #12]
    5d6a:	f3bf 8f4f 	dsb	sy
    5d6e:	bf00      	nop
    5d70:	e7fd      	b.n	5d6e <nrf_cc3xx_platform_abort+0x16>
    5d72:	bf00      	nop
    5d74:	e000ed00 	.word	0xe000ed00
    5d78:	05fa0004 	.word	0x05fa0004

00005d7c <CC_PalAbort>:
    5d7c:	b410      	push	{r4}
    5d7e:	4b09      	ldr	r3, [pc, #36]	; (5da4 <CC_PalAbort+0x28>)
    5d80:	4909      	ldr	r1, [pc, #36]	; (5da8 <CC_PalAbort+0x2c>)
    5d82:	4c0a      	ldr	r4, [pc, #40]	; (5dac <CC_PalAbort+0x30>)
    5d84:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    5d88:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    5d8c:	6849      	ldr	r1, [r1, #4]
    5d8e:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    5d92:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    5d96:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    5d9a:	2300      	movs	r3, #0
    5d9c:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    5da0:	bc10      	pop	{r4}
    5da2:	4708      	bx	r1
    5da4:	5002b000 	.word	0x5002b000
    5da8:	20000134 	.word	0x20000134
    5dac:	5002a000 	.word	0x5002a000

00005db0 <nrf_cc3xx_platform_set_abort>:
    5db0:	e9d0 1200 	ldrd	r1, r2, [r0]
    5db4:	4b01      	ldr	r3, [pc, #4]	; (5dbc <nrf_cc3xx_platform_set_abort+0xc>)
    5db6:	e9c3 1200 	strd	r1, r2, [r3]
    5dba:	4770      	bx	lr
    5dbc:	20000134 	.word	0x20000134

00005dc0 <mutex_free>:
    5dc0:	b510      	push	{r4, lr}
    5dc2:	4604      	mov	r4, r0
    5dc4:	b130      	cbz	r0, 5dd4 <mutex_free+0x14>
    5dc6:	6863      	ldr	r3, [r4, #4]
    5dc8:	06db      	lsls	r3, r3, #27
    5dca:	d502      	bpl.n	5dd2 <mutex_free+0x12>
    5dcc:	2300      	movs	r3, #0
    5dce:	6023      	str	r3, [r4, #0]
    5dd0:	6063      	str	r3, [r4, #4]
    5dd2:	bd10      	pop	{r4, pc}
    5dd4:	4b02      	ldr	r3, [pc, #8]	; (5de0 <mutex_free+0x20>)
    5dd6:	4803      	ldr	r0, [pc, #12]	; (5de4 <mutex_free+0x24>)
    5dd8:	685b      	ldr	r3, [r3, #4]
    5dda:	4798      	blx	r3
    5ddc:	e7f3      	b.n	5dc6 <mutex_free+0x6>
    5dde:	bf00      	nop
    5de0:	20000134 	.word	0x20000134
    5de4:	000078a8 	.word	0x000078a8

00005de8 <mutex_lock>:
    5de8:	b1b0      	cbz	r0, 5e18 <mutex_lock+0x30>
    5dea:	6843      	ldr	r3, [r0, #4]
    5dec:	b193      	cbz	r3, 5e14 <mutex_lock+0x2c>
    5dee:	06db      	lsls	r3, r3, #27
    5df0:	d50e      	bpl.n	5e10 <mutex_lock+0x28>
    5df2:	2301      	movs	r3, #1
    5df4:	e850 2f00 	ldrex	r2, [r0]
    5df8:	4619      	mov	r1, r3
    5dfa:	e840 1c00 	strex	ip, r1, [r0]
    5dfe:	f09c 0f00 	teq	ip, #0
    5e02:	d1f7      	bne.n	5df4 <mutex_lock+0xc>
    5e04:	2a01      	cmp	r2, #1
    5e06:	d0f5      	beq.n	5df4 <mutex_lock+0xc>
    5e08:	f3bf 8f5f 	dmb	sy
    5e0c:	2000      	movs	r0, #0
    5e0e:	4770      	bx	lr
    5e10:	4803      	ldr	r0, [pc, #12]	; (5e20 <mutex_lock+0x38>)
    5e12:	4770      	bx	lr
    5e14:	4803      	ldr	r0, [pc, #12]	; (5e24 <mutex_lock+0x3c>)
    5e16:	4770      	bx	lr
    5e18:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    5e1c:	4770      	bx	lr
    5e1e:	bf00      	nop
    5e20:	ffff8fe9 	.word	0xffff8fe9
    5e24:	ffff8fea 	.word	0xffff8fea

00005e28 <mutex_unlock>:
    5e28:	b168      	cbz	r0, 5e46 <mutex_unlock+0x1e>
    5e2a:	6843      	ldr	r3, [r0, #4]
    5e2c:	b13b      	cbz	r3, 5e3e <mutex_unlock+0x16>
    5e2e:	06db      	lsls	r3, r3, #27
    5e30:	d507      	bpl.n	5e42 <mutex_unlock+0x1a>
    5e32:	f3bf 8f5f 	dmb	sy
    5e36:	2300      	movs	r3, #0
    5e38:	6003      	str	r3, [r0, #0]
    5e3a:	4618      	mov	r0, r3
    5e3c:	4770      	bx	lr
    5e3e:	4803      	ldr	r0, [pc, #12]	; (5e4c <mutex_unlock+0x24>)
    5e40:	4770      	bx	lr
    5e42:	4803      	ldr	r0, [pc, #12]	; (5e50 <mutex_unlock+0x28>)
    5e44:	4770      	bx	lr
    5e46:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    5e4a:	4770      	bx	lr
    5e4c:	ffff8fea 	.word	0xffff8fea
    5e50:	ffff8fe9 	.word	0xffff8fe9

00005e54 <mutex_init>:
    5e54:	b510      	push	{r4, lr}
    5e56:	4604      	mov	r4, r0
    5e58:	b120      	cbz	r0, 5e64 <mutex_init+0x10>
    5e5a:	2200      	movs	r2, #0
    5e5c:	2311      	movs	r3, #17
    5e5e:	6022      	str	r2, [r4, #0]
    5e60:	6063      	str	r3, [r4, #4]
    5e62:	bd10      	pop	{r4, pc}
    5e64:	4801      	ldr	r0, [pc, #4]	; (5e6c <mutex_init+0x18>)
    5e66:	f7ff ff89 	bl	5d7c <CC_PalAbort>
    5e6a:	e7f6      	b.n	5e5a <mutex_init+0x6>
    5e6c:	000078d0 	.word	0x000078d0

00005e70 <nrf_cc3xx_platform_set_mutexes>:
    5e70:	b570      	push	{r4, r5, r6, lr}
    5e72:	e9d0 2300 	ldrd	r2, r3, [r0]
    5e76:	4c13      	ldr	r4, [pc, #76]	; (5ec4 <nrf_cc3xx_platform_set_mutexes+0x54>)
    5e78:	4d13      	ldr	r5, [pc, #76]	; (5ec8 <nrf_cc3xx_platform_set_mutexes+0x58>)
    5e7a:	6063      	str	r3, [r4, #4]
    5e7c:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    5e80:	e9c4 3002 	strd	r3, r0, [r4, #8]
    5e84:	6022      	str	r2, [r4, #0]
    5e86:	4b11      	ldr	r3, [pc, #68]	; (5ecc <nrf_cc3xx_platform_set_mutexes+0x5c>)
    5e88:	6808      	ldr	r0, [r1, #0]
    5e8a:	6018      	str	r0, [r3, #0]
    5e8c:	6848      	ldr	r0, [r1, #4]
    5e8e:	6058      	str	r0, [r3, #4]
    5e90:	6888      	ldr	r0, [r1, #8]
    5e92:	6098      	str	r0, [r3, #8]
    5e94:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    5e98:	60d8      	str	r0, [r3, #12]
    5e9a:	6119      	str	r1, [r3, #16]
    5e9c:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    5ea0:	06db      	lsls	r3, r3, #27
    5ea2:	d50d      	bpl.n	5ec0 <nrf_cc3xx_platform_set_mutexes+0x50>
    5ea4:	2300      	movs	r3, #0
    5ea6:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    5eaa:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    5eae:	f505 708a 	add.w	r0, r5, #276	; 0x114
    5eb2:	4790      	blx	r2
    5eb4:	6823      	ldr	r3, [r4, #0]
    5eb6:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    5eba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5ebe:	4718      	bx	r3
    5ec0:	bd70      	pop	{r4, r5, r6, pc}
    5ec2:	bf00      	nop
    5ec4:	20000144 	.word	0x20000144
    5ec8:	20000ec0 	.word	0x20000ec0
    5ecc:	20000154 	.word	0x20000154

00005ed0 <CC_LibInitNoRng>:
    5ed0:	b538      	push	{r3, r4, r5, lr}
    5ed2:	f000 f82f 	bl	5f34 <CC_HalInit>
    5ed6:	b120      	cbz	r0, 5ee2 <CC_LibInitNoRng+0x12>
    5ed8:	2403      	movs	r4, #3
    5eda:	f000 f863 	bl	5fa4 <CC_PalTerminate>
    5ede:	4620      	mov	r0, r4
    5ee0:	bd38      	pop	{r3, r4, r5, pc}
    5ee2:	f000 f831 	bl	5f48 <CC_PalInit>
    5ee6:	b998      	cbnz	r0, 5f10 <CC_LibInitNoRng+0x40>
    5ee8:	f000 f8ac 	bl	6044 <CC_PalPowerSaveModeSelect>
    5eec:	b998      	cbnz	r0, 5f16 <CC_LibInitNoRng+0x46>
    5eee:	4d0f      	ldr	r5, [pc, #60]	; (5f2c <CC_LibInitNoRng+0x5c>)
    5ef0:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    5ef4:	0e1b      	lsrs	r3, r3, #24
    5ef6:	2bf0      	cmp	r3, #240	; 0xf0
    5ef8:	d108      	bne.n	5f0c <CC_LibInitNoRng+0x3c>
    5efa:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    5efe:	4b0c      	ldr	r3, [pc, #48]	; (5f30 <CC_LibInitNoRng+0x60>)
    5f00:	429a      	cmp	r2, r3
    5f02:	d00a      	beq.n	5f1a <CC_LibInitNoRng+0x4a>
    5f04:	2407      	movs	r4, #7
    5f06:	f000 f817 	bl	5f38 <CC_HalTerminate>
    5f0a:	e7e6      	b.n	5eda <CC_LibInitNoRng+0xa>
    5f0c:	2406      	movs	r4, #6
    5f0e:	e7fa      	b.n	5f06 <CC_LibInitNoRng+0x36>
    5f10:	2404      	movs	r4, #4
    5f12:	4620      	mov	r0, r4
    5f14:	bd38      	pop	{r3, r4, r5, pc}
    5f16:	2400      	movs	r4, #0
    5f18:	e7f5      	b.n	5f06 <CC_LibInitNoRng+0x36>
    5f1a:	2001      	movs	r0, #1
    5f1c:	f000 f892 	bl	6044 <CC_PalPowerSaveModeSelect>
    5f20:	4604      	mov	r4, r0
    5f22:	2800      	cmp	r0, #0
    5f24:	d1f7      	bne.n	5f16 <CC_LibInitNoRng+0x46>
    5f26:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    5f2a:	e7d8      	b.n	5ede <CC_LibInitNoRng+0xe>
    5f2c:	5002b000 	.word	0x5002b000
    5f30:	20e00000 	.word	0x20e00000

00005f34 <CC_HalInit>:
    5f34:	2000      	movs	r0, #0
    5f36:	4770      	bx	lr

00005f38 <CC_HalTerminate>:
    5f38:	2000      	movs	r0, #0
    5f3a:	4770      	bx	lr

00005f3c <CC_HalMaskInterrupt>:
    5f3c:	4b01      	ldr	r3, [pc, #4]	; (5f44 <CC_HalMaskInterrupt+0x8>)
    5f3e:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    5f42:	4770      	bx	lr
    5f44:	5002b000 	.word	0x5002b000

00005f48 <CC_PalInit>:
    5f48:	b510      	push	{r4, lr}
    5f4a:	4811      	ldr	r0, [pc, #68]	; (5f90 <CC_PalInit+0x48>)
    5f4c:	f000 f848 	bl	5fe0 <CC_PalMutexCreate>
    5f50:	b100      	cbz	r0, 5f54 <CC_PalInit+0xc>
    5f52:	bd10      	pop	{r4, pc}
    5f54:	480f      	ldr	r0, [pc, #60]	; (5f94 <CC_PalInit+0x4c>)
    5f56:	f000 f843 	bl	5fe0 <CC_PalMutexCreate>
    5f5a:	2800      	cmp	r0, #0
    5f5c:	d1f9      	bne.n	5f52 <CC_PalInit+0xa>
    5f5e:	4c0e      	ldr	r4, [pc, #56]	; (5f98 <CC_PalInit+0x50>)
    5f60:	4620      	mov	r0, r4
    5f62:	f000 f83d 	bl	5fe0 <CC_PalMutexCreate>
    5f66:	2800      	cmp	r0, #0
    5f68:	d1f3      	bne.n	5f52 <CC_PalInit+0xa>
    5f6a:	4b0c      	ldr	r3, [pc, #48]	; (5f9c <CC_PalInit+0x54>)
    5f6c:	480c      	ldr	r0, [pc, #48]	; (5fa0 <CC_PalInit+0x58>)
    5f6e:	601c      	str	r4, [r3, #0]
    5f70:	f000 f836 	bl	5fe0 <CC_PalMutexCreate>
    5f74:	4601      	mov	r1, r0
    5f76:	2800      	cmp	r0, #0
    5f78:	d1eb      	bne.n	5f52 <CC_PalInit+0xa>
    5f7a:	f000 f82d 	bl	5fd8 <CC_PalDmaInit>
    5f7e:	4604      	mov	r4, r0
    5f80:	b108      	cbz	r0, 5f86 <CC_PalInit+0x3e>
    5f82:	4620      	mov	r0, r4
    5f84:	bd10      	pop	{r4, pc}
    5f86:	f000 f83f 	bl	6008 <CC_PalPowerSaveModeInit>
    5f8a:	4620      	mov	r0, r4
    5f8c:	e7fa      	b.n	5f84 <CC_PalInit+0x3c>
    5f8e:	bf00      	nop
    5f90:	2000018c 	.word	0x2000018c
    5f94:	20000180 	.word	0x20000180
    5f98:	20000188 	.word	0x20000188
    5f9c:	20000190 	.word	0x20000190
    5fa0:	20000184 	.word	0x20000184

00005fa4 <CC_PalTerminate>:
    5fa4:	b508      	push	{r3, lr}
    5fa6:	4808      	ldr	r0, [pc, #32]	; (5fc8 <CC_PalTerminate+0x24>)
    5fa8:	f000 f824 	bl	5ff4 <CC_PalMutexDestroy>
    5fac:	4807      	ldr	r0, [pc, #28]	; (5fcc <CC_PalTerminate+0x28>)
    5fae:	f000 f821 	bl	5ff4 <CC_PalMutexDestroy>
    5fb2:	4807      	ldr	r0, [pc, #28]	; (5fd0 <CC_PalTerminate+0x2c>)
    5fb4:	f000 f81e 	bl	5ff4 <CC_PalMutexDestroy>
    5fb8:	4806      	ldr	r0, [pc, #24]	; (5fd4 <CC_PalTerminate+0x30>)
    5fba:	f000 f81b 	bl	5ff4 <CC_PalMutexDestroy>
    5fbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    5fc2:	f000 b80b 	b.w	5fdc <CC_PalDmaTerminate>
    5fc6:	bf00      	nop
    5fc8:	2000018c 	.word	0x2000018c
    5fcc:	20000180 	.word	0x20000180
    5fd0:	20000188 	.word	0x20000188
    5fd4:	20000184 	.word	0x20000184

00005fd8 <CC_PalDmaInit>:
    5fd8:	2000      	movs	r0, #0
    5fda:	4770      	bx	lr

00005fdc <CC_PalDmaTerminate>:
    5fdc:	4770      	bx	lr
    5fde:	bf00      	nop

00005fe0 <CC_PalMutexCreate>:
    5fe0:	b508      	push	{r3, lr}
    5fe2:	4b03      	ldr	r3, [pc, #12]	; (5ff0 <CC_PalMutexCreate+0x10>)
    5fe4:	6802      	ldr	r2, [r0, #0]
    5fe6:	681b      	ldr	r3, [r3, #0]
    5fe8:	6810      	ldr	r0, [r2, #0]
    5fea:	4798      	blx	r3
    5fec:	2000      	movs	r0, #0
    5fee:	bd08      	pop	{r3, pc}
    5ff0:	20000144 	.word	0x20000144

00005ff4 <CC_PalMutexDestroy>:
    5ff4:	b508      	push	{r3, lr}
    5ff6:	4b03      	ldr	r3, [pc, #12]	; (6004 <CC_PalMutexDestroy+0x10>)
    5ff8:	6802      	ldr	r2, [r0, #0]
    5ffa:	685b      	ldr	r3, [r3, #4]
    5ffc:	6810      	ldr	r0, [r2, #0]
    5ffe:	4798      	blx	r3
    6000:	2000      	movs	r0, #0
    6002:	bd08      	pop	{r3, pc}
    6004:	20000144 	.word	0x20000144

00006008 <CC_PalPowerSaveModeInit>:
    6008:	b570      	push	{r4, r5, r6, lr}
    600a:	4c09      	ldr	r4, [pc, #36]	; (6030 <CC_PalPowerSaveModeInit+0x28>)
    600c:	4d09      	ldr	r5, [pc, #36]	; (6034 <CC_PalPowerSaveModeInit+0x2c>)
    600e:	6920      	ldr	r0, [r4, #16]
    6010:	68ab      	ldr	r3, [r5, #8]
    6012:	4798      	blx	r3
    6014:	b118      	cbz	r0, 601e <CC_PalPowerSaveModeInit+0x16>
    6016:	4b08      	ldr	r3, [pc, #32]	; (6038 <CC_PalPowerSaveModeInit+0x30>)
    6018:	4808      	ldr	r0, [pc, #32]	; (603c <CC_PalPowerSaveModeInit+0x34>)
    601a:	685b      	ldr	r3, [r3, #4]
    601c:	4798      	blx	r3
    601e:	4a08      	ldr	r2, [pc, #32]	; (6040 <CC_PalPowerSaveModeInit+0x38>)
    6020:	68eb      	ldr	r3, [r5, #12]
    6022:	6920      	ldr	r0, [r4, #16]
    6024:	2100      	movs	r1, #0
    6026:	6011      	str	r1, [r2, #0]
    6028:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    602c:	4718      	bx	r3
    602e:	bf00      	nop
    6030:	20000154 	.word	0x20000154
    6034:	20000144 	.word	0x20000144
    6038:	20000134 	.word	0x20000134
    603c:	000078f4 	.word	0x000078f4
    6040:	20000ebc 	.word	0x20000ebc

00006044 <CC_PalPowerSaveModeSelect>:
    6044:	b570      	push	{r4, r5, r6, lr}
    6046:	4d1b      	ldr	r5, [pc, #108]	; (60b4 <CC_PalPowerSaveModeSelect+0x70>)
    6048:	4e1b      	ldr	r6, [pc, #108]	; (60b8 <CC_PalPowerSaveModeSelect+0x74>)
    604a:	4604      	mov	r4, r0
    604c:	68b2      	ldr	r2, [r6, #8]
    604e:	6928      	ldr	r0, [r5, #16]
    6050:	4790      	blx	r2
    6052:	b9f8      	cbnz	r0, 6094 <CC_PalPowerSaveModeSelect+0x50>
    6054:	b15c      	cbz	r4, 606e <CC_PalPowerSaveModeSelect+0x2a>
    6056:	4c19      	ldr	r4, [pc, #100]	; (60bc <CC_PalPowerSaveModeSelect+0x78>)
    6058:	6823      	ldr	r3, [r4, #0]
    605a:	b1b3      	cbz	r3, 608a <CC_PalPowerSaveModeSelect+0x46>
    605c:	2b01      	cmp	r3, #1
    605e:	d01b      	beq.n	6098 <CC_PalPowerSaveModeSelect+0x54>
    6060:	3b01      	subs	r3, #1
    6062:	6023      	str	r3, [r4, #0]
    6064:	6928      	ldr	r0, [r5, #16]
    6066:	68f3      	ldr	r3, [r6, #12]
    6068:	4798      	blx	r3
    606a:	2000      	movs	r0, #0
    606c:	bd70      	pop	{r4, r5, r6, pc}
    606e:	4c13      	ldr	r4, [pc, #76]	; (60bc <CC_PalPowerSaveModeSelect+0x78>)
    6070:	6821      	ldr	r1, [r4, #0]
    6072:	b941      	cbnz	r1, 6086 <CC_PalPowerSaveModeSelect+0x42>
    6074:	4b12      	ldr	r3, [pc, #72]	; (60c0 <CC_PalPowerSaveModeSelect+0x7c>)
    6076:	2201      	movs	r2, #1
    6078:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    607c:	4a11      	ldr	r2, [pc, #68]	; (60c4 <CC_PalPowerSaveModeSelect+0x80>)
    607e:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    6082:	2b00      	cmp	r3, #0
    6084:	d1fb      	bne.n	607e <CC_PalPowerSaveModeSelect+0x3a>
    6086:	3101      	adds	r1, #1
    6088:	6021      	str	r1, [r4, #0]
    608a:	68f3      	ldr	r3, [r6, #12]
    608c:	6928      	ldr	r0, [r5, #16]
    608e:	4798      	blx	r3
    6090:	2000      	movs	r0, #0
    6092:	bd70      	pop	{r4, r5, r6, pc}
    6094:	480c      	ldr	r0, [pc, #48]	; (60c8 <CC_PalPowerSaveModeSelect+0x84>)
    6096:	bd70      	pop	{r4, r5, r6, pc}
    6098:	4a0a      	ldr	r2, [pc, #40]	; (60c4 <CC_PalPowerSaveModeSelect+0x80>)
    609a:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    609e:	2b00      	cmp	r3, #0
    60a0:	d1fb      	bne.n	609a <CC_PalPowerSaveModeSelect+0x56>
    60a2:	4a07      	ldr	r2, [pc, #28]	; (60c0 <CC_PalPowerSaveModeSelect+0x7c>)
    60a4:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    60a8:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    60ac:	f7ff ff46 	bl	5f3c <CC_HalMaskInterrupt>
    60b0:	6823      	ldr	r3, [r4, #0]
    60b2:	e7d5      	b.n	6060 <CC_PalPowerSaveModeSelect+0x1c>
    60b4:	20000154 	.word	0x20000154
    60b8:	20000144 	.word	0x20000144
    60bc:	20000ebc 	.word	0x20000ebc
    60c0:	5002a000 	.word	0x5002a000
    60c4:	5002b000 	.word	0x5002b000
    60c8:	ffff8fe9 	.word	0xffff8fe9

000060cc <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    60cc:	4770      	bx	lr

000060ce <gpio_pin_get_dt>:
 *
 * @param spec GPIO specification from devicetree
 * @return a value from gpio_pin_get()
 */
static inline int gpio_pin_get_dt(const struct gpio_dt_spec *spec)
{
    60ce:	b537      	push	{r0, r1, r2, r4, r5, lr}
    60d0:	4603      	mov	r3, r0
	return gpio_pin_get(spec->port, spec->pin);
    60d2:	6800      	ldr	r0, [r0, #0]
    60d4:	791c      	ldrb	r4, [r3, #4]
	const struct gpio_driver_data *const data =
    60d6:	6905      	ldr	r5, [r0, #16]
	return api->port_get_raw(port, value);
    60d8:	6883      	ldr	r3, [r0, #8]
    60da:	a901      	add	r1, sp, #4
    60dc:	685b      	ldr	r3, [r3, #4]
    60de:	4798      	blx	r3
	if (ret == 0) {
    60e0:	b940      	cbnz	r0, 60f4 <gpio_pin_get_dt+0x26>
		*value ^= data->invert;
    60e2:	682b      	ldr	r3, [r5, #0]
    60e4:	9a01      	ldr	r2, [sp, #4]
    60e6:	405a      	eors	r2, r3
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
    60e8:	2301      	movs	r3, #1
    60ea:	40a3      	lsls	r3, r4
    60ec:	421a      	tst	r2, r3
    60ee:	bf14      	ite	ne
    60f0:	2001      	movne	r0, #1
    60f2:	2000      	moveq	r0, #0
}
    60f4:	b003      	add	sp, #12
    60f6:	bd30      	pop	{r4, r5, pc}

000060f8 <k_uptime_get>:
{
    60f8:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
    60fa:	f001 f944 	bl	7386 <z_impl_k_uptime_ticks>
    60fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6102:	fba0 0302 	umull	r0, r3, r0, r2
    6106:	fb02 3101 	mla	r1, r2, r1, r3
    610a:	0bc0      	lsrs	r0, r0, #15
}
    610c:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
    6110:	0bc9      	lsrs	r1, r1, #15
    6112:	bd08      	pop	{r3, pc}

00006114 <gpio_pin_set.isra.0>:

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    6114:	2301      	movs	r3, #1
    6116:	fa03 f101 	lsl.w	r1, r3, r1
    611a:	6903      	ldr	r3, [r0, #16]
    611c:	681b      	ldr	r3, [r3, #0]
    611e:	4219      	tst	r1, r3
    6120:	d003      	beq.n	612a <gpio_pin_set.isra.0+0x16>
	if (value != 0)	{
    6122:	b122      	cbz	r2, 612e <gpio_pin_set.isra.0+0x1a>
	return api->port_clear_bits_raw(port, pins);
    6124:	6883      	ldr	r3, [r0, #8]
    6126:	691b      	ldr	r3, [r3, #16]
    6128:	e003      	b.n	6132 <gpio_pin_set.isra.0+0x1e>
	if (value != 0)	{
    612a:	2a00      	cmp	r2, #0
    612c:	d0fa      	beq.n	6124 <gpio_pin_set.isra.0+0x10>
	return api->port_set_bits_raw(port, pins);
    612e:	6883      	ldr	r3, [r0, #8]
    6130:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    6132:	4718      	bx	r3

00006134 <k_msleep.isra.0>:
static inline int32_t k_msleep(int32_t ms)
    6134:	b538      	push	{r3, r4, r5, lr}
    6136:	2100      	movs	r1, #0
	return k_sleep(Z_TIMEOUT_MS(ms));
    6138:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
    613c:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    6140:	f240 30e7 	movw	r0, #999	; 0x3e7
    6144:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6148:	2300      	movs	r3, #0
    614a:	fbc4 0105 	smlal	r0, r1, r4, r5
    614e:	f7f9 ffd7 	bl	100 <__aeabi_uldivmod>
}
    6152:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return z_impl_k_sleep(timeout);
    6156:	f7ff bb7b 	b.w	5850 <z_impl_k_sleep>

0000615a <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    615a:	4603      	mov	r3, r0
    615c:	b158      	cbz	r0, 6176 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    615e:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    6160:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    6164:	2a01      	cmp	r2, #1
    6166:	d003      	beq.n	6170 <sys_notify_validate+0x16>
    6168:	2a03      	cmp	r2, #3
    616a:	d104      	bne.n	6176 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    616c:	6802      	ldr	r2, [r0, #0]
    616e:	b112      	cbz	r2, 6176 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    6170:	2000      	movs	r0, #0
    6172:	6098      	str	r0, [r3, #8]
    6174:	4770      	bx	lr
		return -EINVAL;
    6176:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    617a:	4770      	bx	lr

0000617c <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    617c:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    617e:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    6180:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    6184:	2a03      	cmp	r2, #3
    6186:	f04f 0200 	mov.w	r2, #0
{
    618a:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    618c:	bf0c      	ite	eq
    618e:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    6190:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    6192:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    6194:	4770      	bx	lr

00006196 <arch_printk_char_out>:
}
    6196:	2000      	movs	r0, #0
    6198:	4770      	bx	lr

0000619a <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    619a:	b40f      	push	{r0, r1, r2, r3}
    619c:	b507      	push	{r0, r1, r2, lr}
    619e:	a904      	add	r1, sp, #16
    61a0:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    61a4:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    61a6:	f7fa fd51 	bl	c4c <vprintk>

	va_end(ap);
}
    61aa:	b003      	add	sp, #12
    61ac:	f85d eb04 	ldr.w	lr, [sp], #4
    61b0:	b004      	add	sp, #16
    61b2:	4770      	bx	lr

000061b4 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    61b4:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    61b6:	f013 0307 	ands.w	r3, r3, #7
    61ba:	d105      	bne.n	61c8 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    61bc:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    61be:	2b00      	cmp	r3, #0
    61c0:	bf0c      	ite	eq
    61c2:	2000      	moveq	r0, #0
    61c4:	2003      	movne	r0, #3
    61c6:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    61c8:	2b02      	cmp	r3, #2
    61ca:	d105      	bne.n	61d8 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    61cc:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
    61ce:	2b00      	cmp	r3, #0
    61d0:	bf14      	ite	ne
    61d2:	2000      	movne	r0, #0
    61d4:	2004      	moveq	r0, #4
    61d6:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    61d8:	2b01      	cmp	r3, #1
    61da:	d105      	bne.n	61e8 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    61dc:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    61de:	2b00      	cmp	r3, #0
    61e0:	bf0c      	ite	eq
    61e2:	2000      	moveq	r0, #0
    61e4:	2005      	movne	r0, #5
    61e6:	4770      	bx	lr
	int evt = EVT_NOP;
    61e8:	2000      	movs	r0, #0
}
    61ea:	4770      	bx	lr

000061ec <notify_one>:
{
    61ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    61f0:	460d      	mov	r5, r1
    61f2:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    61f4:	4619      	mov	r1, r3
    61f6:	1d28      	adds	r0, r5, #4
{
    61f8:	4690      	mov	r8, r2
    61fa:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    61fc:	f7ff ffbe 	bl	617c <sys_notify_finalize>
	if (cb) {
    6200:	4604      	mov	r4, r0
    6202:	b138      	cbz	r0, 6214 <notify_one+0x28>
		cb(mgr, cli, state, res);
    6204:	4633      	mov	r3, r6
    6206:	4642      	mov	r2, r8
    6208:	4629      	mov	r1, r5
    620a:	4638      	mov	r0, r7
    620c:	46a4      	mov	ip, r4
}
    620e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    6212:	4760      	bx	ip
}
    6214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006218 <transition_complete>:
{
    6218:	b410      	push	{r4}
	__asm__ volatile(
    621a:	f04f 0420 	mov.w	r4, #32
    621e:	f3ef 8211 	mrs	r2, BASEPRI
    6222:	f384 8812 	msr	BASEPRI_MAX, r4
    6226:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    622a:	6141      	str	r1, [r0, #20]
}
    622c:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    622e:	2101      	movs	r1, #1
    6230:	f7fa bd1a 	b.w	c68 <process_event>

00006234 <validate_args>:
{
    6234:	b510      	push	{r4, lr}
    6236:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    6238:	b140      	cbz	r0, 624c <validate_args+0x18>
    623a:	b139      	cbz	r1, 624c <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    623c:	1d08      	adds	r0, r1, #4
    623e:	f7ff ff8c 	bl	615a <sys_notify_validate>
	if ((rv == 0)
    6242:	b928      	cbnz	r0, 6250 <validate_args+0x1c>
	    && ((cli->notify.flags
    6244:	68a3      	ldr	r3, [r4, #8]
    6246:	f033 0303 	bics.w	r3, r3, #3
    624a:	d001      	beq.n	6250 <validate_args+0x1c>
		rv = -EINVAL;
    624c:	f06f 0015 	mvn.w	r0, #21
}
    6250:	bd10      	pop	{r4, pc}

00006252 <onoff_manager_init>:
{
    6252:	b538      	push	{r3, r4, r5, lr}
    6254:	460c      	mov	r4, r1
	if ((mgr == NULL)
    6256:	4605      	mov	r5, r0
    6258:	b158      	cbz	r0, 6272 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    625a:	b151      	cbz	r1, 6272 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    625c:	680b      	ldr	r3, [r1, #0]
    625e:	b143      	cbz	r3, 6272 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    6260:	684b      	ldr	r3, [r1, #4]
    6262:	b133      	cbz	r3, 6272 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    6264:	221c      	movs	r2, #28
    6266:	2100      	movs	r1, #0
    6268:	f000 f91f 	bl	64aa <memset>
    626c:	612c      	str	r4, [r5, #16]
	return 0;
    626e:	2000      	movs	r0, #0
}
    6270:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    6272:	f06f 0015 	mvn.w	r0, #21
    6276:	e7fb      	b.n	6270 <onoff_manager_init+0x1e>

00006278 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    6278:	b570      	push	{r4, r5, r6, lr}
    627a:	4604      	mov	r4, r0
    627c:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    627e:	f7ff ffd9 	bl	6234 <validate_args>

	if (rv < 0) {
    6282:	1e05      	subs	r5, r0, #0
    6284:	db31      	blt.n	62ea <onoff_request+0x72>
    6286:	f04f 0320 	mov.w	r3, #32
    628a:	f3ef 8111 	mrs	r1, BASEPRI
    628e:	f383 8812 	msr	BASEPRI_MAX, r3
    6292:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    6296:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    6298:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    629a:	f64f 75ff 	movw	r5, #65535	; 0xffff
    629e:	42ab      	cmp	r3, r5
    62a0:	f000 0207 	and.w	r2, r0, #7
    62a4:	d02e      	beq.n	6304 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    62a6:	2a02      	cmp	r2, #2
    62a8:	d10e      	bne.n	62c8 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    62aa:	3301      	adds	r3, #1
    62ac:	8363      	strh	r3, [r4, #26]
	rv = state;
    62ae:	4615      	mov	r5, r2
		notify = true;
    62b0:	2301      	movs	r3, #1
	__asm__ volatile(
    62b2:	f381 8811 	msr	BASEPRI, r1
    62b6:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    62ba:	b1b3      	cbz	r3, 62ea <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    62bc:	2300      	movs	r3, #0
    62be:	4631      	mov	r1, r6
    62c0:	4620      	mov	r0, r4
    62c2:	f7ff ff93 	bl	61ec <notify_one>
    62c6:	e010      	b.n	62ea <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    62c8:	0783      	lsls	r3, r0, #30
    62ca:	d001      	beq.n	62d0 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    62cc:	2a06      	cmp	r2, #6
    62ce:	d10e      	bne.n	62ee <onoff_request+0x76>
	parent->next = child;
    62d0:	2300      	movs	r3, #0
    62d2:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    62d4:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    62d6:	b993      	cbnz	r3, 62fe <onoff_request+0x86>
	list->head = node;
    62d8:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    62dc:	4615      	mov	r5, r2
    62de:	b962      	cbnz	r2, 62fa <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    62e0:	460a      	mov	r2, r1
    62e2:	4620      	mov	r0, r4
    62e4:	2102      	movs	r1, #2
    62e6:	f7fa fcbf 	bl	c68 <process_event>
		}
	}

	return rv;
}
    62ea:	4628      	mov	r0, r5
    62ec:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    62ee:	2a05      	cmp	r2, #5
    62f0:	bf0c      	ite	eq
    62f2:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    62f6:	f06f 0504 	mvnne.w	r5, #4
    62fa:	2300      	movs	r3, #0
    62fc:	e7d9      	b.n	62b2 <onoff_request+0x3a>
	parent->next = child;
    62fe:	601e      	str	r6, [r3, #0]
	list->tail = node;
    6300:	6066      	str	r6, [r4, #4]
}
    6302:	e7eb      	b.n	62dc <onoff_request+0x64>
		rv = -EAGAIN;
    6304:	f06f 050a 	mvn.w	r5, #10
    6308:	e7f7      	b.n	62fa <onoff_request+0x82>

0000630a <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    630a:	4604      	mov	r4, r0
    630c:	b508      	push	{r3, lr}
    630e:	4608      	mov	r0, r1
    6310:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    6312:	461a      	mov	r2, r3
    6314:	47a0      	blx	r4
	return z_impl_z_current_get();
    6316:	f7ff fab5 	bl	5884 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    631a:	f7fc f8fd 	bl	2518 <z_impl_k_thread_abort>

0000631e <_ldiv5>:
	uint32_t v_lo = *v;
    631e:	e9d0 2100 	ldrd	r2, r1, [r0]
{
    6322:	b530      	push	{r4, r5, lr}
	__asm__ ("" : "+r" (m));
    6324:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
	result += (uint64_t)v_lo * m;
    6328:	fba2 2403 	umull	r2, r4, r2, r3
    632c:	18d5      	adds	r5, r2, r3
    632e:	eb43 0504 	adc.w	r5, r3, r4
	result += (uint64_t)v_hi * m;
    6332:	fba1 1303 	umull	r1, r3, r1, r3
    6336:	1852      	adds	r2, r2, r1
    6338:	eb44 0403 	adc.w	r4, r4, r3
    633c:	1952      	adds	r2, r2, r5
    633e:	f144 0200 	adc.w	r2, r4, #0
	result += (uint64_t)v_hi * m;
    6342:	1889      	adds	r1, r1, r2
    6344:	f143 0300 	adc.w	r3, r3, #0
	*v = result;
    6348:	e9c0 1300 	strd	r1, r3, [r0]
}
    634c:	bd30      	pop	{r4, r5, pc}

0000634e <_get_digit>:
	if (*digit_count > 0) {
    634e:	680a      	ldr	r2, [r1, #0]
    6350:	2a00      	cmp	r2, #0
{
    6352:	b510      	push	{r4, lr}
    6354:	4603      	mov	r3, r0
	if (*digit_count > 0) {
    6356:	dd0f      	ble.n	6378 <_get_digit+0x2a>
		--*digit_count;
    6358:	3a01      	subs	r2, #1
    635a:	600a      	str	r2, [r1, #0]
		*fr *= 10U;
    635c:	681a      	ldr	r2, [r3, #0]
    635e:	6844      	ldr	r4, [r0, #4]
    6360:	200a      	movs	r0, #10
    6362:	fba2 1200 	umull	r1, r2, r2, r0
    6366:	fb00 2204 	mla	r2, r0, r4, r2
		rval = ((*fr >> 60) & 0xF) + '0';
    636a:	0f10      	lsrs	r0, r2, #28
		*fr &= (BIT64(60) - 1U);
    636c:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    6370:	e9c3 1200 	strd	r1, r2, [r3]
		rval = ((*fr >> 60) & 0xF) + '0';
    6374:	3030      	adds	r0, #48	; 0x30
}
    6376:	bd10      	pop	{r4, pc}
		rval = '0';
    6378:	2030      	movs	r0, #48	; 0x30
    637a:	e7fc      	b.n	6376 <_get_digit+0x28>

0000637c <encode_uint>:
{
    637c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6380:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    6382:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    6384:	2b6f      	cmp	r3, #111	; 0x6f
{
    6386:	4680      	mov	r8, r0
    6388:	460f      	mov	r7, r1
    638a:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    638c:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    6390:	d029      	beq.n	63e6 <encode_uint+0x6a>
    6392:	d824      	bhi.n	63de <encode_uint+0x62>
		return 16;
    6394:	2b58      	cmp	r3, #88	; 0x58
    6396:	bf14      	ite	ne
    6398:	260a      	movne	r6, #10
    639a:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    639c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    63a0:	4632      	mov	r2, r6
    63a2:	2300      	movs	r3, #0
    63a4:	4640      	mov	r0, r8
    63a6:	4639      	mov	r1, r7
    63a8:	f7f9 feaa 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    63ac:	2a09      	cmp	r2, #9
    63ae:	b2d4      	uxtb	r4, r2
    63b0:	d81e      	bhi.n	63f0 <encode_uint+0x74>
    63b2:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    63b4:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    63b6:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    63b8:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    63bc:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    63c0:	d301      	bcc.n	63c6 <encode_uint+0x4a>
    63c2:	45d1      	cmp	r9, sl
    63c4:	d811      	bhi.n	63ea <encode_uint+0x6e>
	if (conv->flag_hash) {
    63c6:	782b      	ldrb	r3, [r5, #0]
    63c8:	069b      	lsls	r3, r3, #26
    63ca:	d505      	bpl.n	63d8 <encode_uint+0x5c>
		if (radix == 8) {
    63cc:	2e08      	cmp	r6, #8
    63ce:	d115      	bne.n	63fc <encode_uint+0x80>
			conv->altform_0 = true;
    63d0:	78ab      	ldrb	r3, [r5, #2]
    63d2:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    63d6:	70ab      	strb	r3, [r5, #2]
}
    63d8:	4648      	mov	r0, r9
    63da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    63de:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    63e2:	2b70      	cmp	r3, #112	; 0x70
    63e4:	e7d7      	b.n	6396 <encode_uint+0x1a>
	switch (specifier) {
    63e6:	2608      	movs	r6, #8
    63e8:	e7d8      	b.n	639c <encode_uint+0x20>
		value /= radix;
    63ea:	4680      	mov	r8, r0
    63ec:	460f      	mov	r7, r1
    63ee:	e7d7      	b.n	63a0 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    63f0:	f1bb 0f19 	cmp.w	fp, #25
    63f4:	bf94      	ite	ls
    63f6:	3437      	addls	r4, #55	; 0x37
    63f8:	3457      	addhi	r4, #87	; 0x57
    63fa:	e7db      	b.n	63b4 <encode_uint+0x38>
		} else if (radix == 16) {
    63fc:	2e10      	cmp	r6, #16
    63fe:	d1eb      	bne.n	63d8 <encode_uint+0x5c>
			conv->altform_0c = true;
    6400:	78ab      	ldrb	r3, [r5, #2]
    6402:	f043 0310 	orr.w	r3, r3, #16
    6406:	e7e6      	b.n	63d6 <encode_uint+0x5a>

00006408 <outs>:
{
    6408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    640c:	4607      	mov	r7, r0
    640e:	4688      	mov	r8, r1
    6410:	4615      	mov	r5, r2
    6412:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    6414:	4614      	mov	r4, r2
    6416:	42b4      	cmp	r4, r6
    6418:	eba4 0005 	sub.w	r0, r4, r5
    641c:	d302      	bcc.n	6424 <outs+0x1c>
    641e:	b93e      	cbnz	r6, 6430 <outs+0x28>
    6420:	7823      	ldrb	r3, [r4, #0]
    6422:	b12b      	cbz	r3, 6430 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    6424:	f814 0b01 	ldrb.w	r0, [r4], #1
    6428:	4641      	mov	r1, r8
    642a:	47b8      	blx	r7
		if (rc < 0) {
    642c:	2800      	cmp	r0, #0
    642e:	daf2      	bge.n	6416 <outs+0xe>
}
    6430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006434 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    6434:	4770      	bx	lr

00006436 <abort_function>:
{
    6436:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    6438:	2000      	movs	r0, #0
    643a:	f7fb fb79 	bl	1b30 <sys_reboot>

0000643e <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    643e:	f000 be18 	b.w	7072 <z_fatal_error>

00006442 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    6442:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    6444:	6800      	ldr	r0, [r0, #0]
    6446:	f000 be14 	b.w	7072 <z_fatal_error>

0000644a <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    644a:	2100      	movs	r1, #0
    644c:	2001      	movs	r0, #1
    644e:	f7ff bff6 	b.w	643e <z_arm_fatal_error>

00006452 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    6452:	b508      	push	{r3, lr}
	handler();
    6454:	f7fb fdfc 	bl	2050 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    6458:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    645c:	f7fb bed4 	b.w	2208 <z_arm_exc_exit>

00006460 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    6460:	3901      	subs	r1, #1
    6462:	4603      	mov	r3, r0
    6464:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    6468:	b90a      	cbnz	r2, 646e <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    646a:	701a      	strb	r2, [r3, #0]

	return dest;
}
    646c:	4770      	bx	lr
		*d = *s;
    646e:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    6472:	e7f7      	b.n	6464 <strcpy+0x4>

00006474 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    6474:	4603      	mov	r3, r0
	size_t n = 0;
    6476:	2000      	movs	r0, #0

	while (*s != '\0') {
    6478:	5c1a      	ldrb	r2, [r3, r0]
    647a:	b902      	cbnz	r2, 647e <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    647c:	4770      	bx	lr
		n++;
    647e:	3001      	adds	r0, #1
    6480:	e7fa      	b.n	6478 <strlen+0x4>

00006482 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    6482:	4603      	mov	r3, r0
	size_t n = 0;
    6484:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    6486:	5c1a      	ldrb	r2, [r3, r0]
    6488:	b10a      	cbz	r2, 648e <strnlen+0xc>
    648a:	4288      	cmp	r0, r1
    648c:	d100      	bne.n	6490 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    648e:	4770      	bx	lr
		n++;
    6490:	3001      	adds	r0, #1
    6492:	e7f8      	b.n	6486 <strnlen+0x4>

00006494 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    6494:	b510      	push	{r4, lr}
    6496:	1e43      	subs	r3, r0, #1
    6498:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    649a:	4291      	cmp	r1, r2
    649c:	d100      	bne.n	64a0 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    649e:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    64a0:	f811 4b01 	ldrb.w	r4, [r1], #1
    64a4:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    64a8:	e7f7      	b.n	649a <memcpy+0x6>

000064aa <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    64aa:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    64ac:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    64ae:	4603      	mov	r3, r0
	while (n > 0) {
    64b0:	4293      	cmp	r3, r2
    64b2:	d100      	bne.n	64b6 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    64b4:	4770      	bx	lr
		*(d_byte++) = c_byte;
    64b6:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    64ba:	e7f9      	b.n	64b0 <memset+0x6>

000064bc <_stdout_hook_default>:
}
    64bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    64c0:	4770      	bx	lr

000064c2 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    64c2:	2806      	cmp	r0, #6
    64c4:	d108      	bne.n	64d8 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    64c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    64ca:	2201      	movs	r2, #1
    64cc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    64d0:	f3bf 8f4f 	dsb	sy
        __WFE();
    64d4:	bf20      	wfe
    while (true)
    64d6:	e7fd      	b.n	64d4 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    64d8:	4770      	bx	lr

000064da <pm_state_exit_post_ops>:
    64da:	2300      	movs	r3, #0
    64dc:	f383 8811 	msr	BASEPRI, r3
    64e0:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    64e4:	4770      	bx	lr

000064e6 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    64e6:	6903      	ldr	r3, [r0, #16]
    64e8:	b2c9      	uxtb	r1, r1
    64ea:	220c      	movs	r2, #12
    64ec:	fb01 3302 	mla	r3, r1, r2, r3
    64f0:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    64f2:	f000 0007 	and.w	r0, r0, #7
    64f6:	4770      	bx	lr

000064f8 <set_on_state>:
	__asm__ volatile(
    64f8:	f04f 0320 	mov.w	r3, #32
    64fc:	f3ef 8211 	mrs	r2, BASEPRI
    6500:	f383 8812 	msr	BASEPRI_MAX, r3
    6504:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    6508:	6803      	ldr	r3, [r0, #0]
    650a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    650e:	f043 0302 	orr.w	r3, r3, #2
    6512:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    6514:	f382 8811 	msr	BASEPRI, r2
    6518:	f3bf 8f6f 	isb	sy
}
    651c:	4770      	bx	lr

0000651e <stop>:
{
    651e:	4603      	mov	r3, r0
    6520:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    6522:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    6524:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    6526:	f04f 0420 	mov.w	r4, #32
    652a:	f3ef 8611 	mrs	r6, BASEPRI
    652e:	f384 8812 	msr	BASEPRI_MAX, r4
    6532:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    6536:	250c      	movs	r5, #12
    6538:	fb05 0401 	mla	r4, r5, r1, r0
    653c:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    653e:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    6542:	d001      	beq.n	6548 <stop+0x2a>
    6544:	42a2      	cmp	r2, r4
    6546:	d110      	bne.n	656a <stop+0x4c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    6548:	fb05 0001 	mla	r0, r5, r1, r0
    654c:	2201      	movs	r2, #1
    654e:	6402      	str	r2, [r0, #64]	; 0x40
	int err = 0;
    6550:	2000      	movs	r0, #0
	__asm__ volatile(
    6552:	f386 8811 	msr	BASEPRI, r6
    6556:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    655a:	b928      	cbnz	r0, 6568 <stop+0x4a>
	get_sub_config(dev, type)->stop();
    655c:	685b      	ldr	r3, [r3, #4]
    655e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    6562:	684b      	ldr	r3, [r1, #4]
    6564:	4798      	blx	r3
	return 0;
    6566:	2000      	movs	r0, #0
}
    6568:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
    656a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    656e:	e7f0      	b.n	6552 <stop+0x34>

00006570 <api_stop>:
	return stop(dev, subsys, CTX_API);
    6570:	2280      	movs	r2, #128	; 0x80
    6572:	f7ff bfd4 	b.w	651e <stop>

00006576 <async_start>:
{
    6576:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6578:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    657a:	6904      	ldr	r4, [r0, #16]
{
    657c:	4605      	mov	r5, r0
    657e:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    6580:	f04f 0020 	mov.w	r0, #32
    6584:	f3ef 8c11 	mrs	ip, BASEPRI
    6588:	f380 8812 	msr	BASEPRI_MAX, r0
    658c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    6590:	260c      	movs	r6, #12
    6592:	fb06 4601 	mla	r6, r6, r1, r4
    6596:	6c30      	ldr	r0, [r6, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    6598:	f000 0e07 	and.w	lr, r0, #7
    659c:	f1be 0f01 	cmp.w	lr, #1
    65a0:	d111      	bne.n	65c6 <async_start+0x50>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    65a2:	6437      	str	r7, [r6, #64]	; 0x40
	int err = 0;
    65a4:	2600      	movs	r6, #0
	__asm__ volatile(
    65a6:	f38c 8811 	msr	BASEPRI, ip
    65aa:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    65ae:	b946      	cbnz	r6, 65c2 <async_start+0x4c>
	subdata->cb = cb;
    65b0:	200c      	movs	r0, #12
    65b2:	fb00 4401 	mla	r4, r0, r1, r4
	subdata->user_data = user_data;
    65b6:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    65ba:	686b      	ldr	r3, [r5, #4]
    65bc:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    65c0:	4798      	blx	r3
}
    65c2:	4630      	mov	r0, r6
    65c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    65c6:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    65ca:	4287      	cmp	r7, r0
    65cc:	bf14      	ite	ne
    65ce:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
    65d2:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    65d6:	e7e6      	b.n	65a6 <async_start+0x30>

000065d8 <api_start>:
{
    65d8:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    65da:	2480      	movs	r4, #128	; 0x80
    65dc:	9400      	str	r4, [sp, #0]
    65de:	f7ff ffca 	bl	6576 <async_start>
}
    65e2:	b002      	add	sp, #8
    65e4:	bd10      	pop	{r4, pc}

000065e6 <onoff_started_callback>:
	return &data->mgr[type];
    65e6:	6900      	ldr	r0, [r0, #16]
{
    65e8:	b410      	push	{r4}
	return &data->mgr[type];
    65ea:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    65ec:	241c      	movs	r4, #28
    65ee:	fb03 0004 	mla	r0, r3, r4, r0
    65f2:	2100      	movs	r1, #0
}
    65f4:	bc10      	pop	{r4}
	notify(mgr, 0);
    65f6:	4710      	bx	r2

000065f8 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    65f8:	2000      	movs	r0, #0
    65fa:	f000 bbdd 	b.w	6db8 <nrfx_clock_start>

000065fe <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    65fe:	2000      	movs	r0, #0
    6600:	f000 bc17 	b.w	6e32 <nrfx_clock_stop>

00006604 <blocking_start_callback>:
{
    6604:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    6606:	f7fe be03 	b.w	5210 <z_impl_k_sem_give>

0000660a <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    660a:	6843      	ldr	r3, [r0, #4]
    660c:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    660e:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    6612:	600b      	str	r3, [r1, #0]
}
    6614:	2000      	movs	r0, #0
    6616:	4770      	bx	lr

00006618 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6618:	6843      	ldr	r3, [r0, #4]
    661a:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    661c:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    6620:	4042      	eors	r2, r0
    6622:	400a      	ands	r2, r1
    6624:	4042      	eors	r2, r0
    p_reg->OUT = value;
    6626:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    662a:	2000      	movs	r0, #0
    662c:	4770      	bx	lr

0000662e <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    662e:	6843      	ldr	r3, [r0, #4]
    6630:	685b      	ldr	r3, [r3, #4]
}
    6632:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    6634:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    6638:	4770      	bx	lr

0000663a <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    663a:	6843      	ldr	r3, [r0, #4]
    663c:	685b      	ldr	r3, [r3, #4]
}
    663e:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    6640:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    6644:	4770      	bx	lr

00006646 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6646:	6843      	ldr	r3, [r0, #4]
    6648:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    664a:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    664e:	404b      	eors	r3, r1
    p_reg->OUT = value;
    6650:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    6654:	2000      	movs	r0, #0
    6656:	4770      	bx	lr

00006658 <gpio_nrfx_manage_callback>:
	return port->data;
    6658:	6903      	ldr	r3, [r0, #16]
	return list->head;
    665a:	6858      	ldr	r0, [r3, #4]
{
    665c:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    665e:	b158      	cbz	r0, 6678 <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    6660:	2400      	movs	r4, #0
    6662:	4281      	cmp	r1, r0
    6664:	d112      	bne.n	668c <gpio_nrfx_manage_callback+0x34>
	return node->next;
    6666:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    6668:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
    666a:	b954      	cbnz	r4, 6682 <gpio_nrfx_manage_callback+0x2a>
    666c:	428d      	cmp	r5, r1
	list->head = node;
    666e:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    6670:	d100      	bne.n	6674 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    6672:	6098      	str	r0, [r3, #8]
	parent->next = child;
    6674:	2000      	movs	r0, #0
    6676:	6008      	str	r0, [r1, #0]
	if (set) {
    6678:	b96a      	cbnz	r2, 6696 <gpio_nrfx_manage_callback+0x3e>
	return 0;
    667a:	2000      	movs	r0, #0
}
    667c:	bd30      	pop	{r4, r5, pc}
    667e:	4628      	mov	r0, r5
    6680:	e7ef      	b.n	6662 <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
    6682:	428d      	cmp	r5, r1
	parent->next = child;
    6684:	6020      	str	r0, [r4, #0]
	list->tail = node;
    6686:	bf08      	it	eq
    6688:	609c      	streq	r4, [r3, #8]
}
    668a:	e7f3      	b.n	6674 <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    668c:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    668e:	4604      	mov	r4, r0
    6690:	2d00      	cmp	r5, #0
    6692:	d1f4      	bne.n	667e <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    6694:	b13a      	cbz	r2, 66a6 <gpio_nrfx_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
    6696:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
    6698:	685a      	ldr	r2, [r3, #4]
    669a:	600a      	str	r2, [r1, #0]
	list->head = node;
    669c:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    669e:	2800      	cmp	r0, #0
    66a0:	d1eb      	bne.n	667a <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    66a2:	6099      	str	r1, [r3, #8]
}
    66a4:	e7ea      	b.n	667c <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    66a6:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    66aa:	e7e7      	b.n	667c <gpio_nrfx_manage_callback+0x24>

000066ac <i2c_nrfx_twi_configure>:
	if (I2C_ADDR_10_BITS & dev_config) {
    66ac:	07ca      	lsls	r2, r1, #31
	const struct i2c_nrfx_twi_config *config = dev->config;
    66ae:	6843      	ldr	r3, [r0, #4]
	struct i2c_nrfx_twi_data *data = dev->data;
    66b0:	6900      	ldr	r0, [r0, #16]
	if (I2C_ADDR_10_BITS & dev_config) {
    66b2:	d405      	bmi.n	66c0 <i2c_nrfx_twi_configure+0x14>
	switch (I2C_SPEED_GET(dev_config)) {
    66b4:	f3c1 0242 	ubfx	r2, r1, #1, #3
    66b8:	2a01      	cmp	r2, #1
    66ba:	d004      	beq.n	66c6 <i2c_nrfx_twi_configure+0x1a>
    66bc:	2a02      	cmp	r2, #2
    66be:	d00a      	beq.n	66d6 <i2c_nrfx_twi_configure+0x2a>
		return -EINVAL;
    66c0:	f06f 0015 	mvn.w	r0, #21
}
    66c4:	4770      	bx	lr
		nrf_twi_frequency_set(inst->p_twi, NRF_TWI_FREQ_100K);
    66c6:	681b      	ldr	r3, [r3, #0]
    p_reg->FREQUENCY = frequency;
    66c8:	f04f 72cc 	mov.w	r2, #26738688	; 0x1980000
    66cc:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
	data->dev_config = dev_config;
    66d0:	6241      	str	r1, [r0, #36]	; 0x24
	return 0;
    66d2:	2000      	movs	r0, #0
    66d4:	4770      	bx	lr
		nrf_twi_frequency_set(inst->p_twi, NRF_TWI_FREQ_400K);
    66d6:	681b      	ldr	r3, [r3, #0]
    66d8:	f04f 62cd 	mov.w	r2, #107479040	; 0x6680000
    66dc:	e7f6      	b.n	66cc <i2c_nrfx_twi_configure+0x20>

000066de <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    66de:	6902      	ldr	r2, [r0, #16]
{
    66e0:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    66e2:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    66e6:	e883 0003 	stmia.w	r3, {r0, r1}
}
    66ea:	2000      	movs	r0, #0
    66ec:	4770      	bx	lr

000066ee <uarte_nrfx_err_check>:
	return config->uarte_regs;
    66ee:	6843      	ldr	r3, [r0, #4]
    66f0:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    66f2:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    66f6:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    66fa:	4770      	bx	lr

000066fc <tx_start>:
{
    66fc:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    66fe:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
    6700:	6823      	ldr	r3, [r4, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    6702:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    6706:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    670a:	2200      	movs	r2, #0
    670c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6710:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    6714:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    6718:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    671c:	6862      	ldr	r2, [r4, #4]
    671e:	06d2      	lsls	r2, r2, #27
    6720:	d50f      	bpl.n	6742 <tx_start+0x46>
	if (data->async) {
    6722:	6902      	ldr	r2, [r0, #16]
    6724:	68d2      	ldr	r2, [r2, #12]
    6726:	b12a      	cbz	r2, 6734 <tx_start+0x38>
		data->async->low_power_mask |= mask;
    6728:	f8d2 10c8 	ldr.w	r1, [r2, #200]	; 0xc8
    672c:	f041 0101 	orr.w	r1, r1, #1
    6730:	f8c2 10c8 	str.w	r1, [r2, #200]	; 0xc8
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    6734:	2208      	movs	r2, #8
    6736:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    673a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    673e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6742:	2201      	movs	r2, #1
    6744:	609a      	str	r2, [r3, #8]
}
    6746:	bd10      	pop	{r4, pc}

00006748 <user_callback>:
	if (data->async->user_callback) {
    6748:	6903      	ldr	r3, [r0, #16]
    674a:	68da      	ldr	r2, [r3, #12]
    674c:	6813      	ldr	r3, [r2, #0]
    674e:	b10b      	cbz	r3, 6754 <user_callback+0xc>
		data->async->user_callback(dev, evt, data->async->user_data);
    6750:	6852      	ldr	r2, [r2, #4]
    6752:	4718      	bx	r3
}
    6754:	4770      	bx	lr

00006756 <notify_uart_rx_rdy>:
{
    6756:	b570      	push	{r4, r5, r6, lr}
    6758:	b086      	sub	sp, #24
	struct uarte_nrfx_data *data = dev->data;
    675a:	6906      	ldr	r6, [r0, #16]
{
    675c:	4604      	mov	r4, r0
    675e:	460d      	mov	r5, r1
	struct uart_event evt = {
    6760:	2214      	movs	r2, #20
    6762:	2100      	movs	r1, #0
    6764:	a801      	add	r0, sp, #4
    6766:	f7ff fea0 	bl	64aa <memset>
    676a:	2302      	movs	r3, #2
    676c:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx.buf = data->async->rx_buf,
    6770:	68f3      	ldr	r3, [r6, #12]
	struct uart_event evt = {
    6772:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    6774:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    6776:	9202      	str	r2, [sp, #8]
	user_callback(dev, &evt);
    6778:	a901      	add	r1, sp, #4
    677a:	4620      	mov	r0, r4
	struct uart_event evt = {
    677c:	e9cd 3503 	strd	r3, r5, [sp, #12]
	user_callback(dev, &evt);
    6780:	f7ff ffe2 	bl	6748 <user_callback>
}
    6784:	b006      	add	sp, #24
    6786:	bd70      	pop	{r4, r5, r6, pc}

00006788 <rx_buf_release>:
{
    6788:	b570      	push	{r4, r5, r6, lr}
	if (*buf) {
    678a:	680e      	ldr	r6, [r1, #0]
{
    678c:	b086      	sub	sp, #24
    678e:	4605      	mov	r5, r0
    6790:	460c      	mov	r4, r1
	if (*buf) {
    6792:	b17e      	cbz	r6, 67b4 <rx_buf_release+0x2c>
		struct uart_event evt = {
    6794:	2214      	movs	r2, #20
    6796:	2100      	movs	r1, #0
    6798:	a801      	add	r0, sp, #4
    679a:	f7ff fe86 	bl	64aa <memset>
    679e:	2304      	movs	r3, #4
		user_callback(dev, &evt);
    67a0:	eb0d 0103 	add.w	r1, sp, r3
    67a4:	4628      	mov	r0, r5
		struct uart_event evt = {
    67a6:	f88d 3004 	strb.w	r3, [sp, #4]
    67aa:	9602      	str	r6, [sp, #8]
		user_callback(dev, &evt);
    67ac:	f7ff ffcc 	bl	6748 <user_callback>
		*buf = NULL;
    67b0:	2300      	movs	r3, #0
    67b2:	6023      	str	r3, [r4, #0]
}
    67b4:	b006      	add	sp, #24
    67b6:	bd70      	pop	{r4, r5, r6, pc}

000067b8 <notify_rx_disable>:
{
    67b8:	b510      	push	{r4, lr}
    67ba:	b086      	sub	sp, #24
    67bc:	4604      	mov	r4, r0
	struct uart_event evt = {
    67be:	2214      	movs	r2, #20
    67c0:	2100      	movs	r1, #0
    67c2:	a801      	add	r0, sp, #4
    67c4:	f7ff fe71 	bl	64aa <memset>
    67c8:	2305      	movs	r3, #5
	user_callback(dev, (struct uart_event *)&evt);
    67ca:	a901      	add	r1, sp, #4
    67cc:	4620      	mov	r0, r4
	struct uart_event evt = {
    67ce:	f88d 3004 	strb.w	r3, [sp, #4]
	user_callback(dev, (struct uart_event *)&evt);
    67d2:	f7ff ffb9 	bl	6748 <user_callback>
}
    67d6:	b006      	add	sp, #24
    67d8:	bd10      	pop	{r4, pc}

000067da <uarte_nrfx_rx_buf_rsp>:
	return config->uarte_regs;
    67da:	6843      	ldr	r3, [r0, #4]
{
    67dc:	b530      	push	{r4, r5, lr}
	return config->uarte_regs;
    67de:	681b      	ldr	r3, [r3, #0]
	struct uarte_nrfx_data *data = dev->data;
    67e0:	6904      	ldr	r4, [r0, #16]
	__asm__ volatile(
    67e2:	f04f 0020 	mov.w	r0, #32
    67e6:	f3ef 8511 	mrs	r5, BASEPRI
    67ea:	f380 8812 	msr	BASEPRI_MAX, r0
    67ee:	f3bf 8f6f 	isb	sy
	if (data->async->rx_buf == NULL) {
    67f2:	68e4      	ldr	r4, [r4, #12]
    67f4:	6e20      	ldr	r0, [r4, #96]	; 0x60
    67f6:	b190      	cbz	r0, 681e <uarte_nrfx_rx_buf_rsp+0x44>
	} else if (data->async->rx_next_buf == NULL) {
    67f8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    67fa:	b998      	cbnz	r0, 6824 <uarte_nrfx_rx_buf_rsp+0x4a>
		data->async->rx_next_buf_len = len;
    67fc:	e9c4 121b 	strd	r1, r2, [r4, #108]	; 0x6c
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6800:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    6804:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->SHORTS |= mask;
    6808:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    680c:	f042 0220 	orr.w	r2, r2, #32
    6810:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	__asm__ volatile(
    6814:	f385 8811 	msr	BASEPRI, r5
    6818:	f3bf 8f6f 	isb	sy
}
    681c:	bd30      	pop	{r4, r5, pc}
		err = -EACCES;
    681e:	f06f 000c 	mvn.w	r0, #12
    6822:	e7f7      	b.n	6814 <uarte_nrfx_rx_buf_rsp+0x3a>
		err = -EBUSY;
    6824:	f06f 000f 	mvn.w	r0, #15
    6828:	e7f4      	b.n	6814 <uarte_nrfx_rx_buf_rsp+0x3a>

0000682a <uarte_nrfx_callback_set>:
	if (!data->async) {
    682a:	6903      	ldr	r3, [r0, #16]
    682c:	68db      	ldr	r3, [r3, #12]
    682e:	b11b      	cbz	r3, 6838 <uarte_nrfx_callback_set+0xe>
	data->async->user_data = user_data;
    6830:	e9c3 1200 	strd	r1, r2, [r3]
	return 0;
    6834:	2000      	movs	r0, #0
    6836:	4770      	bx	lr
		return -ENOTSUP;
    6838:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    683c:	4770      	bx	lr

0000683e <uarte_nrfx_poll_in>:
	const struct uarte_nrfx_data *data = dev->data;
    683e:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    6840:	6843      	ldr	r3, [r0, #4]
	if (data->async) {
    6842:	68d0      	ldr	r0, [r2, #12]
	return config->uarte_regs;
    6844:	681b      	ldr	r3, [r3, #0]
{
    6846:	b510      	push	{r4, lr}
	if (data->async) {
    6848:	b958      	cbnz	r0, 6862 <uarte_nrfx_poll_in+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    684a:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    684e:	b15c      	cbz	r4, 6868 <uarte_nrfx_poll_in+0x2a>
	*c = data->rx_data;
    6850:	7d52      	ldrb	r2, [r2, #21]
    6852:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6854:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    6858:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    685c:	2201      	movs	r2, #1
    685e:	601a      	str	r2, [r3, #0]
}
    6860:	bd10      	pop	{r4, pc}
		return -ENOTSUP;
    6862:	f06f 0085 	mvn.w	r0, #133	; 0x85
    6866:	e7fb      	b.n	6860 <uarte_nrfx_poll_in+0x22>
		return -1;
    6868:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    686c:	e7f8      	b.n	6860 <uarte_nrfx_poll_in+0x22>

0000686e <uarte_nrfx_rx_disable>:
{
    686e:	b538      	push	{r3, r4, r5, lr}
	struct uarte_nrfx_data *data = dev->data;
    6870:	6905      	ldr	r5, [r0, #16]
	return config->uarte_regs;
    6872:	6843      	ldr	r3, [r0, #4]
	if (data->async->rx_buf == NULL) {
    6874:	68e8      	ldr	r0, [r5, #12]
	return config->uarte_regs;
    6876:	681c      	ldr	r4, [r3, #0]
	if (data->async->rx_buf == NULL) {
    6878:	6e03      	ldr	r3, [r0, #96]	; 0x60
    687a:	b1b3      	cbz	r3, 68aa <uarte_nrfx_rx_disable+0x3c>
	if (data->async->rx_next_buf != NULL) {
    687c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    687e:	b153      	cbz	r3, 6896 <uarte_nrfx_rx_disable+0x28>
    p_reg->SHORTS &= ~(mask);
    6880:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
    6884:	f023 0320 	bic.w	r3, r3, #32
    6888:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    688c:	2300      	movs	r3, #0
    688e:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
    6892:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	z_impl_k_timer_stop(timer);
    6896:	3088      	adds	r0, #136	; 0x88
    6898:	f000 fd87 	bl	73aa <z_impl_k_timer_stop>
	data->async->rx_enabled = false;
    689c:	68eb      	ldr	r3, [r5, #12]
    689e:	2000      	movs	r0, #0
    68a0:	f883 00d2 	strb.w	r0, [r3, #210]	; 0xd2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    68a4:	2301      	movs	r3, #1
    68a6:	6063      	str	r3, [r4, #4]
}
    68a8:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
    68aa:	f06f 000d 	mvn.w	r0, #13
    68ae:	e7fb      	b.n	68a8 <uarte_nrfx_rx_disable+0x3a>

000068b0 <rx_flush.isra.0>:
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
    68b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	return config->uarte_regs;
    68b2:	6807      	ldr	r7, [r0, #0]
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
    68b4:	4615      	mov	r5, r2
    return p_reg->RXD.AMOUNT;
    68b6:	f8d7 653c 	ldr.w	r6, [r7, #1340]	; 0x53c
	size_t flush_len = buf ? len : sizeof(tmp_buf);
    68ba:	460c      	mov	r4, r1
    68bc:	bb31      	cbnz	r1, 690c <rx_flush.isra.0+0x5c>
    68be:	2505      	movs	r5, #5
		flush_buf = tmp_buf;
    68c0:	466b      	mov	r3, sp
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    68c2:	f8c7 3534 	str.w	r3, [r7, #1332]	; 0x534
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    68c6:	2300      	movs	r3, #0
    p_reg->RXD.MAXCNT = length;
    68c8:	f8c7 5538 	str.w	r5, [r7, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    68cc:	2101      	movs	r1, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    68ce:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    68d2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    68d6:	62f9      	str	r1, [r7, #44]	; 0x2c
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    68d8:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    68dc:	2900      	cmp	r1, #0
    68de:	d0fb      	beq.n	68d8 <rx_flush.isra.0+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    68e0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    68e4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    return p_reg->RXD.AMOUNT;
    68e8:	f8d7 053c 	ldr.w	r0, [r7, #1340]	; 0x53c
	if (!buf) {
    68ec:	b914      	cbnz	r4, 68f4 <rx_flush.isra.0+0x44>
			return rx_amount;
    68ee:	b2c0      	uxtb	r0, r0
}
    68f0:	b003      	add	sp, #12
    68f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (rx_amount != prev_rx_amount) {
    68f4:	4286      	cmp	r6, r0
    68f6:	d1fa      	bne.n	68ee <rx_flush.isra.0+0x3e>
    68f8:	1962      	adds	r2, r4, r5
	for (int i = 0; i < flush_len; i++) {
    68fa:	42a2      	cmp	r2, r4
    68fc:	d101      	bne.n	6902 <rx_flush.isra.0+0x52>
	return 0;
    68fe:	2000      	movs	r0, #0
    6900:	e7f6      	b.n	68f0 <rx_flush.isra.0+0x40>
		if (buf[i] != dirty) {
    6902:	f814 3b01 	ldrb.w	r3, [r4], #1
    6906:	2b00      	cmp	r3, #0
    6908:	d0f7      	beq.n	68fa <rx_flush.isra.0+0x4a>
    690a:	e7f0      	b.n	68ee <rx_flush.isra.0+0x3e>
		memset(buf, dirty, len);
    690c:	2100      	movs	r1, #0
    690e:	4620      	mov	r0, r4
    6910:	f7ff fdcb 	bl	64aa <memset>
		flush_len = len;
    6914:	4623      	mov	r3, r4
    6916:	e7d4      	b.n	68c2 <rx_flush.isra.0+0x12>

00006918 <setup_tx_cache.isra.0>:
	size_t remaining = data->async->tx_size - data->async->tx_cache_offset;
    6918:	68c2      	ldr	r2, [r0, #12]
    691a:	6a01      	ldr	r1, [r0, #32]
	if (!remaining) {
    691c:	1a52      	subs	r2, r2, r1
static bool setup_tx_cache(struct uarte_nrfx_data *data)
    691e:	b508      	push	{r3, lr}
    6920:	4603      	mov	r3, r0
	if (!remaining) {
    6922:	d00b      	beq.n	693c <setup_tx_cache.isra.0+0x24>
	size_t len = MIN(remaining, sizeof(data->async->tx_cache));
    6924:	2a08      	cmp	r2, #8
    6926:	bf28      	it	cs
    6928:	2208      	movcs	r2, #8
	data->async->xfer_len = len;
    692a:	6142      	str	r2, [r0, #20]
	data->async->xfer_buf = data->async->tx_cache;
    692c:	3018      	adds	r0, #24
    692e:	6118      	str	r0, [r3, #16]
	memcpy(data->async->tx_cache, &data->async->tx_buf[data->async->tx_cache_offset], len);
    6930:	689b      	ldr	r3, [r3, #8]
    6932:	4419      	add	r1, r3
    6934:	f7ff fdae 	bl	6494 <memcpy>
	return true;
    6938:	2001      	movs	r0, #1
}
    693a:	bd08      	pop	{r3, pc}
		return false;
    693c:	4610      	mov	r0, r2
    693e:	e7fc      	b.n	693a <setup_tx_cache.isra.0+0x22>

00006940 <async_uart_release>:
{
    6940:	b570      	push	{r4, r5, r6, lr}
	struct uarte_nrfx_data *data = dev->data;
    6942:	6903      	ldr	r3, [r0, #16]
{
    6944:	4604      	mov	r4, r0
	__asm__ volatile(
    6946:	f04f 0220 	mov.w	r2, #32
    694a:	f3ef 8611 	mrs	r6, BASEPRI
    694e:	f382 8812 	msr	BASEPRI_MAX, r2
    6952:	f3bf 8f6f 	isb	sy
	data->async->low_power_mask &= ~dir_mask;
    6956:	68dd      	ldr	r5, [r3, #12]
    6958:	f8d5 30c8 	ldr.w	r3, [r5, #200]	; 0xc8
    695c:	ea23 0301 	bic.w	r3, r3, r1
    6960:	f8c5 30c8 	str.w	r3, [r5, #200]	; 0xc8
	if (!data->async->low_power_mask) {
    6964:	b973      	cbnz	r3, 6984 <async_uart_release+0x44>
		if (dir_mask == UARTE_LOW_POWER_RX) {
    6966:	2902      	cmp	r1, #2
    6968:	d107      	bne.n	697a <async_uart_release+0x3a>
				rx_flush(dev, data->async->rx_flush_buffer,
    696a:	6840      	ldr	r0, [r0, #4]
    696c:	2205      	movs	r2, #5
    696e:	f105 01cc 	add.w	r1, r5, #204	; 0xcc
    6972:	f7ff ff9d 	bl	68b0 <rx_flush.isra.0>
			data->async->rx_flush_cnt =
    6976:	f885 00d1 	strb.w	r0, [r5, #209]	; 0xd1
	return config->uarte_regs;
    697a:	6863      	ldr	r3, [r4, #4]
    697c:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    697e:	2200      	movs	r2, #0
    6980:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
    6984:	f386 8811 	msr	BASEPRI, r6
    6988:	f3bf 8f6f 	isb	sy
}
    698c:	bd70      	pop	{r4, r5, r6, pc}

0000698e <is_tx_ready.isra.0>:
	return config->uarte_regs;
    698e:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    6990:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6992:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    6996:	b940      	cbnz	r0, 69aa <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    6998:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    699a:	079b      	lsls	r3, r3, #30
    699c:	d406      	bmi.n	69ac <is_tx_ready.isra.0+0x1e>
    699e:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    69a2:	3800      	subs	r0, #0
    69a4:	bf18      	it	ne
    69a6:	2001      	movne	r0, #1
    69a8:	4770      	bx	lr
    69aa:	2001      	movs	r0, #1
}
    69ac:	4770      	bx	lr

000069ae <start_tx_locked>:
{
    69ae:	b510      	push	{r4, lr}
    69b0:	4604      	mov	r4, r0
	if (!is_tx_ready(dev)) {
    69b2:	6840      	ldr	r0, [r0, #4]
    69b4:	f7ff ffeb 	bl	698e <is_tx_ready.isra.0>
		data->async->pending_tx = true;
    69b8:	68cb      	ldr	r3, [r1, #12]
	if (!is_tx_ready(dev)) {
    69ba:	b918      	cbnz	r0, 69c4 <start_tx_locked+0x16>
		data->async->pending_tx = true;
    69bc:	2201      	movs	r2, #1
    69be:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
}
    69c2:	bd10      	pop	{r4, pc}
		data->async->pending_tx = false;
    69c4:	2200      	movs	r2, #0
    69c6:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
		data->async->tx_amount = -1;
    69ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    69ce:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
    69d2:	4620      	mov	r0, r4
    69d4:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
}
    69d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
    69dc:	f7ff be8e 	b.w	66fc <tx_start>

000069e0 <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    69e0:	b510      	push	{r4, lr}
    69e2:	2200      	movs	r2, #0
    69e4:	4604      	mov	r4, r0
    69e6:	2101      	movs	r1, #1
    69e8:	2028      	movs	r0, #40	; 0x28
    69ea:	f7fb fb19 	bl	2020 <z_arm_irq_priority_set>
    69ee:	2028      	movs	r0, #40	; 0x28
    69f0:	f7fb faf8 	bl	1fe4 <arch_irq_enable>
    69f4:	4620      	mov	r0, r4
    69f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    69fa:	f7fc bbc7 	b.w	318c <uarte_instance_init.constprop.0>

000069fe <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    69fe:	b510      	push	{r4, lr}
    6a00:	2200      	movs	r2, #0
    6a02:	4604      	mov	r4, r0
    6a04:	2101      	movs	r1, #1
    6a06:	2002      	movs	r0, #2
    6a08:	f7fb fb0a 	bl	2020 <z_arm_irq_priority_set>
    6a0c:	2002      	movs	r0, #2
    6a0e:	f7fb fae9 	bl	1fe4 <arch_irq_enable>
    6a12:	4620      	mov	r0, r4
    6a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6a18:	f7fc bbb8 	b.w	318c <uarte_instance_init.constprop.0>

00006a1c <uarte_nrfx_rx_enable>:
{
    6a1c:	e92d 4fd0 	stmdb	sp!, {r4, r6, r7, r8, r9, sl, fp, lr}
	const struct uarte_nrfx_config *cfg = dev->config;
    6a20:	f8d0 a004 	ldr.w	sl, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
    6a24:	f8d0 b010 	ldr.w	fp, [r0, #16]
	return config->uarte_regs;
    6a28:	f8da 8000 	ldr.w	r8, [sl]
{
    6a2c:	4614      	mov	r4, r2
	if (cfg->disable_rx) {
    6a2e:	f89a 2008 	ldrb.w	r2, [sl, #8]
{
    6a32:	4606      	mov	r6, r0
    6a34:	4689      	mov	r9, r1
	if (cfg->disable_rx) {
    6a36:	2a00      	cmp	r2, #0
    6a38:	d172      	bne.n	6b20 <uarte_nrfx_rx_enable+0x104>
	if (data->async->rx_enabled) {
    6a3a:	f8db 100c 	ldr.w	r1, [fp, #12]
    6a3e:	f891 20d2 	ldrb.w	r2, [r1, #210]	; 0xd2
    6a42:	2a00      	cmp	r2, #0
    6a44:	d16f      	bne.n	6b26 <uarte_nrfx_rx_enable+0x10a>
		MAX(timeout / RX_TIMEOUT_DIV,
    6a46:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
	data->async->rx_timeout = timeout;
    6a4a:	67cb      	str	r3, [r1, #124]	; 0x7c
		MAX(timeout / RX_TIMEOUT_DIV,
    6a4c:	bfd2      	itee	le
    6a4e:	235c      	movle	r3, #92	; 0x5c
    6a50:	2205      	movgt	r2, #5
    6a52:	fb93 f3f2 	sdivgt	r3, r3, r2
	data->async->rx_timeout_slab =
    6a56:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	data->async->rx_offset = 0;
    6a5a:	2300      	movs	r3, #0
	data->async->rx_next_buf = NULL;
    6a5c:	e9c1 331a 	strd	r3, r3, [r1, #104]	; 0x68
	data->async->rx_next_buf_len = 0;
    6a60:	670b      	str	r3, [r1, #112]	; 0x70
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6a62:	f8da 3004 	ldr.w	r3, [sl, #4]
    6a66:	06da      	lsls	r2, r3, #27
	data->async->rx_buf_len = len;
    6a68:	e9c1 9418 	strd	r9, r4, [r1, #96]	; 0x60
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6a6c:	d524      	bpl.n	6ab8 <uarte_nrfx_rx_enable+0x9c>
		if (data->async->rx_flush_cnt) {
    6a6e:	f891 70d1 	ldrb.w	r7, [r1, #209]	; 0xd1
    6a72:	b30f      	cbz	r7, 6ab8 <uarte_nrfx_rx_enable+0x9c>
			int cpy_len = MIN(len, data->async->rx_flush_cnt);
    6a74:	42a7      	cmp	r7, r4
    6a76:	bf28      	it	cs
    6a78:	4627      	movcs	r7, r4
			memcpy(buf, data->async->rx_flush_buffer, cpy_len);
    6a7a:	4648      	mov	r0, r9
    6a7c:	463a      	mov	r2, r7
    6a7e:	31cc      	adds	r1, #204	; 0xcc
    6a80:	f7ff fd08 	bl	6494 <memcpy>
			if (!len) {
    6a84:	1be4      	subs	r4, r4, r7
			buf += cpy_len;
    6a86:	44b9      	add	r9, r7
			if (!len) {
    6a88:	d116      	bne.n	6ab8 <uarte_nrfx_rx_enable+0x9c>
				data->async->rx_flush_cnt -= cpy_len;
    6a8a:	f8db 200c 	ldr.w	r2, [fp, #12]
    6a8e:	f892 30d1 	ldrb.w	r3, [r2, #209]	; 0xd1
    6a92:	1bdb      	subs	r3, r3, r7
    6a94:	f882 30d1 	strb.w	r3, [r2, #209]	; 0xd1
				notify_uart_rx_rdy(dev, cpy_len);
    6a98:	4639      	mov	r1, r7
    6a9a:	4630      	mov	r0, r6
    6a9c:	f7ff fe5b 	bl	6756 <notify_uart_rx_rdy>
				rx_buf_release(dev, &data->async->rx_buf);
    6aa0:	f8db 100c 	ldr.w	r1, [fp, #12]
    6aa4:	4630      	mov	r0, r6
    6aa6:	3160      	adds	r1, #96	; 0x60
    6aa8:	f7ff fe6e 	bl	6788 <rx_buf_release>
				notify_rx_disable(dev);
    6aac:	4630      	mov	r0, r6
    6aae:	f7ff fe83 	bl	67b8 <notify_rx_disable>
	return 0;
    6ab2:	2000      	movs	r0, #0
}
    6ab4:	e8bd 8fd0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, sl, fp, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6ab8:	2300      	movs	r3, #0
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6aba:	f8c8 9534 	str.w	r9, [r8, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    6abe:	f8c8 4538 	str.w	r4, [r8, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6ac2:	f8c8 3110 	str.w	r3, [r8, #272]	; 0x110
    6ac6:	f8d8 2110 	ldr.w	r2, [r8, #272]	; 0x110
    6aca:	f8c8 314c 	str.w	r3, [r8, #332]	; 0x14c
    6ace:	f8d8 314c 	ldr.w	r3, [r8, #332]	; 0x14c
	data->async->rx_enabled = true;
    6ad2:	f8db 300c 	ldr.w	r3, [fp, #12]
    6ad6:	2201      	movs	r2, #1
    6ad8:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6adc:	f8da 3004 	ldr.w	r3, [sl, #4]
    6ae0:	06db      	lsls	r3, r3, #27
    6ae2:	d519      	bpl.n	6b18 <uarte_nrfx_rx_enable+0xfc>
	__asm__ volatile(
    6ae4:	f04f 0320 	mov.w	r3, #32
    6ae8:	f3ef 8111 	mrs	r1, BASEPRI
    6aec:	f383 8812 	msr	BASEPRI_MAX, r3
    6af0:	f3bf 8f6f 	isb	sy
	if (data->async) {
    6af4:	6933      	ldr	r3, [r6, #16]
	const struct uarte_nrfx_config *config = dev->config;
    6af6:	6870      	ldr	r0, [r6, #4]
	if (data->async) {
    6af8:	68db      	ldr	r3, [r3, #12]
    6afa:	b12b      	cbz	r3, 6b08 <uarte_nrfx_rx_enable+0xec>
		data->async->low_power_mask |= mask;
    6afc:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
    6b00:	f042 0202 	orr.w	r2, r2, #2
    6b04:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	return config->uarte_regs;
    6b08:	6803      	ldr	r3, [r0, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    6b0a:	2208      	movs	r2, #8
    6b0c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
    6b10:	f381 8811 	msr	BASEPRI, r1
    6b14:	f3bf 8f6f 	isb	sy
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6b18:	2301      	movs	r3, #1
    6b1a:	f8c8 3000 	str.w	r3, [r8]
    6b1e:	e7c8      	b.n	6ab2 <uarte_nrfx_rx_enable+0x96>
		return -ENOTSUP;
    6b20:	f06f 0085 	mvn.w	r0, #133	; 0x85
    6b24:	e7c6      	b.n	6ab4 <uarte_nrfx_rx_enable+0x98>
		return -EBUSY;
    6b26:	f06f 000f 	mvn.w	r0, #15
    6b2a:	e7c3      	b.n	6ab4 <uarte_nrfx_rx_enable+0x98>

00006b2c <rx_timeout>:
{
    6b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return timer->user_data;
    6b2e:	6b46      	ldr	r6, [r0, #52]	; 0x34
	if (data->async->is_in_irq) {
    6b30:	68f3      	ldr	r3, [r6, #12]
    6b32:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
    6b36:	f002 07ff 	and.w	r7, r2, #255	; 0xff
    6b3a:	bb42      	cbnz	r2, 6b8e <rx_timeout+0x62>
	const struct device *dev = data->dev;
    6b3c:	6835      	ldr	r5, [r6, #0]
	return config->uarte_regs;
    6b3e:	686a      	ldr	r2, [r5, #4]
    6b40:	6812      	ldr	r2, [r2, #0]
    p_reg->INTENCLR = mask;
    6b42:	2110      	movs	r1, #16
    6b44:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
		read = data->async->rx_cnt.cnt;
    6b48:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
	if (read != data->async->rx_total_byte_cnt) {
    6b4c:	6f59      	ldr	r1, [r3, #116]	; 0x74
    6b4e:	4291      	cmp	r1, r2
		data->async->rx_total_byte_cnt = read;
    6b50:	bf1e      	ittt	ne
    6b52:	675a      	strne	r2, [r3, #116]	; 0x74
		data->async->rx_timeout_left = data->async->rx_timeout;
    6b54:	6fda      	ldrne	r2, [r3, #124]	; 0x7c
    6b56:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
		    - data->async->rx_total_user_byte_cnt;
    6b5a:	e9d3 421d 	ldrd	r4, r2, [r3, #116]	; 0x74
	if (!HW_RX_COUNTING_ENABLED(data) &&
    6b5e:	1aa4      	subs	r4, r4, r2
		data->async->rx_cnt.cnt = data->async->rx_total_user_byte_cnt;
    6b60:	bf48      	it	mi
    6b62:	f8c3 20c0 	strmi.w	r2, [r3, #192]	; 0xc0
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
    6b66:	e9d3 1219 	ldrd	r1, r2, [r3, #100]	; 0x64
		len = 0;
    6b6a:	bf48      	it	mi
    6b6c:	2400      	movmi	r4, #0
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
    6b6e:	18a0      	adds	r0, r4, r2
    6b70:	4288      	cmp	r0, r1
    6b72:	d90d      	bls.n	6b90 <rx_timeout+0x64>
		len = data->async->rx_buf_len - data->async->rx_offset;
    6b74:	1a8c      	subs	r4, r1, r2
	if (len > 0) {
    6b76:	2c00      	cmp	r4, #0
    6b78:	dd04      	ble.n	6b84 <rx_timeout+0x58>
		clipped = true;
    6b7a:	2701      	movs	r7, #1
    6b7c:	e00e      	b.n	6b9c <rx_timeout+0x70>
			data->async->rx_timeout_left -=
    6b7e:	1a52      	subs	r2, r2, r1
    6b80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	return config->uarte_regs;
    6b84:	686b      	ldr	r3, [r5, #4]
    6b86:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    6b88:	2210      	movs	r2, #16
    6b8a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    6b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (len > 0) {
    6b90:	2c00      	cmp	r4, #0
    6b92:	d0f7      	beq.n	6b84 <rx_timeout+0x58>
				< data->async->rx_timeout_slab)) {
    6b94:	e9d3 1220 	ldrd	r1, r2, [r3, #128]	; 0x80
		if (clipped ||
    6b98:	428a      	cmp	r2, r1
    6b9a:	daf0      	bge.n	6b7e <rx_timeout+0x52>
			notify_uart_rx_rdy(dev, len);
    6b9c:	4628      	mov	r0, r5
    6b9e:	4621      	mov	r1, r4
    6ba0:	f7ff fdd9 	bl	6756 <notify_uart_rx_rdy>
			data->async->rx_offset += len;
    6ba4:	68f0      	ldr	r0, [r6, #12]
    6ba6:	6e83      	ldr	r3, [r0, #104]	; 0x68
    6ba8:	4423      	add	r3, r4
    6baa:	6683      	str	r3, [r0, #104]	; 0x68
			data->async->rx_total_user_byte_cnt += len;
    6bac:	6f83      	ldr	r3, [r0, #120]	; 0x78
    6bae:	4423      	add	r3, r4
    6bb0:	6783      	str	r3, [r0, #120]	; 0x78
		if (clipped) {
    6bb2:	2f00      	cmp	r7, #0
    6bb4:	d0e6      	beq.n	6b84 <rx_timeout+0x58>
    6bb6:	3088      	adds	r0, #136	; 0x88
    6bb8:	f000 fbf7 	bl	73aa <z_impl_k_timer_stop>
}
    6bbc:	e7e2      	b.n	6b84 <rx_timeout+0x58>

00006bbe <uarte_nrfx_tx_abort>:
{
    6bbe:	b538      	push	{r3, r4, r5, lr}
	return config->uarte_regs;
    6bc0:	6843      	ldr	r3, [r0, #4]
    6bc2:	681d      	ldr	r5, [r3, #0]
	if (data->async->tx_buf == NULL) {
    6bc4:	6903      	ldr	r3, [r0, #16]
    6bc6:	68d8      	ldr	r0, [r3, #12]
    6bc8:	6883      	ldr	r3, [r0, #8]
    6bca:	b14b      	cbz	r3, 6be0 <uarte_nrfx_tx_abort+0x22>
	data->async->pending_tx = false;
    6bcc:	2400      	movs	r4, #0
    6bce:	f880 40d4 	strb.w	r4, [r0, #212]	; 0xd4
	z_impl_k_timer_stop(timer);
    6bd2:	3028      	adds	r0, #40	; 0x28
    6bd4:	f000 fbe9 	bl	73aa <z_impl_k_timer_stop>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6bd8:	2301      	movs	r3, #1
    6bda:	60eb      	str	r3, [r5, #12]
	return 0;
    6bdc:	4620      	mov	r0, r4
}
    6bde:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
    6be0:	f06f 000d 	mvn.w	r0, #13
    6be4:	e7fb      	b.n	6bde <uarte_nrfx_tx_abort+0x20>

00006be6 <tx_timeout>:
	(void) uarte_nrfx_tx_abort(data->dev);
    6be6:	6b43      	ldr	r3, [r0, #52]	; 0x34
    6be8:	6818      	ldr	r0, [r3, #0]
    6bea:	f7ff bfe8 	b.w	6bbe <uarte_nrfx_tx_abort>

00006bee <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    6bee:	4770      	bx	lr

00006bf0 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    6bf0:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    6bf2:	6843      	ldr	r3, [r0, #4]
    6bf4:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    6bf6:	7a03      	ldrb	r3, [r0, #8]
    6bf8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    6bfc:	3b01      	subs	r3, #1
    6bfe:	00db      	lsls	r3, r3, #3
    6c00:	6845      	ldr	r5, [r0, #4]
    6c02:	6814      	ldr	r4, [r2, #0]
    6c04:	441d      	add	r5, r3
    6c06:	42ac      	cmp	r4, r5
    6c08:	d902      	bls.n	6c10 <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
    6c0a:	f06f 0001 	mvn.w	r0, #1
}
    6c0e:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    6c10:	7965      	ldrb	r5, [r4, #5]
    6c12:	428d      	cmp	r5, r1
    6c14:	d002      	beq.n	6c1c <pinctrl_lookup_state+0x2c>
		(*state)++;
    6c16:	3408      	adds	r4, #8
    6c18:	6014      	str	r4, [r2, #0]
    6c1a:	e7f1      	b.n	6c00 <pinctrl_lookup_state+0x10>
			return 0;
    6c1c:	2000      	movs	r0, #0
    6c1e:	e7f6      	b.n	6c0e <pinctrl_lookup_state+0x1e>

00006c20 <nrf_gpio_pin_write>:
    if (value == 0)
    6c20:	b909      	cbnz	r1, 6c26 <nrf_gpio_pin_write+0x6>
        nrf_gpio_pin_clear(pin_number);
    6c22:	f7fc bfc1 	b.w	3ba8 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
    6c26:	f7fc bff1 	b.w	3c0c <nrf_gpio_pin_set>

00006c2a <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    6c2a:	b570      	push	{r4, r5, r6, lr}
    6c2c:	4615      	mov	r5, r2
    6c2e:	4604      	mov	r4, r0
    6c30:	eb00 0681 	add.w	r6, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    6c34:	42a6      	cmp	r6, r4
    6c36:	d101      	bne.n	6c3c <pinctrl_configure_pins+0x12>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    6c38:	2000      	movs	r0, #0
}
    6c3a:	bd70      	pop	{r4, r5, r6, pc}
		switch (NRF_GET_FUN(pins[i])) {
    6c3c:	6823      	ldr	r3, [r4, #0]
    6c3e:	0c1a      	lsrs	r2, r3, #16
    6c40:	2a22      	cmp	r2, #34	; 0x22
    6c42:	f200 808e 	bhi.w	6d62 <pinctrl_configure_pins+0x138>
    6c46:	e8df f002 	tbb	[pc, r2]
    6c4a:	1d12      	.short	0x1d12
    6c4c:	39294324 	.word	0x39294324
    6c50:	8c8c8c43 	.word	0x8c8c8c43
    6c54:	8c4d488c 	.word	0x8c4d488c
    6c58:	8c8c8c8c 	.word	0x8c8c8c8c
    6c5c:	8c8c8c8c 	.word	0x8c8c8c8c
    6c60:	68635e52 	.word	0x68635e52
    6c64:	6d8c8c8c 	.word	0x6d8c8c8c
    6c68:	827d7873 	.word	0x827d7873
    6c6c:	87          	.byte	0x87
    6c6d:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    6c6e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6c72:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    6c76:	6820      	ldr	r0, [r4, #0]
    6c78:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    6c7c:	f7fc ffc6 	bl	3c0c <nrf_gpio_pin_set>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    6c80:	2201      	movs	r2, #1
    6c82:	e015      	b.n	6cb0 <pinctrl_configure_pins+0x86>
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    6c84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6c88:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6c8c:	2200      	movs	r2, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6c8e:	2100      	movs	r1, #0
    6c90:	e00f      	b.n	6cb2 <pinctrl_configure_pins+0x88>
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    6c92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6c96:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
    6c9a:	e7ec      	b.n	6c76 <pinctrl_configure_pins+0x4c>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    6c9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6ca0:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    6ca4:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_clear(pin_number);
    6ca6:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    6caa:	f7fc ff7d 	bl	3ba8 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    6cae:	2200      	movs	r2, #0
    6cb0:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6cb2:	6820      	ldr	r0, [r4, #0]
    6cb4:	f7fc ff88 	bl	3bc8 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    6cb8:	3404      	adds	r4, #4
    6cba:	e7bb      	b.n	6c34 <pinctrl_configure_pins+0xa>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    6cbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6cc0:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    6cc4:	6820      	ldr	r0, [r4, #0]
    6cc6:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    6cca:	f7fc ff6d 	bl	3ba8 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    6cce:	e7d7      	b.n	6c80 <pinctrl_configure_pins+0x56>
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    6cd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6cd4:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6cd8:	e7d8      	b.n	6c8c <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    6cda:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6cde:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6ce2:	e7d3      	b.n	6c8c <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    6ce4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6ce8:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
    6cec:	e7ce      	b.n	6c8c <pinctrl_configure_pins+0x62>
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    6cee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6cf2:	f8c5 3560 	str.w	r3, [r5, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    6cf6:	6820      	ldr	r0, [r4, #0]
    6cf8:	f3c0 3140 	ubfx	r1, r0, #13, #1
    6cfc:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    6d00:	f7ff ff8e 	bl	6c20 <nrf_gpio_pin_write>
    6d04:	e7bc      	b.n	6c80 <pinctrl_configure_pins+0x56>
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    6d06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d0a:	f8c5 3564 	str.w	r3, [r5, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    6d0e:	e7f2      	b.n	6cf6 <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    6d10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d14:	f8c5 3568 	str.w	r3, [r5, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    6d18:	e7ed      	b.n	6cf6 <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    6d1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d1e:	f8c5 356c 	str.w	r3, [r5, #1388]	; 0x56c
    6d22:	e7e8      	b.n	6cf6 <pinctrl_configure_pins+0xcc>
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    6d24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d28:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6d2c:	2201      	movs	r2, #1
    6d2e:	e7ae      	b.n	6c8e <pinctrl_configure_pins+0x64>
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    6d30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d34:	f8c5 3528 	str.w	r3, [r5, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6d38:	e7f8      	b.n	6d2c <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    6d3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d3e:	f8c5 3530 	str.w	r3, [r5, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6d42:	e7f3      	b.n	6d2c <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    6d44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d48:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6d4c:	e7ee      	b.n	6d2c <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    6d4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d52:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6d56:	e7e9      	b.n	6d2c <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    6d58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6d5c:	f8c5 353c 	str.w	r3, [r5, #1340]	; 0x53c
    6d60:	e7e4      	b.n	6d2c <pinctrl_configure_pins+0x102>
		switch (NRF_GET_FUN(pins[i])) {
    6d62:	f06f 0085 	mvn.w	r0, #133	; 0x85
    6d66:	e768      	b.n	6c3a <pinctrl_configure_pins+0x10>

00006d68 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    6d68:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    6d6a:	2000      	movs	r0, #0
    6d6c:	f7fb fd04 	bl	2778 <sys_arch_reboot>

00006d70 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    6d70:	f7fe bfd6 	b.w	5d20 <nrf_cc3xx_platform_init_no_rng>

00006d74 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    6d74:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    6d76:	f7fb f84d 	bl	1e14 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    6d7a:	f7fb f8ff 	bl	1f7c <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    6d7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    6d82:	f7fe bfcd 	b.w	5d20 <nrf_cc3xx_platform_init_no_rng>

00006d86 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6d86:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6d8a:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
    6d8e:	f1a0 0308 	sub.w	r3, r0, #8
    6d92:	4258      	negs	r0, r3
    6d94:	4158      	adcs	r0, r3
    6d96:	4770      	bx	lr

00006d98 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    6d98:	4700      	bx	r0

00006d9a <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    6d9a:	f000 baf6 	b.w	738a <z_impl_k_busy_wait>

00006d9e <nrfx_clock_enable>:
{
    6d9e:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    6da0:	2000      	movs	r0, #0
    6da2:	f7fb f92f 	bl	2004 <arch_irq_is_enabled>
    6da6:	b908      	cbnz	r0, 6dac <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    6da8:	f7fb f91c 	bl	1fe4 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    6dac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6db0:	2200      	movs	r2, #0
    6db2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    6db6:	bd08      	pop	{r3, pc}

00006db8 <nrfx_clock_start>:
{
    6db8:	b508      	push	{r3, lr}
    switch (domain)
    6dba:	b110      	cbz	r0, 6dc2 <nrfx_clock_start+0xa>
    6dbc:	2801      	cmp	r0, #1
    6dbe:	d02d      	beq.n	6e1c <nrfx_clock_start+0x64>
}
    6dc0:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6dc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6dc6:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6dca:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    6dce:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
    6dd2:	d10b      	bne.n	6dec <nrfx_clock_start+0x34>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    6dd4:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    6dd8:	07c9      	lsls	r1, r1, #31
    6dda:	d510      	bpl.n	6dfe <nrfx_clock_start+0x46>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    6ddc:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    if (!is_correct_clk)
    6de0:	079b      	lsls	r3, r3, #30
    6de2:	d408      	bmi.n	6df6 <nrfx_clock_start+0x3e>
    p_reg->INTENSET = mask;
    6de4:	2302      	movs	r3, #2
    6de6:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    6dea:	e7e9      	b.n	6dc0 <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    6dec:	f001 0303 	and.w	r3, r1, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    6df0:	2b01      	cmp	r3, #1
    6df2:	d004      	beq.n	6dfe <nrfx_clock_start+0x46>
    if (!is_correct_clk)
    6df4:	b11b      	cbz	r3, 6dfe <nrfx_clock_start+0x46>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6df6:	2000      	movs	r0, #0
    6df8:	f7fd f864 	bl	3ec4 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    6dfc:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    6dfe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6e02:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6e06:	2300      	movs	r3, #0
    6e08:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    6e0c:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    6e10:	2302      	movs	r3, #2
    6e12:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6e16:	2301      	movs	r3, #1
    6e18:	6093      	str	r3, [r2, #8]
}
    6e1a:	e7d1      	b.n	6dc0 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6e1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6e20:	2200      	movs	r2, #0
    6e22:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    6e26:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    6e2a:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6e2e:	6018      	str	r0, [r3, #0]
}
    6e30:	e7c6      	b.n	6dc0 <nrfx_clock_start+0x8>

00006e32 <nrfx_clock_stop>:
    clock_stop(domain);
    6e32:	f7fd b847 	b.w	3ec4 <clock_stop>

00006e36 <nrf_gpio_reconfigure>:
{
    6e36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6e38:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6e3a:	a801      	add	r0, sp, #4
{
    6e3c:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    6e40:	4617      	mov	r7, r2
    6e42:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6e44:	f7fd f8d6 	bl	3ff4 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    6e48:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    6e4a:	2f00      	cmp	r7, #0
    6e4c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    6e50:	bf14      	ite	ne
    6e52:	2302      	movne	r3, #2
    6e54:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    6e56:	2900      	cmp	r1, #0
    6e58:	bf18      	it	ne
    6e5a:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    6e5e:	2d00      	cmp	r5, #0
    6e60:	bf14      	ite	ne
    6e62:	f04f 0c0c 	movne.w	ip, #12
    6e66:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    6e6a:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    6e6c:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    6e70:	bf14      	ite	ne
    6e72:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    6e76:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    6e7a:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    6e7c:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    6e80:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    6e84:	bf14      	ite	ne
    6e86:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    6e8a:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    6e8e:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    6e92:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    6e96:	b101      	cbz	r1, 6e9a <nrf_gpio_reconfigure+0x64>
    6e98:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    6e9a:	b10f      	cbz	r7, 6ea0 <nrf_gpio_reconfigure+0x6a>
    6e9c:	783f      	ldrb	r7, [r7, #0]
    6e9e:	007f      	lsls	r7, r7, #1
    6ea0:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    6ea2:	b10d      	cbz	r5, 6ea8 <nrf_gpio_reconfigure+0x72>
    6ea4:	782d      	ldrb	r5, [r5, #0]
    6ea6:	00ad      	lsls	r5, r5, #2
    6ea8:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    6eaa:	b10c      	cbz	r4, 6eb0 <nrf_gpio_reconfigure+0x7a>
    6eac:	7822      	ldrb	r2, [r4, #0]
    6eae:	0214      	lsls	r4, r2, #8
    6eb0:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    6eb2:	b10e      	cbz	r6, 6eb8 <nrf_gpio_reconfigure+0x82>
    6eb4:	7836      	ldrb	r6, [r6, #0]
    6eb6:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    6eb8:	432c      	orrs	r4, r5
    6eba:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    6ebc:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    6ec0:	b003      	add	sp, #12
    6ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006ec4 <nrf_gpio_cfg_sense_set>:
{
    6ec4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6ec6:	f10d 030f 	add.w	r3, sp, #15
    6eca:	9301      	str	r3, [sp, #4]
    6ecc:	2300      	movs	r3, #0
{
    6ece:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6ed2:	9300      	str	r3, [sp, #0]
    6ed4:	461a      	mov	r2, r3
    6ed6:	4619      	mov	r1, r3
    6ed8:	f7ff ffad 	bl	6e36 <nrf_gpio_reconfigure>
}
    6edc:	b005      	add	sp, #20
    6ede:	f85d fb04 	ldr.w	pc, [sp], #4

00006ee2 <twi_send_byte>:
    if (p_cb->bytes_transferred < p_cb->curr_length)
    6ee2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
{
    6ee4:	4602      	mov	r2, r0
    if (p_cb->bytes_transferred < p_cb->curr_length)
    6ee6:	6b48      	ldr	r0, [r1, #52]	; 0x34
    6ee8:	4298      	cmp	r0, r3
{
    6eea:	b510      	push	{r4, lr}
    6eec:	f04f 0301 	mov.w	r3, #1
    if (p_cb->bytes_transferred < p_cb->curr_length)
    6ef0:	d205      	bcs.n	6efe <twi_send_byte+0x1c>
        nrf_twi_txd_set(p_twi, p_cb->p_curr_buf[p_cb->bytes_transferred]);
    6ef2:	6a49      	ldr	r1, [r1, #36]	; 0x24
    p_reg->TXD = data;
    6ef4:	5c09      	ldrb	r1, [r1, r0]
    6ef6:	f8c2 151c 	str.w	r1, [r2, #1308]	; 0x51c
    return true;
    6efa:	4618      	mov	r0, r3
}
    6efc:	e004      	b.n	6f08 <twi_send_byte+0x26>
        if (p_cb->curr_tx_no_stop)
    6efe:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
    6f02:	b110      	cbz	r0, 6f0a <twi_send_byte+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6f04:	61d3      	str	r3, [r2, #28]
            return false;
    6f06:	2000      	movs	r0, #0
}
    6f08:	bd10      	pop	{r4, pc}
        else if(TWI_FLAG_SUSPEND(p_cb->flags))
    6f0a:	6a0c      	ldr	r4, [r1, #32]
    6f0c:	0664      	lsls	r4, r4, #25
    6f0e:	d503      	bpl.n	6f18 <twi_send_byte+0x36>
    6f10:	61d3      	str	r3, [r2, #28]
            p_cb->prev_suspend = TWI_SUSPEND_TX;
    6f12:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
            return false;
    6f16:	e7f7      	b.n	6f08 <twi_send_byte+0x26>
    6f18:	6153      	str	r3, [r2, #20]
    6f1a:	e7ee      	b.n	6efa <twi_send_byte+0x18>

00006f1c <twi_transfer>:
{
    6f1c:	b570      	push	{r4, r5, r6, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6f1e:	f8d0 6104 	ldr.w	r6, [r0, #260]	; 0x104
    6f22:	4604      	mov	r4, r0
    6f24:	460d      	mov	r5, r1
    if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_STOPPED))
    6f26:	b12e      	cbz	r6, 6f34 <twi_transfer+0x18>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6f28:	2300      	movs	r3, #0
    6f2a:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    6f2e:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
        stopped = true;
    6f32:	2601      	movs	r6, #1
    if (p_cb->error)
    6f34:	f895 002f 	ldrb.w	r0, [r5, #47]	; 0x2f
    6f38:	b320      	cbz	r0, 6f84 <twi_transfer+0x68>
    6f3a:	2300      	movs	r3, #0
    6f3c:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
    6f40:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
    6f44:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
    6f48:	f8d4 211c 	ldr.w	r2, [r4, #284]	; 0x11c
    6f4c:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
    6f50:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
    if (stopped)
    6f54:	2e00      	cmp	r6, #0
    6f56:	d068      	beq.n	702a <twi_transfer+0x10e>
        if (!p_cb->error)
    6f58:	f895 002f 	ldrb.w	r0, [r5, #47]	; 0x2f
        p_cb->prev_suspend = TWI_NO_SUSPEND;
    6f5c:	2300      	movs	r3, #0
    6f5e:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
        if (!p_cb->error)
    6f62:	bb88      	cbnz	r0, 6fc8 <twi_transfer+0xac>
    if (p_cb->bytes_transferred != p_cb->curr_length)
    6f64:	6aab      	ldr	r3, [r5, #40]	; 0x28
    6f66:	6b6a      	ldr	r2, [r5, #52]	; 0x34
    6f68:	429a      	cmp	r2, r3
        return false;
    6f6a:	bf1c      	itt	ne
    6f6c:	4606      	movne	r6, r0
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    6f6e:	2305      	movne	r3, #5
            p_cb->error = !xfer_completeness_check(p_twi, p_cb);
    6f70:	f086 0601 	eor.w	r6, r6, #1
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    6f74:	bf1c      	itt	ne
    6f76:	f8c4 0500 	strne.w	r0, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    6f7a:	f8c4 3500 	strne.w	r3, [r4, #1280]	; 0x500
    6f7e:	f885 602f 	strb.w	r6, [r5, #47]	; 0x2f
    6f82:	e022      	b.n	6fca <twi_transfer+0xae>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6f84:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
    else if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    6f88:	b142      	cbz	r2, 6f9c <twi_transfer+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6f8a:	f8c4 0124 	str.w	r0, [r4, #292]	; 0x124
    6f8e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6f92:	2301      	movs	r3, #1
    6f94:	6163      	str	r3, [r4, #20]
                p_cb->error = true;
    6f96:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
    6f9a:	e7db      	b.n	6f54 <twi_transfer+0x38>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6f9c:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
        if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_TXDSENT))
    6fa0:	b1a3      	cbz	r3, 6fcc <twi_transfer+0xb0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6fa2:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
    6fa6:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
            ++(p_cb->bytes_transferred);
    6faa:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    6fac:	3301      	adds	r3, #1
    6fae:	636b      	str	r3, [r5, #52]	; 0x34
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6fb0:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
            if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    6fb4:	b113      	cbz	r3, 6fbc <twi_transfer+0xa0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6fb6:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
    6fba:	e7e8      	b.n	6f8e <twi_transfer+0x72>
                if (!twi_send_byte(p_twi, p_cb))
    6fbc:	4629      	mov	r1, r5
    6fbe:	4620      	mov	r0, r4
    6fc0:	f7ff ff8f 	bl	6ee2 <twi_send_byte>
    6fc4:	2800      	cmp	r0, #0
    6fc6:	d1c5      	bne.n	6f54 <twi_transfer+0x38>
                    return false;
    6fc8:	2000      	movs	r0, #0
}
    6fca:	bd70      	pop	{r4, r5, r6, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6fcc:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
        else if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_RXDREADY))
    6fd0:	2a00      	cmp	r2, #0
    6fd2:	d0bf      	beq.n	6f54 <twi_transfer+0x38>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6fd4:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
    6fd8:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6fdc:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
            if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    6fe0:	b112      	cbz	r2, 6fe8 <twi_transfer+0xcc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6fe2:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
    6fe6:	e7d2      	b.n	6f8e <twi_transfer+0x72>
    if (p_cb->bytes_transferred < p_cb->curr_length)
    6fe8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    6fea:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    6fec:	4293      	cmp	r3, r2
    6fee:	d2b1      	bcs.n	6f54 <twi_transfer+0x38>
        p_cb->p_curr_buf[p_cb->bytes_transferred] = nrf_twi_rxd_get(p_twi);
    6ff0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    return (uint8_t)p_reg->RXD;
    6ff2:	f8d4 1518 	ldr.w	r1, [r4, #1304]	; 0x518
    6ff6:	54d1      	strb	r1, [r2, r3]
        ++(p_cb->bytes_transferred);
    6ff8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    6ffa:	6aaa      	ldr	r2, [r5, #40]	; 0x28
        ++(p_cb->bytes_transferred);
    6ffc:	3301      	adds	r3, #1
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    6ffe:	1e51      	subs	r1, r2, #1
    7000:	428b      	cmp	r3, r1
        ++(p_cb->bytes_transferred);
    7002:	636b      	str	r3, [r5, #52]	; 0x34
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    7004:	d108      	bne.n	7018 <twi_transfer+0xfc>
    7006:	6a29      	ldr	r1, [r5, #32]
    7008:	0649      	lsls	r1, r1, #25
    700a:	d410      	bmi.n	702e <twi_transfer+0x112>
    p_reg->SHORTS = mask;
    700c:	2302      	movs	r3, #2
    700e:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7012:	2301      	movs	r3, #1
    7014:	6223      	str	r3, [r4, #32]
    7016:	e79d      	b.n	6f54 <twi_transfer+0x38>
        else if (p_cb->bytes_transferred == p_cb->curr_length && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    7018:	4293      	cmp	r3, r2
    701a:	d1fa      	bne.n	7012 <twi_transfer+0xf6>
    701c:	6a2b      	ldr	r3, [r5, #32]
    701e:	065b      	lsls	r3, r3, #25
    7020:	d598      	bpl.n	6f54 <twi_transfer+0x38>
            p_cb->prev_suspend = TWI_SUSPEND_RX;
    7022:	2302      	movs	r3, #2
    7024:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
            return false;
    7028:	e7cf      	b.n	6fca <twi_transfer+0xae>
    return true;
    702a:	2001      	movs	r0, #1
    702c:	e7cd      	b.n	6fca <twi_transfer+0xae>
        else if (p_cb->bytes_transferred == p_cb->curr_length && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    702e:	4293      	cmp	r3, r2
    7030:	d1ef      	bne.n	7012 <twi_transfer+0xf6>
    7032:	e7f6      	b.n	7022 <twi_transfer+0x106>

00007034 <nrf_gpio_pin_set>:
{
    7034:	b507      	push	{r0, r1, r2, lr}
    7036:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7038:	a801      	add	r0, sp, #4
    703a:	f7fd fd79 	bl	4b30 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    703e:	9a01      	ldr	r2, [sp, #4]
    7040:	2301      	movs	r3, #1
    7042:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    7044:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
    7048:	b003      	add	sp, #12
    704a:	f85d fb04 	ldr.w	pc, [sp], #4

0000704e <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    704e:	f7fd bde1 	b.w	4c14 <_DoInit>

00007052 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    7052:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    7054:	f7ff fffb 	bl	704e <SEGGER_RTT_Init>

	return 0;
}
    7058:	2000      	movs	r0, #0
    705a:	bd08      	pop	{r3, pc}

0000705c <z_device_state_init>:
}
    705c:	4770      	bx	lr

0000705e <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    705e:	b138      	cbz	r0, 7070 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    7060:	68c3      	ldr	r3, [r0, #12]
    7062:	8818      	ldrh	r0, [r3, #0]
    7064:	f3c0 0008 	ubfx	r0, r0, #0, #9
    7068:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    706c:	4258      	negs	r0, r3
    706e:	4158      	adcs	r0, r3
}
    7070:	4770      	bx	lr

00007072 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    7072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7074:	4605      	mov	r5, r0
    7076:	460e      	mov	r6, r1
	__asm__ volatile(
    7078:	f04f 0320 	mov.w	r3, #32
    707c:	f3ef 8711 	mrs	r7, BASEPRI
    7080:	f383 8812 	msr	BASEPRI_MAX, r3
    7084:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    7088:	f7fe fbfc 	bl	5884 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    708c:	4631      	mov	r1, r6
    708e:	4604      	mov	r4, r0
    7090:	4628      	mov	r0, r5
    7092:	f7ff fe69 	bl	6d68 <k_sys_fatal_error_handler>
	__asm__ volatile(
    7096:	f387 8811 	msr	BASEPRI, r7
    709a:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    709e:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    70a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    70a4:	f7fb ba38 	b.w	2518 <z_impl_k_thread_abort>

000070a8 <z_early_memset>:
	(void) memset(dst, c, n);
    70a8:	f7ff b9ff 	b.w	64aa <memset>

000070ac <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    70ac:	f7ff b9f2 	b.w	6494 <memcpy>

000070b0 <k_mem_slab_init>:
{
    70b0:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    70b2:	2400      	movs	r4, #0
    70b4:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    70b6:	ea41 0402 	orr.w	r4, r1, r2
    70ba:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    70be:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    70c2:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    70c4:	d10c      	bne.n	70e0 <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    70c6:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    70c8:	42a3      	cmp	r3, r4
    70ca:	d103      	bne.n	70d4 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    70cc:	e9c0 0000 	strd	r0, r0, [r0]
}
    70d0:	2000      	movs	r0, #0
}
    70d2:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    70d4:	6945      	ldr	r5, [r0, #20]
    70d6:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    70d8:	3401      	adds	r4, #1
		slab->free_list = p;
    70da:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    70dc:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    70de:	e7f3      	b.n	70c8 <k_mem_slab_init+0x18>
		return -EINVAL;
    70e0:	f06f 0015 	mvn.w	r0, #21
	return rc;
    70e4:	e7f5      	b.n	70d2 <k_mem_slab_init+0x22>

000070e6 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    70e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    70e8:	4604      	mov	r4, r0
    70ea:	460d      	mov	r5, r1
	__asm__ volatile(
    70ec:	f04f 0320 	mov.w	r3, #32
    70f0:	f3ef 8611 	mrs	r6, BASEPRI
    70f4:	f383 8812 	msr	BASEPRI_MAX, r3
    70f8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    70fc:	6947      	ldr	r7, [r0, #20]
    70fe:	b977      	cbnz	r7, 711e <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    7100:	f000 f8e5 	bl	72ce <z_unpend_first_thread>

		if (pending_thread != NULL) {
    7104:	b158      	cbz	r0, 711e <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    7106:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    7108:	6142      	str	r2, [r0, #20]
    710a:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    710c:	f000 f86e 	bl	71ec <z_ready_thread>
			z_reschedule(&slab->lock, key);
    7110:	4631      	mov	r1, r6
    7112:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    7116:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    711a:	f7fe b907 	b.w	532c <z_reschedule>
	**(char ***) mem = slab->free_list;
    711e:	682b      	ldr	r3, [r5, #0]
    7120:	6962      	ldr	r2, [r4, #20]
    7122:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    7124:	682b      	ldr	r3, [r5, #0]
    7126:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    7128:	69a3      	ldr	r3, [r4, #24]
    712a:	3b01      	subs	r3, #1
    712c:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    712e:	f386 8811 	msr	BASEPRI, r6
    7132:	f3bf 8f6f 	isb	sy
}
    7136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00007138 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    7138:	f3ef 8005 	mrs	r0, IPSR
}
    713c:	3800      	subs	r0, #0
    713e:	bf18      	it	ne
    7140:	2001      	movne	r0, #1
    7142:	4770      	bx	lr

00007144 <z_pm_save_idle_exit>:
{
    7144:	b508      	push	{r3, lr}
	pm_system_resume();
    7146:	f7fa fd4d 	bl	1be4 <pm_system_resume>
}
    714a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    714e:	f7ff bd4e 	b.w	6bee <sys_clock_idle_exit>

00007152 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    7152:	f990 300e 	ldrsb.w	r3, [r0, #14]
    7156:	428b      	cmp	r3, r1
    7158:	d001      	beq.n	715e <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    715a:	f7fe ba4f 	b.w	55fc <z_set_prio>
}
    715e:	2000      	movs	r0, #0
    7160:	4770      	bx	lr

00007162 <z_impl_k_mutex_init>:
{
    7162:	4603      	mov	r3, r0
	mutex->owner = NULL;
    7164:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    7166:	e9c3 0002 	strd	r0, r0, [r3, #8]
    716a:	e9c3 3300 	strd	r3, r3, [r3]
}
    716e:	4770      	bx	lr

00007170 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    7170:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    7174:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7176:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7178:	2300      	movs	r3, #0
	node->prev = NULL;
    717a:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    717e:	4770      	bx	lr

00007180 <unpend_thread_no_timeout>:
{
    7180:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    7182:	f7ff fff5 	bl	7170 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    7186:	7b43      	ldrb	r3, [r0, #13]
    7188:	f023 0302 	bic.w	r3, r3, #2
    718c:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    718e:	2300      	movs	r3, #0
    7190:	6083      	str	r3, [r0, #8]
}
    7192:	bd08      	pop	{r3, pc}

00007194 <z_unpend_thread_no_timeout>:
{
    7194:	b508      	push	{r3, lr}
	__asm__ volatile(
    7196:	f04f 0320 	mov.w	r3, #32
    719a:	f3ef 8111 	mrs	r1, BASEPRI
    719e:	f383 8812 	msr	BASEPRI_MAX, r3
    71a2:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    71a6:	f7ff ffeb 	bl	7180 <unpend_thread_no_timeout>
	__asm__ volatile(
    71aa:	f381 8811 	msr	BASEPRI, r1
    71ae:	f3bf 8f6f 	isb	sy
}
    71b2:	bd08      	pop	{r3, pc}

000071b4 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    71b4:	4603      	mov	r3, r0
    71b6:	b920      	cbnz	r0, 71c2 <z_reschedule_irqlock+0xe>
    71b8:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    71bc:	b90a      	cbnz	r2, 71c2 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    71be:	f7fa bf67 	b.w	2090 <arch_swap>
    71c2:	f383 8811 	msr	BASEPRI, r3
    71c6:	f3bf 8f6f 	isb	sy
}
    71ca:	4770      	bx	lr

000071cc <z_reschedule_unlocked>:
	__asm__ volatile(
    71cc:	f04f 0320 	mov.w	r3, #32
    71d0:	f3ef 8011 	mrs	r0, BASEPRI
    71d4:	f383 8812 	msr	BASEPRI_MAX, r3
    71d8:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    71dc:	f7ff bfea 	b.w	71b4 <z_reschedule_irqlock>

000071e0 <z_priq_dumb_best>:
{
    71e0:	4603      	mov	r3, r0
	return list->head == list;
    71e2:	6800      	ldr	r0, [r0, #0]
}
    71e4:	4283      	cmp	r3, r0
    71e6:	bf08      	it	eq
    71e8:	2000      	moveq	r0, #0
    71ea:	4770      	bx	lr

000071ec <z_ready_thread>:
{
    71ec:	b510      	push	{r4, lr}
    71ee:	f04f 0320 	mov.w	r3, #32
    71f2:	f3ef 8411 	mrs	r4, BASEPRI
    71f6:	f383 8812 	msr	BASEPRI_MAX, r3
    71fa:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    71fe:	f7fe f957 	bl	54b0 <ready_thread>
	__asm__ volatile(
    7202:	f384 8811 	msr	BASEPRI, r4
    7206:	f3bf 8f6f 	isb	sy
}
    720a:	bd10      	pop	{r4, pc}

0000720c <z_thread_timeout>:
{
    720c:	b510      	push	{r4, lr}
    720e:	4601      	mov	r1, r0
	__asm__ volatile(
    7210:	f04f 0320 	mov.w	r3, #32
    7214:	f3ef 8411 	mrs	r4, BASEPRI
    7218:	f383 8812 	msr	BASEPRI_MAX, r3
    721c:	f3bf 8f6f 	isb	sy
		if (!killed) {
    7220:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    7224:	f013 0f28 	tst.w	r3, #40	; 0x28
    7228:	d10d      	bne.n	7246 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    722a:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    722e:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    7230:	b10b      	cbz	r3, 7236 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    7232:	f7ff ffa5 	bl	7180 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    7236:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    723a:	f023 0314 	bic.w	r3, r3, #20
    723e:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    7242:	f7fe f935 	bl	54b0 <ready_thread>
	__asm__ volatile(
    7246:	f384 8811 	msr	BASEPRI, r4
    724a:	f3bf 8f6f 	isb	sy
}
    724e:	bd10      	pop	{r4, pc}

00007250 <add_to_waitq_locked>:
{
    7250:	b538      	push	{r3, r4, r5, lr}
    7252:	4604      	mov	r4, r0
    7254:	460d      	mov	r5, r1
	unready_thread(thread);
    7256:	f7fe f97f 	bl	5558 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    725a:	7b63      	ldrb	r3, [r4, #13]
    725c:	f043 0302 	orr.w	r3, r3, #2
    7260:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    7262:	b195      	cbz	r5, 728a <add_to_waitq_locked+0x3a>
    7264:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    7266:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7268:	429d      	cmp	r5, r3
    726a:	d015      	beq.n	7298 <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    726c:	b1a3      	cbz	r3, 7298 <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
    726e:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7272:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    7276:	4291      	cmp	r1, r2
    7278:	d008      	beq.n	728c <add_to_waitq_locked+0x3c>
		return b2 - b1;
    727a:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    727c:	2a00      	cmp	r2, #0
    727e:	dd05      	ble.n	728c <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
    7280:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7282:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    7286:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    7288:	605c      	str	r4, [r3, #4]
}
    728a:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    728c:	686a      	ldr	r2, [r5, #4]
    728e:	4293      	cmp	r3, r2
    7290:	d002      	beq.n	7298 <add_to_waitq_locked+0x48>
    7292:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7294:	2b00      	cmp	r3, #0
    7296:	d1ec      	bne.n	7272 <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    7298:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    729a:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    729e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    72a0:	606c      	str	r4, [r5, #4]
}
    72a2:	e7f2      	b.n	728a <add_to_waitq_locked+0x3a>

000072a4 <z_unpend1_no_timeout>:
{
    72a4:	b510      	push	{r4, lr}
	__asm__ volatile(
    72a6:	f04f 0320 	mov.w	r3, #32
    72aa:	f3ef 8411 	mrs	r4, BASEPRI
    72ae:	f383 8812 	msr	BASEPRI_MAX, r3
    72b2:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    72b6:	f7ff ff93 	bl	71e0 <z_priq_dumb_best>
		if (thread != NULL) {
    72ba:	4601      	mov	r1, r0
    72bc:	b108      	cbz	r0, 72c2 <z_unpend1_no_timeout+0x1e>
			unpend_thread_no_timeout(thread);
    72be:	f7ff ff5f 	bl	7180 <unpend_thread_no_timeout>
	__asm__ volatile(
    72c2:	f384 8811 	msr	BASEPRI, r4
    72c6:	f3bf 8f6f 	isb	sy
}
    72ca:	4608      	mov	r0, r1
    72cc:	bd10      	pop	{r4, pc}

000072ce <z_unpend_first_thread>:
{
    72ce:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    72d0:	f04f 0320 	mov.w	r3, #32
    72d4:	f3ef 8511 	mrs	r5, BASEPRI
    72d8:	f383 8812 	msr	BASEPRI_MAX, r3
    72dc:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    72e0:	f7ff ff7e 	bl	71e0 <z_priq_dumb_best>
		if (thread != NULL) {
    72e4:	4604      	mov	r4, r0
    72e6:	b120      	cbz	r0, 72f2 <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    72e8:	f7ff ff4a 	bl	7180 <unpend_thread_no_timeout>
    72ec:	3018      	adds	r0, #24
    72ee:	f000 f806 	bl	72fe <z_abort_timeout>
	__asm__ volatile(
    72f2:	f385 8811 	msr	BASEPRI, r5
    72f6:	f3bf 8f6f 	isb	sy
}
    72fa:	4620      	mov	r0, r4
    72fc:	bd38      	pop	{r3, r4, r5, pc}

000072fe <z_abort_timeout>:
{
    72fe:	b510      	push	{r4, lr}
	__asm__ volatile(
    7300:	f04f 0220 	mov.w	r2, #32
    7304:	f3ef 8411 	mrs	r4, BASEPRI
    7308:	f382 8812 	msr	BASEPRI_MAX, r2
    730c:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    7310:	6803      	ldr	r3, [r0, #0]
    7312:	b13b      	cbz	r3, 7324 <z_abort_timeout+0x26>
			remove_timeout(to);
    7314:	f7fe fb58 	bl	59c8 <remove_timeout>
			ret = 0;
    7318:	2000      	movs	r0, #0
	__asm__ volatile(
    731a:	f384 8811 	msr	BASEPRI, r4
    731e:	f3bf 8f6f 	isb	sy
}
    7322:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    7324:	f06f 0015 	mvn.w	r0, #21
    7328:	e7f7      	b.n	731a <z_abort_timeout+0x1c>

0000732a <z_get_next_timeout_expiry>:
{
    732a:	b510      	push	{r4, lr}
	__asm__ volatile(
    732c:	f04f 0320 	mov.w	r3, #32
    7330:	f3ef 8411 	mrs	r4, BASEPRI
    7334:	f383 8812 	msr	BASEPRI_MAX, r3
    7338:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    733c:	f7fe fb1e 	bl	597c <next_timeout>
	__asm__ volatile(
    7340:	f384 8811 	msr	BASEPRI, r4
    7344:	f3bf 8f6f 	isb	sy
}
    7348:	bd10      	pop	{r4, pc}

0000734a <z_set_timeout_expiry>:
{
    734a:	b570      	push	{r4, r5, r6, lr}
    734c:	4604      	mov	r4, r0
    734e:	460d      	mov	r5, r1
	__asm__ volatile(
    7350:	f04f 0320 	mov.w	r3, #32
    7354:	f3ef 8611 	mrs	r6, BASEPRI
    7358:	f383 8812 	msr	BASEPRI_MAX, r3
    735c:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    7360:	f7fe fb0c 	bl	597c <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    7364:	2801      	cmp	r0, #1
    7366:	dd05      	ble.n	7374 <z_set_timeout_expiry+0x2a>
    7368:	42a0      	cmp	r0, r4
    736a:	db03      	blt.n	7374 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    736c:	4629      	mov	r1, r5
    736e:	4620      	mov	r0, r4
    7370:	f7fc fbde 	bl	3b30 <sys_clock_set_timeout>
	__asm__ volatile(
    7374:	f386 8811 	msr	BASEPRI, r6
    7378:	f3bf 8f6f 	isb	sy
}
    737c:	bd70      	pop	{r4, r5, r6, pc}

0000737e <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    737e:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    7380:	f7fe fc12 	bl	5ba8 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    7384:	bd08      	pop	{r3, pc}

00007386 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    7386:	f7fe bc0f 	b.w	5ba8 <sys_clock_tick_get>

0000738a <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    738a:	b108      	cbz	r0, 7390 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    738c:	f7fb ba0a 	b.w	27a4 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    7390:	4770      	bx	lr

00007392 <k_timer_init>:
	timer->status = 0U;
    7392:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
    7394:	e9c0 1208 	strd	r1, r2, [r0, #32]
	sys_dlist_init(&w->waitq);
    7398:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
    739c:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
    73a0:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
    73a4:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
    73a6:	6343      	str	r3, [r0, #52]	; 0x34
}
    73a8:	4770      	bx	lr

000073aa <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    73aa:	b510      	push	{r4, lr}
    73ac:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    73ae:	f7ff ffa6 	bl	72fe <z_abort_timeout>

	if (inactive) {
    73b2:	b9b0      	cbnz	r0, 73e2 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    73b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    73b6:	b10b      	cbz	r3, 73bc <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    73b8:	4620      	mov	r0, r4
    73ba:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    73bc:	f104 0018 	add.w	r0, r4, #24
    73c0:	f7ff ff70 	bl	72a4 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    73c4:	b168      	cbz	r0, 73e2 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    73c6:	f7ff ff11 	bl	71ec <z_ready_thread>
	__asm__ volatile(
    73ca:	f04f 0320 	mov.w	r3, #32
    73ce:	f3ef 8011 	mrs	r0, BASEPRI
    73d2:	f383 8812 	msr	BASEPRI_MAX, r3
    73d6:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    73da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	(void) z_reschedule_irqlock(arch_irq_lock());
    73de:	f7ff bee9 	b.w	71b4 <z_reschedule_irqlock>
    73e2:	bd10      	pop	{r4, pc}

000073e4 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    73e4:	f7fc bc3c 	b.w	3c60 <SystemInit>
