// Seed: 1150471505
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri id_5,
    output wor id_6,
    input tri0 id_7,
    output tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    input tri1 id_11
);
  tri0 id_13;
  id_14(
      id_11, id_3
  ); id_15(
      .id_0(1), .id_1(id_13), .id_2(id_3)
  );
  assign id_13 = 1;
  id_16(
      .id_0((1'b0)), .id_1(id_10)
  );
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output tri0 id_2,
    output wand id_3,
    output uwire id_4,
    output tri0 id_5,
    inout supply1 id_6,
    output wand id_7,
    output wire id_8,
    output wor id_9,
    input wor id_10,
    output tri1 id_11,
    input tri0 id_12,
    output supply1 id_13
);
  wire id_15;
  wand id_16 = 1'b0 == 1;
  module_0(
      id_6, id_10, id_2, id_10, id_1, id_3, id_11, id_12, id_5, id_11, id_3, id_6
  );
endmodule
