### 9.7 E3 Form Factor Requirements

> **Section ID**: 9.7 | **Page**: 89-89


---
### ðŸ“Š Tables (1)

#### Table 1: Table_9_7_E3_Form_Factor_Requirements
![Table_9_7_E3_Form_Factor_Requirements](../section_images/Table_9_7_E3_Form_Factor_Requirements.png)

Table_9_7_E3_Form_Factor_Requirements

| Requirement ID | Description |
|---|---|
| FFE3-1 | The device shall adhere to the latest revision of SFF-TA-1008. |
| FFE3-2 | The device shall adhere to the latest revision of SFF-TA-1009. |
| FFE3-3 | The device shall support Separate Refclk Independent SSC Architecture (SRIS) requirements of the PCIe Express Base Specification Revision 3.0 and its ECNs.<br>Devices shall support SRIS detection as described in SFF-TA-1009.<br>The SRIS support shall include a clock tolerance of a 5600-ppm difference for separate reference clocks. |

