# ViT_AXI_IP
s. The hardware  accelerator IP integrates components such as a Tensor Processing Unit (TPU)  utilizing a systolic array architecture and line buffers to efficiently handle data,  aiming to significantly enhance the inference performance of the any processor with AXI Interface for Vision Transformer models.
