m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design
vadder
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1551301911
!i10b 1
!s100 ijVXn`j8gkb?JEem_D[5R0
I`0Z0i885=9FYME_PkW^0<3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
Z4 d/users/ugrad/2018/winter/agnesj/eecs112lab2/design
Z5 w1551154964
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/adder.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/adder.sv
L0 3
Z6 OL;L;10.4c;61
r1
!s85 0
31
Z7 !s108 1551301911.000000
Z8 !s107 /users/ugrad/2018/winter/agnesj/eecs112lab2/design/RISC_V.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Datapath.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Controller.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RegFile.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/alu.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/ALUController.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/instructionmemory.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/datamemory.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/mux2.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/imm_Gen.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/flopr.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/adder.sv|
Z9 !s90 -64|-sv|-f|rtl.cfg|
!i113 0
Z10 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
valu
R1
R2
!i10b 1
!s100 @QmQLHoW`@ehYAM<MLUU>1
I<4PMZj^AWo]c>T7R@WT[=2
R3
!s105 alu_sv_unit
S1
R4
w1551292002
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/alu.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/alu.sv
L0 25
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vALUController
R1
R2
!i10b 1
!s100 H5mYNY7amXShbkL<o_8??0
Id?eL9ni0eM;2FCdL7nEL52
R3
!s105 ALUController_sv_unit
S1
R4
w1551293732
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/ALUController.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/ALUController.sv
Z11 L0 23
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
n@a@l@u@controller
vController
R1
R2
!i10b 1
!s100 ?eNk^JYPQ2O>Y:;kd_<5N2
IQhVo=Bi6e@4V8`cH^fm[20
R3
!s105 Controller_sv_unit
S1
R4
w1551240074
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Controller.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Controller.sv
Z12 L0 22
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
n@controller
vdatamemory
R1
R2
!i10b 1
!s100 jnZAR?6OKKaNBcUbK:ocM3
ILU^D0l491X`Tc0PYX<RfX3
R3
!s105 datamemory_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/datamemory.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/datamemory.sv
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vDatapath
R1
!s110 1551079159
!i10b 1
!s100 `0FNNzkB<_1;HoeAdQXQR0
IY=j3SBPo]LPFQVHiKh:C@0
R3
!s105 Datapath_sv_unit
S1
R0
w1549912272
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Datapath.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Datapath.sv
R12
R6
r1
!s85 0
31
!s108 1551079159.000000
!s107 /users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/RISC_V.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Datapath.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Controller.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/RegFile.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/alu.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/ALUController.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/instructionmemory.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/datamemory.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/mux2.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/imm_Gen.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/flopr.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/adder.sv|
R9
!i113 0
R10
n@datapath
vflopr
R1
R2
!i10b 1
!s100 B6BS^>`X=WIeQVmG9i5VI0
IBUhf[NKkALhH<o8FPLA1M3
R3
!s105 flopr_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/flopr.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/flopr.sv
R11
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vimm_Gen
R1
R2
!i10b 1
!s100 d:kb2BVlJh1dOcc]CN<fW3
Il_@O5LaOhZo8<kZo82GTj2
R3
!s105 imm_Gen_sv_unit
S1
R4
w1551163434
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/imm_Gen.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/imm_Gen.sv
L0 31
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
nimm_@gen
vinstructionmemory
R1
R2
!i10b 1
!s100 U_Ze;`;U^QK>EPoe0Jzie0
IOTeERZVzdEKeEGO9VJ_4l1
R3
!s105 instructionmemory_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/instructionmemory.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/instructionmemory.sv
R11
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vmux2
R1
R2
!i10b 1
!s100 @X6>V^M3YMfab:XdY67SE1
I<6V^0[Dmkni]<JRfj_RXo1
R3
!s105 mux2_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/mux2.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/mux2.sv
R11
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vRegFile
R1
R2
!i10b 1
!s100 2cGb6>@mnQP5YGGLJFYg]1
I_jBk`Q=<8X^5W0KkWVA:b0
R3
!s105 RegFile_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RegFile.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RegFile.sv
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
n@reg@file
vriscv
R1
!s110 1551168797
!i10b 1
!s100 6QH9T_jSCAJo5D_6085U>3
IGABzYjba>cL`7fbS2LjHJ1
R3
!s105 RISC_V_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RISC_V.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RISC_V.sv
L0 3
R6
r1
!s85 0
31
!s108 1551168797.000000
R8
R9
!i113 0
R10
vtb_alu
R1
R2
!i10b 1
!s100 o5OoOG?0XH1gD8:d8SnP=1
IYQc9OAS0Pi<FTRbQnOzz>3
R3
!s105 tb_alu_sv_unit
S1
R4
w1551301895
8/users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_alu.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_alu.sv
L0 3
R6
r1
!s85 0
31
R7
!s107 /users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_alu.sv|
Z13 !s90 -64|-sv|-f|tb.cfg|-work|work|
!i113 0
Z14 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Ttb_alu_opt
R2
V9DFcZl<acWPmJC?dU`:g;1
04 6 4 work tb_alu fast 0
Z15 o+acc -work work
ntb_alu_opt
Z16 OL;O;10.4c;61
vtb_top
R1
!s110 1551079167
!i10b 1
!s100 IB2R7Tdz_J13X9z]?95VO1
I>JCb@<^1gZ6M;DHa2M`U:1
R3
!s105 tb_top_sv_unit
S1
R0
w1549913772
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/verif/tb_top.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/verif/tb_top.sv
L0 3
R6
r1
!s85 0
31
!s108 1551079167.000000
!s107 /users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/verif/tb_top.sv|
R13
!i113 0
R14
Ttb_top_opt
!s110 1551164066
VPdL?8UXM<QYmo@RL@8H_J1
04 6 4 work tb_top fast 0
R15
ntb_top_opt
R16
R0
