#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 25 01:51:13 2025
# Process ID: 3096
# Current directory: C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1
# Command line: vivado.exe -log I2C_Master_Controler_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source I2C_Master_Controler_wrapper.tcl
# Log file: C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/I2C_Master_Controler_wrapper.vds
# Journal file: C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source I2C_Master_Controler_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/harman/May_team_project_I2C_SPI/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/harman/May_team_project_I2C_SPI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.cache/ip 
Command: synth_design -top I2C_Master_Controler_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1171.867 ; gain = 27.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_wrapper' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/hdl/I2C_Master_Controler_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:13]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_I2C_Master_0_6' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_I2C_Master_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_I2C_Master_0_6' (1#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_I2C_Master_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_axi_uartlite_0_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_axi_uartlite_0_0' (2#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'I2C_Master_Controler_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:157]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'I2C_Master_Controler_axi_uartlite_0_0' has 22 connections declared, but only 21 given [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:157]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_clk_wiz_1_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_clk_wiz_1_0' (3#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_mdm_1_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_mdm_1_0' (4#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_microblaze_0_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_microblaze_0_0' (5#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'I2C_Master_Controler_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:197]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'I2C_Master_Controler_microblaze_0_0' has 52 connections declared, but only 51 given [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:197]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_microblaze_0_axi_periph_0' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:346]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_WCRWO9' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:812]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_WCRWO9' (6#1) [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:812]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_K8ZDWH' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:958]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_K8ZDWH' (7#1) [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:958]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1I9SNMZ' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1324]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1I9SNMZ' (8#1) [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1324]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_xbar_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_xbar_0' (9#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'I2C_Master_Controler_xbar_0' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:773]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'I2C_Master_Controler_xbar_0' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:777]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_microblaze_0_axi_periph_0' (10#1) [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:346]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_4DYRL' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1090]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_dlmb_bram_if_cntlr_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_dlmb_bram_if_cntlr_0' (11#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_dlmb_v10_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_dlmb_v10_0' (12#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'I2C_Master_Controler_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1236]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'I2C_Master_Controler_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1236]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_ilmb_bram_if_cntlr_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_ilmb_bram_if_cntlr_0' (13#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_ilmb_v10_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_ilmb_v10_0' (14#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'I2C_Master_Controler_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1282]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'I2C_Master_Controler_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1282]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_lmb_bram_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_lmb_bram_0' (15#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'I2C_Master_Controler_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1307]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'I2C_Master_Controler_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1307]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'I2C_Master_Controler_lmb_bram_0' has 16 connections declared, but only 14 given [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1307]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_4DYRL' (16#1) [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:1090]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_Controler_rst_clk_wiz_1_100M_0' [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_rst_clk_wiz_1_100M_0' (17#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/.Xil/Vivado-3096-HYPC/realtime/I2C_Master_Controler_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'I2C_Master_Controler_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:335]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'I2C_Master_Controler_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:335]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'I2C_Master_Controler_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:335]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler' (18#1) [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/synth/I2C_Master_Controler.v:13]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_Controler_wrapper' (19#1) [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/hdl/I2C_Master_Controler_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.484 ; gain = 84.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.484 ; gain = 84.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.484 ; gain = 84.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1228.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_microblaze_0_0/I2C_Master_Controler_microblaze_0_0/I2C_Master_Controler_microblaze_0_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_microblaze_0_0/I2C_Master_Controler_microblaze_0_0/I2C_Master_Controler_microblaze_0_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_dlmb_v10_0/I2C_Master_Controler_dlmb_v10_0/I2C_Master_Controler_dlmb_v10_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_dlmb_v10_0/I2C_Master_Controler_dlmb_v10_0/I2C_Master_Controler_dlmb_v10_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_ilmb_v10_0/I2C_Master_Controler_ilmb_v10_0/I2C_Master_Controler_ilmb_v10_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_ilmb_v10_0/I2C_Master_Controler_ilmb_v10_0/I2C_Master_Controler_ilmb_v10_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_dlmb_bram_if_cntlr_0/I2C_Master_Controler_dlmb_bram_if_cntlr_0/I2C_Master_Controler_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_dlmb_bram_if_cntlr_0/I2C_Master_Controler_dlmb_bram_if_cntlr_0/I2C_Master_Controler_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_ilmb_bram_if_cntlr_0/I2C_Master_Controler_ilmb_bram_if_cntlr_0/I2C_Master_Controler_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_ilmb_bram_if_cntlr_0/I2C_Master_Controler_ilmb_bram_if_cntlr_0/I2C_Master_Controler_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_lmb_bram_0/I2C_Master_Controler_lmb_bram_0/I2C_Master_Controler_lmb_bram_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_lmb_bram_0/I2C_Master_Controler_lmb_bram_0/I2C_Master_Controler_lmb_bram_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_mdm_1_0/I2C_Master_Controler_mdm_1_0/I2C_Master_Controler_mdm_1_0_in_context.xdc] for cell 'I2C_Master_Controler_i/mdm_1'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_mdm_1_0/I2C_Master_Controler_mdm_1_0/I2C_Master_Controler_mdm_1_0_in_context.xdc] for cell 'I2C_Master_Controler_i/mdm_1'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0_in_context.xdc] for cell 'I2C_Master_Controler_i/clk_wiz_1'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0_in_context.xdc] for cell 'I2C_Master_Controler_i/clk_wiz_1'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_rst_clk_wiz_1_100M_0/I2C_Master_Controler_rst_clk_wiz_1_100M_0/I2C_Master_Controler_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'I2C_Master_Controler_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_rst_clk_wiz_1_100M_0/I2C_Master_Controler_rst_clk_wiz_1_100M_0/I2C_Master_Controler_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'I2C_Master_Controler_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_xbar_0/I2C_Master_Controler_xbar_0/I2C_Master_Controler_xbar_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_xbar_0/I2C_Master_Controler_xbar_0/I2C_Master_Controler_xbar_0_in_context.xdc] for cell 'I2C_Master_Controler_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_axi_uartlite_0_0/I2C_Master_Controler_axi_uartlite_0_0/I2C_Master_Controler_axi_uartlite_0_0_in_context.xdc] for cell 'I2C_Master_Controler_i/axi_uartlite_0'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_axi_uartlite_0_0/I2C_Master_Controler_axi_uartlite_0_0/I2C_Master_Controler_axi_uartlite_0_0_in_context.xdc] for cell 'I2C_Master_Controler_i/axi_uartlite_0'
Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_I2C_Master_0_6/I2C_Master_Controler_I2C_Master_0_6/I2C_Master_Controler_I2C_Master_0_6_in_context.xdc] for cell 'I2C_Master_Controler_i/I2C_Master_0'
Finished Parsing XDC File [c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_I2C_Master_0_6/I2C_Master_Controler_I2C_Master_0_6/I2C_Master_Controler_I2C_Master_0_6_in_context.xdc] for cell 'I2C_Master_Controler_i/I2C_Master_0'
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.srcs/constrs_1/imports/harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/I2C_Master_Controler_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/I2C_Master_Controler_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1262.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1262.191 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'I2C_Master_Controler_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.164 ; gain = 121.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.164 ; gain = 121.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I2C_Master_Controler_i/I2C_Master_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.164 ; gain = 121.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.164 ; gain = 121.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.164 ; gain = 121.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1308.500 ; gain = 164.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1308.727 ; gain = 164.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1327.848 ; gain = 183.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.578 ; gain = 190.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.578 ; gain = 190.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.578 ; gain = 190.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.578 ; gain = 190.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.578 ; gain = 190.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.578 ; gain = 190.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |I2C_Master_Controler_xbar_0               |         1|
|2     |I2C_Master_Controler_I2C_Master_0_6       |         1|
|3     |I2C_Master_Controler_axi_uartlite_0_0     |         1|
|4     |I2C_Master_Controler_clk_wiz_1_0          |         1|
|5     |I2C_Master_Controler_mdm_1_0              |         1|
|6     |I2C_Master_Controler_microblaze_0_0       |         1|
|7     |I2C_Master_Controler_rst_clk_wiz_1_100M_0 |         1|
|8     |I2C_Master_Controler_dlmb_bram_if_cntlr_0 |         1|
|9     |I2C_Master_Controler_dlmb_v10_0           |         1|
|10    |I2C_Master_Controler_ilmb_bram_if_cntlr_0 |         1|
|11    |I2C_Master_Controler_ilmb_v10_0           |         1|
|12    |I2C_Master_Controler_lmb_bram_0           |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |I2C_Master_Controler_I2C_Master_0       |     1|
|2     |I2C_Master_Controler_axi_uartlite_0     |     1|
|3     |I2C_Master_Controler_clk_wiz_1          |     1|
|4     |I2C_Master_Controler_dlmb_bram_if_cntlr |     1|
|5     |I2C_Master_Controler_dlmb_v10           |     1|
|6     |I2C_Master_Controler_ilmb_bram_if_cntlr |     1|
|7     |I2C_Master_Controler_ilmb_v10           |     1|
|8     |I2C_Master_Controler_lmb_bram           |     1|
|9     |I2C_Master_Controler_mdm_1              |     1|
|10    |I2C_Master_Controler_microblaze_0       |     1|
|11    |I2C_Master_Controler_rst_clk_wiz_1_100M |     1|
|12    |I2C_Master_Controler_xbar               |     1|
|13    |IBUF                                    |     2|
|14    |OBUF                                    |     3|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.578 ; gain = 190.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1334.578 ; gain = 152.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.578 ; gain = 190.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1346.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1347.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1347.656 ; gain = 203.309
INFO: [Common 17-1381] The checkpoint 'C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/synth_1/I2C_Master_Controler_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file I2C_Master_Controler_wrapper_utilization_synth.rpt -pb I2C_Master_Controler_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 25 01:51:40 2025...
