AR romcode rtl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/ROMcode.vhd" sub00/vhpl76 1351504297
EN vhdl_syn_bl4_cal_ctl NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_cal_ctl_0.vhd" sub00/vhpl23 1351504244
AR vhdl_syn_bl4_data_path_iobs_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_path_iobs_0.vhd" sub00/vhpl32 1351504253
EN vhdl_syn_bl4_infrastructure NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_infrastructure.vhd" sub00/vhpl49 1351504270
EN vhdl_syn_bl4_infrastructure_top NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_infrastructure_top_0.vhd" sub00/vhpl57 1351504278
AR vhdl_syn_bl4_data_read_controller_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_read_controller_0.vhd" sub00/vhpl36 1351504257
EN intvectors NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/IntVectors.vhd" sub00/vhpl73 1351504294
AR vhdl_syn_bl4_infrastructure arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_infrastructure.vhd" sub00/vhpl50 1351504271
AR vhdl_syn_bl4_fifo_0_wr_en_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_fifo_0_wr_en_0.vhd" sub00/vhpl12 1351504233
EN vhdl_syn_bl4_cal_top NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_cal_top.vhd" sub00/vhpl43 1351504264
EN vhdl_syn_bl4_controller_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_controller_0.vhd" sub00/vhpl45 1351504266
AR vhdl_syn_bl4_rd_gray_cntr arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_rd_gray_cntr.vhd" sub00/vhpl18 1351504239
EN vhdl_syn_bl4_fifo_1_wr_en_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_fifo_1_wr_en_0.vhd" sub00/vhpl13 1351504234
AR counter rtl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/counter.vhd" sub00/vhpl72 1351504293
EN vhdl_syn_bl4_ddr2_dm_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_ddr2_dm_0.vhd" sub00/vhpl03 1351504224
AR vhdl_syn_bl4_cal_ctl arc_cal_ctl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_cal_ctl_0.vhd" sub00/vhpl24 1351504245
EN vhdl_syn_bl4_data_path_rst NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_path_rst.vhd" sub00/vhpl39 1351504260
PH global NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/global.vhd" sub00/vhpl00 1351504221
EN romcode NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/ROMcode.vhd" sub00/vhpl75 1351504296
EN vhdl_syn_bl4_dqs_delay NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_dqs_delay_0.vhd" sub00/vhpl09 1351504230
EN vhdl_syn_bl4_fifo_0_wr_en_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_fifo_0_wr_en_0.vhd" sub00/vhpl11 1351504232
EN vhdl_syn_bl4_data_read_controller_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_read_controller_0.vhd" sub00/vhpl35 1351504256
AR programcounter rtl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/ProgramCounter.vhd" sub00/vhpl64 1351504285
EN thecore NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/theCore.vhd" sub00/vhpl67 1351504288
EN vhdl_syn_bl4_s3_ddr_iob NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_s3_ddr_iob.vhd" sub00/vhpl07 1351504228
AR vhdl_syn_bl4_s3_dqs_iob arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_s3_dqs_iob.vhd" sub00/vhpl06 1351504227
AR vhdl_syn_bl4_top_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_top_0.vhd" sub00/vhpl56 1351504277
AR vhdl_syn_bl4 arc_mem_interface_top "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4.vhd" sub00/vhpl78 1351504299
EN vhdl_syn_bl4_data_read_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_read_0.vhd" sub00/vhpl33 1351504254
EN vhdl_syn_bl4_tap_dly NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_tap_dly_0.vhd" sub00/vhpl25 1351504246
AR vhdl_syn_bl4_clk_dcm arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_clk_dcm.vhd" sub00/vhpl42 1351504263
EN vhdl_syn_bl4_infrastructure_iobs_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_infrastructure_iobs_0.vhd" sub00/vhpl27 1351504248
AR vhdl_syn_bl4_infrastructure_top arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_infrastructure_top_0.vhd" sub00/vhpl58 1351504279
AR vhdl_syn_bl4_data_read_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_read_0.vhd" sub00/vhpl34 1351504255
AR vhdl_syn_bl4_controller_iobs_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_controller_iobs_0.vhd" sub00/vhpl30 1351504251
AR vhdl_syn_bl4_dqs_delay arc_dqs_delay "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_dqs_delay_0.vhd" sub00/vhpl10 1351504231
AR vhdl_syn_bl4_data_path_rst arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_path_rst.vhd" sub00/vhpl40 1351504261
EN vhdl_syn_bl4_rd_gray_cntr NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_rd_gray_cntr.vhd" sub00/vhpl17 1351504238
EN vhdl_syn_bl4_controller_iobs_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_controller_iobs_0.vhd" sub00/vhpl29 1351504250
AR vhdl_syn_bl4_ram8d_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_RAM8D_0.vhd" sub00/vhpl20 1351504241
AR thestacks rtl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/theStacks.vhd" sub00/vhpl62 1351504283
AR vhdl_syn_bl4_fifo_1_wr_en_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_fifo_1_wr_en_0.vhd" sub00/vhpl14 1351504235
AR vhdl_syn_bl4_iobs_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_iobs_0.vhd" sub00/vhpl52 1351504273
AR vhdl_syn_bl4_wr_gray_cntr arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_wr_gray_cntr.vhd" sub00/vhpl16 1351504237
AR thecore rtl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/theCore.vhd" sub00/vhpl68 1351504289
AR fifo_generator_v6_1 fifo_generator_v6_1_a "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/fifo_generator_v6_1.vhd" sub00/vhpl60 1351504281
EN counter NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/counter.vhd" sub00/vhpl71 1351504292
AR mycpu rtl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/mycpu.vhd" sub00/vhpl80 1351504301
AR vhdl_syn_bl4_cal_top arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_cal_top.vhd" sub00/vhpl44 1351504265
AR uart rtl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/UART.vhd" sub00/vhpl70 1351504291
EN vhdl_syn_bl4_clk_dcm NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_clk_dcm.vhd" sub00/vhpl41 1351504262
AR vhdl_syn_bl4_controller_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_controller_0.vhd" sub00/vhpl46 1351504267
AR vhdl_syn_bl4_s3_ddr_iob arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_s3_ddr_iob.vhd" sub00/vhpl08 1351504229
AR vhdl_syn_bl4_ram8d_1 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_RAM8D_1.vhd" sub00/vhpl22 1351504243
EN vhdl_syn_bl4_top_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_top_0.vhd" sub00/vhpl55 1351504276
AR vhdl_syn_bl4_tap_dly arc_tap_dly "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_tap_dly_0.vhd" sub00/vhpl26 1351504247
EN programcounter NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/ProgramCounter.vhd" sub00/vhpl63 1351504284
AR vhdl_syn_bl4_ddr2_dm_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_ddr2_dm_0.vhd" sub00/vhpl04 1351504225
EN vhdl_syn_bl4_ram8d_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_RAM8D_0.vhd" sub00/vhpl19 1351504240
EN vhdl_syn_bl4_ram8d_1 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_RAM8D_1.vhd" sub00/vhpl21 1351504242
EN dcm1 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/dcm1.vhd" sub00/vhpl65 1351504286
AR vhdl_syn_bl4_data_path_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_path_0.vhd" sub00/vhpl48 1351504269
EN mycpu NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/mycpu.vhd" sub00/vhpl79 1351504300
PH vhdl_syn_bl4_parameters_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_parameters_0.vhd" sub00/vhpl02 1351504223
PB global global "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/global.vhd" sub00/vhpl01 1351504222
EN vhdl_syn_bl4_data_path_iobs_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_path_iobs_0.vhd" sub00/vhpl31 1351504252
AR intvectors rtl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/IntVectors.vhd" sub00/vhpl74 1351504295
EN vhdl_syn_bl4_data_path_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_path_0.vhd" sub00/vhpl47 1351504268
AR vhdl_syn_bl4_infrastructure_iobs_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_infrastructure_iobs_0.vhd" sub00/vhpl28 1351504249
AR dcm1 behavioral "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/dcm1.vhd" sub00/vhpl66 1351504287
EN thestacks NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/theStacks.vhd" sub00/vhpl61 1351504282
EN vhdl_syn_bl4_iobs_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_iobs_0.vhd" sub00/vhpl51 1351504272
AR fifo rtl E:/Xilinx/FORTHSPC/FiFo.vhd sub00/vhpl82 1349167304
EN fifo NULL E:/Xilinx/FORTHSPC/FiFo.vhd sub00/vhpl81 1349167303
AR alu rtl "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/ALU.vhd" sub00/vhpl54 1351504275
EN uart NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/UART.vhd" sub00/vhpl69 1351504290
EN vhdl_syn_bl4_s3_dqs_iob NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_s3_dqs_iob.vhd" sub00/vhpl05 1351504226
EN vhdl_syn_bl4 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4.vhd" sub00/vhpl77 1351504298
EN vhdl_syn_bl4_data_write_0 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_write_0.vhd" sub00/vhpl37 1351504258
EN vhdl_syn_bl4_wr_gray_cntr NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_wr_gray_cntr.vhd" sub00/vhpl15 1351504236
AR vhdl_syn_bl4_data_write_0 arc "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/vhdl_syn_bl4_data_write_0.vhd" sub00/vhpl38 1351504259
EN alu NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/ALU.vhd" sub00/vhpl53 1351504274
EN fifo_generator_v6_1 NULL "E:/opencores/projects/xilinx/spartan 3A starter/FORTHSPC/fifo_generator_v6_1.vhd" sub00/vhpl59 1351504280
