/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 280 176)
	(text "ArillaCore" (rect 5 0 60 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "FPGA_CLK" (rect 0 0 63 14)(font "Arial" (font_size 8)))
		(text "FPGA_CLK" (rect 21 27 84 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "SW[9..0]" (rect 0 0 48 14)(font "Arial" (font_size 8)))
		(text "SW[9..0]" (rect 21 43 69 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "BUTTON[2..0]" (rect 0 0 76 14)(font "Arial" (font_size 8)))
		(text "BUTTON[2..0]" (rect 21 59 97 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 264 32)
		(output)
		(text "WR" (rect 0 0 20 14)(font "Arial" (font_size 8)))
		(text "WR" (rect 223 27 243 41)(font "Arial" (font_size 8)))
		(line (pt 264 32)(pt 248 32))
	)
	(port
		(pt 264 48)
		(output)
		(text "RD" (rect 0 0 16 14)(font "Arial" (font_size 8)))
		(text "RD" (rect 227 43 243 57)(font "Arial" (font_size 8)))
		(line (pt 264 48)(pt 248 48))
	)
	(port
		(pt 264 64)
		(output)
		(text "MemoryByteEnable[3..0]" (rect 0 0 136 14)(font "Arial" (font_size 8)))
		(text "MemoryByteEnable[3..0]" (rect 107 59 243 73)(font "Arial" (font_size 8)))
		(line (pt 264 64)(pt 248 64)(line_width 3))
	)
	(port
		(pt 264 80)
		(output)
		(text "ADDR[31..0]" (rect 0 0 69 14)(font "Arial" (font_size 8)))
		(text "ADDR[31..0]" (rect 174 75 243 89)(font "Arial" (font_size 8)))
		(line (pt 264 80)(pt 248 80)(line_width 3))
	)
	(port
		(pt 264 96)
		(output)
		(text "PC[31..0]" (rect 0 0 50 14)(font "Arial" (font_size 8)))
		(text "PC[31..0]" (rect 193 91 243 105)(font "Arial" (font_size 8)))
		(line (pt 264 96)(pt 248 96)(line_width 3))
	)
	(port
		(pt 264 128)
		(output)
		(text "LED[9..0]" (rect 0 0 50 14)(font "Arial" (font_size 8)))
		(text "LED[9..0]" (rect 193 123 243 137)(font "Arial" (font_size 8)))
		(line (pt 264 128)(pt 248 128)(line_width 3))
	)
	(port
		(pt 264 112)
		(bidir)
		(text "DATA[31..0]" (rect 0 0 69 14)(font "Arial" (font_size 8)))
		(text "DATA[31..0]" (rect 174 107 243 121)(font "Arial" (font_size 8)))
		(line (pt 264 112)(pt 248 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 248 144))
	)
)
