var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[27.6004, 15.5343, 13.2004, 31.8098, 4.80896], "total":[123465, 225569, 863, 73, 463], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[66866, 133600, 179, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2898, 4787, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 7 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 7 global loads and 3 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"lbm.cl:47 (CELL_EDGE_ENTRY_CHANNEL)", "type":"resource", "data":[38, 4116, 26, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":47}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 1024 deep."}, {"type":"brief", "text":"512b wide by 1024 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:48 (CELL_ENTRY_CHANNEL)", "type":"resource", "data":[38, 3604, 23, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":48}]], "details":[{"type":"text", "text":"Channel is implemented 448 bits wide by 1024 deep."}, {"type":"brief", "text":"448b wide by 1024 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:49 (CELL_U_CHANNEL)", "type":"resource", "data":[38, 1044, 7, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":49}]], "details":[{"type":"text", "text":"Channel is implemented 128 bits wide by 1024 deep."}, {"type":"brief", "text":"128b wide by 1024 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"name":"collision", "compute_units":1, "type":"function", "total_percent":[1.23546, 0.885183, 0.445576, 0.110579, 0.922266], "total_kernel_resources":[4703.3, 7613.76, 3, 13.5, 143], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1274.3, 2687.76, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"lbm.cl:338 (local_cell)", "type":"resource", "data":[0, 0, 0, 0, 28], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"56 bytes", "Implemented size":"320 bytes", "Number of banks":"16 (banked on bits 2, 3, 4, 5)", "Bank width":"32 bits", "Bank depth":"1 word", "Total replication":"5", "Additional information":[{"type":"text", "text":"Requested size 56 bytes, implemented size 320 bytes, replicated 5 times total, stall-free, 6 reads and 14 writes. "}, {"type":"text", "text":"Replicated 5 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage."}, {"type":"text", "text":"Banked on bits 2, 3, 4, 5 into 16 separate banks."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-Free,\\n56B requested,\\n320B implemented."}]}, {"name":"collision.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[402, 1411, 0, 0, 74], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[402, 1411, 0, 0, 74]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 3, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"lbm.cl:339", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":339}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:341", "type":"resource", "data":[477, 336, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":14, "data":[476, 336, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"338"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"lbm.cl:343", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":343}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:345", "type":"resource", "data":[10, 9, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":345}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[10, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:351", "type":"resource", "data":[22, 9, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":351}]], "children":[{"name":"1-bit Or", "type":"resource", "count":13, "data":[13, 0, 0, 0, 0]}, {"name":"llvm.fpga.simple.barrier", "type":"resource", "count":1, "data":[9, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:353", "type":"resource", "data":[710, 323, 0, 1, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "children":[{"name":"32-bit Floating-point to Integer Conversion", "type":"resource", "count":1, "data":[289, 69, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[362, 172, 0, 0, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"338"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":1, "data":[16, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Read from 576 bit ROM. "}, {"type":"text", "text":"Read from 576 bit ROM. A copy of the ROM is created for each access."}]}, {"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":1, "data":[17, 33, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:354", "type":"resource", "data":[710, 323, 0, 1, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "children":[{"name":"32-bit Floating-point to Integer Conversion", "type":"resource", "count":1, "data":[289, 69, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[362, 172, 0, 0, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"338"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":1, "data":[16, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Read from 576 bit ROM. "}, {"type":"text", "text":"Read from 576 bit ROM. A copy of the ROM is created for each access."}]}, {"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":1, "data":[17, 33, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:355", "type":"resource", "data":[207, 4, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":355}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:356 > lbm.cl:98", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":356}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"lbm.cl:358", "type":"resource", "data":[564, 2426, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[104, 164, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"338"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":1, "data":[2, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Read from 288 bit ROM. "}, {"type":"text", "text":"Read from 288 bit ROM. A copy of the ROM is created for each access."}]}, {"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":4, "data":[68, 132, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:358 > lbm.cl:78", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":78}]], "children":[{"name":"Hardened Floating-point Sub", "type":"resource", "count":2, "data":[0, 0, 0, 2, 0]}], "replace_name":"true"}, {"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:63", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":78}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":63}]], "children":[{"name":"Hardened Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:63 > lbm.cl:54", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":78}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":63}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 2, 0]}], "replace_name":"true"}, {"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:64", "type":"resource", "data":[176, 77, 0, 2, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":78}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":64}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 2, 0]}, {"name":"Hardened Floating-point Multiply", "type":"resource", "count":1, "data":[176, 77, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:65", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":78}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}]], "children":[{"name":"Hardened Floating-point Sub", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:65 > lbm.cl:54", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":78}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 2, 0]}], "replace_name":"true"}]}]}]}, {"name":"edge", "compute_units":1, "type":"function", "total_percent":[1.01069, 0.623595, 0.441479, 0.147438, 1.25165], "total_kernel_resources":[3528, 7544.32, 4, 18.5, 90], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1106, 2567.32, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"lbm.cl:366 (local_cell_edge)", "type":"resource", "data":[257, 2048, 0, 0, 13], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":366}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"64 bytes", "Implemented size":"192 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"2 words", "Total replication":"3", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 64 bytes, implemented size 192 bytes, replicated 3 times total, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-Free,\\n64B requested,\\n192B implemented."}]}, {"name":"edge.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[210, 789, 0, 0, 35], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[210, 789, 0, 0, 35]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 4, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"lbm.cl:367", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":367}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:368", "type":"resource", "data":[69, 48, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"366"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"lbm.cl:371", "type":"resource", "data":[10, 9, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":371}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"llvm.fpga.simple.barrier", "type":"resource", "count":1, "data":[9, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:373", "type":"resource", "data":[1377, 1922, 0, 0, 32], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "children":[{"name":"Load", "type":"resource", "count":5, "data":[164, 306, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"366"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":3, "data":[34, 18, 0, 0, 0], "details":[{"type":"brief", "text":"Read from 288 bit ROM. "}, {"type":"text", "text":"Read from 288 bit ROM. A copy of the ROM is created for each access."}, {"type":"brief", "text":"Read from 576 bit ROM. "}, {"type":"text", "text":"Read from 576 bit ROM. A copy of the ROM is created for each access."}]}, {"name":"Store", "type":"resource", "count":1, "data":[1162, 1565, 0, 0, 32], "details":[{"type":"text", "text":"Store uses a Streaming LSU"}, {"type":"brief", "text":"Streaming LSU"}]}, {"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":4, "data":[17, 33, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:373 > lbm.cl:91", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":91}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:63", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":91}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":63}]], "children":[{"name":"Hardened Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:63 > lbm.cl:54", "type":"resource", "data":[0, 0, 0, 4, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":91}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":63}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":2, "data":[0, 0, 0, 4, 0]}], "replace_name":"true"}, {"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:64", "type":"resource", "data":[352, 154, 0, 4, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":91}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":64}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":2, "data":[0, 0, 0, 4, 0]}, {"name":"Hardened Floating-point Multiply", "type":"resource", "count":2, "data":[352, 154, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:65", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":91}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}]], "children":[{"name":"Hardened Floating-point Sub", "type":"resource", "count":2, "data":[0, 0, 0, 2, 0]}], "replace_name":"true"}, {"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:65 > lbm.cl:54", "type":"resource", "data":[0, 0, 0, 4, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":91}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":65}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":54}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":2, "data":[0, 0, 0, 4, 0]}], "replace_name":"true"}, {"name":"lbm.cl:373 > lbm.cl:98", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}]}, {"name":"lbm", "compute_units":1, "type":"function", "total_percent":[8.341, 5.45904, 3.40408, 20.5676, 2.56917], "total_kernel_resources":[43122, 58169, 558, 39, 176], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'x\' (lbm.cl:104)\\n - \'x_edge\' (lbm.cl:235)\\n - \'x_edge\' (lbm.cl:299)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}], [{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":235}], [{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":299}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'y\' (lbm.cl:105)", "type":"resource", "data":[103, 185, 0, 0, 2], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 11 (depth was increased by a factor of 8 due to a loop initiation interval of 8.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 11 depth"}]}, {"name":"lbm.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[72, 489, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[68, 322, 0, 0, 0]}, {"name":"lbm.cl:104", "type":"resource", "data":[1, 68, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]]}, {"name":"lbm.cl:128", "type":"resource", "data":[1, 33, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]]}, {"name":"lbm.cl:163", "type":"resource", "data":[1, 33, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]]}, {"name":"lbm.cl:211 > lbm.cl:98", "type":"resource", "data":[1, 33, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":211}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"lbm.cl:102", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"lbm.cl:104", "type":"resource", "data":[363, 3, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":5, "data":[160, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:128", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:163", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:211 > lbm.cl:98", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":211}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"lbm.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[169, 658, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[169, 658, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[24, 46, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"lbm.cl:104", "type":"resource", "data":[15.3333, 44, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]]}, {"name":"lbm.cl:164", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":164}]]}, {"name":"lbm.cl:314", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":314}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 5, 0, 0, 15], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"lbm.cl:104", "type":"resource", "data":[111, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[48, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:105", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:164", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":164}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:211 > lbm.cl:98", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":211}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"lbm.cl:243 > lbm.cl:98", "type":"resource", "data":[96, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":243}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"lbm.cl:307 > lbm.cl:98", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":307}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"lbm.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"lbm.cl:314", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":314}]]}]}]}, {"name":"lbm.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"lbm.cl:331", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":331}]]}]}]}, {"name":"lbm.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3897, 7491, 40, 0, 67], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3897, 7491, 40, 0, 67]}]}, {"name":"Feedback", "type":"resource", "data":[1006, 1786, 0, 0, 27], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[576, 1143, 0, 0, 12]}, {"name":"lbm.cl:104", "type":"resource", "data":[210.333, 363.333, 0, 0, 5.33333], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]]}, {"name":"lbm.cl:105", "type":"resource", "data":[71.3333, 102, 0, 0, 5], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]]}, {"name":"lbm.cl:130", "type":"resource", "data":[7.66667, 11, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":130}]]}, {"name":"lbm.cl:164", "type":"resource", "data":[41.6667, 72.6667, 0, 0, 0.666667], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":164}]]}, {"name":"lbm.cl:314", "type":"resource", "data":[50, 48, 0, 0, 2], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":314}]]}, {"name":"lbm.cl:327", "type":"resource", "data":[49, 46, 0, 0, 2], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":327}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 12, 45, 0, 15], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"lbm.cl:105", "type":"resource", "data":[101, 3, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "children":[{"name":"1-bit And", "type":"resource", "count":7, "data":[4, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[3, 2.5, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:107 > lbm.cl:98", "type":"resource", "data":[146, 199, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":107}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[82, 199, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"lbm.cl:117", "type":"resource", "data":[5687, 7517, 82, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":117}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[5687, 7517, 82, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"lbm.cl:118", "type":"resource", "data":[0, 0, 0, 9, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":118}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":9, "data":[0, 0, 0, 9, 0]}], "replace_name":"true"}, {"name":"lbm.cl:119", "type":"resource", "data":[0, 0, 0, 9, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":119}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 2, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":2, "data":[0, 0, 0, 2, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":2, "data":[0, 0, 0, 2, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":3, "data":[0, 0, 0, 3, 0]}], "replace_name":"true"}, {"name":"lbm.cl:120", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":120}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 2, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":2, "data":[0, 0, 0, 2, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":3, "data":[0, 0, 0, 3, 0]}], "replace_name":"true"}, {"name":"lbm.cl:122", "type":"resource", "data":[771, 769, 3, 3.5, 6], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":122}]], "children":[{"name":"Floating-point Divide", "type":"resource", "count":1, "data":[771, 769, 3, 3.5, 6]}], "replace_name":"true"}, {"name":"lbm.cl:123", "type":"resource", "data":[771, 769, 3, 3.5, 6], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":123}]], "children":[{"name":"Floating-point Divide", "type":"resource", "count":1, "data":[771, 769, 3, 3.5, 6]}], "replace_name":"true"}, {"name":"lbm.cl:125", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":125}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:128", "type":"resource", "data":[23.5, 0.5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":128}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:130", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":130}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:132", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":132}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:140 > lbm.cl:98", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":140}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:144", "type":"resource", "data":[5463.5, 6845, 77, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":144}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[5463, 6845, 77, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"lbm.cl:147", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":147}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:160", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":160}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:163", "type":"resource", "data":[23.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":163}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:167", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":167}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:178 > lbm.cl:98", "type":"resource", "data":[146, 199, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":178}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[82, 199, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"lbm.cl:182", "type":"resource", "data":[5463.5, 6845, 77, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":182}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[5463, 6845, 77, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"lbm.cl:185", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":185}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:198", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":198}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:201", "type":"resource", "data":[2.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":201}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:215", "type":"resource", "data":[5463.5, 6845, 77, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":215}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[5463, 6845, 77, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"lbm.cl:218", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":218}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:231", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":231}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:234", "type":"resource", "data":[2.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":234}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:247", "type":"resource", "data":[5463.5, 6845, 77, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":247}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[5463, 6845, 77, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"lbm.cl:250", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":250}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:263", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":263}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:266", "type":"resource", "data":[2.5, 2.5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":266}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:279", "type":"resource", "data":[410.5, 1236.5, 0, 0, 26], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[410, 1236, 0, 0, 26], "details":[{"type":"text", "text":"Load uses a Semi-streaming LSU.  Load with a private 1024 bit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Semi-streaming LSU,\\nLoad with a private 1024 bit cache"}]}], "replace_name":"true"}, {"name":"lbm.cl:282", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":282}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:295", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":295}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:298", "type":"resource", "data":[2.5, 2.5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":298}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:311", "type":"resource", "data":[5463.5, 6845, 77, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":311}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[5463, 6845, 77, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"lbm.cl:314", "type":"resource", "data":[6, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":314}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[5, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:327", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":327}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"writeU", "compute_units":1, "type":"function", "total_percent":[0.649999, 0.387875, 0.294007, 0, 0.131752], "total_kernel_resources":[2234, 5024, 0, 1.5, 54], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"writeU.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[34, 132, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[33, 97, 0, 0, 0]}, {"name":"lbm.cl:378", "type":"resource", "data":[1, 35, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"lbm.cl:376", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"lbm.cl:378", "type":"resource", "data":[183, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"writeU.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[101, 220, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[101, 220, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[46, 69, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"lbm.cl:376", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]]}, {"name":"lbm.cl:378", "type":"resource", "data":[45, 69, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]]}, {"name":"lbm.cl:381", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":381}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"lbm.cl:376", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:378", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:379", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":379}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"lbm.cl:380", "type":"resource", "data":[366, 2172, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":380}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[366, 2172, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"lbm.cl:380 > lbm.cl:95", "type":"resource", "data":[64, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":380}, {"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":95}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"lbm.cl:381", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":381}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"writeU.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"lbm.cl:383", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":383}]]}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[66866,133600,179,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2898,4787,61,0,0],"details":[{"text":"Global interconnect for 7 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 7 global loads and 3 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[38,4116,26,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":47}]],"details":[{"text":"Channel is implemented 512 bits wide by 1024 deep.","type":"text"},{"text":"512b wide by 1024 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:47 (CELL_EDGE_ENTRY_CHANNEL)","type":"resource"},{"data":[38,3604,23,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":48}]],"details":[{"text":"Channel is implemented 448 bits wide by 1024 deep.","type":"text"},{"text":"448b wide by 1024 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:48 (CELL_ENTRY_CHANNEL)","type":"resource"},{"data":[38,1044,7,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":49}]],"details":[{"text":"Channel is implemented 128 bits wide by 1024 deep.","type":"text"},{"text":"128b wide by 1024 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:49 (CELL_U_CHANNEL)","type":"resource"}],"data":[114,8764,56,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[8,7,3,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1274.3,2687.76,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,0,0,28],"details":[{"Additional information":[{"text":"Requested size 56 bytes, implemented size 320 bytes, replicated 5 times total, stall-free, 6 reads and 14 writes. ","type":"text"},{"text":"Replicated 5 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"},{"text":"Banked on bits 2, 3, 4, 5 into 16 separate banks.","type":"text"}],"Bank depth":"1 word","Bank width":"32 bits","Implemented size":"320 bytes","Local memory":"Stall-Free","Number of banks":"16 (banked on bits 2, 3, 4, 5)","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"56 bytes","Total replication":5,"type":"table"},{"text":"Stall-Free,\\n56B requested,\\n320B implemented.","type":"brief"}],"name":"lbm.cl:338 (local_cell)","type":"resource"},{"children":[{"count":1,"data":[402,1411,0,0,74],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[402,1411,0,0,74],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":339}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":339}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:339","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":341}]],"name":"Channel Read","type":"resource"},{"count":14,"data":[476,336,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":341}]],"name":"Store","type":"resource"}],"data":[477,336,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":341}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:341","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":343}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":343}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[4,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":343}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:343","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":345}]],"name":"Channel Write","type":"resource"}],"data":[10,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":345}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:345","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[13,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":351}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":351}]],"name":"llvm.fpga.simple.barrier","type":"resource"}],"data":[22,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":351}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:351","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[289,69,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":353}]],"name":"32-bit Floating-point to Integer Conversion","type":"resource"},{"count":1,"data":[362,172,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":353}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":353}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":353}]],"name":"Load","type":"resource"},{"count":1,"data":[16,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":353}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"},{"count":1,"data":[17,33,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":353}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[710,323,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":353}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:353","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[289,69,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":354}]],"name":"32-bit Floating-point to Integer Conversion","type":"resource"},{"count":1,"data":[362,172,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":354}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":354}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":354}]],"name":"Load","type":"resource"},{"count":1,"data":[16,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":354}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"},{"count":1,"data":[17,33,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":354}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[710,323,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":354}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:354","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":355}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":355}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":355}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[207,4,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":355}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:355","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":4,"data":[96,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":356}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":356}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[128,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":356},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":98}]],"name":"lbm.cl:356 > lbm.cl:98","replace_name":true,"type":"resource"}],"data":[128,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":356}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:356","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[104,164,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"Load","type":"resource"},{"count":1,"data":[2,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"},{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"Store","type":"resource"},{"count":4,"data":[68,132,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"},{"children":[{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":78}]],"name":"lbm.cl:358 > lbm.cl:78","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":78},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":63}]],"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:63","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":78},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":63},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":54}]],"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:63 > lbm.cl:54","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"},{"count":1,"data":[176,77,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[176,77,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":78},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":64}]],"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:64","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":78},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":65}]],"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:65","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":78},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":65},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":54}]],"name":"lbm.cl:358 > lbm.cl:78 > \\nlbm.cl:65 > lbm.cl:54","replace_name":true,"type":"resource"}],"data":[740,2503,0,10,31],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":358}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:358","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4703.3,7613.76,3,13.5,143],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":338}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"collision","total_kernel_resources":[4703.3,7613.76,3,13.5,143],"total_percent":[1.23546,0.885183,0.445576,0.110579,0.922266],"type":"function"},{"children":[{"data":[8,7,4,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1106,2567.32,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[257,2048,0,0,13],"details":[{"Additional information":[{"text":"Requested size 64 bytes, implemented size 192 bytes, replicated 3 times total, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"}],"Bank depth":"2 words","Bank width":"256 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"192 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"64 bytes","Total replication":3,"type":"table"},{"text":"Stall-Free,\\n64B requested,\\n192B implemented.","type":"brief"}],"name":"lbm.cl:366 (local_cell_edge)","type":"resource"},{"children":[{"count":1,"data":[210,789,0,0,35],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[210,789,0,0,35],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":367}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":367}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:367","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":368}]],"name":"Channel Read","type":"resource"},{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":368}]],"name":"Store","type":"resource"}],"data":[69,48,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":368}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:368","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":371}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":371}]],"name":"llvm.fpga.simple.barrier","type":"resource"}],"data":[10,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":371}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:371","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[164,306,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Load","type":"resource"},{"count":3,"data":[34,18,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"},{"count":1,"data":[1162,1565,0,0,32],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Store","type":"resource"},{"count":4,"data":[17,33,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":91}]],"name":"lbm.cl:373 > lbm.cl:91","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":91},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":63}]],"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:63","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":91},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":63},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":54}]],"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:63 > lbm.cl:54","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"},{"count":2,"data":[352,154,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[352,154,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":91},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":64}]],"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:64","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":91},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":65}]],"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:65","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":91},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":65},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":54}]],"name":"lbm.cl:373 > lbm.cl:91 > \\nlbm.cl:65 > lbm.cl:54","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[96,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[128,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":98}]],"name":"lbm.cl:373 > lbm.cl:98","replace_name":true,"type":"resource"}],"data":[1857,2076,0,18.5,32],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":373}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:373","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3528,7544.32,4,18.5,90],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":366}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"edge","total_kernel_resources":[3528,7544.32,4,18.5,90],"total_percent":[1.01069,0.623595,0.441479,0.147438,1.25165],"type":"function"},{"children":[{"data":[1089,1878,45,0,57],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'x\' (lbm.cl:104)\\n - \'x_edge\' (lbm.cl:235)\\n - \'x_edge\' (lbm.cl:299)","type":"resource"},{"data":[103,185,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 11 (depth was increased by a factor of 8 due to a loop initiation interval of 8.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 11 depth","type":"brief"}],"name":"Private Variable: \\n - \'y\' (lbm.cl:105)","type":"resource"},{"children":[{"count":3,"data":[4134,8471,40,0,69],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[4134,8471,40,0,69],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,68,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"name":"State","type":"resource"},{"count":7,"data":[208,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"name":"33-bit Select","type":"resource"}],"data":[475,71,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:104","type":"resource"},{"children":[{"count":1,"data":[1,33,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":128}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":128}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":128}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":128}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[56.5,33.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":128}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:128","type":"resource"},{"children":[{"count":1,"data":[1,33,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":163}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":163}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":163}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":163}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[56.5,33,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":163}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:163","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,33,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":211}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":211}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":211}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[65,33,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":211},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":98}]],"name":"lbm.cl:211 > lbm.cl:98","replace_name":true,"type":"resource"}],"data":[65,33,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":211}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:211","type":"resource"},{"children":[{"count":8,"data":[5,0.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":105}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":105}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":105}]],"name":"32-bit Integer Compare","type":"resource"},{"count":6,"data":[3,2.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":105}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":105}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":105}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":105}]],"name":"33-bit Select","type":"resource"}],"data":[169,4,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":105}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":164}]],"name":"33-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":164}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:164","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":3,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":243}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":243}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[96,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":243},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":98}]],"name":"lbm.cl:243 > lbm.cl:98","replace_name":true,"type":"resource"}],"data":[96,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":243}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:243","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":307}]],"name":"32-bit Integer Add","type":"resource"}],"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":307},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":98}]],"name":"lbm.cl:307 > lbm.cl:98","replace_name":true,"type":"resource"}],"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":307}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:307","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":3,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":107}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":107}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[146,199,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":107},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":98}]],"name":"lbm.cl:107 > lbm.cl:98","replace_name":true,"type":"resource"}],"data":[146,199,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":107}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:107","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5687,7517,82,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":117}]],"name":"Load","type":"resource"}],"data":[5687,7517,82,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":117}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:117","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[0,0,0,9,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":118}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,9,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":118}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:118","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":119}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"},{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":119}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":119}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":3,"data":[0,0,0,3,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":119}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,9,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":119}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":120}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":120}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":120}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":3,"data":[0,0,0,3,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":120}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":120}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:120","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[771,769,3,3.5,6],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":122}]],"name":"Floating-point Divide","type":"resource"}],"data":[771,769,3,3.5,6],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":122}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[771,769,3,3.5,6],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":123}]],"name":"Floating-point Divide","type":"resource"}],"data":[771,769,3,3.5,6],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":123}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":125}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":125}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:125","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":130}]],"name":"33-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":130}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:130","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":132}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":132}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:132","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":3,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":140}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":140},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":98}]],"name":"lbm.cl:140 > lbm.cl:98","replace_name":true,"type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":140}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:140","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":144}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[5463,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":144}]],"name":"Load","type":"resource"}],"data":[5463.5,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":144}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":147}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":147}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:147","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":160}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":160}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:160","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":167}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[52,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":167}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":167}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:167","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":3,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":178}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":178}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[146,199,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":178},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":98}]],"name":"lbm.cl:178 > lbm.cl:98","replace_name":true,"type":"resource"}],"data":[146,199,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":178}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:178","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":182}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[5463,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":182}]],"name":"Load","type":"resource"}],"data":[5463.5,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":182}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:182","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":185}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":185}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:185","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":198}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":198}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:198","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":201}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":201}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":201}]],"name":"1-bit Xor","type":"resource"}],"data":[2.5,1.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":201}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:201","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":215}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[5463,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":215}]],"name":"Load","type":"resource"}],"data":[5463.5,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":215}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:215","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":218}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":218}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:218","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":231}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":231}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:231","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":234}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":234}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":234}]],"name":"1-bit Xor","type":"resource"}],"data":[2.5,1.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":234}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:234","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":247}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[5463,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":247}]],"name":"Load","type":"resource"}],"data":[5463.5,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":247}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:247","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":250}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":250}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:250","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":263}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":263}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:263","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":266}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":266}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":266}]],"name":"1-bit Xor","type":"resource"}],"data":[2.5,2.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":266}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:266","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":279}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[410,1236,0,0,26],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":279}]],"name":"Load","type":"resource"}],"data":[410.5,1236.5,0,0,26],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":279}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:279","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":282}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":282}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:282","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":295}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":295}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:295","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":298}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":298}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":298}]],"name":"1-bit Xor","type":"resource"}],"data":[2.5,2.5,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":298}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:298","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":311}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[5463,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":311}]],"name":"Load","type":"resource"}],"data":[5463.5,6845,77,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":311}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:311","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":314}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":314}]],"name":"Channel Write","type":"resource"}],"data":[6,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":314}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":327}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":327}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":327}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:327","replace_name":"true","type":"resource"}],"compute_units":1,"data":[43122,58169,558,39,176],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":104}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"lbm","total_kernel_resources":[43122,58169,558,39,176],"total_percent":[8.341,5.45904,3.40408,20.5676,2.56917],"type":"function"},{"children":[{"data":[68,87,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":2,"data":[134,317,0,0,8],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[134,317,0,0,8],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,35,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"4-bit Select","type":"resource"}],"data":[236,37,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":378}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:378","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":376}]],"name":"33-bit Select","type":"resource"}],"data":[13.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":376}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:376","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":379}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":379}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:379","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[366,2172,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":380}]],"name":"Store","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":380}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":380}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":380},{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":95}]],"name":"lbm.cl:380 > lbm.cl:95","replace_name":true,"type":"resource"}],"data":[430,2172,0,1.5,31],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":380}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:380","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":381}]],"name":"33-bit Select","type":"resource"}],"data":[13.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":381}]],"name":"/root/yan/lbm/fpga/v11/device/lbm.cl:381","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2234,5024,0,1.5,54],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"writeU","total_kernel_resources":[2234,5024,0,1.5,54],"total_percent":[0.649999,0.387875,0.294007,0,0.131752],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[56599.3,91969.08,684,72.5,463],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[123465,225569,863,73,463],"total_percent":[27.6004,15.5343,13.2004,31.8098,4.80896],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"lbm", "children":[{"type":"bb", "id":3, "name":"lbm.B0", "details":[{"type":"table", "Latency":"3"}]}, {"type":"bb", "id":4, "name":"lbm.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"5"}]}, {"type":"bb", "id":5, "name":"lbm.B2", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":6, "name":"lbm.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":7, "name":"lbm.B4", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":247}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"81", "Latency":"224", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":311}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"83", "Latency":"224", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":215}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"80", "Latency":"224", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":279}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Semi-streaming", "Stall-free":"No", "Loads from":"f", "Start Cycle":"304", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":117}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"18", "Latency":"224", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":13, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":125}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"302", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":15, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":160}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"302", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":144}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"78", "Latency":"224", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":182}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"79", "Latency":"224", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":147}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"303", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":20, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":185}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"304", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":21, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":218}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"305", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":22, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":198}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"303", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":23, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":250}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"306", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":24, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":231}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"304", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":25, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":282}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"307", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":26, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":263}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"305", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":27, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":314}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"308", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":28, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":295}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"306", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":29, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":327}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"307", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":30, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"308", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"308", "II":"8", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 8. See Loops Analysis for more information."}]}]}, {"type":"kernel", "id":33, "name":"collision", "children":[{"type":"bb", "id":34, "name":"collision.B0", "children":[{"type":"inst", "id":35, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":37, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":41, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":43, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":45, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":47, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":49, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":50, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":345}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":52, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":353}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_cell", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":53, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":354}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_cell", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":54, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_cell", "Start Cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":55, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_cell", "Start Cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":56, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_cell", "Start Cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":57, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_cell", "Start Cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":358}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"71", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":59, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":60, "name":"End", "details":[{"type":"table", "Start Cycle":"73", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"73"}]}, {"type":"memtype", "id":61, "name":"Local Memory", "children":[{"type":"memsys", "id":62, "name":"local_cell", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":338}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"56B requested\\n320B implemented"}], "Requested size":"56 bytes", "Implemented size":"320 bytes", "Number of banks":"16", "Bank width":"32 bits", "Bank depth":"1 word", "Total replication":"5", "Additional Information":"Replicated 5 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":107, "name":"edge", "children":[{"type":"bb", "id":108, "name":"edge.B0", "children":[{"type":"inst", "id":109, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":110, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell_edge", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":111, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":368}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"local_cell_edge", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":112, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_cell_edge", "Start Cycle":"15", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":113, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"local_cell_edge", "Start Cycle":"15", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":114, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":373}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"54", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":115, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":116, "name":"End", "details":[{"type":"table", "Start Cycle":"55", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"55"}]}, {"type":"memtype", "id":117, "name":"Local Memory", "children":[{"type":"memsys", "id":118, "name":"local_cell_edge", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":366}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"64B requested\\n192B implemented"}], "Requested size":"64 bytes", "Implemented size":"192 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"2 words", "Total replication":"3", "Additional Information":[{"type":"text", "text":"Replicated 3 times to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":124, "name":"writeU", "children":[{"type":"bb", "id":125, "name":"writeU.B0", "details":[{"type":"table", "Latency":"3"}]}, {"type":"bb", "id":126, "name":"writeU.B1", "children":[{"type":"inst", "id":128, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":379}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"1024", "Stall-free":"No", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":129, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":380}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":130, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"131"}]}, {"type":"inst", "id":131, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"15", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":127, "name":"writeU.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":32, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":16, "name":"CELL_EDGE_ENTRY_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1024"}]}, {"type":"channel", "id":14, "name":"CELL_ENTRY_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "details":[{"type":"table", "Width":"448 bits", "Depth":"1024"}]}, {"type":"channel", "id":51, "name":"CELL_U_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":334}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"1024"}]}], "links":[{"from":13, "to":14}, {"from":15, "to":16}, {"from":19, "to":14}, {"from":20, "to":14}, {"from":21, "to":14}, {"from":22, "to":16}, {"from":23, "to":14}, {"from":24, "to":16}, {"from":25, "to":14}, {"from":26, "to":16}, {"from":27, "to":14}, {"from":28, "to":16}, {"from":29, "to":16}, {"from":5, "to":4}, {"from":3, "to":4}, {"from":31, "to":5}, {"from":5, "to":6}, {"from":31, "to":30}, {"from":4, "to":30}, {"from":13, "to":31}, {"from":15, "to":31}, {"from":19, "to":31}, {"from":20, "to":31}, {"from":21, "to":31}, {"from":22, "to":31}, {"from":23, "to":31}, {"from":24, "to":31}, {"from":25, "to":31}, {"from":26, "to":31}, {"from":27, "to":31}, {"from":28, "to":31}, {"from":29, "to":31}, {"from":8, "to":31}, {"from":9, "to":31}, {"from":10, "to":31}, {"from":11, "to":31}, {"from":12, "to":31}, {"from":17, "to":31}, {"from":18, "to":31}, {"from":30, "to":8}, {"from":30, "to":9}, {"from":30, "to":10}, {"from":30, "to":11}, {"from":30, "to":12}, {"from":12, "to":13}, {"from":12, "to":15}, {"from":30, "to":17}, {"from":30, "to":18}, {"from":12, "to":19}, {"from":13, "to":19}, {"from":17, "to":19}, {"from":18, "to":20}, {"from":12, "to":20}, {"from":19, "to":20}, {"from":10, "to":21}, {"from":12, "to":21}, {"from":20, "to":21}, {"from":15, "to":22}, {"from":12, "to":22}, {"from":8, "to":23}, {"from":12, "to":23}, {"from":21, "to":23}, {"from":12, "to":24}, {"from":22, "to":24}, {"from":11, "to":25}, {"from":12, "to":25}, {"from":23, "to":25}, {"from":12, "to":26}, {"from":24, "to":26}, {"from":9, "to":27}, {"from":12, "to":27}, {"from":25, "to":27}, {"from":12, "to":28}, {"from":26, "to":28}, {"from":12, "to":29}, {"from":28, "to":29}, {"from":32, "to":18}, {"from":32, "to":11}, {"from":32, "to":8}, {"from":32, "to":10}, {"from":32, "to":9}, {"from":32, "to":17}, {"from":32, "to":12}, {"from":14, "to":35}, {"from":50, "to":51}, {"from":62, "to":52}, {"from":62, "to":53}, {"from":62, "to":54}, {"from":62, "to":55}, {"from":62, "to":56}, {"from":62, "to":57}, {"from":36, "to":62}, {"from":37, "to":62}, {"from":38, "to":62}, {"from":39, "to":62}, {"from":40, "to":62}, {"from":41, "to":62}, {"from":42, "to":62}, {"from":43, "to":62}, {"from":44, "to":62}, {"from":45, "to":62}, {"from":46, "to":62}, {"from":47, "to":62}, {"from":48, "to":62}, {"from":49, "to":62}, {"from":35, "to":60}, {"from":36, "to":60}, {"from":37, "to":60}, {"from":38, "to":60}, {"from":39, "to":60}, {"from":40, "to":60}, {"from":41, "to":60}, {"from":42, "to":60}, {"from":43, "to":60}, {"from":44, "to":60}, {"from":45, "to":60}, {"from":46, "to":60}, {"from":47, "to":60}, {"from":48, "to":60}, {"from":49, "to":60}, {"from":50, "to":60}, {"from":54, "to":60}, {"from":55, "to":60}, {"from":56, "to":60}, {"from":57, "to":60}, {"from":58, "to":60}, {"from":59, "to":35}, {"from":35, "to":36}, {"from":35, "to":37}, {"from":35, "to":38}, {"from":35, "to":39}, {"from":35, "to":40}, {"from":35, "to":41}, {"from":35, "to":42}, {"from":35, "to":43}, {"from":35, "to":44}, {"from":35, "to":45}, {"from":35, "to":46}, {"from":35, "to":47}, {"from":35, "to":48}, {"from":35, "to":49}, {"from":35, "to":50}, {"from":59, "to":52}, {"from":59, "to":53}, {"from":52, "to":54}, {"from":53, "to":54}, {"from":52, "to":55}, {"from":53, "to":55}, {"from":52, "to":56}, {"from":53, "to":56}, {"from":52, "to":57}, {"from":53, "to":57}, {"from":54, "to":58}, {"from":55, "to":58}, {"from":56, "to":58}, {"from":57, "to":58}, {"from":58, "to":32}, {"from":16, "to":109}, {"from":118, "to":112}, {"from":118, "to":113}, {"from":110, "to":118}, {"from":111, "to":118}, {"from":109, "to":116}, {"from":110, "to":116}, {"from":111, "to":116}, {"from":112, "to":116}, {"from":113, "to":116}, {"from":114, "to":116}, {"from":115, "to":109}, {"from":109, "to":110}, {"from":109, "to":111}, {"from":115, "to":112}, {"from":115, "to":113}, {"from":112, "to":114}, {"from":113, "to":114}, {"from":114, "to":32}, {"from":51, "to":128}, {"from":131, "to":130}, {"from":125, "to":130}, {"from":128, "to":131}, {"from":129, "to":131}, {"from":131, "to":127}, {"from":130, "to":128}, {"from":128, "to":129}, {"from":129, "to":32}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: lbm", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"lbm.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":104}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across lbm.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"125"}]}, {"type":"text", "text":"To: Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"314"}]}]}, {"type":"text", "text":"Iteration executed serially across lbm.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"160"}]}, {"type":"text", "text":"To: Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"314"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"lbm.B4", "data":["Yes", "~8", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":105}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"125"}]}, {"type":"text", "text":"To: Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"314"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"160"}]}, {"type":"text", "text":"To: Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"327"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"0.28 clock cycles 1-bit Or Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"314"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"247"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"311"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"215"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"279"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"117"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"125"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"160"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"182"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"147"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"185"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"218"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"198"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"250"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"231"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"282"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"263"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"314"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"295"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"327"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":116}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":143}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":156}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":181}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":194}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":214}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":227}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":246}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":259}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":278}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":291}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":310}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":323}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"Kernel: collision", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":334}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: edge", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":363}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: writeU", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"writeU.B1", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":378}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"379"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"380"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"collision", "data":["NDRange", "No", [9, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (9, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 9"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":334}]]}, {"name":"edge", "data":["NDRange", "No", [9, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (9, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 9"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":363}]]}, {"name":"lbm", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]]}, {"name":"writeU", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"collision", "data":[4703.3, 7613.76, 3, 13.5, 143], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":334}]]}, {"name":"edge", "data":[3528, 7544.32, 4, 18.5, 90], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":363}]]}, {"name":"lbm", "data":[43122, 58169, 558, 39, 176], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}]]}, {"name":"writeU", "data":[2234, 5024, 0, 1.5, 54], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[53587, 78351, 565, 72, 463]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2898, 4787, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[66866, 133600, 179, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[114, 8764, 56, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[123465, 225569, 863, 72, 463], "data_percent":[14.4505, 13.2004, 31.8098, 4.80896]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":247}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":311}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":215}]]}, {"name":"Load uses a Semi-streaming LSU", "details":[{"type":"text", "text":"Load with a private 1024 bit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":279}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":117}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":144}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":182}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["lbm"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, f10a_sr2x8g:inspur_2bank_a10"],"name":"Target Family, Device, Board"},{"data":["19.1.0 Build 240"],"name":"AOC Version"},{"data":["19.1.0 Build 240 Pro"],"name":"Quartus Version"},{"data":["aoc -v -board=inspur_2bank_a10 device/lbm.cl -o bin/lbm_bin.aocx --report"],"name":"Command"},{"data":["Tue Oct  8 16:01:05 2019"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":125}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:125: Compiler Warning:     Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":147}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:147: Compiler Warning:     Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":160}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:160: Compiler Warning:     Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":185}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:185: Compiler Warning:     Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":198}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:198: Compiler Warning:     Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":218}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:218: Compiler Warning:     Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":231}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:231: Compiler Warning:     Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":250}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:250: Compiler Warning:     Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":263}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:263: Compiler Warning:     Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":282}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:282: Compiler Warning:     Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":295}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:295: Compiler Warning:     Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":314}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:314: Compiler Warning:     Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_ENTRY_CHANNEL\' may lead to bad QoR"},{"debug":[[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl","line":327}]],"details":["/root/yan/lbm/fpga/v11/device/lbm.cl:327: Compiler Warning:     Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"],"name":"    Multiple writes to channel \'CELL_EDGE_ENTRY_CHANNEL\' may lead to bad QoR"}]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"lbm.B0":{"name":"lbm.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":3, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "lbm.B1":{"name":"lbm.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"104"}]}]}}, "lbm.B2":{"name":"lbm.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "lbm.B3":{"name":"lbm.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "lbm.B4":{"name":"lbm.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":8, "latency":308, "max_interleaving":8, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"105"}]}]}}, "collision.B0":{"name":"collision.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":73, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "edge.B0":{"name":"edge.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":55, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "writeU.B0":{"name":"writeU.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":3, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "writeU.B1":{"name":"writeU.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":"378"}]}]}}, "writeU.B2":{"name":"writeU.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"lbm":{"debug":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":102}], "loop_hierachy":{"lbm__no_loop":["lbm.B0", "lbm.B3"], "lbm.B1":["lbm.B1", "lbm.B4", "lbm.B2"], "lbm.B4":["lbm.B4"]}}, "collision":{"debug":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":334}], "loop_hierachy":{"collision__no_loop":["collision.B0"]}}, "edge":{"debug":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":363}], "loop_hierachy":{"edge__no_loop":["edge.B0"]}}, "writeU":{"debug":[{"filename":"/root/yan/lbm/fpga/v11/device/lbm.cl", "line":376}], "loop_hierachy":{"writeU__no_loop":["writeU.B0", "writeU.B2"], "writeU.B1":["writeU.B1"]}}}}';
var fileJSON=[{"path":"/root/yan/lbm/fpga/v11/device/lbm.cl", "name":"lbm.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/v11/device/lbm.cl", "content":"#include \"../host/inc/lbm.h\"\012\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012\012// constant define\012constant Float2 e[Q]={{0,  0},\012            {1,  0},\012            {0,  1},\012            {-1, 0},\012            {0,  -1},\012            {1,  1},\012            {-1, 1},\012            {-1, -1},\012            {1,  -1}};\012\012constant Float w[Q]={4.0 / 9, 1.0 / 9, 1.0 / 9,\012            1.0 / 9, 1.0 / 9, 1.0 / 36,\012            1.0 / 36, 1.0 / 36, 1.0 / 36};\012\012// channel define\012typedef struct\012{\012    int x;\012    int y;\012    float rho;\012    Float2 u;\012    Float f[Q];\012}Cell;\012\012typedef struct\012{\012    int x;\012    int y;\012    float rho;\012    Float2 u;\012    Float2 u_edge;\012    Float f[Q];\012}Cell_edge;\012\012typedef struct\012{\012    int x;\012    int y;\012    Float2 u;\012}U;\012\012channel Cell_edge CELL_EDGE_ENTRY_CHANNEL __attribute__((depth(1024)));\012channel Cell CELL_ENTRY_CHANNEL __attribute__((depth(1024)));\012channel U CELL_U_CHANNEL __attribute__((depth(1024)));\012\012// functions\012Float dot(Float2 a, Float2 b)\012{\012    return a.x*b.x + a.y*b.y;\012}\012\012Float feq(\012        Float rho,\012        Float w,\012        Float2 e,\012        Float2 u)\012{\012    return rho *w * (1.0f + 3.0f*dot(e,u)\012                    + 4.5f*dot(e,u)*dot(e,u)\012                    - 1.5f*dot(u,u));\012}\012\012// Bhatnagar-Gross-Kroop approximation collision operator\012Float bgk(\012        Float f,\012        Float rho,\012        Float2 u,\012        Float w,\012        Float2 e,\012        Float tau)\012{\012    //Without gravitational drag\012    return f - (f - feq(rho, w, e, u))*tau;\012}\012\012// Bhatnagar-Gross-Kroop approximation collision operator\012Float bgk_edge(\012        Float f,\012        Float rho,\012        Float2 u,\012        Float2 u_edge,\012        Float w,\012        Float2 e)\012{\012    //Without gravitational drag\012    return feq(rho, w, e, u_edge) + (f - feq(rho, w, e, u));\012}\012\012int getIndex(x,y,nx){\012    return x+y*nx;\012}\012int getIndexi(x,y,i,nx){\012    return (x+y*nx)*Q+i;\012}\012\012__kernel\012void lbm(__global float * restrict f,\012        int nx, int ny,float vx,float vy){\012    for(int x=1;x<nx-1;x++){\012        for(int y=1;y<ny-1;y++){\012            // compute index\012            int idxi=getIndexi(x,y,0,nx);\012            // get f from global_mem and compute u and rho\012            Cell cell;\012            cell.x=x;\012            cell.y=y;\012            cell.u.x=0.f;\012            cell.u.y=0.f;\012            cell.rho=0.f;\012            #pragma unroll\012            for(int i=0;i<Q;i++){\012                cell.f[i]=f[idxi+i];\012                cell.rho+=cell.f[i];\012                cell.u.x+=e[i].x*cell.f[i];\012                cell.u.y+=e[i].y*cell.f[i];\012            }\012            cell.u.x/=cell.rho;\012            cell.u.y/=cell.rho;\012            // write data to channel\012            write_channel_intel(CELL_ENTRY_CHANNEL,cell);\012\012            // process edge\012            if(x==1||x==nx-2){\012                int x_edge=x-1;\012                int y_edge=y;\012                Float2 u_edge={0.f,0.f};\012                if(x==nx-2) \012                    x_edge=x+1;\012\012                Cell edge_cell;\012                edge_cell.x=x_edge;\012                edge_cell.y=y_edge;\012                edge_cell.u=u_edge;\012                edge_cell.rho=cell.rho;\012                int idxi_edge=getIndexi(x_edge,y_edge,0,nx);\012                //get edge_f from global_mem\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    edge_cell.f[i]=f[idxi_edge+i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_ENTRY_CHANNEL,edge_cell);\012\012                Cell_edge cell_edge;\012                cell_edge.x=x_edge;\012                cell_edge.y=y_edge;\012                cell_edge.u_edge=u_edge;\012                cell_edge.rho=cell.rho;\012                cell_edge.u=cell.u;\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    cell_edge.f[i]=cell.f[i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_EDGE_ENTRY_CHANNEL,cell_edge);\012            }\012            // process edge\012            if(y==1||y==ny-2){\012                int x_edge=x;\012                int y_edge=y-1;\012                Float2 u_edge={0.f,0.f};\012                if(y==ny-2){\012                    y_edge=y+1;\012                    u_edge.x=vx;\012                    u_edge.y=vy;\012                }\012\012                Cell edge_cell;\012                edge_cell.x=x_edge;\012                edge_cell.y=y_edge;\012                edge_cell.u=u_edge;\012                edge_cell.rho=cell.rho;\012                int idxi_edge=getIndexi(x_edge,y_edge,0,nx);\012                //get edge_f from global_mem\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    edge_cell.f[i]=f[idxi_edge+i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_ENTRY_CHANNEL,edge_cell);\012\012                Cell_edge cell_edge;\012                cell_edge.x=x_edge;\012                cell_edge.y=y_edge;\012                cell_edge.u_edge=u_edge;\012                cell_edge.rho=cell.rho;\012                cell_edge.u=cell.u;\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    cell_edge.f[i]=cell.f[i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_EDGE_ENTRY_CHANNEL,cell_edge);\012            }\012            // process edge\012            if(x==1&&y==ny-2){\012                int x_edge=x-1;\012                int y_edge=y+1;\012                Float2 u_edge={vx,vy};\012\012                Cell edge_cell;\012                edge_cell.x=x_edge;\012                edge_cell.y=y_edge;\012                edge_cell.u=u_edge;\012                edge_cell.rho=cell.rho;\012                int idxi_edge=getIndexi(x_edge,y_edge,0,nx);\012                //get edge_f from global_mem\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    edge_cell.f[i]=f[idxi_edge+i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_ENTRY_CHANNEL,edge_cell);\012\012                Cell_edge cell_edge;\012                cell_edge.x=x_edge;\012                cell_edge.y=y_edge;\012                cell_edge.u_edge=u_edge;\012                cell_edge.rho=cell.rho;\012                cell_edge.u=cell.u;\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    cell_edge.f[i]=cell.f[i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_EDGE_ENTRY_CHANNEL,cell_edge);\012            }\012            // process edge\012            if(x==nx-2&&y==ny-2){\012                int x_edge=x+1;\012                int y_edge=y+1;\012                Float2 u_edge={vx,vy};\012                Cell edge_cell;\012                edge_cell.x=x_edge;\012                edge_cell.y=y_edge;\012                edge_cell.u=u_edge;\012                edge_cell.rho=cell.rho;\012                int idxi_edge=getIndexi(x_edge,y_edge,0,nx);\012                //get edge_f from global_mem\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    edge_cell.f[i]=f[idxi_edge+i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_ENTRY_CHANNEL,edge_cell);\012\012                Cell_edge cell_edge;\012                cell_edge.x=x_edge;\012                cell_edge.y=y_edge;\012                cell_edge.u_edge=u_edge;\012                cell_edge.rho=cell.rho;\012                cell_edge.u=cell.u;\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    cell_edge.f[i]=cell.f[i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_EDGE_ENTRY_CHANNEL,cell_edge);\012            }\012            // process edge\012            if(x==1&&y==1){\012                int x_edge=x-1;\012                int y_edge=y-1;\012                Float2 u_edge={0.f,0.f};\012                Cell edge_cell;\012                edge_cell.x=x_edge;\012                edge_cell.y=y_edge;\012                edge_cell.u=u_edge;\012                edge_cell.rho=cell.rho;\012                int idxi_edge=getIndexi(x_edge,y_edge,0,nx);\012                //get edge_f from global_mem\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    edge_cell.f[i]=f[idxi_edge+i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_ENTRY_CHANNEL,edge_cell);\012\012                Cell_edge cell_edge;\012                cell_edge.x=x_edge;\012                cell_edge.y=y_edge;\012                cell_edge.u_edge=u_edge;\012                cell_edge.rho=cell.rho;\012                cell_edge.u=cell.u;\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    cell_edge.f[i]=cell.f[i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_EDGE_ENTRY_CHANNEL,cell_edge);\012            }\012            // process edge\012            if(x==nx-2&&y==1){\012                int x_edge=x+1;\012                int y_edge=y-1;\012                Float2 u_edge={0.f,0.f};\012                Cell edge_cell;\012                edge_cell.x=x_edge;\012                edge_cell.y=y_edge;\012                edge_cell.u=u_edge;\012                edge_cell.rho=cell.rho;\012                int idxi_edge=getIndexi(x_edge,y_edge,0,nx);\012                //get edge_f from global_mem\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    edge_cell.f[i]=f[idxi_edge+i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_ENTRY_CHANNEL,edge_cell);\012\012                Cell_edge cell_edge;\012                cell_edge.x=x_edge;\012                cell_edge.y=y_edge;\012                cell_edge.u_edge=u_edge;\012                cell_edge.rho=cell.rho;\012                cell_edge.u=cell.u;\012                #pragma unroll\012                for(int i=0;i<Q;i++){\012                    cell_edge.f[i]=cell.f[i];\012                }\012                //write data to channel,compute collision next f\012                write_channel_intel(CELL_EDGE_ENTRY_CHANNEL,cell_edge);\012            }\012        }\012    }\012}\012\012__attribute__((reqd_work_group_size(Q,1,1)))\012__kernel void collision (__global float * restrict f_next,\012                        float tau,int nx,int ny,char flag)\012{\012    int local_id=get_local_id(0);\012    __local Cell local_cell[1];\012    if(local_id==0){\012        // get data from channel \012        local_cell[0]=read_channel_intel(CELL_ENTRY_CHANNEL);\012        // write to next channel\012        if(flag==1){\012            U ru={local_cell[0].x,local_cell[0].y,local_cell[0].u};\012            write_channel_intel(CELL_U_CHANNEL,ru);\012        }\012        // write u to global_mem\012        // u[getIndex(local_cell[0].x,local_cell[0].y,nx)]=local_cell[0].u;\012    }\012    // wait the first work-item to load data fully\012    barrier(CLK_LOCAL_MEM_FENCE);\012    // propagation\012    int new_x=local_cell[0].x+e[local_id].x;\012    int new_y=local_cell[0].y+e[local_id].y;\012    if(new_x>0&&new_x<nx-1&&new_y>0&&new_y<ny-1){\012        int new_id=getIndexi(new_x,new_y,local_id,nx);\012        // compute new value;\012        f_next[new_id]=bgk(local_cell[0].f[local_id],local_cell[0].rho,local_cell[0].u,w[local_id],e[local_id],tau);\012    }\012}\012\012__attribute__((reqd_work_group_size(Q,1,1)))\012__kernel void edge (__global float * restrict f_next,int nx)\012{\012    int local_id=get_local_id(0);\012    __local Cell_edge local_cell_edge[1];\012    if(local_id==0){\012        local_cell_edge[0]=read_channel_intel(CELL_EDGE_ENTRY_CHANNEL);\012    }\012    // wait the first work-item to load data fully\012    barrier(CLK_LOCAL_MEM_FENCE);\012    // compute edge new value;\012    f_next[getIndexi(local_cell_edge[0].x,local_cell_edge[0].y,local_id,nx)]=bgk_edge(local_cell_edge[0].f[local_id],local_cell_edge[0].rho,local_cell_edge[0].u,local_cell_edge[0].u_edge,w[local_id],e[local_id]);\012    \012}\012__kernel void writeU (__global Float2 * restrict u,int nx,int cell_num)\012{\012    while(cell_num>0){\012        U ru=read_channel_intel(CELL_U_CHANNEL);\012        u[getIndex(ru.x,ru.y,nx)]=ru.u;\012        cell_num--;\012    }\012}"}, {"path":"/root/yan/lbm/fpga/v11/device/../host/inc/lbm.h", "name":"lbm.h", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/v11/host/inc/lbm.h", "content":"// Copyright (C) 2013-2018 Altera Corporation, San Jose, California, USA. All rights reserved.\012// Permission is hereby granted, free of charge, to any person obtaining a copy of this\012// software and associated documentation files (the \"Software\"), to deal in the Software\012// without restriction, including without limitation the rights to use, copy, modify, merge,\012// publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to\012// whom the Software is furnished to do so, subject to the following conditions:\012// The above copyright notice and this permission notice shall be included in all copies or\012// substantial portions of the Software.\012// \012// THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND,\012// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES\012// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND\012// NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT\012// HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,\012// WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING\012// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\012// OTHER DEALINGS IN THE SOFTWARE.\012// \012// This agreement shall be governed in all respects by the laws of the State of California and\012// by the laws of the United States of America.\012#ifndef LBM_H\012#define LBM_H\012    #define N 8\012    #define D 2\012    #define Q 9\012    #define DEBUG true\012\012    typedef float Float;\012\012    typedef struct\012    {\012        Float x;\012        Float y;\012    }Float2;\012    \012#endif"}];