ARM GAS  /tmp/ccmXC2Z1.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f10x_fsmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./FWLIB/src/stm32f10x_fsmc.c"
  18              		.section	.text.FSMC_NORSRAMDeInit,"ax",%progbits
  19              		.align	1
  20              		.global	FSMC_NORSRAMDeInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	FSMC_NORSRAMDeInit:
  26              	.LVL0:
  27              	.LFB29:
   1:./FWLIB/src/stm32f10x_fsmc.c **** /**
   2:./FWLIB/src/stm32f10x_fsmc.c ****   ******************************************************************************
   3:./FWLIB/src/stm32f10x_fsmc.c ****   * @file    stm32f10x_fsmc.c
   4:./FWLIB/src/stm32f10x_fsmc.c ****   * @author  MCD Application Team
   5:./FWLIB/src/stm32f10x_fsmc.c ****   * @version V3.5.0
   6:./FWLIB/src/stm32f10x_fsmc.c ****   * @date    11-March-2011
   7:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief   This file provides all the FSMC firmware functions.
   8:./FWLIB/src/stm32f10x_fsmc.c ****   ******************************************************************************
   9:./FWLIB/src/stm32f10x_fsmc.c ****   * @attention
  10:./FWLIB/src/stm32f10x_fsmc.c ****   *
  11:./FWLIB/src/stm32f10x_fsmc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:./FWLIB/src/stm32f10x_fsmc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:./FWLIB/src/stm32f10x_fsmc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:./FWLIB/src/stm32f10x_fsmc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:./FWLIB/src/stm32f10x_fsmc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:./FWLIB/src/stm32f10x_fsmc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:./FWLIB/src/stm32f10x_fsmc.c ****   *
  18:./FWLIB/src/stm32f10x_fsmc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:./FWLIB/src/stm32f10x_fsmc.c ****   ******************************************************************************
  20:./FWLIB/src/stm32f10x_fsmc.c ****   */
  21:./FWLIB/src/stm32f10x_fsmc.c **** 
  22:./FWLIB/src/stm32f10x_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  23:./FWLIB/src/stm32f10x_fsmc.c **** #include "stm32f10x_fsmc.h"
  24:./FWLIB/src/stm32f10x_fsmc.c **** #include "stm32f10x_rcc.h"
  25:./FWLIB/src/stm32f10x_fsmc.c **** 
  26:./FWLIB/src/stm32f10x_fsmc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:./FWLIB/src/stm32f10x_fsmc.c ****   * @{
  28:./FWLIB/src/stm32f10x_fsmc.c ****   */
  29:./FWLIB/src/stm32f10x_fsmc.c **** 
  30:./FWLIB/src/stm32f10x_fsmc.c **** /** @defgroup FSMC 
  31:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief FSMC driver modules
ARM GAS  /tmp/ccmXC2Z1.s 			page 2


  32:./FWLIB/src/stm32f10x_fsmc.c ****   * @{
  33:./FWLIB/src/stm32f10x_fsmc.c ****   */ 
  34:./FWLIB/src/stm32f10x_fsmc.c **** 
  35:./FWLIB/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_TypesDefinitions
  36:./FWLIB/src/stm32f10x_fsmc.c ****   * @{
  37:./FWLIB/src/stm32f10x_fsmc.c ****   */ 
  38:./FWLIB/src/stm32f10x_fsmc.c **** /**
  39:./FWLIB/src/stm32f10x_fsmc.c ****   * @}
  40:./FWLIB/src/stm32f10x_fsmc.c ****   */
  41:./FWLIB/src/stm32f10x_fsmc.c **** 
  42:./FWLIB/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Defines
  43:./FWLIB/src/stm32f10x_fsmc.c ****   * @{
  44:./FWLIB/src/stm32f10x_fsmc.c ****   */
  45:./FWLIB/src/stm32f10x_fsmc.c **** 
  46:./FWLIB/src/stm32f10x_fsmc.c **** /* --------------------- FSMC registers bit mask ---------------------------- */
  47:./FWLIB/src/stm32f10x_fsmc.c **** 
  48:./FWLIB/src/stm32f10x_fsmc.c **** /* FSMC BCRx Mask */
  49:./FWLIB/src/stm32f10x_fsmc.c **** #define BCR_MBKEN_Set                       ((uint32_t)0x00000001)
  50:./FWLIB/src/stm32f10x_fsmc.c **** #define BCR_MBKEN_Reset                     ((uint32_t)0x000FFFFE)
  51:./FWLIB/src/stm32f10x_fsmc.c **** #define BCR_FACCEN_Set                      ((uint32_t)0x00000040)
  52:./FWLIB/src/stm32f10x_fsmc.c **** 
  53:./FWLIB/src/stm32f10x_fsmc.c **** /* FSMC PCRx Mask */
  54:./FWLIB/src/stm32f10x_fsmc.c **** #define PCR_PBKEN_Set                       ((uint32_t)0x00000004)
  55:./FWLIB/src/stm32f10x_fsmc.c **** #define PCR_PBKEN_Reset                     ((uint32_t)0x000FFFFB)
  56:./FWLIB/src/stm32f10x_fsmc.c **** #define PCR_ECCEN_Set                       ((uint32_t)0x00000040)
  57:./FWLIB/src/stm32f10x_fsmc.c **** #define PCR_ECCEN_Reset                     ((uint32_t)0x000FFFBF)
  58:./FWLIB/src/stm32f10x_fsmc.c **** #define PCR_MemoryType_NAND                 ((uint32_t)0x00000008)
  59:./FWLIB/src/stm32f10x_fsmc.c **** /**
  60:./FWLIB/src/stm32f10x_fsmc.c ****   * @}
  61:./FWLIB/src/stm32f10x_fsmc.c ****   */
  62:./FWLIB/src/stm32f10x_fsmc.c **** 
  63:./FWLIB/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Macros
  64:./FWLIB/src/stm32f10x_fsmc.c ****   * @{
  65:./FWLIB/src/stm32f10x_fsmc.c ****   */
  66:./FWLIB/src/stm32f10x_fsmc.c **** 
  67:./FWLIB/src/stm32f10x_fsmc.c **** /**
  68:./FWLIB/src/stm32f10x_fsmc.c ****   * @}
  69:./FWLIB/src/stm32f10x_fsmc.c ****   */
  70:./FWLIB/src/stm32f10x_fsmc.c **** 
  71:./FWLIB/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Variables
  72:./FWLIB/src/stm32f10x_fsmc.c ****   * @{
  73:./FWLIB/src/stm32f10x_fsmc.c ****   */
  74:./FWLIB/src/stm32f10x_fsmc.c **** 
  75:./FWLIB/src/stm32f10x_fsmc.c **** /**
  76:./FWLIB/src/stm32f10x_fsmc.c ****   * @}
  77:./FWLIB/src/stm32f10x_fsmc.c ****   */
  78:./FWLIB/src/stm32f10x_fsmc.c **** 
  79:./FWLIB/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_FunctionPrototypes
  80:./FWLIB/src/stm32f10x_fsmc.c ****   * @{
  81:./FWLIB/src/stm32f10x_fsmc.c ****   */
  82:./FWLIB/src/stm32f10x_fsmc.c **** 
  83:./FWLIB/src/stm32f10x_fsmc.c **** /**
  84:./FWLIB/src/stm32f10x_fsmc.c ****   * @}
  85:./FWLIB/src/stm32f10x_fsmc.c ****   */
  86:./FWLIB/src/stm32f10x_fsmc.c **** 
  87:./FWLIB/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Functions
  88:./FWLIB/src/stm32f10x_fsmc.c ****   * @{
ARM GAS  /tmp/ccmXC2Z1.s 			page 3


  89:./FWLIB/src/stm32f10x_fsmc.c ****   */
  90:./FWLIB/src/stm32f10x_fsmc.c **** 
  91:./FWLIB/src/stm32f10x_fsmc.c **** /**
  92:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Deinitializes the FSMC NOR/SRAM Banks registers to their default 
  93:./FWLIB/src/stm32f10x_fsmc.c ****   *         reset values.
  94:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
  95:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
  96:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
  97:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
  98:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  99:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 100:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 101:./FWLIB/src/stm32f10x_fsmc.c ****   */
 102:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
 103:./FWLIB/src/stm32f10x_fsmc.c **** {
  28              		.loc 1 103 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 104:./FWLIB/src/stm32f10x_fsmc.c ****   /* Check the parameter */
 105:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  33              		.loc 1 105 3 view .LVU1
 106:./FWLIB/src/stm32f10x_fsmc.c ****   
 107:./FWLIB/src/stm32f10x_fsmc.c ****   /* FSMC_Bank1_NORSRAM1 */
 108:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  34              		.loc 1 108 3 view .LVU2
  35              		.loc 1 108 5 is_stmt 0 view .LVU3
  36 0000 0346     		mov	r3, r0
  37 0002 88B9     		cbnz	r0, .L2
 109:./FWLIB/src/stm32f10x_fsmc.c ****   {
 110:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  38              		.loc 1 110 5 is_stmt 1 view .LVU4
  39              		.loc 1 110 33 is_stmt 0 view .LVU5
  40 0004 4FF02042 		mov	r2, #-1610612736
  41 0008 43F2DB01 		movw	r1, #12507
  42 000c 42F82010 		str	r1, [r2, r0, lsl #2]
  43              	.L3:
 111:./FWLIB/src/stm32f10x_fsmc.c ****   }
 112:./FWLIB/src/stm32f10x_fsmc.c ****   /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
 113:./FWLIB/src/stm32f10x_fsmc.c ****   else
 114:./FWLIB/src/stm32f10x_fsmc.c ****   {   
 115:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 116:./FWLIB/src/stm32f10x_fsmc.c ****   }
 117:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  44              		.loc 1 117 3 is_stmt 1 view .LVU6
  45              		.loc 1 117 30 is_stmt 0 view .LVU7
  46 0010 581C     		adds	r0, r3, #1
  47              	.LVL1:
  48              		.loc 1 117 35 view .LVU8
  49 0012 6FF07042 		mvn	r2, #-268435456
  50 0016 4FF02041 		mov	r1, #-1610612736
  51 001a 41F82020 		str	r2, [r1, r0, lsl #2]
 118:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
  52              		.loc 1 118 3 is_stmt 1 view .LVU9
  53              		.loc 1 118 32 is_stmt 0 view .LVU10
  54 001e 9B00     		lsls	r3, r3, #2
ARM GAS  /tmp/ccmXC2Z1.s 			page 4


  55              	.LVL2:
  56              		.loc 1 118 32 view .LVU11
  57 0020 0B44     		add	r3, r3, r1
  58 0022 C3F80421 		str	r2, [r3, #260]
 119:./FWLIB/src/stm32f10x_fsmc.c **** }
  59              		.loc 1 119 1 view .LVU12
  60 0026 7047     		bx	lr
  61              	.LVL3:
  62              	.L2:
 115:./FWLIB/src/stm32f10x_fsmc.c ****   }
  63              		.loc 1 115 5 is_stmt 1 view .LVU13
 115:./FWLIB/src/stm32f10x_fsmc.c ****   }
  64              		.loc 1 115 33 is_stmt 0 view .LVU14
  65 0028 4FF02042 		mov	r2, #-1610612736
  66 002c 43F2D201 		movw	r1, #12498
  67 0030 42F82010 		str	r1, [r2, r0, lsl #2]
  68 0034 ECE7     		b	.L3
  69              		.cfi_endproc
  70              	.LFE29:
  72              		.section	.text.FSMC_NANDDeInit,"ax",%progbits
  73              		.align	1
  74              		.global	FSMC_NANDDeInit
  75              		.syntax unified
  76              		.thumb
  77              		.thumb_func
  79              	FSMC_NANDDeInit:
  80              	.LVL4:
  81              	.LFB30:
 120:./FWLIB/src/stm32f10x_fsmc.c **** 
 121:./FWLIB/src/stm32f10x_fsmc.c **** /**
 122:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Deinitializes the FSMC NAND Banks registers to their default reset values.
 123:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 124:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 125:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 126:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
 127:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 128:./FWLIB/src/stm32f10x_fsmc.c ****   */
 129:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_NANDDeInit(uint32_t FSMC_Bank)
 130:./FWLIB/src/stm32f10x_fsmc.c **** {
  82              		.loc 1 130 1 is_stmt 1 view -0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
  86              		@ link register save eliminated.
 131:./FWLIB/src/stm32f10x_fsmc.c ****   /* Check the parameter */
 132:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  87              		.loc 1 132 3 view .LVU16
 133:./FWLIB/src/stm32f10x_fsmc.c ****   
 134:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
  88              		.loc 1 134 3 view .LVU17
  89              		.loc 1 134 5 is_stmt 0 view .LVU18
  90 0000 1028     		cmp	r0, #16
  91 0002 0ED0     		beq	.L7
 135:./FWLIB/src/stm32f10x_fsmc.c ****   {
 136:./FWLIB/src/stm32f10x_fsmc.c ****     /* Set the FSMC_Bank2 registers to their reset values */
 137:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PCR2 = 0x00000018;
 138:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
ARM GAS  /tmp/ccmXC2Z1.s 			page 5


 139:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 140:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 141:./FWLIB/src/stm32f10x_fsmc.c ****   }
 142:./FWLIB/src/stm32f10x_fsmc.c ****   /* FSMC_Bank3_NAND */  
 143:./FWLIB/src/stm32f10x_fsmc.c ****   else
 144:./FWLIB/src/stm32f10x_fsmc.c ****   {
 145:./FWLIB/src/stm32f10x_fsmc.c ****     /* Set the FSMC_Bank3 registers to their reset values */
 146:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PCR3 = 0x00000018;
  92              		.loc 1 146 5 is_stmt 1 view .LVU19
  93              		.loc 1 146 22 is_stmt 0 view .LVU20
  94 0004 4FF02043 		mov	r3, #-1610612736
  95 0008 1822     		movs	r2, #24
  96 000a C3F88020 		str	r2, [r3, #128]
 147:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank3->SR3 = 0x00000040;
  97              		.loc 1 147 5 is_stmt 1 view .LVU21
  98              		.loc 1 147 21 is_stmt 0 view .LVU22
  99 000e 4022     		movs	r2, #64
 100 0010 C3F88420 		str	r2, [r3, #132]
 148:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 101              		.loc 1 148 5 is_stmt 1 view .LVU23
 102              		.loc 1 148 23 is_stmt 0 view .LVU24
 103 0014 4FF0FC32 		mov	r2, #-50529028
 104 0018 C3F88820 		str	r2, [r3, #136]
 149:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 105              		.loc 1 149 5 is_stmt 1 view .LVU25
 106              		.loc 1 149 23 is_stmt 0 view .LVU26
 107 001c C3F88C20 		str	r2, [r3, #140]
 150:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 151:./FWLIB/src/stm32f10x_fsmc.c **** }
 108              		.loc 1 151 1 view .LVU27
 109 0020 7047     		bx	lr
 110              	.L7:
 137:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 111              		.loc 1 137 5 is_stmt 1 view .LVU28
 137:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 112              		.loc 1 137 22 is_stmt 0 view .LVU29
 113 0022 4FF02043 		mov	r3, #-1610612736
 114 0026 1822     		movs	r2, #24
 115 0028 1A66     		str	r2, [r3, #96]
 138:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 116              		.loc 1 138 5 is_stmt 1 view .LVU30
 138:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 117              		.loc 1 138 21 is_stmt 0 view .LVU31
 118 002a 4022     		movs	r2, #64
 119 002c 5A66     		str	r2, [r3, #100]
 139:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 120              		.loc 1 139 5 is_stmt 1 view .LVU32
 139:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 121              		.loc 1 139 23 is_stmt 0 view .LVU33
 122 002e 4FF0FC32 		mov	r2, #-50529028
 123 0032 9A66     		str	r2, [r3, #104]
 140:./FWLIB/src/stm32f10x_fsmc.c ****   }
 124              		.loc 1 140 5 is_stmt 1 view .LVU34
 140:./FWLIB/src/stm32f10x_fsmc.c ****   }
 125              		.loc 1 140 23 is_stmt 0 view .LVU35
 126 0034 DA66     		str	r2, [r3, #108]
 127 0036 7047     		bx	lr
ARM GAS  /tmp/ccmXC2Z1.s 			page 6


 128              		.cfi_endproc
 129              	.LFE30:
 131              		.section	.text.FSMC_PCCARDDeInit,"ax",%progbits
 132              		.align	1
 133              		.global	FSMC_PCCARDDeInit
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
 138              	FSMC_PCCARDDeInit:
 139              	.LFB31:
 152:./FWLIB/src/stm32f10x_fsmc.c **** 
 153:./FWLIB/src/stm32f10x_fsmc.c **** /**
 154:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
 155:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  None                       
 156:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 157:./FWLIB/src/stm32f10x_fsmc.c ****   */
 158:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_PCCARDDeInit(void)
 159:./FWLIB/src/stm32f10x_fsmc.c **** {
 140              		.loc 1 159 1 is_stmt 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 160:./FWLIB/src/stm32f10x_fsmc.c ****   /* Set the FSMC_Bank4 registers to their reset values */
 161:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PCR4 = 0x00000018; 
 145              		.loc 1 161 3 view .LVU37
 146              		.loc 1 161 20 is_stmt 0 view .LVU38
 147 0000 4FF02043 		mov	r3, #-1610612736
 148 0004 1822     		movs	r2, #24
 149 0006 C3F8A020 		str	r2, [r3, #160]
 162:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank4->SR4 = 0x00000000;	
 150              		.loc 1 162 3 is_stmt 1 view .LVU39
 151              		.loc 1 162 19 is_stmt 0 view .LVU40
 152 000a 0022     		movs	r2, #0
 153 000c C3F8A420 		str	r2, [r3, #164]
 163:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 154              		.loc 1 163 3 is_stmt 1 view .LVU41
 155              		.loc 1 163 21 is_stmt 0 view .LVU42
 156 0010 4FF0FC32 		mov	r2, #-50529028
 157 0014 C3F8A820 		str	r2, [r3, #168]
 164:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 158              		.loc 1 164 3 is_stmt 1 view .LVU43
 159              		.loc 1 164 21 is_stmt 0 view .LVU44
 160 0018 C3F8AC20 		str	r2, [r3, #172]
 165:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 161              		.loc 1 165 3 is_stmt 1 view .LVU45
 162              		.loc 1 165 20 is_stmt 0 view .LVU46
 163 001c C3F8B020 		str	r2, [r3, #176]
 166:./FWLIB/src/stm32f10x_fsmc.c **** }
 164              		.loc 1 166 1 view .LVU47
 165 0020 7047     		bx	lr
 166              		.cfi_endproc
 167              	.LFE31:
 169              		.section	.text.FSMC_NORSRAMInit,"ax",%progbits
 170              		.align	1
 171              		.global	FSMC_NORSRAMInit
 172              		.syntax unified
ARM GAS  /tmp/ccmXC2Z1.s 			page 7


 173              		.thumb
 174              		.thumb_func
 176              	FSMC_NORSRAMInit:
 177              	.LVL5:
 178              	.LFB32:
 167:./FWLIB/src/stm32f10x_fsmc.c **** 
 168:./FWLIB/src/stm32f10x_fsmc.c **** /**
 169:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified
 170:./FWLIB/src/stm32f10x_fsmc.c ****   *         parameters in the FSMC_NORSRAMInitStruct.
 171:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef
 172:./FWLIB/src/stm32f10x_fsmc.c ****   *         structure that contains the configuration information for 
 173:./FWLIB/src/stm32f10x_fsmc.c ****   *        the FSMC NOR/SRAM specified Banks.                       
 174:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 175:./FWLIB/src/stm32f10x_fsmc.c ****   */
 176:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 177:./FWLIB/src/stm32f10x_fsmc.c **** { 
 179              		.loc 1 177 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 178:./FWLIB/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 179:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
 184              		.loc 1 179 3 view .LVU49
 180:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
 185              		.loc 1 180 3 view .LVU50
 181:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
 186              		.loc 1 181 3 view .LVU51
 182:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
 187              		.loc 1 182 3 view .LVU52
 183:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
 188              		.loc 1 183 3 view .LVU53
 184:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait));
 189              		.loc 1 184 3 view .LVU54
 185:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
 190              		.loc 1 185 3 view .LVU55
 186:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
 191              		.loc 1 186 3 view .LVU56
 187:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
 192              		.loc 1 187 3 view .LVU57
 188:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
 193              		.loc 1 188 3 view .LVU58
 189:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
 194              		.loc 1 189 3 view .LVU59
 190:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
 195              		.loc 1 190 3 view .LVU60
 191:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
 196              		.loc 1 191 3 view .LVU61
 192:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_
 197              		.loc 1 192 3 view .LVU62
 193:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_A
 198              		.loc 1 193 3 view .LVU63
 194:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Data
 199              		.loc 1 194 3 view .LVU64
 195:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Bus
 200              		.loc 1 195 3 view .LVU65
 196:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision
ARM GAS  /tmp/ccmXC2Z1.s 			page 8


 201              		.loc 1 196 3 view .LVU66
 197:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLa
 202              		.loc 1 197 3 view .LVU67
 198:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessM
 203              		.loc 1 198 3 view .LVU68
 199:./FWLIB/src/stm32f10x_fsmc.c ****   
 200:./FWLIB/src/stm32f10x_fsmc.c ****   /* Bank1 NOR/SRAM control register configuration */ 
 201:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 204              		.loc 1 201 3 view .LVU69
 202:./FWLIB/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 205              		.loc 1 202 45 is_stmt 0 view .LVU70
 206 0000 4368     		ldr	r3, [r0, #4]
 203:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 207              		.loc 1 203 35 view .LVU71
 208 0002 8268     		ldr	r2, [r0, #8]
 202:./FWLIB/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 209              		.loc 1 202 67 view .LVU72
 210 0004 1343     		orrs	r3, r3, r2
 204:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 211              		.loc 1 204 35 view .LVU73
 212 0006 C268     		ldr	r2, [r0, #12]
 203:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 213              		.loc 1 203 53 view .LVU74
 214 0008 1343     		orrs	r3, r3, r2
 205:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 215              		.loc 1 205 35 view .LVU75
 216 000a 0269     		ldr	r2, [r0, #16]
 204:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 217              		.loc 1 204 58 view .LVU76
 218 000c 1343     		orrs	r3, r3, r2
 206:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 219              		.loc 1 206 35 view .LVU77
 220 000e 4269     		ldr	r2, [r0, #20]
 205:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 221              		.loc 1 205 58 view .LVU78
 222 0010 1343     		orrs	r3, r3, r2
 207:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 223              		.loc 1 207 35 view .LVU79
 224 0012 8269     		ldr	r2, [r0, #24]
 206:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 225              		.loc 1 206 59 view .LVU80
 226 0014 1343     		orrs	r3, r3, r2
 208:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 227              		.loc 1 208 35 view .LVU81
 228 0016 C269     		ldr	r2, [r0, #28]
 207:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 229              		.loc 1 207 61 view .LVU82
 230 0018 1343     		orrs	r3, r3, r2
 209:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 231              		.loc 1 209 35 view .LVU83
 232 001a 026A     		ldr	r2, [r0, #32]
 208:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 233              		.loc 1 208 51 view .LVU84
 234 001c 1343     		orrs	r3, r3, r2
 210:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 235              		.loc 1 210 35 view .LVU85
 236 001e 426A     		ldr	r2, [r0, #36]
ARM GAS  /tmp/ccmXC2Z1.s 			page 9


 209:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 237              		.loc 1 209 59 view .LVU86
 238 0020 1343     		orrs	r3, r3, r2
 211:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 239              		.loc 1 211 35 view .LVU87
 240 0022 826A     		ldr	r2, [r0, #40]
 210:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 241              		.loc 1 210 57 view .LVU88
 242 0024 1343     		orrs	r3, r3, r2
 212:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 243              		.loc 1 212 35 view .LVU89
 244 0026 C26A     		ldr	r2, [r0, #44]
 211:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 245              		.loc 1 211 53 view .LVU90
 246 0028 1343     		orrs	r3, r3, r2
 213:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 247              		.loc 1 213 35 view .LVU91
 248 002a 026B     		ldr	r2, [r0, #48]
 201:./FWLIB/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 249              		.loc 1 201 42 view .LVU92
 250 002c 0168     		ldr	r1, [r0]
 212:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 251              		.loc 1 212 55 view .LVU93
 252 002e 1343     		orrs	r3, r3, r2
 201:./FWLIB/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 253              		.loc 1 201 55 view .LVU94
 254 0030 4FF02042 		mov	r2, #-1610612736
 255 0034 42F82130 		str	r3, [r2, r1, lsl #2]
 214:./FWLIB/src/stm32f10x_fsmc.c **** 
 215:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 256              		.loc 1 215 3 is_stmt 1 view .LVU95
 257              		.loc 1 215 28 is_stmt 0 view .LVU96
 258 0038 8368     		ldr	r3, [r0, #8]
 259              		.loc 1 215 5 view .LVU97
 260 003a 082B     		cmp	r3, #8
 261 003c 25D0     		beq	.L13
 262              	.L10:
 216:./FWLIB/src/stm32f10x_fsmc.c ****   {
 217:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 218:./FWLIB/src/stm32f10x_fsmc.c ****   }
 219:./FWLIB/src/stm32f10x_fsmc.c ****   
 220:./FWLIB/src/stm32f10x_fsmc.c ****   /* Bank1 NOR/SRAM timing register configuration */
 221:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 263              		.loc 1 221 3 is_stmt 1 view .LVU98
 222:./FWLIB/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 264              		.loc 1 222 45 is_stmt 0 view .LVU99
 265 003e 426B     		ldr	r2, [r0, #52]
 266              		.loc 1 222 73 view .LVU100
 267 0040 1368     		ldr	r3, [r2]
 223:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 268              		.loc 1 223 64 view .LVU101
 269 0042 5168     		ldr	r1, [r2, #4]
 222:./FWLIB/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 270              		.loc 1 222 97 view .LVU102
 271 0044 43EA0113 		orr	r3, r3, r1, lsl #4
 224:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 272              		.loc 1 224 64 view .LVU103
ARM GAS  /tmp/ccmXC2Z1.s 			page 10


 273 0048 9168     		ldr	r1, [r2, #8]
 223:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 274              		.loc 1 223 93 view .LVU104
 275 004a 43EA0123 		orr	r3, r3, r1, lsl #8
 225:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 276              		.loc 1 225 64 view .LVU105
 277 004e D168     		ldr	r1, [r2, #12]
 224:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 278              		.loc 1 224 91 view .LVU106
 279 0050 43EA0143 		orr	r3, r3, r1, lsl #16
 226:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 280              		.loc 1 226 64 view .LVU107
 281 0054 1169     		ldr	r1, [r2, #16]
 225:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 282              		.loc 1 225 100 view .LVU108
 283 0056 43EA0153 		orr	r3, r3, r1, lsl #20
 227:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 284              		.loc 1 227 64 view .LVU109
 285 005a 5169     		ldr	r1, [r2, #20]
 226:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 286              		.loc 1 226 90 view .LVU110
 287 005c 43EA0163 		orr	r3, r3, r1, lsl #24
 228:./FWLIB/src/stm32f10x_fsmc.c ****              FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 288              		.loc 1 228 64 view .LVU111
 289 0060 9169     		ldr	r1, [r2, #24]
 221:./FWLIB/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 290              		.loc 1 221 42 view .LVU112
 291 0062 0268     		ldr	r2, [r0]
 221:./FWLIB/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 292              		.loc 1 221 53 view .LVU113
 293 0064 0132     		adds	r2, r2, #1
 227:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 294              		.loc 1 227 90 view .LVU114
 295 0066 0B43     		orrs	r3, r3, r1
 221:./FWLIB/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 296              		.loc 1 221 57 view .LVU115
 297 0068 4FF02041 		mov	r1, #-1610612736
 298 006c 41F82230 		str	r3, [r1, r2, lsl #2]
 229:./FWLIB/src/stm32f10x_fsmc.c ****             
 230:./FWLIB/src/stm32f10x_fsmc.c ****     
 231:./FWLIB/src/stm32f10x_fsmc.c ****   /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
 232:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 299              		.loc 1 232 3 is_stmt 1 view .LVU116
 300              		.loc 1 232 28 is_stmt 0 view .LVU117
 301 0070 C36A     		ldr	r3, [r0, #44]
 302              		.loc 1 232 5 view .LVU118
 303 0072 B3F5804F 		cmp	r3, #16384
 304 0076 10D0     		beq	.L14
 233:./FWLIB/src/stm32f10x_fsmc.c ****   {
 234:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Ad
 235:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 236:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 237:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 238:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 239:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 240:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 241:./FWLIB/src/stm32f10x_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
ARM GAS  /tmp/ccmXC2Z1.s 			page 11


 242:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 243:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 244:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 245:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 246:./FWLIB/src/stm32f10x_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 247:./FWLIB/src/stm32f10x_fsmc.c ****   }
 248:./FWLIB/src/stm32f10x_fsmc.c ****   else
 249:./FWLIB/src/stm32f10x_fsmc.c ****   {
 250:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 305              		.loc 1 250 5 is_stmt 1 view .LVU119
 306              		.loc 1 250 45 is_stmt 0 view .LVU120
 307 0078 0368     		ldr	r3, [r0]
 308              		.loc 1 250 58 view .LVU121
 309 007a 9B00     		lsls	r3, r3, #2
 310 007c 03F12043 		add	r3, r3, #-1610612736
 311 0080 6FF07042 		mvn	r2, #-268435456
 312 0084 C3F80421 		str	r2, [r3, #260]
 251:./FWLIB/src/stm32f10x_fsmc.c ****   }
 252:./FWLIB/src/stm32f10x_fsmc.c **** }
 313              		.loc 1 252 1 view .LVU122
 314 0088 7047     		bx	lr
 315              	.L13:
 217:./FWLIB/src/stm32f10x_fsmc.c ****   }
 316              		.loc 1 217 5 is_stmt 1 view .LVU123
 217:./FWLIB/src/stm32f10x_fsmc.c ****   }
 317              		.loc 1 217 44 is_stmt 0 view .LVU124
 318 008a 0168     		ldr	r1, [r0]
 217:./FWLIB/src/stm32f10x_fsmc.c ****   }
 319              		.loc 1 217 21 view .LVU125
 320 008c 52F82130 		ldr	r3, [r2, r1, lsl #2]
 217:./FWLIB/src/stm32f10x_fsmc.c ****   }
 321              		.loc 1 217 57 view .LVU126
 322 0090 43F04003 		orr	r3, r3, #64
 323 0094 42F82130 		str	r3, [r2, r1, lsl #2]
 324 0098 D1E7     		b	.L10
 325              	.L14:
 234:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 326              		.loc 1 234 5 is_stmt 1 view .LVU127
 235:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 327              		.loc 1 235 5 view .LVU128
 236:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 328              		.loc 1 236 5 view .LVU129
 237:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 329              		.loc 1 237 5 view .LVU130
 238:./FWLIB/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 330              		.loc 1 238 5 view .LVU131
 239:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 331              		.loc 1 239 5 view .LVU132
 240:./FWLIB/src/stm32f10x_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 332              		.loc 1 240 5 view .LVU133
 241:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 333              		.loc 1 241 47 is_stmt 0 view .LVU134
 334 009a 826B     		ldr	r2, [r0, #56]
 241:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 335              		.loc 1 241 71 view .LVU135
 336 009c 1368     		ldr	r3, [r2]
 242:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
ARM GAS  /tmp/ccmXC2Z1.s 			page 12


 337              		.loc 1 242 62 view .LVU136
 338 009e 5168     		ldr	r1, [r2, #4]
 241:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 339              		.loc 1 241 95 view .LVU137
 340 00a0 43EA0113 		orr	r3, r3, r1, lsl #4
 243:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 341              		.loc 1 243 62 view .LVU138
 342 00a4 9168     		ldr	r1, [r2, #8]
 242:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 343              		.loc 1 242 91 view .LVU139
 344 00a6 43EA0123 		orr	r3, r3, r1, lsl #8
 244:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 345              		.loc 1 244 62 view .LVU140
 346 00aa 1169     		ldr	r1, [r2, #16]
 243:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 347              		.loc 1 243 89 view .LVU141
 348 00ac 43EA0153 		orr	r3, r3, r1, lsl #20
 245:./FWLIB/src/stm32f10x_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 349              		.loc 1 245 62 view .LVU142
 350 00b0 5169     		ldr	r1, [r2, #20]
 244:./FWLIB/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 351              		.loc 1 244 88 view .LVU143
 352 00b2 43EA0163 		orr	r3, r3, r1, lsl #24
 246:./FWLIB/src/stm32f10x_fsmc.c ****   }
 353              		.loc 1 246 62 view .LVU144
 354 00b6 9169     		ldr	r1, [r2, #24]
 240:./FWLIB/src/stm32f10x_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 355              		.loc 1 240 45 view .LVU145
 356 00b8 0268     		ldr	r2, [r0]
 245:./FWLIB/src/stm32f10x_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 357              		.loc 1 245 88 view .LVU146
 358 00ba 0B43     		orrs	r3, r3, r1
 240:./FWLIB/src/stm32f10x_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 359              		.loc 1 240 58 view .LVU147
 360 00bc 9200     		lsls	r2, r2, #2
 361 00be 02F12042 		add	r2, r2, #-1610612736
 362 00c2 C2F80431 		str	r3, [r2, #260]
 363 00c6 7047     		bx	lr
 364              		.cfi_endproc
 365              	.LFE32:
 367              		.section	.text.FSMC_NANDInit,"ax",%progbits
 368              		.align	1
 369              		.global	FSMC_NANDInit
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 374              	FSMC_NANDInit:
 375              	.LVL6:
 376              	.LFB33:
 253:./FWLIB/src/stm32f10x_fsmc.c **** 
 254:./FWLIB/src/stm32f10x_fsmc.c **** /**
 255:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Initializes the FSMC NAND Banks according to the specified 
 256:./FWLIB/src/stm32f10x_fsmc.c ****   *         parameters in the FSMC_NANDInitStruct.
 257:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef 
 258:./FWLIB/src/stm32f10x_fsmc.c ****   *         structure that contains the configuration information for the FSMC 
 259:./FWLIB/src/stm32f10x_fsmc.c ****   *         NAND specified Banks.                       
 260:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
ARM GAS  /tmp/ccmXC2Z1.s 			page 13


 261:./FWLIB/src/stm32f10x_fsmc.c ****   */
 262:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 263:./FWLIB/src/stm32f10x_fsmc.c **** {
 377              		.loc 1 263 1 is_stmt 1 view -0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		@ link register save eliminated.
 382              		.loc 1 263 1 is_stmt 0 view .LVU149
 383 0000 10B4     		push	{r4}
 384              	.LCFI0:
 385              		.cfi_def_cfa_offset 4
 386              		.cfi_offset 4, -4
 264:./FWLIB/src/stm32f10x_fsmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 387              		.loc 1 264 3 is_stmt 1 view .LVU150
 388              	.LVL7:
 265:./FWLIB/src/stm32f10x_fsmc.c ****     
 266:./FWLIB/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 267:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
 389              		.loc 1 267 3 view .LVU151
 268:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
 390              		.loc 1 268 3 view .LVU152
 269:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
 391              		.loc 1 269 3 view .LVU153
 270:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
 392              		.loc 1 270 3 view .LVU154
 271:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
 393              		.loc 1 271 3 view .LVU155
 272:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
 394              		.loc 1 272 3 view .LVU156
 273:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
 395              		.loc 1 273 3 view .LVU157
 274:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 396              		.loc 1 274 3 view .LVU158
 275:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupT
 397              		.loc 1 275 3 view .LVU159
 276:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupT
 398              		.loc 1 276 3 view .LVU160
 277:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTim
 399              		.loc 1 277 3 view .LVU161
 278:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 400              		.loc 1 278 3 view .LVU162
 279:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSet
 401              		.loc 1 279 3 view .LVU163
 280:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSet
 402              		.loc 1 280 3 view .LVU164
 281:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetup
 403              		.loc 1 281 3 view .LVU165
 282:./FWLIB/src/stm32f10x_fsmc.c ****   
 283:./FWLIB/src/stm32f10x_fsmc.c ****   /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
 284:./FWLIB/src/stm32f10x_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 404              		.loc 1 284 3 view .LVU166
 405              		.loc 1 284 41 is_stmt 0 view .LVU167
 406 0002 4368     		ldr	r3, [r0, #4]
 285:./FWLIB/src/stm32f10x_fsmc.c ****             PCR_MemoryType_NAND |
 286:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 407              		.loc 1 286 32 view .LVU168
ARM GAS  /tmp/ccmXC2Z1.s 			page 14


 408 0004 8268     		ldr	r2, [r0, #8]
 285:./FWLIB/src/stm32f10x_fsmc.c ****             PCR_MemoryType_NAND |
 409              		.loc 1 285 33 view .LVU169
 410 0006 1343     		orrs	r3, r3, r2
 287:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 411              		.loc 1 287 32 view .LVU170
 412 0008 C268     		ldr	r2, [r0, #12]
 286:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 413              		.loc 1 286 55 view .LVU171
 414 000a 1343     		orrs	r3, r3, r2
 288:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 415              		.loc 1 288 32 view .LVU172
 416 000c 0269     		ldr	r2, [r0, #16]
 287:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 417              		.loc 1 287 43 view .LVU173
 418 000e 1343     		orrs	r3, r3, r2
 289:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 419              		.loc 1 289 33 view .LVU174
 420 0010 4269     		ldr	r2, [r0, #20]
 288:./FWLIB/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 421              		.loc 1 288 51 view .LVU175
 422 0012 43EA4223 		orr	r3, r3, r2, lsl #9
 290:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 423              		.loc 1 290 33 view .LVU176
 424 0016 8269     		ldr	r2, [r0, #24]
 289:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 425              		.loc 1 289 60 view .LVU177
 426 0018 43EA4233 		orr	r3, r3, r2, lsl #13
 284:./FWLIB/src/stm32f10x_fsmc.c ****             PCR_MemoryType_NAND |
 427              		.loc 1 284 10 view .LVU178
 428 001c 43F00803 		orr	r3, r3, #8
 429              	.LVL8:
 291:./FWLIB/src/stm32f10x_fsmc.c ****             
 292:./FWLIB/src/stm32f10x_fsmc.c ****   /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
 293:./FWLIB/src/stm32f10x_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 430              		.loc 1 293 3 is_stmt 1 view .LVU179
 431              		.loc 1 293 42 is_stmt 0 view .LVU180
 432 0020 C469     		ldr	r4, [r0, #28]
 433              		.loc 1 293 72 view .LVU181
 434 0022 2268     		ldr	r2, [r4]
 294:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 435              		.loc 1 294 63 view .LVU182
 436 0024 6168     		ldr	r1, [r4, #4]
 293:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 437              		.loc 1 293 89 view .LVU183
 438 0026 42EA0121 		orr	r1, r2, r1, lsl #8
 295:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 439              		.loc 1 295 63 view .LVU184
 440 002a A268     		ldr	r2, [r4, #8]
 294:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 441              		.loc 1 294 90 view .LVU185
 442 002c 41EA0241 		orr	r1, r1, r2, lsl #16
 296:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 443              		.loc 1 296 63 view .LVU186
 444 0030 E268     		ldr	r2, [r4, #12]
 293:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 445              		.loc 1 293 11 view .LVU187
ARM GAS  /tmp/ccmXC2Z1.s 			page 15


 446 0032 41EA0261 		orr	r1, r1, r2, lsl #24
 447              	.LVL9:
 297:./FWLIB/src/stm32f10x_fsmc.c ****             
 298:./FWLIB/src/stm32f10x_fsmc.c ****   /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
 299:./FWLIB/src/stm32f10x_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 448              		.loc 1 299 3 is_stmt 1 view .LVU188
 449              		.loc 1 299 42 is_stmt 0 view .LVU189
 450 0036 046A     		ldr	r4, [r0, #32]
 451              		.loc 1 299 75 view .LVU190
 452 0038 2268     		ldr	r2, [r4]
 453              		.loc 1 299 92 view .LVU191
 454 003a D4F804C0 		ldr	ip, [r4, #4]
 455 003e 42EA0C22 		orr	r2, r2, ip, lsl #8
 300:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 456              		.loc 1 300 93 view .LVU192
 457 0042 D4F808C0 		ldr	ip, [r4, #8]
 458 0046 42EA0C42 		orr	r2, r2, ip, lsl #16
 301:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 302:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 459              		.loc 1 302 66 view .LVU193
 460 004a E468     		ldr	r4, [r4, #12]
 299:./FWLIB/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 461              		.loc 1 299 11 view .LVU194
 462 004c 42EA0462 		orr	r2, r2, r4, lsl #24
 463              	.LVL10:
 303:./FWLIB/src/stm32f10x_fsmc.c ****   
 304:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 464              		.loc 1 304 3 is_stmt 1 view .LVU195
 465              		.loc 1 304 25 is_stmt 0 view .LVU196
 466 0050 0068     		ldr	r0, [r0]
 467              	.LVL11:
 468              		.loc 1 304 5 view .LVU197
 469 0052 1028     		cmp	r0, #16
 470 0054 09D0     		beq	.L19
 305:./FWLIB/src/stm32f10x_fsmc.c ****   {
 306:./FWLIB/src/stm32f10x_fsmc.c ****     /* FSMC_Bank2_NAND registers configuration */
 307:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PCR2 = tmppcr;
 308:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 309:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 310:./FWLIB/src/stm32f10x_fsmc.c ****   }
 311:./FWLIB/src/stm32f10x_fsmc.c ****   else
 312:./FWLIB/src/stm32f10x_fsmc.c ****   {
 313:./FWLIB/src/stm32f10x_fsmc.c ****     /* FSMC_Bank3_NAND registers configuration */
 314:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PCR3 = tmppcr;
 471              		.loc 1 314 5 is_stmt 1 view .LVU198
 472              		.loc 1 314 22 is_stmt 0 view .LVU199
 473 0056 4FF02040 		mov	r0, #-1610612736
 474 005a C0F88030 		str	r3, [r0, #128]
 315:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PMEM3 = tmppmem;
 475              		.loc 1 315 5 is_stmt 1 view .LVU200
 476              		.loc 1 315 23 is_stmt 0 view .LVU201
 477 005e C0F88810 		str	r1, [r0, #136]
 316:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PATT3 = tmppatt;
 478              		.loc 1 316 5 is_stmt 1 view .LVU202
 479              		.loc 1 316 23 is_stmt 0 view .LVU203
 480 0062 C0F88C20 		str	r2, [r0, #140]
 481              	.L15:
ARM GAS  /tmp/ccmXC2Z1.s 			page 16


 317:./FWLIB/src/stm32f10x_fsmc.c ****   }
 318:./FWLIB/src/stm32f10x_fsmc.c **** }
 482              		.loc 1 318 1 view .LVU204
 483 0066 10BC     		pop	{r4}
 484              	.LCFI1:
 485              		.cfi_remember_state
 486              		.cfi_restore 4
 487              		.cfi_def_cfa_offset 0
 488 0068 7047     		bx	lr
 489              	.L19:
 490              	.LCFI2:
 491              		.cfi_restore_state
 307:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 492              		.loc 1 307 5 is_stmt 1 view .LVU205
 307:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 493              		.loc 1 307 22 is_stmt 0 view .LVU206
 494 006a 4FF02040 		mov	r0, #-1610612736
 495 006e 0366     		str	r3, [r0, #96]
 308:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 496              		.loc 1 308 5 is_stmt 1 view .LVU207
 308:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 497              		.loc 1 308 23 is_stmt 0 view .LVU208
 498 0070 8166     		str	r1, [r0, #104]
 309:./FWLIB/src/stm32f10x_fsmc.c ****   }
 499              		.loc 1 309 5 is_stmt 1 view .LVU209
 309:./FWLIB/src/stm32f10x_fsmc.c ****   }
 500              		.loc 1 309 23 is_stmt 0 view .LVU210
 501 0072 C266     		str	r2, [r0, #108]
 502 0074 F7E7     		b	.L15
 503              		.cfi_endproc
 504              	.LFE33:
 506              		.section	.text.FSMC_PCCARDInit,"ax",%progbits
 507              		.align	1
 508              		.global	FSMC_PCCARDInit
 509              		.syntax unified
 510              		.thumb
 511              		.thumb_func
 513              	FSMC_PCCARDInit:
 514              	.LVL12:
 515              	.LFB34:
 319:./FWLIB/src/stm32f10x_fsmc.c **** 
 320:./FWLIB/src/stm32f10x_fsmc.c **** /**
 321:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Initializes the FSMC PCCARD Bank according to the specified 
 322:./FWLIB/src/stm32f10x_fsmc.c ****   *         parameters in the FSMC_PCCARDInitStruct.
 323:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef
 324:./FWLIB/src/stm32f10x_fsmc.c ****   *         structure that contains the configuration information for the FSMC 
 325:./FWLIB/src/stm32f10x_fsmc.c ****   *         PCCARD Bank.                       
 326:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 327:./FWLIB/src/stm32f10x_fsmc.c ****   */
 328:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 329:./FWLIB/src/stm32f10x_fsmc.c **** {
 516              		.loc 1 329 1 is_stmt 1 view -0
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 0
 519              		@ frame_needed = 0, uses_anonymous_args = 0
 520              		@ link register save eliminated.
 330:./FWLIB/src/stm32f10x_fsmc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccmXC2Z1.s 			page 17


 331:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
 521              		.loc 1 331 3 view .LVU212
 332:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
 522              		.loc 1 332 3 view .LVU213
 333:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
 523              		.loc 1 333 3 view .LVU214
 334:./FWLIB/src/stm32f10x_fsmc.c ****  
 335:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTi
 524              		.loc 1 335 3 view .LVU215
 336:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetu
 525              		.loc 1 336 3 view .LVU216
 337:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetu
 526              		.loc 1 337 3 view .LVU217
 338:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupT
 527              		.loc 1 338 3 view .LVU218
 339:./FWLIB/src/stm32f10x_fsmc.c ****   
 340:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_Setu
 528              		.loc 1 340 3 view .LVU219
 341:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitS
 529              		.loc 1 341 3 view .LVU220
 342:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldS
 530              		.loc 1 342 3 view .LVU221
 343:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSet
 531              		.loc 1 343 3 view .LVU222
 344:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime))
 532              		.loc 1 344 3 view .LVU223
 345:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTim
 533              		.loc 1 345 3 view .LVU224
 346:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTim
 534              		.loc 1 346 3 view .LVU225
 347:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime)
 535              		.loc 1 347 3 view .LVU226
 348:./FWLIB/src/stm32f10x_fsmc.c ****   
 349:./FWLIB/src/stm32f10x_fsmc.c ****   /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
 350:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 536              		.loc 1 350 3 view .LVU227
 537              		.loc 1 350 53 is_stmt 0 view .LVU228
 538 0000 0368     		ldr	r3, [r0]
 351:./FWLIB/src/stm32f10x_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 352:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 539              		.loc 1 352 44 view .LVU229
 540 0002 4268     		ldr	r2, [r0, #4]
 351:./FWLIB/src/stm32f10x_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 541              		.loc 1 351 47 view .LVU230
 542 0004 43EA4223 		orr	r3, r3, r2, lsl #9
 353:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 543              		.loc 1 353 44 view .LVU231
 544 0008 8268     		ldr	r2, [r0, #8]
 352:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 545              		.loc 1 352 71 view .LVU232
 546 000a 43EA4233 		orr	r3, r3, r2, lsl #13
 547 000e 43F01003 		orr	r3, r3, #16
 350:./FWLIB/src/stm32f10x_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 548              		.loc 1 350 20 view .LVU233
 549 0012 4FF02042 		mov	r2, #-1610612736
 550 0016 C2F8A030 		str	r3, [r2, #160]
 354:./FWLIB/src/stm32f10x_fsmc.c ****             
ARM GAS  /tmp/ccmXC2Z1.s 			page 18


 355:./FWLIB/src/stm32f10x_fsmc.c ****   /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
 356:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 551              		.loc 1 356 3 is_stmt 1 view .LVU234
 552              		.loc 1 356 54 is_stmt 0 view .LVU235
 553 001a C168     		ldr	r1, [r0, #12]
 554              		.loc 1 356 84 view .LVU236
 555 001c 0B68     		ldr	r3, [r1]
 556              		.loc 1 356 101 view .LVU237
 557 001e D1F804C0 		ldr	ip, [r1, #4]
 558 0022 43EA0C23 		orr	r3, r3, ip, lsl #8
 357:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 559              		.loc 1 357 102 view .LVU238
 560 0026 D1F808C0 		ldr	ip, [r1, #8]
 561 002a 43EA0C43 		orr	r3, r3, ip, lsl #16
 358:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 359:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24
 562              		.loc 1 359 75 view .LVU239
 563 002e C968     		ldr	r1, [r1, #12]
 358:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 564              		.loc 1 358 102 view .LVU240
 565 0030 43EA0163 		orr	r3, r3, r1, lsl #24
 356:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 566              		.loc 1 356 21 view .LVU241
 567 0034 C2F8A830 		str	r3, [r2, #168]
 360:./FWLIB/src/stm32f10x_fsmc.c ****             
 361:./FWLIB/src/stm32f10x_fsmc.c ****   /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
 362:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 568              		.loc 1 362 3 is_stmt 1 view .LVU242
 569              		.loc 1 362 54 is_stmt 0 view .LVU243
 570 0038 0169     		ldr	r1, [r0, #16]
 571              		.loc 1 362 87 view .LVU244
 572 003a 0B68     		ldr	r3, [r1]
 573              		.loc 1 362 104 view .LVU245
 574 003c D1F804C0 		ldr	ip, [r1, #4]
 575 0040 43EA0C23 		orr	r3, r3, ip, lsl #8
 363:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 576              		.loc 1 363 105 view .LVU246
 577 0044 D1F808C0 		ldr	ip, [r1, #8]
 578 0048 43EA0C43 		orr	r3, r3, ip, lsl #16
 364:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 365:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime <<
 579              		.loc 1 365 78 view .LVU247
 580 004c C968     		ldr	r1, [r1, #12]
 364:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 581              		.loc 1 364 105 view .LVU248
 582 004e 43EA0163 		orr	r3, r3, r1, lsl #24
 362:./FWLIB/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 583              		.loc 1 362 21 view .LVU249
 584 0052 C2F8AC30 		str	r3, [r2, #172]
 366:./FWLIB/src/stm32f10x_fsmc.c ****             
 367:./FWLIB/src/stm32f10x_fsmc.c ****   /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
 368:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 585              		.loc 1 368 3 is_stmt 1 view .LVU250
 586              		.loc 1 368 53 is_stmt 0 view .LVU251
 587 0056 4169     		ldr	r1, [r0, #20]
 588              		.loc 1 368 79 view .LVU252
 589 0058 0B68     		ldr	r3, [r1]
ARM GAS  /tmp/ccmXC2Z1.s 			page 19


 369:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 590              		.loc 1 369 70 view .LVU253
 591 005a 4868     		ldr	r0, [r1, #4]
 592              	.LVL13:
 368:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 593              		.loc 1 368 96 view .LVU254
 594 005c 43EA0023 		orr	r3, r3, r0, lsl #8
 370:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 595              		.loc 1 370 70 view .LVU255
 596 0060 8868     		ldr	r0, [r1, #8]
 369:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 597              		.loc 1 369 97 view .LVU256
 598 0062 43EA0043 		orr	r3, r3, r0, lsl #16
 371:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);   
 599              		.loc 1 371 70 view .LVU257
 600 0066 C968     		ldr	r1, [r1, #12]
 370:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 601              		.loc 1 370 97 view .LVU258
 602 0068 43EA0163 		orr	r3, r3, r1, lsl #24
 368:./FWLIB/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 603              		.loc 1 368 20 view .LVU259
 604 006c C2F8B030 		str	r3, [r2, #176]
 372:./FWLIB/src/stm32f10x_fsmc.c **** }
 605              		.loc 1 372 1 view .LVU260
 606 0070 7047     		bx	lr
 607              		.cfi_endproc
 608              	.LFE34:
 610              		.section	.text.FSMC_NORSRAMStructInit,"ax",%progbits
 611              		.align	1
 612              		.global	FSMC_NORSRAMStructInit
 613              		.syntax unified
 614              		.thumb
 615              		.thumb_func
 617              	FSMC_NORSRAMStructInit:
 618              	.LVL14:
 619              	.LFB35:
 373:./FWLIB/src/stm32f10x_fsmc.c **** 
 374:./FWLIB/src/stm32f10x_fsmc.c **** /**
 375:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.
 376:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
 377:./FWLIB/src/stm32f10x_fsmc.c ****   *         structure which will be initialized.
 378:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 379:./FWLIB/src/stm32f10x_fsmc.c ****   */
 380:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 381:./FWLIB/src/stm32f10x_fsmc.c **** {  
 620              		.loc 1 381 1 is_stmt 1 view -0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 0
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624              		@ link register save eliminated.
 382:./FWLIB/src/stm32f10x_fsmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 383:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 625              		.loc 1 383 3 view .LVU262
 626              		.loc 1 383 37 is_stmt 0 view .LVU263
 627 0000 0023     		movs	r3, #0
 628 0002 0360     		str	r3, [r0]
 384:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
ARM GAS  /tmp/ccmXC2Z1.s 			page 20


 629              		.loc 1 384 3 is_stmt 1 view .LVU264
 630              		.loc 1 384 47 is_stmt 0 view .LVU265
 631 0004 0222     		movs	r2, #2
 632 0006 4260     		str	r2, [r0, #4]
 385:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 633              		.loc 1 385 3 is_stmt 1 view .LVU266
 634              		.loc 1 385 43 is_stmt 0 view .LVU267
 635 0008 8360     		str	r3, [r0, #8]
 386:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 636              		.loc 1 386 3 is_stmt 1 view .LVU268
 637              		.loc 1 386 48 is_stmt 0 view .LVU269
 638 000a C360     		str	r3, [r0, #12]
 387:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 639              		.loc 1 387 3 is_stmt 1 view .LVU270
 640              		.loc 1 387 48 is_stmt 0 view .LVU271
 641 000c 0361     		str	r3, [r0, #16]
 388:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 642              		.loc 1 388 3 is_stmt 1 view .LVU272
 643              		.loc 1 388 49 is_stmt 0 view .LVU273
 644 000e 4361     		str	r3, [r0, #20]
 389:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 645              		.loc 1 389 3 is_stmt 1 view .LVU274
 646              		.loc 1 389 51 is_stmt 0 view .LVU275
 647 0010 8361     		str	r3, [r0, #24]
 390:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 648              		.loc 1 390 3 is_stmt 1 view .LVU276
 649              		.loc 1 390 41 is_stmt 0 view .LVU277
 650 0012 C361     		str	r3, [r0, #28]
 391:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 651              		.loc 1 391 3 is_stmt 1 view .LVU278
 652              		.loc 1 391 49 is_stmt 0 view .LVU279
 653 0014 0362     		str	r3, [r0, #32]
 392:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 654              		.loc 1 392 3 is_stmt 1 view .LVU280
 655              		.loc 1 392 47 is_stmt 0 view .LVU281
 656 0016 4FF48052 		mov	r2, #4096
 657 001a 4262     		str	r2, [r0, #36]
 393:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 658              		.loc 1 393 3 is_stmt 1 view .LVU282
 659              		.loc 1 393 43 is_stmt 0 view .LVU283
 660 001c 4FF40052 		mov	r2, #8192
 661 0020 8262     		str	r2, [r0, #40]
 394:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 662              		.loc 1 394 3 is_stmt 1 view .LVU284
 663              		.loc 1 394 45 is_stmt 0 view .LVU285
 664 0022 C362     		str	r3, [r0, #44]
 395:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 665              		.loc 1 395 3 is_stmt 1 view .LVU286
 666              		.loc 1 395 43 is_stmt 0 view .LVU287
 667 0024 0363     		str	r3, [r0, #48]
 396:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 668              		.loc 1 396 3 is_stmt 1 view .LVU288
 669              		.loc 1 396 25 is_stmt 0 view .LVU289
 670 0026 416B     		ldr	r1, [r0, #52]
 671              		.loc 1 396 77 view .LVU290
 672 0028 0F22     		movs	r2, #15
 673 002a 0A60     		str	r2, [r1]
ARM GAS  /tmp/ccmXC2Z1.s 			page 21


 397:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 674              		.loc 1 397 3 is_stmt 1 view .LVU291
 675              		.loc 1 397 25 is_stmt 0 view .LVU292
 676 002c 416B     		ldr	r1, [r0, #52]
 677              		.loc 1 397 76 view .LVU293
 678 002e 4A60     		str	r2, [r1, #4]
 398:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 679              		.loc 1 398 3 is_stmt 1 view .LVU294
 680              		.loc 1 398 74 is_stmt 0 view .LVU295
 681 0030 FF21     		movs	r1, #255
 682 0032 D0F834C0 		ldr	ip, [r0, #52]
 683 0036 CCF80810 		str	r1, [ip, #8]
 399:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 684              		.loc 1 399 3 is_stmt 1 view .LVU296
 685              		.loc 1 399 82 is_stmt 0 view .LVU297
 686 003a D0F834C0 		ldr	ip, [r0, #52]
 687 003e CCF80C20 		str	r2, [ip, #12]
 400:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 688              		.loc 1 400 3 is_stmt 1 view .LVU298
 689              		.loc 1 400 72 is_stmt 0 view .LVU299
 690 0042 D0F834C0 		ldr	ip, [r0, #52]
 691 0046 CCF81020 		str	r2, [ip, #16]
 401:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 692              		.loc 1 401 3 is_stmt 1 view .LVU300
 693              		.loc 1 401 72 is_stmt 0 view .LVU301
 694 004a D0F834C0 		ldr	ip, [r0, #52]
 695 004e CCF81420 		str	r2, [ip, #20]
 402:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 696              		.loc 1 402 3 is_stmt 1 view .LVU302
 697              		.loc 1 402 71 is_stmt 0 view .LVU303
 698 0052 D0F834C0 		ldr	ip, [r0, #52]
 699 0056 CCF81830 		str	r3, [ip, #24]
 403:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 700              		.loc 1 403 3 is_stmt 1 view .LVU304
 701              		.loc 1 403 73 is_stmt 0 view .LVU305
 702 005a D0F838C0 		ldr	ip, [r0, #56]
 703 005e CCF80020 		str	r2, [ip]
 404:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 704              		.loc 1 404 3 is_stmt 1 view .LVU306
 705              		.loc 1 404 72 is_stmt 0 view .LVU307
 706 0062 D0F838C0 		ldr	ip, [r0, #56]
 707 0066 CCF80420 		str	r2, [ip, #4]
 405:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 708              		.loc 1 405 3 is_stmt 1 view .LVU308
 709              		.loc 1 405 70 is_stmt 0 view .LVU309
 710 006a D0F838C0 		ldr	ip, [r0, #56]
 711 006e CCF80810 		str	r1, [ip, #8]
 406:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 712              		.loc 1 406 3 is_stmt 1 view .LVU310
 713              		.loc 1 406 25 is_stmt 0 view .LVU311
 714 0072 816B     		ldr	r1, [r0, #56]
 715              		.loc 1 406 78 view .LVU312
 716 0074 CA60     		str	r2, [r1, #12]
 407:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 717              		.loc 1 407 3 is_stmt 1 view .LVU313
 718              		.loc 1 407 25 is_stmt 0 view .LVU314
 719 0076 816B     		ldr	r1, [r0, #56]
ARM GAS  /tmp/ccmXC2Z1.s 			page 22


 720              		.loc 1 407 68 view .LVU315
 721 0078 0A61     		str	r2, [r1, #16]
 408:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 722              		.loc 1 408 3 is_stmt 1 view .LVU316
 723              		.loc 1 408 25 is_stmt 0 view .LVU317
 724 007a 816B     		ldr	r1, [r0, #56]
 725              		.loc 1 408 68 view .LVU318
 726 007c 4A61     		str	r2, [r1, #20]
 409:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 727              		.loc 1 409 3 is_stmt 1 view .LVU319
 728              		.loc 1 409 25 is_stmt 0 view .LVU320
 729 007e 826B     		ldr	r2, [r0, #56]
 730              		.loc 1 409 67 view .LVU321
 731 0080 9361     		str	r3, [r2, #24]
 410:./FWLIB/src/stm32f10x_fsmc.c **** }
 732              		.loc 1 410 1 view .LVU322
 733 0082 7047     		bx	lr
 734              		.cfi_endproc
 735              	.LFE35:
 737              		.section	.text.FSMC_NANDStructInit,"ax",%progbits
 738              		.align	1
 739              		.global	FSMC_NANDStructInit
 740              		.syntax unified
 741              		.thumb
 742              		.thumb_func
 744              	FSMC_NANDStructInit:
 745              	.LVL15:
 746              	.LFB36:
 411:./FWLIB/src/stm32f10x_fsmc.c **** 
 412:./FWLIB/src/stm32f10x_fsmc.c **** /**
 413:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Fills each FSMC_NANDInitStruct member with its default value.
 414:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef 
 415:./FWLIB/src/stm32f10x_fsmc.c ****   *         structure which will be initialized.
 416:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 417:./FWLIB/src/stm32f10x_fsmc.c ****   */
 418:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 419:./FWLIB/src/stm32f10x_fsmc.c **** { 
 747              		.loc 1 419 1 is_stmt 1 view -0
 748              		.cfi_startproc
 749              		@ args = 0, pretend = 0, frame = 0
 750              		@ frame_needed = 0, uses_anonymous_args = 0
 751              		@ link register save eliminated.
 420:./FWLIB/src/stm32f10x_fsmc.c ****   /* Reset NAND Init structure parameters values */
 421:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 752              		.loc 1 421 3 view .LVU324
 753              		.loc 1 421 34 is_stmt 0 view .LVU325
 754 0000 1023     		movs	r3, #16
 755 0002 0360     		str	r3, [r0]
 422:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 756              		.loc 1 422 3 is_stmt 1 view .LVU326
 757              		.loc 1 422 41 is_stmt 0 view .LVU327
 758 0004 0023     		movs	r3, #0
 759 0006 4360     		str	r3, [r0, #4]
 423:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 760              		.loc 1 423 3 is_stmt 1 view .LVU328
 761              		.loc 1 423 45 is_stmt 0 view .LVU329
 762 0008 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccmXC2Z1.s 			page 23


 424:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 763              		.loc 1 424 3 is_stmt 1 view .LVU330
 764              		.loc 1 424 33 is_stmt 0 view .LVU331
 765 000a C360     		str	r3, [r0, #12]
 425:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 766              		.loc 1 425 3 is_stmt 1 view .LVU332
 767              		.loc 1 425 41 is_stmt 0 view .LVU333
 768 000c 0361     		str	r3, [r0, #16]
 426:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 769              		.loc 1 426 3 is_stmt 1 view .LVU334
 770              		.loc 1 426 43 is_stmt 0 view .LVU335
 771 000e 4361     		str	r3, [r0, #20]
 427:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 772              		.loc 1 427 3 is_stmt 1 view .LVU336
 773              		.loc 1 427 42 is_stmt 0 view .LVU337
 774 0010 8361     		str	r3, [r0, #24]
 428:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 775              		.loc 1 428 3 is_stmt 1 view .LVU338
 776              		.loc 1 428 22 is_stmt 0 view .LVU339
 777 0012 C269     		ldr	r2, [r0, #28]
 778              		.loc 1 428 69 view .LVU340
 779 0014 FC23     		movs	r3, #252
 780 0016 1360     		str	r3, [r2]
 429:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 781              		.loc 1 429 3 is_stmt 1 view .LVU341
 782              		.loc 1 429 22 is_stmt 0 view .LVU342
 783 0018 C269     		ldr	r2, [r0, #28]
 784              		.loc 1 429 73 view .LVU343
 785 001a 5360     		str	r3, [r2, #4]
 430:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 786              		.loc 1 430 3 is_stmt 1 view .LVU344
 787              		.loc 1 430 22 is_stmt 0 view .LVU345
 788 001c C269     		ldr	r2, [r0, #28]
 789              		.loc 1 430 73 view .LVU346
 790 001e 9360     		str	r3, [r2, #8]
 431:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 791              		.loc 1 431 3 is_stmt 1 view .LVU347
 792              		.loc 1 431 22 is_stmt 0 view .LVU348
 793 0020 C269     		ldr	r2, [r0, #28]
 794              		.loc 1 431 72 view .LVU349
 795 0022 D360     		str	r3, [r2, #12]
 432:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 796              		.loc 1 432 3 is_stmt 1 view .LVU350
 797              		.loc 1 432 22 is_stmt 0 view .LVU351
 798 0024 026A     		ldr	r2, [r0, #32]
 799              		.loc 1 432 72 view .LVU352
 800 0026 1360     		str	r3, [r2]
 433:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 801              		.loc 1 433 3 is_stmt 1 view .LVU353
 802              		.loc 1 433 22 is_stmt 0 view .LVU354
 803 0028 026A     		ldr	r2, [r0, #32]
 804              		.loc 1 433 76 view .LVU355
 805 002a 5360     		str	r3, [r2, #4]
 434:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 806              		.loc 1 434 3 is_stmt 1 view .LVU356
 807              		.loc 1 434 22 is_stmt 0 view .LVU357
 808 002c 026A     		ldr	r2, [r0, #32]
ARM GAS  /tmp/ccmXC2Z1.s 			page 24


 809              		.loc 1 434 76 view .LVU358
 810 002e 9360     		str	r3, [r2, #8]
 435:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 811              		.loc 1 435 3 is_stmt 1 view .LVU359
 812              		.loc 1 435 22 is_stmt 0 view .LVU360
 813 0030 026A     		ldr	r2, [r0, #32]
 814              		.loc 1 435 75 view .LVU361
 815 0032 D360     		str	r3, [r2, #12]
 436:./FWLIB/src/stm32f10x_fsmc.c **** }
 816              		.loc 1 436 1 view .LVU362
 817 0034 7047     		bx	lr
 818              		.cfi_endproc
 819              	.LFE36:
 821              		.section	.text.FSMC_PCCARDStructInit,"ax",%progbits
 822              		.align	1
 823              		.global	FSMC_PCCARDStructInit
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 828              	FSMC_PCCARDStructInit:
 829              	.LVL16:
 830              	.LFB37:
 437:./FWLIB/src/stm32f10x_fsmc.c **** 
 438:./FWLIB/src/stm32f10x_fsmc.c **** /**
 439:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.
 440:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
 441:./FWLIB/src/stm32f10x_fsmc.c ****   *         structure which will be initialized.
 442:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 443:./FWLIB/src/stm32f10x_fsmc.c ****   */
 444:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 445:./FWLIB/src/stm32f10x_fsmc.c **** {
 831              		.loc 1 445 1 is_stmt 1 view -0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835              		@ link register save eliminated.
 446:./FWLIB/src/stm32f10x_fsmc.c ****   /* Reset PCCARD Init structure parameters values */
 447:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 836              		.loc 1 447 3 view .LVU364
 837              		.loc 1 447 43 is_stmt 0 view .LVU365
 838 0000 0023     		movs	r3, #0
 839 0002 0360     		str	r3, [r0]
 448:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 840              		.loc 1 448 3 is_stmt 1 view .LVU366
 841              		.loc 1 448 45 is_stmt 0 view .LVU367
 842 0004 4360     		str	r3, [r0, #4]
 449:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 843              		.loc 1 449 3 is_stmt 1 view .LVU368
 844              		.loc 1 449 44 is_stmt 0 view .LVU369
 845 0006 8360     		str	r3, [r0, #8]
 450:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 846              		.loc 1 450 3 is_stmt 1 view .LVU370
 847              		.loc 1 450 24 is_stmt 0 view .LVU371
 848 0008 C268     		ldr	r2, [r0, #12]
 849              		.loc 1 450 71 view .LVU372
 850 000a FC23     		movs	r3, #252
 851 000c 1360     		str	r3, [r2]
ARM GAS  /tmp/ccmXC2Z1.s 			page 25


 451:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 852              		.loc 1 451 3 is_stmt 1 view .LVU373
 853              		.loc 1 451 24 is_stmt 0 view .LVU374
 854 000e C268     		ldr	r2, [r0, #12]
 855              		.loc 1 451 75 view .LVU375
 856 0010 5360     		str	r3, [r2, #4]
 452:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 857              		.loc 1 452 3 is_stmt 1 view .LVU376
 858              		.loc 1 452 24 is_stmt 0 view .LVU377
 859 0012 C268     		ldr	r2, [r0, #12]
 860              		.loc 1 452 75 view .LVU378
 861 0014 9360     		str	r3, [r2, #8]
 453:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 862              		.loc 1 453 3 is_stmt 1 view .LVU379
 863              		.loc 1 453 24 is_stmt 0 view .LVU380
 864 0016 C268     		ldr	r2, [r0, #12]
 865              		.loc 1 453 74 view .LVU381
 866 0018 D360     		str	r3, [r2, #12]
 454:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 867              		.loc 1 454 3 is_stmt 1 view .LVU382
 868              		.loc 1 454 24 is_stmt 0 view .LVU383
 869 001a 0269     		ldr	r2, [r0, #16]
 870              		.loc 1 454 74 view .LVU384
 871 001c 1360     		str	r3, [r2]
 455:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 872              		.loc 1 455 3 is_stmt 1 view .LVU385
 873              		.loc 1 455 24 is_stmt 0 view .LVU386
 874 001e 0269     		ldr	r2, [r0, #16]
 875              		.loc 1 455 78 view .LVU387
 876 0020 5360     		str	r3, [r2, #4]
 456:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 877              		.loc 1 456 3 is_stmt 1 view .LVU388
 878              		.loc 1 456 24 is_stmt 0 view .LVU389
 879 0022 0269     		ldr	r2, [r0, #16]
 880              		.loc 1 456 78 view .LVU390
 881 0024 9360     		str	r3, [r2, #8]
 457:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 882              		.loc 1 457 3 is_stmt 1 view .LVU391
 883              		.loc 1 457 24 is_stmt 0 view .LVU392
 884 0026 0269     		ldr	r2, [r0, #16]
 885              		.loc 1 457 77 view .LVU393
 886 0028 D360     		str	r3, [r2, #12]
 458:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 887              		.loc 1 458 3 is_stmt 1 view .LVU394
 888              		.loc 1 458 24 is_stmt 0 view .LVU395
 889 002a 4269     		ldr	r2, [r0, #20]
 890              		.loc 1 458 67 view .LVU396
 891 002c 1360     		str	r3, [r2]
 459:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 892              		.loc 1 459 3 is_stmt 1 view .LVU397
 893              		.loc 1 459 24 is_stmt 0 view .LVU398
 894 002e 4269     		ldr	r2, [r0, #20]
 895              		.loc 1 459 71 view .LVU399
 896 0030 5360     		str	r3, [r2, #4]
 460:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 897              		.loc 1 460 3 is_stmt 1 view .LVU400
 898              		.loc 1 460 24 is_stmt 0 view .LVU401
ARM GAS  /tmp/ccmXC2Z1.s 			page 26


 899 0032 4269     		ldr	r2, [r0, #20]
 900              		.loc 1 460 71 view .LVU402
 901 0034 9360     		str	r3, [r2, #8]
 461:./FWLIB/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 902              		.loc 1 461 3 is_stmt 1 view .LVU403
 903              		.loc 1 461 24 is_stmt 0 view .LVU404
 904 0036 4269     		ldr	r2, [r0, #20]
 905              		.loc 1 461 70 view .LVU405
 906 0038 D360     		str	r3, [r2, #12]
 462:./FWLIB/src/stm32f10x_fsmc.c **** }
 907              		.loc 1 462 1 view .LVU406
 908 003a 7047     		bx	lr
 909              		.cfi_endproc
 910              	.LFE37:
 912              		.section	.text.FSMC_NORSRAMCmd,"ax",%progbits
 913              		.align	1
 914              		.global	FSMC_NORSRAMCmd
 915              		.syntax unified
 916              		.thumb
 917              		.thumb_func
 919              	FSMC_NORSRAMCmd:
 920              	.LVL17:
 921              	.LFB38:
 463:./FWLIB/src/stm32f10x_fsmc.c **** 
 464:./FWLIB/src/stm32f10x_fsmc.c **** /**
 465:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 466:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 467:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 468:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 469:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 470:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 471:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 472:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 473:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 474:./FWLIB/src/stm32f10x_fsmc.c ****   */
 475:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 476:./FWLIB/src/stm32f10x_fsmc.c **** {
 922              		.loc 1 476 1 is_stmt 1 view -0
 923              		.cfi_startproc
 924              		@ args = 0, pretend = 0, frame = 0
 925              		@ frame_needed = 0, uses_anonymous_args = 0
 926              		@ link register save eliminated.
 477:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 927              		.loc 1 477 3 view .LVU408
 478:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 928              		.loc 1 478 3 view .LVU409
 479:./FWLIB/src/stm32f10x_fsmc.c ****   
 480:./FWLIB/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 929              		.loc 1 480 3 view .LVU410
 930              		.loc 1 480 6 is_stmt 0 view .LVU411
 931 0000 41B1     		cbz	r1, .L25
 481:./FWLIB/src/stm32f10x_fsmc.c ****   {
 482:./FWLIB/src/stm32f10x_fsmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 483:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 932              		.loc 1 483 5 is_stmt 1 view .LVU412
 933              		.loc 1 483 21 is_stmt 0 view .LVU413
 934 0002 4FF02042 		mov	r2, #-1610612736
ARM GAS  /tmp/ccmXC2Z1.s 			page 27


 935 0006 52F82030 		ldr	r3, [r2, r0, lsl #2]
 936              		.loc 1 483 33 view .LVU414
 937 000a 43F00103 		orr	r3, r3, #1
 938 000e 42F82030 		str	r3, [r2, r0, lsl #2]
 939 0012 7047     		bx	lr
 940              	.L25:
 484:./FWLIB/src/stm32f10x_fsmc.c ****   }
 485:./FWLIB/src/stm32f10x_fsmc.c ****   else
 486:./FWLIB/src/stm32f10x_fsmc.c ****   {
 487:./FWLIB/src/stm32f10x_fsmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 488:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 941              		.loc 1 488 5 is_stmt 1 view .LVU415
 942              		.loc 1 488 21 is_stmt 0 view .LVU416
 943 0014 4FF02042 		mov	r2, #-1610612736
 944 0018 52F82010 		ldr	r1, [r2, r0, lsl #2]
 945              	.LVL18:
 946              		.loc 1 488 33 view .LVU417
 947 001c 024B     		ldr	r3, .L27
 948 001e 0B40     		ands	r3, r3, r1
 949 0020 42F82030 		str	r3, [r2, r0, lsl #2]
 489:./FWLIB/src/stm32f10x_fsmc.c ****   }
 490:./FWLIB/src/stm32f10x_fsmc.c **** }
 950              		.loc 1 490 1 view .LVU418
 951 0024 7047     		bx	lr
 952              	.L28:
 953 0026 00BF     		.align	2
 954              	.L27:
 955 0028 FEFF0F00 		.word	1048574
 956              		.cfi_endproc
 957              	.LFE38:
 959              		.section	.text.FSMC_NANDCmd,"ax",%progbits
 960              		.align	1
 961              		.global	FSMC_NANDCmd
 962              		.syntax unified
 963              		.thumb
 964              		.thumb_func
 966              	FSMC_NANDCmd:
 967              	.LVL19:
 968              	.LFB39:
 491:./FWLIB/src/stm32f10x_fsmc.c **** 
 492:./FWLIB/src/stm32f10x_fsmc.c **** /**
 493:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 494:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 495:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 496:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 497:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 498:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 499:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 500:./FWLIB/src/stm32f10x_fsmc.c ****   */
 501:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 502:./FWLIB/src/stm32f10x_fsmc.c **** {
 969              		.loc 1 502 1 is_stmt 1 view -0
 970              		.cfi_startproc
 971              		@ args = 0, pretend = 0, frame = 0
 972              		@ frame_needed = 0, uses_anonymous_args = 0
 973              		@ link register save eliminated.
 503:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
ARM GAS  /tmp/ccmXC2Z1.s 			page 28


 974              		.loc 1 503 3 view .LVU420
 504:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 975              		.loc 1 504 3 view .LVU421
 505:./FWLIB/src/stm32f10x_fsmc.c ****   
 506:./FWLIB/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 976              		.loc 1 506 3 view .LVU422
 977              		.loc 1 506 6 is_stmt 0 view .LVU423
 978 0000 89B1     		cbz	r1, .L30
 507:./FWLIB/src/stm32f10x_fsmc.c ****   {
 508:./FWLIB/src/stm32f10x_fsmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 509:./FWLIB/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 979              		.loc 1 509 5 is_stmt 1 view .LVU424
 980              		.loc 1 509 7 is_stmt 0 view .LVU425
 981 0002 1028     		cmp	r0, #16
 982 0004 08D0     		beq	.L34
 510:./FWLIB/src/stm32f10x_fsmc.c ****     {
 511:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 512:./FWLIB/src/stm32f10x_fsmc.c ****     }
 513:./FWLIB/src/stm32f10x_fsmc.c ****     else
 514:./FWLIB/src/stm32f10x_fsmc.c ****     {
 515:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 983              		.loc 1 515 7 is_stmt 1 view .LVU426
 984              		.loc 1 515 17 is_stmt 0 view .LVU427
 985 0006 4FF02042 		mov	r2, #-1610612736
 986 000a D2F88030 		ldr	r3, [r2, #128]
 987              		.loc 1 515 24 view .LVU428
 988 000e 43F00403 		orr	r3, r3, #4
 989 0012 C2F88030 		str	r3, [r2, #128]
 990 0016 7047     		bx	lr
 991              	.L34:
 511:./FWLIB/src/stm32f10x_fsmc.c ****     }
 992              		.loc 1 511 7 is_stmt 1 view .LVU429
 511:./FWLIB/src/stm32f10x_fsmc.c ****     }
 993              		.loc 1 511 17 is_stmt 0 view .LVU430
 994 0018 4FF02042 		mov	r2, #-1610612736
 995 001c 136E     		ldr	r3, [r2, #96]
 511:./FWLIB/src/stm32f10x_fsmc.c ****     }
 996              		.loc 1 511 24 view .LVU431
 997 001e 43F00403 		orr	r3, r3, #4
 998 0022 1366     		str	r3, [r2, #96]
 999 0024 7047     		bx	lr
 1000              	.L30:
 516:./FWLIB/src/stm32f10x_fsmc.c ****     }
 517:./FWLIB/src/stm32f10x_fsmc.c ****   }
 518:./FWLIB/src/stm32f10x_fsmc.c ****   else
 519:./FWLIB/src/stm32f10x_fsmc.c ****   {
 520:./FWLIB/src/stm32f10x_fsmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 521:./FWLIB/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1001              		.loc 1 521 5 is_stmt 1 view .LVU432
 1002              		.loc 1 521 7 is_stmt 0 view .LVU433
 1003 0026 1028     		cmp	r0, #16
 1004 0028 08D0     		beq	.L35
 522:./FWLIB/src/stm32f10x_fsmc.c ****     {
 523:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 524:./FWLIB/src/stm32f10x_fsmc.c ****     }
 525:./FWLIB/src/stm32f10x_fsmc.c ****     else
 526:./FWLIB/src/stm32f10x_fsmc.c ****     {
ARM GAS  /tmp/ccmXC2Z1.s 			page 29


 527:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 1005              		.loc 1 527 7 is_stmt 1 view .LVU434
 1006              		.loc 1 527 17 is_stmt 0 view .LVU435
 1007 002a 4FF02042 		mov	r2, #-1610612736
 1008 002e D2F88010 		ldr	r1, [r2, #128]
 1009              	.LVL20:
 1010              		.loc 1 527 24 view .LVU436
 1011 0032 064B     		ldr	r3, .L36
 1012 0034 0B40     		ands	r3, r3, r1
 1013 0036 C2F88030 		str	r3, [r2, #128]
 528:./FWLIB/src/stm32f10x_fsmc.c ****     }
 529:./FWLIB/src/stm32f10x_fsmc.c ****   }
 530:./FWLIB/src/stm32f10x_fsmc.c **** }
 1014              		.loc 1 530 1 view .LVU437
 1015 003a 7047     		bx	lr
 1016              	.LVL21:
 1017              	.L35:
 523:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1018              		.loc 1 523 7 is_stmt 1 view .LVU438
 523:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1019              		.loc 1 523 17 is_stmt 0 view .LVU439
 1020 003c 4FF02042 		mov	r2, #-1610612736
 1021 0040 116E     		ldr	r1, [r2, #96]
 1022              	.LVL22:
 523:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1023              		.loc 1 523 24 view .LVU440
 1024 0042 024B     		ldr	r3, .L36
 1025 0044 0B40     		ands	r3, r3, r1
 1026 0046 1366     		str	r3, [r2, #96]
 1027 0048 7047     		bx	lr
 1028              	.L37:
 1029 004a 00BF     		.align	2
 1030              	.L36:
 1031 004c FBFF0F00 		.word	1048571
 1032              		.cfi_endproc
 1033              	.LFE39:
 1035              		.section	.text.FSMC_PCCARDCmd,"ax",%progbits
 1036              		.align	1
 1037              		.global	FSMC_PCCARDCmd
 1038              		.syntax unified
 1039              		.thumb
 1040              		.thumb_func
 1042              	FSMC_PCCARDCmd:
 1043              	.LVL23:
 1044              	.LFB40:
 531:./FWLIB/src/stm32f10x_fsmc.c **** 
 532:./FWLIB/src/stm32f10x_fsmc.c **** /**
 533:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 534:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 535:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be: ENABLE or DISABLE.
 536:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 537:./FWLIB/src/stm32f10x_fsmc.c ****   */
 538:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_PCCARDCmd(FunctionalState NewState)
 539:./FWLIB/src/stm32f10x_fsmc.c **** {
 1045              		.loc 1 539 1 is_stmt 1 view -0
 1046              		.cfi_startproc
 1047              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccmXC2Z1.s 			page 30


 1048              		@ frame_needed = 0, uses_anonymous_args = 0
 1049              		@ link register save eliminated.
 540:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1050              		.loc 1 540 3 view .LVU442
 541:./FWLIB/src/stm32f10x_fsmc.c ****   
 542:./FWLIB/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1051              		.loc 1 542 3 view .LVU443
 1052              		.loc 1 542 6 is_stmt 0 view .LVU444
 1053 0000 40B1     		cbz	r0, .L39
 543:./FWLIB/src/stm32f10x_fsmc.c ****   {
 544:./FWLIB/src/stm32f10x_fsmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 545:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 1054              		.loc 1 545 5 is_stmt 1 view .LVU445
 1055              		.loc 1 545 15 is_stmt 0 view .LVU446
 1056 0002 4FF02042 		mov	r2, #-1610612736
 1057 0006 D2F8A030 		ldr	r3, [r2, #160]
 1058              		.loc 1 545 22 view .LVU447
 1059 000a 43F00403 		orr	r3, r3, #4
 1060 000e C2F8A030 		str	r3, [r2, #160]
 1061 0012 7047     		bx	lr
 1062              	.L39:
 546:./FWLIB/src/stm32f10x_fsmc.c ****   }
 547:./FWLIB/src/stm32f10x_fsmc.c ****   else
 548:./FWLIB/src/stm32f10x_fsmc.c ****   {
 549:./FWLIB/src/stm32f10x_fsmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 550:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 1063              		.loc 1 550 5 is_stmt 1 view .LVU448
 1064              		.loc 1 550 15 is_stmt 0 view .LVU449
 1065 0014 4FF02042 		mov	r2, #-1610612736
 1066 0018 D2F8A010 		ldr	r1, [r2, #160]
 1067              		.loc 1 550 22 view .LVU450
 1068 001c 024B     		ldr	r3, .L41
 1069 001e 0B40     		ands	r3, r3, r1
 1070 0020 C2F8A030 		str	r3, [r2, #160]
 551:./FWLIB/src/stm32f10x_fsmc.c ****   }
 552:./FWLIB/src/stm32f10x_fsmc.c **** }
 1071              		.loc 1 552 1 view .LVU451
 1072 0024 7047     		bx	lr
 1073              	.L42:
 1074 0026 00BF     		.align	2
 1075              	.L41:
 1076 0028 FBFF0F00 		.word	1048571
 1077              		.cfi_endproc
 1078              	.LFE40:
 1080              		.section	.text.FSMC_NANDECCCmd,"ax",%progbits
 1081              		.align	1
 1082              		.global	FSMC_NANDECCCmd
 1083              		.syntax unified
 1084              		.thumb
 1085              		.thumb_func
 1087              	FSMC_NANDECCCmd:
 1088              	.LVL24:
 1089              	.LFB41:
 553:./FWLIB/src/stm32f10x_fsmc.c **** 
 554:./FWLIB/src/stm32f10x_fsmc.c **** /**
 555:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the FSMC NAND ECC feature.
 556:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
ARM GAS  /tmp/ccmXC2Z1.s 			page 31


 557:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 558:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 559:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 560:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the FSMC NAND ECC feature.  
 561:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be: ENABLE or DISABLE.
 562:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 563:./FWLIB/src/stm32f10x_fsmc.c ****   */
 564:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 565:./FWLIB/src/stm32f10x_fsmc.c **** {
 1090              		.loc 1 565 1 is_stmt 1 view -0
 1091              		.cfi_startproc
 1092              		@ args = 0, pretend = 0, frame = 0
 1093              		@ frame_needed = 0, uses_anonymous_args = 0
 1094              		@ link register save eliminated.
 566:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 1095              		.loc 1 566 3 view .LVU453
 567:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1096              		.loc 1 567 3 view .LVU454
 568:./FWLIB/src/stm32f10x_fsmc.c ****   
 569:./FWLIB/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1097              		.loc 1 569 3 view .LVU455
 1098              		.loc 1 569 6 is_stmt 0 view .LVU456
 1099 0000 89B1     		cbz	r1, .L44
 570:./FWLIB/src/stm32f10x_fsmc.c ****   {
 571:./FWLIB/src/stm32f10x_fsmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 572:./FWLIB/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1100              		.loc 1 572 5 is_stmt 1 view .LVU457
 1101              		.loc 1 572 7 is_stmt 0 view .LVU458
 1102 0002 1028     		cmp	r0, #16
 1103 0004 08D0     		beq	.L48
 573:./FWLIB/src/stm32f10x_fsmc.c ****     {
 574:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 575:./FWLIB/src/stm32f10x_fsmc.c ****     }
 576:./FWLIB/src/stm32f10x_fsmc.c ****     else
 577:./FWLIB/src/stm32f10x_fsmc.c ****     {
 578:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 1104              		.loc 1 578 7 is_stmt 1 view .LVU459
 1105              		.loc 1 578 17 is_stmt 0 view .LVU460
 1106 0006 4FF02042 		mov	r2, #-1610612736
 1107 000a D2F88030 		ldr	r3, [r2, #128]
 1108              		.loc 1 578 24 view .LVU461
 1109 000e 43F04003 		orr	r3, r3, #64
 1110 0012 C2F88030 		str	r3, [r2, #128]
 1111 0016 7047     		bx	lr
 1112              	.L48:
 574:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1113              		.loc 1 574 7 is_stmt 1 view .LVU462
 574:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1114              		.loc 1 574 17 is_stmt 0 view .LVU463
 1115 0018 4FF02042 		mov	r2, #-1610612736
 1116 001c 136E     		ldr	r3, [r2, #96]
 574:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1117              		.loc 1 574 24 view .LVU464
 1118 001e 43F04003 		orr	r3, r3, #64
 1119 0022 1366     		str	r3, [r2, #96]
 1120 0024 7047     		bx	lr
 1121              	.L44:
ARM GAS  /tmp/ccmXC2Z1.s 			page 32


 579:./FWLIB/src/stm32f10x_fsmc.c ****     }
 580:./FWLIB/src/stm32f10x_fsmc.c ****   }
 581:./FWLIB/src/stm32f10x_fsmc.c ****   else
 582:./FWLIB/src/stm32f10x_fsmc.c ****   {
 583:./FWLIB/src/stm32f10x_fsmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 584:./FWLIB/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1122              		.loc 1 584 5 is_stmt 1 view .LVU465
 1123              		.loc 1 584 7 is_stmt 0 view .LVU466
 1124 0026 1028     		cmp	r0, #16
 1125 0028 08D0     		beq	.L49
 585:./FWLIB/src/stm32f10x_fsmc.c ****     {
 586:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 587:./FWLIB/src/stm32f10x_fsmc.c ****     }
 588:./FWLIB/src/stm32f10x_fsmc.c ****     else
 589:./FWLIB/src/stm32f10x_fsmc.c ****     {
 590:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 1126              		.loc 1 590 7 is_stmt 1 view .LVU467
 1127              		.loc 1 590 17 is_stmt 0 view .LVU468
 1128 002a 4FF02042 		mov	r2, #-1610612736
 1129 002e D2F88010 		ldr	r1, [r2, #128]
 1130              	.LVL25:
 1131              		.loc 1 590 24 view .LVU469
 1132 0032 064B     		ldr	r3, .L50
 1133 0034 0B40     		ands	r3, r3, r1
 1134 0036 C2F88030 		str	r3, [r2, #128]
 591:./FWLIB/src/stm32f10x_fsmc.c ****     }
 592:./FWLIB/src/stm32f10x_fsmc.c ****   }
 593:./FWLIB/src/stm32f10x_fsmc.c **** }
 1135              		.loc 1 593 1 view .LVU470
 1136 003a 7047     		bx	lr
 1137              	.LVL26:
 1138              	.L49:
 586:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1139              		.loc 1 586 7 is_stmt 1 view .LVU471
 586:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1140              		.loc 1 586 17 is_stmt 0 view .LVU472
 1141 003c 4FF02042 		mov	r2, #-1610612736
 1142 0040 116E     		ldr	r1, [r2, #96]
 1143              	.LVL27:
 586:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1144              		.loc 1 586 24 view .LVU473
 1145 0042 024B     		ldr	r3, .L50
 1146 0044 0B40     		ands	r3, r3, r1
 1147 0046 1366     		str	r3, [r2, #96]
 1148 0048 7047     		bx	lr
 1149              	.L51:
 1150 004a 00BF     		.align	2
 1151              	.L50:
 1152 004c BFFF0F00 		.word	1048511
 1153              		.cfi_endproc
 1154              	.LFE41:
 1156              		.section	.text.FSMC_GetECC,"ax",%progbits
 1157              		.align	1
 1158              		.global	FSMC_GetECC
 1159              		.syntax unified
 1160              		.thumb
 1161              		.thumb_func
ARM GAS  /tmp/ccmXC2Z1.s 			page 33


 1163              	FSMC_GetECC:
 1164              	.LVL28:
 1165              	.LFB42:
 594:./FWLIB/src/stm32f10x_fsmc.c **** 
 595:./FWLIB/src/stm32f10x_fsmc.c **** /**
 596:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Returns the error correction code register value.
 597:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 598:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 599:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 600:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 601:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval The Error Correction Code (ECC) value.
 602:./FWLIB/src/stm32f10x_fsmc.c ****   */
 603:./FWLIB/src/stm32f10x_fsmc.c **** uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
 604:./FWLIB/src/stm32f10x_fsmc.c **** {
 1166              		.loc 1 604 1 is_stmt 1 view -0
 1167              		.cfi_startproc
 1168              		@ args = 0, pretend = 0, frame = 0
 1169              		@ frame_needed = 0, uses_anonymous_args = 0
 1170              		@ link register save eliminated.
 605:./FWLIB/src/stm32f10x_fsmc.c ****   uint32_t eccval = 0x00000000;
 1171              		.loc 1 605 3 view .LVU475
 606:./FWLIB/src/stm32f10x_fsmc.c ****   
 607:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1172              		.loc 1 607 3 view .LVU476
 1173              		.loc 1 607 5 is_stmt 0 view .LVU477
 1174 0000 1028     		cmp	r0, #16
 1175 0002 04D0     		beq	.L55
 608:./FWLIB/src/stm32f10x_fsmc.c ****   {
 609:./FWLIB/src/stm32f10x_fsmc.c ****     /* Get the ECCR2 register value */
 610:./FWLIB/src/stm32f10x_fsmc.c ****     eccval = FSMC_Bank2->ECCR2;
 611:./FWLIB/src/stm32f10x_fsmc.c ****   }
 612:./FWLIB/src/stm32f10x_fsmc.c ****   else
 613:./FWLIB/src/stm32f10x_fsmc.c ****   {
 614:./FWLIB/src/stm32f10x_fsmc.c ****     /* Get the ECCR3 register value */
 615:./FWLIB/src/stm32f10x_fsmc.c ****     eccval = FSMC_Bank3->ECCR3;
 1176              		.loc 1 615 5 is_stmt 1 view .LVU478
 1177              		.loc 1 615 12 is_stmt 0 view .LVU479
 1178 0004 4FF02043 		mov	r3, #-1610612736
 1179 0008 D3F89400 		ldr	r0, [r3, #148]
 1180              	.LVL29:
 616:./FWLIB/src/stm32f10x_fsmc.c ****   }
 617:./FWLIB/src/stm32f10x_fsmc.c ****   /* Return the error correction code value */
 618:./FWLIB/src/stm32f10x_fsmc.c ****   return(eccval);
 1181              		.loc 1 618 3 is_stmt 1 view .LVU480
 619:./FWLIB/src/stm32f10x_fsmc.c **** }
 1182              		.loc 1 619 1 is_stmt 0 view .LVU481
 1183 000c 7047     		bx	lr
 1184              	.LVL30:
 1185              	.L55:
 610:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1186              		.loc 1 610 5 is_stmt 1 view .LVU482
 610:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1187              		.loc 1 610 12 is_stmt 0 view .LVU483
 1188 000e 4FF02043 		mov	r3, #-1610612736
 1189 0012 586F     		ldr	r0, [r3, #116]
 1190              	.LVL31:
 610:./FWLIB/src/stm32f10x_fsmc.c ****   }
ARM GAS  /tmp/ccmXC2Z1.s 			page 34


 1191              		.loc 1 610 12 view .LVU484
 1192 0014 7047     		bx	lr
 1193              		.cfi_endproc
 1194              	.LFE42:
 1196              		.section	.text.FSMC_ITConfig,"ax",%progbits
 1197              		.align	1
 1198              		.global	FSMC_ITConfig
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1203              	FSMC_ITConfig:
 1204              	.LVL32:
 1205              	.LFB43:
 620:./FWLIB/src/stm32f10x_fsmc.c **** 
 621:./FWLIB/src/stm32f10x_fsmc.c **** /**
 622:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the specified FSMC interrupts.
 623:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 624:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 625:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 626:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 627:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 628:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.
 629:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be any combination of the following values:
 630:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 631:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_Level: Level edge detection interrupt.
 632:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 633:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the specified FSMC interrupts.
 634:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be: ENABLE or DISABLE.
 635:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 636:./FWLIB/src/stm32f10x_fsmc.c ****   */
 637:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
 638:./FWLIB/src/stm32f10x_fsmc.c **** {
 1206              		.loc 1 638 1 is_stmt 1 view -0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 0
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210              		@ link register save eliminated.
 639:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 1211              		.loc 1 639 3 view .LVU486
 640:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));	
 1212              		.loc 1 640 3 view .LVU487
 641:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1213              		.loc 1 641 3 view .LVU488
 642:./FWLIB/src/stm32f10x_fsmc.c ****   
 643:./FWLIB/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1214              		.loc 1 643 3 view .LVU489
 1215              		.loc 1 643 6 is_stmt 0 view .LVU490
 1216 0000 D2B1     		cbz	r2, .L57
 644:./FWLIB/src/stm32f10x_fsmc.c ****   {
 645:./FWLIB/src/stm32f10x_fsmc.c ****     /* Enable the selected FSMC_Bank2 interrupts */
 646:./FWLIB/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1217              		.loc 1 646 5 is_stmt 1 view .LVU491
 1218              		.loc 1 646 7 is_stmt 0 view .LVU492
 1219 0002 1028     		cmp	r0, #16
 1220 0004 0AD0     		beq	.L63
 647:./FWLIB/src/stm32f10x_fsmc.c ****     {
 648:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank2->SR2 |= FSMC_IT;
ARM GAS  /tmp/ccmXC2Z1.s 			page 35


 649:./FWLIB/src/stm32f10x_fsmc.c ****     }
 650:./FWLIB/src/stm32f10x_fsmc.c ****     /* Enable the selected FSMC_Bank3 interrupts */
 651:./FWLIB/src/stm32f10x_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1221              		.loc 1 651 10 is_stmt 1 view .LVU493
 1222              		.loc 1 651 13 is_stmt 0 view .LVU494
 1223 0006 B0F5807F 		cmp	r0, #256
 1224 000a 0DD0     		beq	.L64
 652:./FWLIB/src/stm32f10x_fsmc.c ****     {
 653:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank3->SR3 |= FSMC_IT;
 654:./FWLIB/src/stm32f10x_fsmc.c ****     }
 655:./FWLIB/src/stm32f10x_fsmc.c ****     /* Enable the selected FSMC_Bank4 interrupts */
 656:./FWLIB/src/stm32f10x_fsmc.c ****     else
 657:./FWLIB/src/stm32f10x_fsmc.c ****     {
 658:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank4->SR4 |= FSMC_IT;    
 1225              		.loc 1 658 7 is_stmt 1 view .LVU495
 1226              		.loc 1 658 17 is_stmt 0 view .LVU496
 1227 000c 4FF02042 		mov	r2, #-1610612736
 1228              	.LVL33:
 1229              		.loc 1 658 17 view .LVU497
 1230 0010 D2F8A430 		ldr	r3, [r2, #164]
 1231              		.loc 1 658 23 view .LVU498
 1232 0014 0B43     		orrs	r3, r3, r1
 1233 0016 C2F8A430 		str	r3, [r2, #164]
 1234 001a 7047     		bx	lr
 1235              	.LVL34:
 1236              	.L63:
 648:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1237              		.loc 1 648 7 is_stmt 1 view .LVU499
 648:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1238              		.loc 1 648 17 is_stmt 0 view .LVU500
 1239 001c 4FF02042 		mov	r2, #-1610612736
 1240              	.LVL35:
 648:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1241              		.loc 1 648 17 view .LVU501
 1242 0020 536E     		ldr	r3, [r2, #100]
 648:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1243              		.loc 1 648 23 view .LVU502
 1244 0022 0B43     		orrs	r3, r3, r1
 1245 0024 5366     		str	r3, [r2, #100]
 1246 0026 7047     		bx	lr
 1247              	.LVL36:
 1248              	.L64:
 653:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1249              		.loc 1 653 7 is_stmt 1 view .LVU503
 653:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1250              		.loc 1 653 17 is_stmt 0 view .LVU504
 1251 0028 4FF02042 		mov	r2, #-1610612736
 1252              	.LVL37:
 653:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1253              		.loc 1 653 17 view .LVU505
 1254 002c D2F88430 		ldr	r3, [r2, #132]
 653:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1255              		.loc 1 653 23 view .LVU506
 1256 0030 0B43     		orrs	r3, r3, r1
 1257 0032 C2F88430 		str	r3, [r2, #132]
 1258 0036 7047     		bx	lr
 1259              	.LVL38:
ARM GAS  /tmp/ccmXC2Z1.s 			page 36


 1260              	.L57:
 659:./FWLIB/src/stm32f10x_fsmc.c ****     }
 660:./FWLIB/src/stm32f10x_fsmc.c ****   }
 661:./FWLIB/src/stm32f10x_fsmc.c ****   else
 662:./FWLIB/src/stm32f10x_fsmc.c ****   {
 663:./FWLIB/src/stm32f10x_fsmc.c ****     /* Disable the selected FSMC_Bank2 interrupts */
 664:./FWLIB/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1261              		.loc 1 664 5 is_stmt 1 view .LVU507
 1262              		.loc 1 664 7 is_stmt 0 view .LVU508
 1263 0038 1028     		cmp	r0, #16
 1264 003a 0BD0     		beq	.L65
 665:./FWLIB/src/stm32f10x_fsmc.c ****     {
 666:./FWLIB/src/stm32f10x_fsmc.c ****       
 667:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 668:./FWLIB/src/stm32f10x_fsmc.c ****     }
 669:./FWLIB/src/stm32f10x_fsmc.c ****     /* Disable the selected FSMC_Bank3 interrupts */
 670:./FWLIB/src/stm32f10x_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1265              		.loc 1 670 10 is_stmt 1 view .LVU509
 1266              		.loc 1 670 13 is_stmt 0 view .LVU510
 1267 003c B0F5807F 		cmp	r0, #256
 1268 0040 0FD0     		beq	.L66
 671:./FWLIB/src/stm32f10x_fsmc.c ****     {
 672:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 673:./FWLIB/src/stm32f10x_fsmc.c ****     }
 674:./FWLIB/src/stm32f10x_fsmc.c ****     /* Disable the selected FSMC_Bank4 interrupts */
 675:./FWLIB/src/stm32f10x_fsmc.c ****     else
 676:./FWLIB/src/stm32f10x_fsmc.c ****     {
 677:./FWLIB/src/stm32f10x_fsmc.c ****       FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 1269              		.loc 1 677 7 is_stmt 1 view .LVU511
 1270              		.loc 1 677 17 is_stmt 0 view .LVU512
 1271 0042 4FF02042 		mov	r2, #-1610612736
 1272              	.LVL39:
 1273              		.loc 1 677 17 view .LVU513
 1274 0046 D2F8A430 		ldr	r3, [r2, #164]
 1275              		.loc 1 677 23 view .LVU514
 1276 004a 23EA0103 		bic	r3, r3, r1
 1277 004e C2F8A430 		str	r3, [r2, #164]
 678:./FWLIB/src/stm32f10x_fsmc.c ****     }
 679:./FWLIB/src/stm32f10x_fsmc.c ****   }
 680:./FWLIB/src/stm32f10x_fsmc.c **** }
 1278              		.loc 1 680 1 view .LVU515
 1279 0052 7047     		bx	lr
 1280              	.LVL40:
 1281              	.L65:
 667:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1282              		.loc 1 667 7 is_stmt 1 view .LVU516
 667:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1283              		.loc 1 667 17 is_stmt 0 view .LVU517
 1284 0054 4FF02042 		mov	r2, #-1610612736
 1285              	.LVL41:
 667:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1286              		.loc 1 667 17 view .LVU518
 1287 0058 536E     		ldr	r3, [r2, #100]
 667:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1288              		.loc 1 667 23 view .LVU519
 1289 005a 23EA0103 		bic	r3, r3, r1
 1290 005e 5366     		str	r3, [r2, #100]
ARM GAS  /tmp/ccmXC2Z1.s 			page 37


 1291 0060 7047     		bx	lr
 1292              	.LVL42:
 1293              	.L66:
 672:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1294              		.loc 1 672 7 is_stmt 1 view .LVU520
 672:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1295              		.loc 1 672 17 is_stmt 0 view .LVU521
 1296 0062 4FF02042 		mov	r2, #-1610612736
 1297              	.LVL43:
 672:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1298              		.loc 1 672 17 view .LVU522
 1299 0066 D2F88430 		ldr	r3, [r2, #132]
 672:./FWLIB/src/stm32f10x_fsmc.c ****     }
 1300              		.loc 1 672 23 view .LVU523
 1301 006a 23EA0103 		bic	r3, r3, r1
 1302 006e C2F88430 		str	r3, [r2, #132]
 1303 0072 7047     		bx	lr
 1304              		.cfi_endproc
 1305              	.LFE43:
 1307              		.section	.text.FSMC_GetFlagStatus,"ax",%progbits
 1308              		.align	1
 1309              		.global	FSMC_GetFlagStatus
 1310              		.syntax unified
 1311              		.thumb
 1312              		.thumb_func
 1314              	FSMC_GetFlagStatus:
 1315              	.LVL44:
 1316              	.LFB44:
 681:./FWLIB/src/stm32f10x_fsmc.c **** 
 682:./FWLIB/src/stm32f10x_fsmc.c **** /**
 683:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Checks whether the specified FSMC flag is set or not.
 684:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 685:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 686:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 687:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 688:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 689:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to check.
 690:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 691:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_RisingEdge: Rising egde detection Flag.
 692:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_Level: Level detection Flag.
 693:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
 694:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
 695:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval The new state of FSMC_FLAG (SET or RESET).
 696:./FWLIB/src/stm32f10x_fsmc.c ****   */
 697:./FWLIB/src/stm32f10x_fsmc.c **** FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 698:./FWLIB/src/stm32f10x_fsmc.c **** {
 1317              		.loc 1 698 1 is_stmt 1 view -0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 699:./FWLIB/src/stm32f10x_fsmc.c ****   FlagStatus bitstatus = RESET;
 1322              		.loc 1 699 3 view .LVU525
 700:./FWLIB/src/stm32f10x_fsmc.c ****   uint32_t tmpsr = 0x00000000;
 1323              		.loc 1 700 3 view .LVU526
 701:./FWLIB/src/stm32f10x_fsmc.c ****   
 702:./FWLIB/src/stm32f10x_fsmc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccmXC2Z1.s 			page 38


 703:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 1324              		.loc 1 703 3 view .LVU527
 704:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
 1325              		.loc 1 704 3 view .LVU528
 705:./FWLIB/src/stm32f10x_fsmc.c ****   
 706:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1326              		.loc 1 706 3 view .LVU529
 1327              		.loc 1 706 5 is_stmt 0 view .LVU530
 1328 0000 1028     		cmp	r0, #16
 1329 0002 0AD0     		beq	.L73
 707:./FWLIB/src/stm32f10x_fsmc.c ****   {
 708:./FWLIB/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 709:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 710:./FWLIB/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1330              		.loc 1 710 8 is_stmt 1 view .LVU531
 1331              		.loc 1 710 10 is_stmt 0 view .LVU532
 1332 0004 B0F5807F 		cmp	r0, #256
 1333 0008 0BD0     		beq	.L74
 711:./FWLIB/src/stm32f10x_fsmc.c ****   {
 712:./FWLIB/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 713:./FWLIB/src/stm32f10x_fsmc.c ****   }
 714:./FWLIB/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 715:./FWLIB/src/stm32f10x_fsmc.c ****   else
 716:./FWLIB/src/stm32f10x_fsmc.c ****   {
 717:./FWLIB/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1334              		.loc 1 717 5 is_stmt 1 view .LVU533
 1335              		.loc 1 717 11 is_stmt 0 view .LVU534
 1336 000a 4FF02043 		mov	r3, #-1610612736
 1337 000e D3F8A430 		ldr	r3, [r3, #164]
 1338              	.LVL45:
 1339              	.L69:
 718:./FWLIB/src/stm32f10x_fsmc.c ****   } 
 719:./FWLIB/src/stm32f10x_fsmc.c ****   
 720:./FWLIB/src/stm32f10x_fsmc.c ****   /* Get the flag status */
 721:./FWLIB/src/stm32f10x_fsmc.c ****   if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 1340              		.loc 1 721 3 is_stmt 1 view .LVU535
 1341              		.loc 1 721 6 is_stmt 0 view .LVU536
 1342 0012 0B42     		tst	r3, r1
 1343 0014 0AD0     		beq	.L72
 722:./FWLIB/src/stm32f10x_fsmc.c ****   {
 723:./FWLIB/src/stm32f10x_fsmc.c ****     bitstatus = SET;
 1344              		.loc 1 723 15 view .LVU537
 1345 0016 0120     		movs	r0, #1
 1346              	.LVL46:
 1347              		.loc 1 723 15 view .LVU538
 1348 0018 7047     		bx	lr
 1349              	.LVL47:
 1350              	.L73:
 708:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1351              		.loc 1 708 5 is_stmt 1 view .LVU539
 708:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1352              		.loc 1 708 11 is_stmt 0 view .LVU540
 1353 001a 4FF02043 		mov	r3, #-1610612736
 1354 001e 5B6E     		ldr	r3, [r3, #100]
 1355              	.LVL48:
 708:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1356              		.loc 1 708 11 view .LVU541
ARM GAS  /tmp/ccmXC2Z1.s 			page 39


 1357 0020 F7E7     		b	.L69
 1358              	.LVL49:
 1359              	.L74:
 712:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1360              		.loc 1 712 5 is_stmt 1 view .LVU542
 712:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1361              		.loc 1 712 11 is_stmt 0 view .LVU543
 1362 0022 4FF02043 		mov	r3, #-1610612736
 1363 0026 D3F88430 		ldr	r3, [r3, #132]
 1364              	.LVL50:
 712:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1365              		.loc 1 712 11 view .LVU544
 1366 002a F2E7     		b	.L69
 1367              	.L72:
 724:./FWLIB/src/stm32f10x_fsmc.c ****   }
 725:./FWLIB/src/stm32f10x_fsmc.c ****   else
 726:./FWLIB/src/stm32f10x_fsmc.c ****   {
 727:./FWLIB/src/stm32f10x_fsmc.c ****     bitstatus = RESET;
 1368              		.loc 1 727 15 view .LVU545
 1369 002c 0020     		movs	r0, #0
 1370              	.LVL51:
 728:./FWLIB/src/stm32f10x_fsmc.c ****   }
 729:./FWLIB/src/stm32f10x_fsmc.c ****   /* Return the flag status */
 730:./FWLIB/src/stm32f10x_fsmc.c ****   return bitstatus;
 1371              		.loc 1 730 3 is_stmt 1 view .LVU546
 731:./FWLIB/src/stm32f10x_fsmc.c **** }
 1372              		.loc 1 731 1 is_stmt 0 view .LVU547
 1373 002e 7047     		bx	lr
 1374              		.cfi_endproc
 1375              	.LFE44:
 1377              		.section	.text.FSMC_ClearFlag,"ax",%progbits
 1378              		.align	1
 1379              		.global	FSMC_ClearFlag
 1380              		.syntax unified
 1381              		.thumb
 1382              		.thumb_func
 1384              	FSMC_ClearFlag:
 1385              	.LVL52:
 1386              	.LFB45:
 732:./FWLIB/src/stm32f10x_fsmc.c **** 
 733:./FWLIB/src/stm32f10x_fsmc.c **** /**
 734:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Clears the FSMC's pending flags.
 735:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 736:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 737:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 738:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 739:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 740:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to clear.
 741:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be any combination of the following values:
 742:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_RisingEdge: Rising egde detection Flag.
 743:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_Level: Level detection Flag.
 744:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
 745:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 746:./FWLIB/src/stm32f10x_fsmc.c ****   */
 747:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 748:./FWLIB/src/stm32f10x_fsmc.c **** {
 1387              		.loc 1 748 1 is_stmt 1 view -0
ARM GAS  /tmp/ccmXC2Z1.s 			page 40


 1388              		.cfi_startproc
 1389              		@ args = 0, pretend = 0, frame = 0
 1390              		@ frame_needed = 0, uses_anonymous_args = 0
 1391              		@ link register save eliminated.
 749:./FWLIB/src/stm32f10x_fsmc.c ****  /* Check the parameters */
 750:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 1392              		.loc 1 750 3 view .LVU549
 751:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
 1393              		.loc 1 751 3 view .LVU550
 752:./FWLIB/src/stm32f10x_fsmc.c ****     
 753:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1394              		.loc 1 753 3 view .LVU551
 1395              		.loc 1 753 5 is_stmt 0 view .LVU552
 1396 0000 1028     		cmp	r0, #16
 1397 0002 0BD0     		beq	.L79
 754:./FWLIB/src/stm32f10x_fsmc.c ****   {
 755:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 756:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 757:./FWLIB/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1398              		.loc 1 757 8 is_stmt 1 view .LVU553
 1399              		.loc 1 757 10 is_stmt 0 view .LVU554
 1400 0004 B0F5807F 		cmp	r0, #256
 1401 0008 0FD0     		beq	.L80
 758:./FWLIB/src/stm32f10x_fsmc.c ****   {
 759:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 760:./FWLIB/src/stm32f10x_fsmc.c ****   }
 761:./FWLIB/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 762:./FWLIB/src/stm32f10x_fsmc.c ****   else
 763:./FWLIB/src/stm32f10x_fsmc.c ****   {
 764:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 1402              		.loc 1 764 5 is_stmt 1 view .LVU555
 1403              		.loc 1 764 15 is_stmt 0 view .LVU556
 1404 000a 4FF02042 		mov	r2, #-1610612736
 1405 000e D2F8A430 		ldr	r3, [r2, #164]
 1406              		.loc 1 764 21 view .LVU557
 1407 0012 23EA0103 		bic	r3, r3, r1
 1408 0016 C2F8A430 		str	r3, [r2, #164]
 765:./FWLIB/src/stm32f10x_fsmc.c ****   }
 766:./FWLIB/src/stm32f10x_fsmc.c **** }
 1409              		.loc 1 766 1 view .LVU558
 1410 001a 7047     		bx	lr
 1411              	.L79:
 755:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1412              		.loc 1 755 5 is_stmt 1 view .LVU559
 755:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1413              		.loc 1 755 15 is_stmt 0 view .LVU560
 1414 001c 4FF02042 		mov	r2, #-1610612736
 1415 0020 536E     		ldr	r3, [r2, #100]
 755:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1416              		.loc 1 755 21 view .LVU561
 1417 0022 23EA0103 		bic	r3, r3, r1
 1418 0026 5366     		str	r3, [r2, #100]
 1419 0028 7047     		bx	lr
 1420              	.L80:
 759:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1421              		.loc 1 759 5 is_stmt 1 view .LVU562
 759:./FWLIB/src/stm32f10x_fsmc.c ****   }
ARM GAS  /tmp/ccmXC2Z1.s 			page 41


 1422              		.loc 1 759 15 is_stmt 0 view .LVU563
 1423 002a 4FF02042 		mov	r2, #-1610612736
 1424 002e D2F88430 		ldr	r3, [r2, #132]
 759:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1425              		.loc 1 759 21 view .LVU564
 1426 0032 23EA0103 		bic	r3, r3, r1
 1427 0036 C2F88430 		str	r3, [r2, #132]
 1428 003a 7047     		bx	lr
 1429              		.cfi_endproc
 1430              	.LFE45:
 1432              		.section	.text.FSMC_GetITStatus,"ax",%progbits
 1433              		.align	1
 1434              		.global	FSMC_GetITStatus
 1435              		.syntax unified
 1436              		.thumb
 1437              		.thumb_func
 1439              	FSMC_GetITStatus:
 1440              	.LVL53:
 1441              	.LFB46:
 767:./FWLIB/src/stm32f10x_fsmc.c **** 
 768:./FWLIB/src/stm32f10x_fsmc.c **** /**
 769:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Checks whether the specified FSMC interrupt has occurred or not.
 770:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 771:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 772:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 773:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 774:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 775:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt source to check.
 776:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 777:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 778:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_Level: Level edge detection interrupt.
 779:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
 780:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval The new state of FSMC_IT (SET or RESET).
 781:./FWLIB/src/stm32f10x_fsmc.c ****   */
 782:./FWLIB/src/stm32f10x_fsmc.c **** ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 783:./FWLIB/src/stm32f10x_fsmc.c **** {
 1442              		.loc 1 783 1 is_stmt 1 view -0
 1443              		.cfi_startproc
 1444              		@ args = 0, pretend = 0, frame = 0
 1445              		@ frame_needed = 0, uses_anonymous_args = 0
 1446              		@ link register save eliminated.
 784:./FWLIB/src/stm32f10x_fsmc.c ****   ITStatus bitstatus = RESET;
 1447              		.loc 1 784 3 view .LVU566
 785:./FWLIB/src/stm32f10x_fsmc.c ****   uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 1448              		.loc 1 785 3 view .LVU567
 786:./FWLIB/src/stm32f10x_fsmc.c ****   
 787:./FWLIB/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 788:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 1449              		.loc 1 788 3 view .LVU568
 789:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GET_IT(FSMC_IT));
 1450              		.loc 1 789 3 view .LVU569
 790:./FWLIB/src/stm32f10x_fsmc.c ****   
 791:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1451              		.loc 1 791 3 view .LVU570
 1452              		.loc 1 791 5 is_stmt 0 view .LVU571
 1453 0000 1028     		cmp	r0, #16
 1454 0002 0DD0     		beq	.L88
ARM GAS  /tmp/ccmXC2Z1.s 			page 42


 792:./FWLIB/src/stm32f10x_fsmc.c ****   {
 793:./FWLIB/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 794:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 795:./FWLIB/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1455              		.loc 1 795 8 is_stmt 1 view .LVU572
 1456              		.loc 1 795 10 is_stmt 0 view .LVU573
 1457 0004 B0F5807F 		cmp	r0, #256
 1458 0008 0ED0     		beq	.L89
 796:./FWLIB/src/stm32f10x_fsmc.c ****   {
 797:./FWLIB/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 798:./FWLIB/src/stm32f10x_fsmc.c ****   }
 799:./FWLIB/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 800:./FWLIB/src/stm32f10x_fsmc.c ****   else
 801:./FWLIB/src/stm32f10x_fsmc.c ****   {
 802:./FWLIB/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1459              		.loc 1 802 5 is_stmt 1 view .LVU574
 1460              		.loc 1 802 11 is_stmt 0 view .LVU575
 1461 000a 4FF02043 		mov	r3, #-1610612736
 1462 000e D3F8A430 		ldr	r3, [r3, #164]
 1463              	.LVL54:
 1464              	.L83:
 803:./FWLIB/src/stm32f10x_fsmc.c ****   } 
 804:./FWLIB/src/stm32f10x_fsmc.c ****   
 805:./FWLIB/src/stm32f10x_fsmc.c ****   itstatus = tmpsr & FSMC_IT;
 1465              		.loc 1 805 3 is_stmt 1 view .LVU576
 806:./FWLIB/src/stm32f10x_fsmc.c ****   
 807:./FWLIB/src/stm32f10x_fsmc.c ****   itenable = tmpsr & (FSMC_IT >> 3);
 1466              		.loc 1 807 3 view .LVU577
 1467              		.loc 1 807 12 is_stmt 0 view .LVU578
 1468 0012 03EAD102 		and	r2, r3, r1, lsr #3
 1469              	.LVL55:
 808:./FWLIB/src/stm32f10x_fsmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 1470              		.loc 1 808 3 is_stmt 1 view .LVU579
 1471              		.loc 1 808 6 is_stmt 0 view .LVU580
 1472 0016 0B42     		tst	r3, r1
 1473 0018 0BD0     		beq	.L86
 1474              		.loc 1 808 38 discriminator 1 view .LVU581
 1475 001a 62B9     		cbnz	r2, .L87
 809:./FWLIB/src/stm32f10x_fsmc.c ****   {
 810:./FWLIB/src/stm32f10x_fsmc.c ****     bitstatus = SET;
 811:./FWLIB/src/stm32f10x_fsmc.c ****   }
 812:./FWLIB/src/stm32f10x_fsmc.c ****   else
 813:./FWLIB/src/stm32f10x_fsmc.c ****   {
 814:./FWLIB/src/stm32f10x_fsmc.c ****     bitstatus = RESET;
 1476              		.loc 1 814 15 view .LVU582
 1477 001c 0020     		movs	r0, #0
 1478              	.LVL56:
 1479              		.loc 1 814 15 view .LVU583
 1480 001e 7047     		bx	lr
 1481              	.LVL57:
 1482              	.L88:
 793:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1483              		.loc 1 793 5 is_stmt 1 view .LVU584
 793:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1484              		.loc 1 793 11 is_stmt 0 view .LVU585
 1485 0020 4FF02043 		mov	r3, #-1610612736
 1486 0024 5B6E     		ldr	r3, [r3, #100]
ARM GAS  /tmp/ccmXC2Z1.s 			page 43


 1487              	.LVL58:
 793:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1488              		.loc 1 793 11 view .LVU586
 1489 0026 F4E7     		b	.L83
 1490              	.LVL59:
 1491              	.L89:
 797:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1492              		.loc 1 797 5 is_stmt 1 view .LVU587
 797:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1493              		.loc 1 797 11 is_stmt 0 view .LVU588
 1494 0028 4FF02043 		mov	r3, #-1610612736
 1495 002c D3F88430 		ldr	r3, [r3, #132]
 1496              	.LVL60:
 797:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1497              		.loc 1 797 11 view .LVU589
 1498 0030 EFE7     		b	.L83
 1499              	.LVL61:
 1500              	.L86:
 1501              		.loc 1 814 15 view .LVU590
 1502 0032 0020     		movs	r0, #0
 1503              	.LVL62:
 1504              		.loc 1 814 15 view .LVU591
 1505 0034 7047     		bx	lr
 1506              	.LVL63:
 1507              	.L87:
 810:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1508              		.loc 1 810 15 view .LVU592
 1509 0036 0120     		movs	r0, #1
 1510              	.LVL64:
 815:./FWLIB/src/stm32f10x_fsmc.c ****   }
 816:./FWLIB/src/stm32f10x_fsmc.c ****   return bitstatus; 
 1511              		.loc 1 816 3 is_stmt 1 view .LVU593
 817:./FWLIB/src/stm32f10x_fsmc.c **** }
 1512              		.loc 1 817 1 is_stmt 0 view .LVU594
 1513 0038 7047     		bx	lr
 1514              		.cfi_endproc
 1515              	.LFE46:
 1517              		.section	.text.FSMC_ClearITPendingBit,"ax",%progbits
 1518              		.align	1
 1519              		.global	FSMC_ClearITPendingBit
 1520              		.syntax unified
 1521              		.thumb
 1522              		.thumb_func
 1524              	FSMC_ClearITPendingBit:
 1525              	.LVL65:
 1526              	.LFB47:
 818:./FWLIB/src/stm32f10x_fsmc.c **** 
 819:./FWLIB/src/stm32f10x_fsmc.c **** /**
 820:./FWLIB/src/stm32f10x_fsmc.c ****   * @brief  Clears the FSMC's interrupt pending bits.
 821:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 822:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 823:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 824:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 825:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 826:./FWLIB/src/stm32f10x_fsmc.c ****   * @param  FSMC_IT: specifies the interrupt pending bit to clear.
 827:./FWLIB/src/stm32f10x_fsmc.c ****   *   This parameter can be any combination of the following values:
 828:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
ARM GAS  /tmp/ccmXC2Z1.s 			page 44


 829:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_Level: Level edge detection interrupt.
 830:./FWLIB/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 831:./FWLIB/src/stm32f10x_fsmc.c ****   * @retval None
 832:./FWLIB/src/stm32f10x_fsmc.c ****   */
 833:./FWLIB/src/stm32f10x_fsmc.c **** void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 834:./FWLIB/src/stm32f10x_fsmc.c **** {
 1527              		.loc 1 834 1 is_stmt 1 view -0
 1528              		.cfi_startproc
 1529              		@ args = 0, pretend = 0, frame = 0
 1530              		@ frame_needed = 0, uses_anonymous_args = 0
 1531              		@ link register save eliminated.
 835:./FWLIB/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 836:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 1532              		.loc 1 836 3 view .LVU596
 837:./FWLIB/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));
 1533              		.loc 1 837 3 view .LVU597
 838:./FWLIB/src/stm32f10x_fsmc.c ****     
 839:./FWLIB/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1534              		.loc 1 839 3 view .LVU598
 1535              		.loc 1 839 5 is_stmt 0 view .LVU599
 1536 0000 1028     		cmp	r0, #16
 1537 0002 0BD0     		beq	.L94
 840:./FWLIB/src/stm32f10x_fsmc.c ****   {
 841:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 842:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 843:./FWLIB/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1538              		.loc 1 843 8 is_stmt 1 view .LVU600
 1539              		.loc 1 843 10 is_stmt 0 view .LVU601
 1540 0004 B0F5807F 		cmp	r0, #256
 1541 0008 0FD0     		beq	.L95
 844:./FWLIB/src/stm32f10x_fsmc.c ****   {
 845:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 846:./FWLIB/src/stm32f10x_fsmc.c ****   }
 847:./FWLIB/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 848:./FWLIB/src/stm32f10x_fsmc.c ****   else
 849:./FWLIB/src/stm32f10x_fsmc.c ****   {
 850:./FWLIB/src/stm32f10x_fsmc.c ****     FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 1542              		.loc 1 850 5 is_stmt 1 view .LVU602
 1543              		.loc 1 850 15 is_stmt 0 view .LVU603
 1544 000a 4FF02042 		mov	r2, #-1610612736
 1545 000e D2F8A430 		ldr	r3, [r2, #164]
 1546              		.loc 1 850 21 view .LVU604
 1547 0012 23EAD103 		bic	r3, r3, r1, lsr #3
 1548 0016 C2F8A430 		str	r3, [r2, #164]
 851:./FWLIB/src/stm32f10x_fsmc.c ****   }
 852:./FWLIB/src/stm32f10x_fsmc.c **** }
 1549              		.loc 1 852 1 view .LVU605
 1550 001a 7047     		bx	lr
 1551              	.L94:
 841:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1552              		.loc 1 841 5 is_stmt 1 view .LVU606
 841:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1553              		.loc 1 841 15 is_stmt 0 view .LVU607
 1554 001c 4FF02042 		mov	r2, #-1610612736
 1555 0020 536E     		ldr	r3, [r2, #100]
 841:./FWLIB/src/stm32f10x_fsmc.c ****   }  
 1556              		.loc 1 841 21 view .LVU608
ARM GAS  /tmp/ccmXC2Z1.s 			page 45


 1557 0022 23EAD103 		bic	r3, r3, r1, lsr #3
 1558 0026 5366     		str	r3, [r2, #100]
 1559 0028 7047     		bx	lr
 1560              	.L95:
 845:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1561              		.loc 1 845 5 is_stmt 1 view .LVU609
 845:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1562              		.loc 1 845 15 is_stmt 0 view .LVU610
 1563 002a 4FF02042 		mov	r2, #-1610612736
 1564 002e D2F88430 		ldr	r3, [r2, #132]
 845:./FWLIB/src/stm32f10x_fsmc.c ****   }
 1565              		.loc 1 845 21 view .LVU611
 1566 0032 23EAD103 		bic	r3, r3, r1, lsr #3
 1567 0036 C2F88430 		str	r3, [r2, #132]
 1568 003a 7047     		bx	lr
 1569              		.cfi_endproc
 1570              	.LFE47:
 1572              		.text
 1573              	.Letext0:
 1574              		.file 2 "/usr/lib/gcc/arm-none-eabi/14.1.0/include/stdint-gcc.h"
 1575              		.file 3 "USER/stm32f10x.h"
 1576              		.file 4 "FWLIB/inc/stm32f10x_fsmc.h"
ARM GAS  /tmp/ccmXC2Z1.s 			page 46


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_fsmc.c
     /tmp/ccmXC2Z1.s:19     .text.FSMC_NORSRAMDeInit:00000000 $t
     /tmp/ccmXC2Z1.s:25     .text.FSMC_NORSRAMDeInit:00000000 FSMC_NORSRAMDeInit
     /tmp/ccmXC2Z1.s:73     .text.FSMC_NANDDeInit:00000000 $t
     /tmp/ccmXC2Z1.s:79     .text.FSMC_NANDDeInit:00000000 FSMC_NANDDeInit
     /tmp/ccmXC2Z1.s:132    .text.FSMC_PCCARDDeInit:00000000 $t
     /tmp/ccmXC2Z1.s:138    .text.FSMC_PCCARDDeInit:00000000 FSMC_PCCARDDeInit
     /tmp/ccmXC2Z1.s:170    .text.FSMC_NORSRAMInit:00000000 $t
     /tmp/ccmXC2Z1.s:176    .text.FSMC_NORSRAMInit:00000000 FSMC_NORSRAMInit
     /tmp/ccmXC2Z1.s:368    .text.FSMC_NANDInit:00000000 $t
     /tmp/ccmXC2Z1.s:374    .text.FSMC_NANDInit:00000000 FSMC_NANDInit
     /tmp/ccmXC2Z1.s:507    .text.FSMC_PCCARDInit:00000000 $t
     /tmp/ccmXC2Z1.s:513    .text.FSMC_PCCARDInit:00000000 FSMC_PCCARDInit
     /tmp/ccmXC2Z1.s:611    .text.FSMC_NORSRAMStructInit:00000000 $t
     /tmp/ccmXC2Z1.s:617    .text.FSMC_NORSRAMStructInit:00000000 FSMC_NORSRAMStructInit
     /tmp/ccmXC2Z1.s:738    .text.FSMC_NANDStructInit:00000000 $t
     /tmp/ccmXC2Z1.s:744    .text.FSMC_NANDStructInit:00000000 FSMC_NANDStructInit
     /tmp/ccmXC2Z1.s:822    .text.FSMC_PCCARDStructInit:00000000 $t
     /tmp/ccmXC2Z1.s:828    .text.FSMC_PCCARDStructInit:00000000 FSMC_PCCARDStructInit
     /tmp/ccmXC2Z1.s:913    .text.FSMC_NORSRAMCmd:00000000 $t
     /tmp/ccmXC2Z1.s:919    .text.FSMC_NORSRAMCmd:00000000 FSMC_NORSRAMCmd
     /tmp/ccmXC2Z1.s:955    .text.FSMC_NORSRAMCmd:00000028 $d
     /tmp/ccmXC2Z1.s:960    .text.FSMC_NANDCmd:00000000 $t
     /tmp/ccmXC2Z1.s:966    .text.FSMC_NANDCmd:00000000 FSMC_NANDCmd
     /tmp/ccmXC2Z1.s:1031   .text.FSMC_NANDCmd:0000004c $d
     /tmp/ccmXC2Z1.s:1036   .text.FSMC_PCCARDCmd:00000000 $t
     /tmp/ccmXC2Z1.s:1042   .text.FSMC_PCCARDCmd:00000000 FSMC_PCCARDCmd
     /tmp/ccmXC2Z1.s:1076   .text.FSMC_PCCARDCmd:00000028 $d
     /tmp/ccmXC2Z1.s:1081   .text.FSMC_NANDECCCmd:00000000 $t
     /tmp/ccmXC2Z1.s:1087   .text.FSMC_NANDECCCmd:00000000 FSMC_NANDECCCmd
     /tmp/ccmXC2Z1.s:1152   .text.FSMC_NANDECCCmd:0000004c $d
     /tmp/ccmXC2Z1.s:1157   .text.FSMC_GetECC:00000000 $t
     /tmp/ccmXC2Z1.s:1163   .text.FSMC_GetECC:00000000 FSMC_GetECC
     /tmp/ccmXC2Z1.s:1197   .text.FSMC_ITConfig:00000000 $t
     /tmp/ccmXC2Z1.s:1203   .text.FSMC_ITConfig:00000000 FSMC_ITConfig
     /tmp/ccmXC2Z1.s:1308   .text.FSMC_GetFlagStatus:00000000 $t
     /tmp/ccmXC2Z1.s:1314   .text.FSMC_GetFlagStatus:00000000 FSMC_GetFlagStatus
     /tmp/ccmXC2Z1.s:1378   .text.FSMC_ClearFlag:00000000 $t
     /tmp/ccmXC2Z1.s:1384   .text.FSMC_ClearFlag:00000000 FSMC_ClearFlag
     /tmp/ccmXC2Z1.s:1433   .text.FSMC_GetITStatus:00000000 $t
     /tmp/ccmXC2Z1.s:1439   .text.FSMC_GetITStatus:00000000 FSMC_GetITStatus
     /tmp/ccmXC2Z1.s:1518   .text.FSMC_ClearITPendingBit:00000000 $t
     /tmp/ccmXC2Z1.s:1524   .text.FSMC_ClearITPendingBit:00000000 FSMC_ClearITPendingBit

NO UNDEFINED SYMBOLS
