{
 "3.872": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "http://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0"
   },
   "long_description": "",
   "maintainers": [
    "Austin Seipp <aseipp@pobox.com>"
   ],
   "name": "verilator",
   "platforms": [
    "i686-linux",
    "x86_64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "000162daed5e6a854d1e034409002aee80e6d8ac",
   "00111ad79d7e58149141311628a602190fd69233"
  ]
 },
 "3.874": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "http://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0"
   },
   "long_description": "",
   "maintainers": [
    "Austin Seipp <aseipp@pobox.com>"
   ],
   "name": "verilator",
   "platforms": [
    "i686-linux",
    "x86_64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "00078e317e63d1d934806efd62f56e48150a4f64",
   "002da098e1e44f8150034af7d87b7e751cd476f8"
  ]
 },
 "3.884": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "http://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0"
   },
   "long_description": "",
   "maintainers": [
    "Austin Seipp <aseipp@pobox.com>"
   ],
   "name": "verilator",
   "platforms": [
    "i686-linux",
    "x86_64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0000d4029e264262dcf45a822ccf3b48bcacf209",
   "0016d362fa9455e7a5ee03e7e4d374de477a18dc"
  ]
 },
 "3.900": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "http://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0"
   },
   "long_description": "",
   "maintainers": [
    "Austin Seipp <aseipp@pobox.com>"
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux",
    "i686-linux",
    "x86_64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "00056e76d0a5c1c05d7ad1064702b3d121cd1b98",
   "003102c41127dabf90349235964b6e4714114ae7"
  ]
 },
 "3.920": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-linux",
    "x86_64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0008b5c2324b7dfc9420bdec9c8068f0755bf54f",
   "000c7800a1030a61677b64e9edb1670d3d940194"
  ]
 },
 "3.922": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "000482ffc470f798fb3aa1673b39a38680cbb567",
   "00156c3caea9c651d5d1d3dcafa2a9729dcdbd81"
  ]
 },
 "3.924": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "hurd"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "000b9ce78d66ad9cabe17a4670ffacf9d35a6d05",
   "002ae44fa1ef54363a1f16974117dc7f87136549"
  ]
 },
 "3.926": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "00064c21cc328fb96b631917220acbc26f232f96",
   "002a2a8d399902acff6ea1d362ec374006858db8"
  ]
 },
 "4.002": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "001b34abcb4d7f5cade707f7fd74fa27cbabb80b",
   "00242aa4da43e7e0ba7051d50f700af70f37c952"
  ]
 },
 "4.004": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0013bc3056604b25299e8601caf4f99cc1f4a910",
   "002c411f45a9bcea367cd664be231ac75793a83e"
  ]
 },
 "4.006": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "00005ce0bdbc3c13804adc9a7fd71a02cc0b8db2",
   "00005ce0bdbc3c13804adc9a7fd71a02cc0b8db2"
  ]
 },
 "4.008": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0008aa73eb0dec898c4e2e6913af645abd253c35",
   "003132c2dd95110a30fc7b28dc71d77ca11d6298"
  ]
 },
 "4.010": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0000a86d7cd47005096a292a797d2e02ce29e8d8",
   "000463186d471107324c67faecb5c85e9f06521a"
  ]
 },
 "4.012": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0015e885ce6c6bac448b639191123fb39a94aa92",
   "0017a06717bb18706ac3cb99432034caad0c8b91"
  ]
 },
 "4.014": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-darwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "00078b99ee8baded7fc89e9e1e3501068a2c7fff",
   "0024cfcc49560645359f1a709a2f2af625962d3c"
  ]
 },
 "4.016": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "002b853782e939c50da3fa7d424b08346f39eb6f",
   "002b853782e939c50da3fa7d424b08346f39eb6f"
  ]
 },
 "4.022": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "000f19ff08cfaf6ce89b136ea986fde64f750555",
   "001999e25b746f2ce8e23fc2010f8bb25d10810e"
  ]
 },
 "4.026": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0023aaef48e31444eeb22fc7c982c43b9782eef9",
   "0023aaef48e31444eeb22fc7c982c43b9782eef9"
  ]
 },
 "4.028": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0029baca2ba2b52706f1ff160058128ddcff5575",
   "0030d391d229a2d5983752741d6bc0153dc82f1b"
  ]
 },
 "4.030": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0005b13fc5f3c4c3bf3d0bb5f7ea4330b36c0bcc",
   "00222dbb0efd3234b471207aa329025cf38d7d8b"
  ]
 },
 "4.032": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0010ae4960d35243e7abb046cd26ddda904a4c63",
   "0010ae4960d35243e7abb046cd26ddda904a4c63"
  ]
 },
 "4.034": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "001cf3f926af996ec6d779f861bcba4ed04c5411",
   "0026092213b837bbefeb5cb3ccb46c975ca79284"
  ]
 },
 "4.036": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3Only",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "00022fbeda385d7b6ae2eee44f07eecfc6d92015",
   "0030dac5c0d5c0294ca5ae5b751831b1a252aec4"
  ]
 },
 "4.040": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3Only",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-redox",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:23"
  },
  "revs": [
   "000404944c6da404f013111563bcc0084b270e28",
   "0026c20ea11225292578b2a2e2bde96749e24ae9"
  ]
 },
 "4.100": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3Only",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-redox",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:23"
  },
  "revs": [
   "001334b47c6cdfc35e94805380484e75004cdbf5",
   "001334b47c6cdfc35e94805380484e75004cdbf5"
  ]
 }
}