#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 13 17:32:07 2020
# Process ID: 2831
# Current directory: /home/shubham/Vivado_Exercises/polar_2_ex
# Command line: vivado -notrace -source /home/shubham/Vivado_Exercises/With_Polar_IP/.Xil/polar_2/tmp_polar_2.srcs/sources_1/ip/polar_2/polar_2_ex.tcl
# Log file: /home/shubham/Vivado_Exercises/polar_2_ex/vivado.log
# Journal file: /home/shubham/Vivado_Exercises/polar_2_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/shubham/Vivado_Exercises/With_Polar_IP/.Xil/polar_2/tmp_polar_2.srcs/sources_1/ip/polar_2/polar_2_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'polar_2'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'polar_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'polar_2'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/xsim/polar_2.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/xsim/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/xsim/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/xsim/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/modelsim/polar_2.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/modelsim/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/modelsim/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/modelsim/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/questa/polar_2.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/questa/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/questa/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/questa/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/ies/polar_2.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/ies/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/ies/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/ies/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/vcs/polar_2.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/vcs/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/vcs/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/vcs/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/riviera/polar_2.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/riviera/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/riviera/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/riviera/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/activehdl/polar_2.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/activehdl/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/activehdl/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/activehdl/Makefile'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/xcelium/polar_2.sh'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/xcelium/polar.mdd'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/xcelium/polar.tcl'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.ip_user_files/sim_scripts/polar_2/xcelium/Makefile'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'example_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axistream_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axistream_transactions.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -prj example_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.srcs/sources_1/ip/polar_2/sim/polar_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polar_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shubham/Vivado_Exercises/polar_2_ex/imports/example_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeAxiStream
INFO: [VRFC 10-311] analyzing module readAxiStream
INFO: [VRFC 10-311] analyzing module example_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/shubham/Xilinx2018.3/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bbbaa0e20ea84fbb9f10de87d8f5d209 --incr --debug typical --relax --mt 8 -L ecc_v2_0_12 -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot example_tb_behav xil_defaultlib.example_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package polar_v1_0_2.polar_v1_0_2_common_pkg
Compiling package fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_axi_lite_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_pd_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_crc_pkg
Compiling package polar_v1_0_2.polar_v1_0_2_interleave_pkg
Compiling module xil_defaultlib.writeAxiStream(TAG="CTRL")
Compiling module xil_defaultlib.writeAxiStream(BPT=16,WIDTH=128,...
Compiling module xil_defaultlib.readAxiStream(TAG="STATUS")
Compiling module xil_defaultlib.readAxiStream(BPT=16,WIDTH=128,T...
Compiling module xil_defaultlib.writeAxiStream(BPT=1,WIDTH=8,TAG...
Compiling module xil_defaultlib.writeAxiStream(BPT=1,WIDTH=8,TAG...
Compiling module polar_v1_0_2.polar_v1_0_2_reset
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo_ctrl(D...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo_ctrl(D...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_axi_lite_conv_rd
Compiling module polar_v1_0_2.polar_v1_0_2_axi_lite_conv
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_wrapper_top
Compiling module polar_v1_0_2.polar_v1_0_2_reg_decode_rd(REG_A...
Compiling module polar_v1_0_2.polar_v1_0_2_reg_decode_wr(REG_A...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_gen(CODE_WIDTH...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_enc(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_dec(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_gen(CODE_WIDTH...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_enc(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_dec(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_gen(CODE_WIDTH...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_enc(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_dec(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_gen(CODE_WIDTH...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_enc(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_pipe_reg(DT...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_reg_stage(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12_hsiao_dec(C_DATA_WID...
Compiling module ecc_v2_0_12.ecc_v2_0_12(C_FAMILY="zynquplus"...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module polar_v1_0_2.polar_v1_0_2_axi_lite_if(C_XDEVI...
Compiling module polar_v1_0_2.polar_v1_0_2_ctrl_if(ENCODE=1'b1...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_axis_fork2(DTYPE=po...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_words_if(EN...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_din_words_i...
Compiling module polar_v1_0_2.polar_v1_0_2_ip_addr_gen(ENCODE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_tlast_check
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox_ctr...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox(OP_...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_block_output(DEPTH_...
Compiling module polar_v1_0_2.polar_v1_0_2_ip_if(ENCODE=1'b1)
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_axis_reg(DT...
Compiling module polar_v1_0_2.polar_v1_0_2_param(ECC=1'b1)
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_mem_manage(...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_mem_manage
Compiling module unisims_ver.RAM64X1S
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_axis_fork2(DTYPE=po...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_schedule(EVAL=1'...
Compiling module polar_v1_0_2.polar_v1_0_2_encoder_ctrl(EVAL=1...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_axis_fork3(...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_addr_gen_default
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo_ctrl(L...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_crc_insert_ctrl
Compiling module polar_v1_0_2.polar_v1_0_2_crc_insert
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox_ctr...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox(IP_...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_axis_reg(DT...
Compiling module polar_v1_0_2.polar_v1_0_2_zero_insert_default
Compiling module polar_v1_0_2.polar_v1_0_2_null_remove_default
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_interleave_default
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox_ctr...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox(IP_...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_info_count(ECC=1'b1...
Compiling module polar_v1_0_2.polar_v1_0_2_pc_insert
Compiling module polar_v1_0_2.polar_v1_0_2_pe_xor_array_ctrl(P...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_xor_array_calc(P...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_xor_array(PE_XOA...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram_rtl...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_sdp_ram(C_X...
Compiling module polar_v1_0_2.polar_v1_0_2_pe_mem_if(C_XDEVICE...
Compiling module polar_v1_0_2.polar_v1_0_2_encoder(C_XDEVICEFA...
Compiling module polar_v1_0_2.polar_v1_0_2_status_if(ENCODE=1'...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module polar_v1_0_2.polar_v1_0_2_axis_fork2(DTYPE=po...
Compiling module polar_v1_0_2.polar_v1_0_2_op_addr_gen(ENCODE=...
Compiling module polar_v1_0_2.polar_v1_0_2_op_data_mem_if(P_OP...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_srl_fifo(WI...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo_ctrl(L...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox_ctr...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_gearbox(OP_...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_words_if(EN...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_fifo(DTYPE=...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_dout_words_...
Compiling module polar_v1_0_2.polar_v1_0_2_op_if(ENCODE=1'b1,P...
Compiling module fec_5g_common_v1_1_0.fec_5g_common_v1_1_0_mem_manage(...
Compiling module polar_v1_0_2.polar_v1_0_2_activity
Compiling module polar_v1_0_2.polar_v1_0_2_inner_core(C_XDEVIC...
Compiling module polar_v1_0_2.polar_v1_0_2(C_XDEVICEFAMILY="zy...
Compiling module xil_defaultlib.polar_2
Compiling module xil_defaultlib.example_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot example_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/xsim.dir/example_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/xsim.dir/example_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jan 13 17:33:16 2020. For additional details about this file, please refer to the WebTalk help file at /home/shubham/Xilinx2018.3/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 13 17:33:16 2020...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6548.809 ; gain = 0.000 ; free physical = 4673 ; free virtual = 11214
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "example_tb_behav -key {Behavioral:sim_1:Functional:example_tb} -tclbatch {example_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source example_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/example_tb/axi_transactions" to the wave window because it has 409600 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
AXI-Lite transaction file length:          75
********************** HSIAO_H_MATRIX ******************************
1001101001000110100100010000 
1001001010100100010001000000 
1100100100010001000000101010 
0100010001000000101100100100 
0001000111000111000100011100 
1110000001111000000111100001 
1111110000000000111110000100 
********************** HSIAO_H_MATRIX ******************************
110100 
010000 
010101 
010100 
000110 
********************** HSIAO_H_MATRIX ******************************
0110100 
1010000 
0011010 
1001010 
0100101 
********************** HSIAO_H_MATRIX ******************************
01101001101001000110100100010000 
10101001001010100100010001000000 
01001100100100010001000001101010 
11000100010001000010110010110010 
00010001000100011100011100010001 
01000111111000000111100000011110 
00001111111111000000000011111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'example_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6608.469 ; gain = 59.660 ; free physical = 4610 ; free virtual = 11159
run 2000ns
1175010 ps: CTRL: packet:           0 sent
1175010 ps: DIN_WORDS: packet:           0 sent
1175010 ps: DOUT_WORDS: packet:           0 sent
1177510 ps: CTRL: packet:           1 sent
1177510 ps: DIN: packet:           0 sent
1177510 ps: DIN_WORDS: packet:           1 sent
1177510 ps: DOUT_WORDS: packet:           1 sent
1190010 ps: CTRL: packet:           2 sent
1195010 ps: DIN_WORDS: packet:           2 sent
1197510 ps: DIN: packet:           1 sent
1210010 ps: DIN: packet:           2 sent
1685010 ps: STATUS: packet:           0 received
1712510 ps: DOUT_WORDS: packet:           2 sent
1717510 ps: DOUT: packet:           0 received
1945010 ps: STATUS: packet:           1 received
1977510 ps: DOUT: packet:           1 received
2205010 ps: STATUS: packet:           2 received
2237510 ps: DOUT: packet:           2 received
2237510 ps: Test completed successfully
$finish called at time : 2237510 ps : File "/home/shubham/Vivado_Exercises/polar_2_ex/imports/example_tb.sv" Line 549
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'example_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axistream_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axistream_transactions.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -prj example_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/shubham/Xilinx2018.3/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bbbaa0e20ea84fbb9f10de87d8f5d209 --incr --debug typical --relax --mt 8 -L ecc_v2_0_12 -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot example_tb_behav xil_defaultlib.example_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "example_tb_behav -key {Behavioral:sim_1:Functional:example_tb} -tclbatch {example_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source example_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/example_tb/axi_transactions" to the wave window because it has 409600 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
AXI-Lite transaction file length:          75
********************** HSIAO_H_MATRIX ******************************
1001101001000110100100010000 
1001001010100100010001000000 
1100100100010001000000101010 
0100010001000000101100100100 
0001000111000111000100011100 
1110000001111000000111100001 
1111110000000000111110000100 
********************** HSIAO_H_MATRIX ******************************
110100 
010000 
010101 
010100 
000110 
********************** HSIAO_H_MATRIX ******************************
0110100 
1010000 
0011010 
1001010 
0100101 
********************** HSIAO_H_MATRIX ******************************
01101001101001000110100100010000 
10101001001010100100010001000000 
01001100100100010001000001101010 
11000100010001000010110010110010 
00010001000100011100011100010001 
01000111111000000111100000011110 
00001111111111000000000011111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'example_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 2000ns
1175010 ps: CTRL: packet:           0 sent
1175010 ps: DIN: packet:           0 sent
1175010 ps: DIN_WORDS: packet:           0 sent
1175010 ps: DOUT_WORDS: packet:           0 sent
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'example_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axistream_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axistream_transactions.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -prj example_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/shubham/Xilinx2018.3/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bbbaa0e20ea84fbb9f10de87d8f5d209 --incr --debug typical --relax --mt 8 -L ecc_v2_0_12 -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot example_tb_behav xil_defaultlib.example_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "example_tb_behav -key {Behavioral:sim_1:Functional:example_tb} -tclbatch {example_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source example_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/example_tb/axi_transactions" to the wave window because it has 409600 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
AXI-Lite transaction file length:          75
********************** HSIAO_H_MATRIX ******************************
1001101001000110100100010000 
1001001010100100010001000000 
1100100100010001000000101010 
0100010001000000101100100100 
0001000111000111000100011100 
1110000001111000000111100001 
1111110000000000111110000100 
********************** HSIAO_H_MATRIX ******************************
110100 
010000 
010101 
010100 
000110 
********************** HSIAO_H_MATRIX ******************************
0110100 
1010000 
0011010 
1001010 
0100101 
********************** HSIAO_H_MATRIX ******************************
01101001101001000110100100010000 
10101001001010100100010001000000 
01001100100100010001000001101010 
11000100010001000010110010110010 
00010001000100011100011100010001 
01000111111000000111100000011110 
00001111111111000000000011111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'example_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 2000ns
1175010 ps: CTRL: packet:           0 sent
1175010 ps: DIN: packet:           0 sent
1175010 ps: DIN_WORDS: packet:           0 sent
1175010 ps: DOUT_WORDS: packet:           0 sent
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'example_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axistream_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axilite_transactions.mif'
INFO: [SIM-utils-43] Exported '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim/polar_2_axistream_transactions.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -prj example_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/shubham/Xilinx2018.3/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bbbaa0e20ea84fbb9f10de87d8f5d209 --incr --debug typical --relax --mt 8 -L ecc_v2_0_12 -L fec_5g_common_v1_1_0 -L polar_v1_0_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot example_tb_behav xil_defaultlib.example_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/shubham/Vivado_Exercises/polar_2_ex/polar_2_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "example_tb_behav -key {Behavioral:sim_1:Functional:example_tb} -tclbatch {example_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source example_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/example_tb/axi_transactions" to the wave window because it has 409600 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
AXI-Lite transaction file length:          75
********************** HSIAO_H_MATRIX ******************************
1001101001000110100100010000 
1001001010100100010001000000 
1100100100010001000000101010 
0100010001000000101100100100 
0001000111000111000100011100 
1110000001111000000111100001 
1111110000000000111110000100 
********************** HSIAO_H_MATRIX ******************************
110100 
010000 
010101 
010100 
000110 
********************** HSIAO_H_MATRIX ******************************
0110100 
1010000 
0011010 
1001010 
0100101 
********************** HSIAO_H_MATRIX ******************************
01101001101001000110100100010000 
10101001001010100100010001000000 
01001100100100010001000001101010 
11000100010001000010110010110010 
00010001000100011100011100010001 
01000111111000000111100000011110 
00001111111111000000000011111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'example_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 2000ns
1175010 ps: CTRL: packet:           0 sent
1175010 ps: DIN: packet:           0 sent
1175010 ps: DIN_WORDS: packet:           0 sent
1175010 ps: DOUT_WORDS: packet:           0 sent
1487510 ps: STATUS: packet:           0 received
run 2000ns
run 2000ns
run 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 18:43:28 2020...
