
LED123456.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009088  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  08009218  08009218  00019218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009604  08009604  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009604  08009604  00019604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800960c  0800960c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800960c  0800960c  0001960c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009610  08009610  00019610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009614  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          00000390  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000564  20000564  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000eb0a  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000213b  00000000  00000000  0002ed51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e18  00000000  00000000  00030e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000b03  00000000  00000000  00031ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023130  00000000  00000000  000327ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001088b  00000000  00000000  000558db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d9371  00000000  00000000  00066166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004cfc  00000000  00000000  0013f4d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  001441d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009200 	.word	0x08009200

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009200 	.word	0x08009200

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <MAP>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint32_t MAP(uint32_t au32_IN, uint32_t au32_INmin, uint32_t au32_INmax, uint32_t au32_OUTmin, uint32_t au32_OUTmax)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
 8000f50:	603b      	str	r3, [r7, #0]
	return ((((au32_IN - au32_INmin)*(au32_OUTmax - au32_OUTmin))/(au32_INmax - au32_INmin)) + au32_OUTmin);
 8000f52:	68fa      	ldr	r2, [r7, #12]
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	69b9      	ldr	r1, [r7, #24]
 8000f5a:	683a      	ldr	r2, [r7, #0]
 8000f5c:	1a8a      	subs	r2, r1, r2
 8000f5e:	fb03 f202 	mul.w	r2, r3, r2
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	1acb      	subs	r3, r1, r3
 8000f68:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	4413      	add	r3, r2
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3714      	adds	r7, #20
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr

08000f7c <en_a>:

void en_a(){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8000f80:	2201      	movs	r2, #1
 8000f82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f86:	4802      	ldr	r0, [pc, #8]	; (8000f90 <en_a+0x14>)
 8000f88:	f002 fd08 	bl	800399c <HAL_GPIO_WritePin>
}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	40021000 	.word	0x40021000

08000f94 <stop>:
void stop(){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f9e:	4802      	ldr	r0, [pc, #8]	; (8000fa8 <stop+0x14>)
 8000fa0:	f002 fcfc 	bl	800399c <HAL_GPIO_WritePin>
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40021000 	.word	0x40021000

08000fac <en_a1>:

void en_a1(){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fb6:	4802      	ldr	r0, [pc, #8]	; (8000fc0 <en_a1+0x14>)
 8000fb8:	f002 fcf0 	bl	800399c <HAL_GPIO_WritePin>
}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40021000 	.word	0x40021000

08000fc4 <stop1>:
void stop1(){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fce:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <stop1+0x14>)
 8000fd0:	f002 fce4 	bl	800399c <HAL_GPIO_WritePin>
}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40021000 	.word	0x40021000

08000fdc <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af02      	add	r7, sp, #8
 8000fe2:	6078      	str	r0, [r7, #4]
	//Ma
	if((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_RESET) || (Rx_data[3] == '1')){
 8000fe4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fe8:	48ad      	ldr	r0, [pc, #692]	; (80012a0 <HAL_ADC_ConvCpltCallback+0x2c4>)
 8000fea:	f002 fcbf 	bl	800396c <HAL_GPIO_ReadPin>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d003      	beq.n	8000ffc <HAL_ADC_ConvCpltCallback+0x20>
 8000ff4:	4bab      	ldr	r3, [pc, #684]	; (80012a4 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8000ff6:	78db      	ldrb	r3, [r3, #3]
 8000ff8:	2b31      	cmp	r3, #49	; 0x31
 8000ffa:	d144      	bne.n	8001086 <HAL_ADC_ConvCpltCallback+0xaa>
	  if (data_adc[2] > RAIN_DETECTION_THRESHOLD) {
 8000ffc:	4baa      	ldr	r3, [pc, #680]	; (80012a8 <HAL_ADC_ConvCpltCallback+0x2cc>)
 8000ffe:	889b      	ldrh	r3, [r3, #4]
 8001000:	f640 723c 	movw	r2, #3900	; 0xf3c
 8001004:	4293      	cmp	r3, r2
 8001006:	d917      	bls.n	8001038 <HAL_ADC_ConvCpltCallback+0x5c>
		en_a();
 8001008:	f7ff ffb8 	bl	8000f7c <en_a>
	    TIM1->CCR1 = 999;
 800100c:	4ba7      	ldr	r3, [pc, #668]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 800100e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001012:	635a      	str	r2, [r3, #52]	; 0x34
	    TIM1->CCR2 = 0;
 8001014:	4ba5      	ldr	r3, [pc, #660]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 8001016:	2200      	movs	r2, #0
 8001018:	639a      	str	r2, [r3, #56]	; 0x38
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 800101a:	2201      	movs	r2, #1
 800101c:	2104      	movs	r1, #4
 800101e:	48a4      	ldr	r0, [pc, #656]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 8001020:	f002 fcbc 	bl	800399c <HAL_GPIO_WritePin>
	    // ??c trng thi ca cng tc hnh trnh PC4 v kim tra nu n c kch hot th dng li
	    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3) == GPIO_PIN_RESET) {
 8001024:	2108      	movs	r1, #8
 8001026:	48a2      	ldr	r0, [pc, #648]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 8001028:	f002 fca0 	bl	800396c <HAL_GPIO_ReadPin>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d124      	bne.n	800107c <HAL_ADC_ConvCpltCallback+0xa0>
	      stop();
 8001032:	f7ff ffaf 	bl	8000f94 <stop>
 8001036:	e021      	b.n	800107c <HAL_ADC_ConvCpltCallback+0xa0>
	    }
	  } else if (data_adc[2] < RAIN_DETECTION_THRESHOLD ) {
 8001038:	4b9b      	ldr	r3, [pc, #620]	; (80012a8 <HAL_ADC_ConvCpltCallback+0x2cc>)
 800103a:	889b      	ldrh	r3, [r3, #4]
 800103c:	f640 723b 	movw	r2, #3899	; 0xf3b
 8001040:	4293      	cmp	r3, r2
 8001042:	d81b      	bhi.n	800107c <HAL_ADC_ConvCpltCallback+0xa0>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8001044:	2201      	movs	r2, #1
 8001046:	2108      	movs	r1, #8
 8001048:	4899      	ldr	r0, [pc, #612]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 800104a:	f002 fca7 	bl	800399c <HAL_GPIO_WritePin>
	    en_a();
 800104e:	f7ff ff95 	bl	8000f7c <en_a>
	    TIM1->CCR1 = 0;
 8001052:	4b96      	ldr	r3, [pc, #600]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 8001054:	2200      	movs	r2, #0
 8001056:	635a      	str	r2, [r3, #52]	; 0x34
	    TIM1->CCR2 = 999;
 8001058:	4b94      	ldr	r3, [pc, #592]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 800105a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800105e:	639a      	str	r2, [r3, #56]	; 0x38

	    // ??c trng thi ca PA3 v kim tra nu n c kch hot th dng li
	    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8001060:	2104      	movs	r1, #4
 8001062:	4893      	ldr	r0, [pc, #588]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 8001064:	f002 fc82 	bl	800396c <HAL_GPIO_ReadPin>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d106      	bne.n	800107c <HAL_ADC_ConvCpltCallback+0xa0>
	      stop();
 800106e:	f7ff ff91 	bl	8000f94 <stop>
	      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8001072:	2201      	movs	r2, #1
 8001074:	2140      	movs	r1, #64	; 0x40
 8001076:	488f      	ldr	r0, [pc, #572]	; (80012b4 <HAL_ADC_ConvCpltCallback+0x2d8>)
 8001078:	f002 fc90 	bl	800399c <HAL_GPIO_WritePin>
	    }
	  }
	  (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET);
 800107c:	2101      	movs	r1, #1
 800107e:	488c      	ldr	r0, [pc, #560]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 8001080:	f002 fc74 	bl	800396c <HAL_GPIO_ReadPin>
 8001084:	e06c      	b.n	8001160 <HAL_ADC_ConvCpltCallback+0x184>
	} else if((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_SET) || (Rx_data[3] == '0'))
 8001086:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800108a:	4885      	ldr	r0, [pc, #532]	; (80012a0 <HAL_ADC_ConvCpltCallback+0x2c4>)
 800108c:	f002 fc6e 	bl	800396c <HAL_GPIO_ReadPin>
 8001090:	4603      	mov	r3, r0
 8001092:	2b01      	cmp	r3, #1
 8001094:	d003      	beq.n	800109e <HAL_ADC_ConvCpltCallback+0xc2>
 8001096:	4b83      	ldr	r3, [pc, #524]	; (80012a4 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8001098:	78db      	ldrb	r3, [r3, #3]
 800109a:	2b30      	cmp	r3, #48	; 0x30
 800109c:	d160      	bne.n	8001160 <HAL_ADC_ConvCpltCallback+0x184>
	{
		TIM1->CCR1 = 0;
 800109e:	4b83      	ldr	r3, [pc, #524]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 80010a4:	4b81      	ldr	r3, [pc, #516]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	639a      	str	r2, [r3, #56]	; 0x38
	 	if((SW1 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7)) || (Rx_data[4] == '1')){
 80010aa:	2180      	movs	r1, #128	; 0x80
 80010ac:	4882      	ldr	r0, [pc, #520]	; (80012b8 <HAL_ADC_ConvCpltCallback+0x2dc>)
 80010ae:	f002 fc5d 	bl	800396c <HAL_GPIO_ReadPin>
 80010b2:	4603      	mov	r3, r0
 80010b4:	461a      	mov	r2, r3
 80010b6:	4b81      	ldr	r3, [pc, #516]	; (80012bc <HAL_ADC_ConvCpltCallback+0x2e0>)
 80010b8:	701a      	strb	r2, [r3, #0]
 80010ba:	4b80      	ldr	r3, [pc, #512]	; (80012bc <HAL_ADC_ConvCpltCallback+0x2e0>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d103      	bne.n	80010ca <HAL_ADC_ConvCpltCallback+0xee>
 80010c2:	4b78      	ldr	r3, [pc, #480]	; (80012a4 <HAL_ADC_ConvCpltCallback+0x2c8>)
 80010c4:	791b      	ldrb	r3, [r3, #4]
 80010c6:	2b31      	cmp	r3, #49	; 0x31
 80010c8:	d11c      	bne.n	8001104 <HAL_ADC_ConvCpltCallback+0x128>
	 		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, SW1);
 80010ca:	4b7c      	ldr	r3, [pc, #496]	; (80012bc <HAL_ADC_ConvCpltCallback+0x2e0>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010d4:	4878      	ldr	r0, [pc, #480]	; (80012b8 <HAL_ADC_ConvCpltCallback+0x2dc>)
 80010d6:	f002 fc61 	bl	800399c <HAL_GPIO_WritePin>
		    TIM1->CCR1 = 0;
 80010da:	4b74      	ldr	r3, [pc, #464]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	635a      	str	r2, [r3, #52]	; 0x34
		    TIM1->CCR2 = 999;
 80010e0:	4b72      	ldr	r3, [pc, #456]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 80010e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010e6:	639a      	str	r2, [r3, #56]	; 0x38
		    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 80010e8:	2201      	movs	r2, #1
 80010ea:	2108      	movs	r1, #8
 80010ec:	4870      	ldr	r0, [pc, #448]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 80010ee:	f002 fc55 	bl	800399c <HAL_GPIO_WritePin>
		 	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET) {
 80010f2:	2104      	movs	r1, #4
 80010f4:	486e      	ldr	r0, [pc, #440]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 80010f6:	f002 fc39 	bl	800396c <HAL_GPIO_ReadPin>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d101      	bne.n	8001104 <HAL_ADC_ConvCpltCallback+0x128>
			      stop();
 8001100:	f7ff ff48 	bl	8000f94 <stop>
			}
	 	}
	 	if((SW2 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_8)) || (Rx_data[5] == '1')){
 8001104:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001108:	486b      	ldr	r0, [pc, #428]	; (80012b8 <HAL_ADC_ConvCpltCallback+0x2dc>)
 800110a:	f002 fc2f 	bl	800396c <HAL_GPIO_ReadPin>
 800110e:	4603      	mov	r3, r0
 8001110:	461a      	mov	r2, r3
 8001112:	4b6b      	ldr	r3, [pc, #428]	; (80012c0 <HAL_ADC_ConvCpltCallback+0x2e4>)
 8001114:	701a      	strb	r2, [r3, #0]
 8001116:	4b6a      	ldr	r3, [pc, #424]	; (80012c0 <HAL_ADC_ConvCpltCallback+0x2e4>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d103      	bne.n	8001126 <HAL_ADC_ConvCpltCallback+0x14a>
 800111e:	4b61      	ldr	r3, [pc, #388]	; (80012a4 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8001120:	795b      	ldrb	r3, [r3, #5]
 8001122:	2b31      	cmp	r3, #49	; 0x31
 8001124:	d11c      	bne.n	8001160 <HAL_ADC_ConvCpltCallback+0x184>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, SW2);
 8001126:	4b66      	ldr	r3, [pc, #408]	; (80012c0 <HAL_ADC_ConvCpltCallback+0x2e4>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	461a      	mov	r2, r3
 800112c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001130:	4861      	ldr	r0, [pc, #388]	; (80012b8 <HAL_ADC_ConvCpltCallback+0x2dc>)
 8001132:	f002 fc33 	bl	800399c <HAL_GPIO_WritePin>
		    TIM1->CCR1 = 999;
 8001136:	4b5d      	ldr	r3, [pc, #372]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 8001138:	f240 32e7 	movw	r2, #999	; 0x3e7
 800113c:	635a      	str	r2, [r3, #52]	; 0x34
		    TIM1->CCR2 = 0;
 800113e:	4b5b      	ldr	r3, [pc, #364]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 8001140:	2200      	movs	r2, #0
 8001142:	639a      	str	r2, [r3, #56]	; 0x38
		    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001144:	2201      	movs	r2, #1
 8001146:	2104      	movs	r1, #4
 8001148:	4859      	ldr	r0, [pc, #356]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 800114a:	f002 fc27 	bl	800399c <HAL_GPIO_WritePin>
		    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3) == GPIO_PIN_RESET) {
 800114e:	2108      	movs	r1, #8
 8001150:	4857      	ldr	r0, [pc, #348]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 8001152:	f002 fc0b 	bl	800396c <HAL_GPIO_ReadPin>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d101      	bne.n	8001160 <HAL_ADC_ConvCpltCallback+0x184>
		      stop();
 800115c:	f7ff ff1a 	bl	8000f94 <stop>
		    }
	 	}
	}
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8001160:	2104      	movs	r1, #4
 8001162:	4853      	ldr	r0, [pc, #332]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 8001164:	f002 fc02 	bl	800396c <HAL_GPIO_ReadPin>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d105      	bne.n	800117a <HAL_ADC_ConvCpltCallback+0x19e>
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 800116e:	2201      	movs	r2, #1
 8001170:	2140      	movs	r1, #64	; 0x40
 8001172:	4850      	ldr	r0, [pc, #320]	; (80012b4 <HAL_ADC_ConvCpltCallback+0x2d8>)
 8001174:	f002 fc12 	bl	800399c <HAL_GPIO_WritePin>
 8001178:	e004      	b.n	8001184 <HAL_ADC_ConvCpltCallback+0x1a8>
    }else {
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	2140      	movs	r1, #64	; 0x40
 800117e:	484d      	ldr	r0, [pc, #308]	; (80012b4 <HAL_ADC_ConvCpltCallback+0x2d8>)
 8001180:	f002 fc0c 	bl	800399c <HAL_GPIO_WritePin>
    }


	//Gi thng ba?o khi pha?t hin ma
	if(data_adc[2] < RAIN_DETECTION_THRESHOLD){
 8001184:	4b48      	ldr	r3, [pc, #288]	; (80012a8 <HAL_ADC_ConvCpltCallback+0x2cc>)
 8001186:	889b      	ldrh	r3, [r3, #4]
 8001188:	f640 723b 	movw	r2, #3899	; 0xf3b
 800118c:	4293      	cmp	r3, r2
 800118e:	d811      	bhi.n	80011b4 <HAL_ADC_ConvCpltCallback+0x1d8>
		sprintf(PhatHienMua, "Rain_DETECTED\n",data_adc[2] );
 8001190:	4b45      	ldr	r3, [pc, #276]	; (80012a8 <HAL_ADC_ConvCpltCallback+0x2cc>)
 8001192:	889b      	ldrh	r3, [r3, #4]
 8001194:	461a      	mov	r2, r3
 8001196:	494b      	ldr	r1, [pc, #300]	; (80012c4 <HAL_ADC_ConvCpltCallback+0x2e8>)
 8001198:	484b      	ldr	r0, [pc, #300]	; (80012c8 <HAL_ADC_ConvCpltCallback+0x2ec>)
 800119a:	f005 fed5 	bl	8006f48 <siprintf>
	    HAL_UART_Transmit(&huart1, (uint8_t *)PhatHienMua, strlen(PhatHienMua), 1000);
 800119e:	484a      	ldr	r0, [pc, #296]	; (80012c8 <HAL_ADC_ConvCpltCallback+0x2ec>)
 80011a0:	f7ff f866 	bl	8000270 <strlen>
 80011a4:	4603      	mov	r3, r0
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ac:	4946      	ldr	r1, [pc, #280]	; (80012c8 <HAL_ADC_ConvCpltCallback+0x2ec>)
 80011ae:	4847      	ldr	r0, [pc, #284]	; (80012cc <HAL_ADC_ConvCpltCallback+0x2f0>)
 80011b0:	f003 ffe3 	bl	800517a <HAL_UART_Transmit>
	}


	//Ca t ng
	if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_15) == GPIO_PIN_RESET) {
 80011b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011b8:	483f      	ldr	r0, [pc, #252]	; (80012b8 <HAL_ADC_ConvCpltCallback+0x2dc>)
 80011ba:	f002 fbd7 	bl	800396c <HAL_GPIO_ReadPin>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d117      	bne.n	80011f4 <HAL_ADC_ConvCpltCallback+0x218>
	  en_a1();
 80011c4:	f7ff fef2 	bl	8000fac <en_a1>
	  TIM1->CCR3 = 999;
 80011c8:	4b38      	ldr	r3, [pc, #224]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 80011ca:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011ce:	63da      	str	r2, [r3, #60]	; 0x3c
	  TIM1->CCR4 = 0;
 80011d0:	4b36      	ldr	r3, [pc, #216]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	641a      	str	r2, [r3, #64]	; 0x40
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80011d6:	2201      	movs	r2, #1
 80011d8:	2101      	movs	r1, #1
 80011da:	4835      	ldr	r0, [pc, #212]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 80011dc:	f002 fbde 	bl	800399c <HAL_GPIO_WritePin>
	  // ??c trng thi ca cng tc hnh trnh PC4 v kim tra nu n c kch hot th dng li
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80011e0:	2101      	movs	r1, #1
 80011e2:	4833      	ldr	r0, [pc, #204]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 80011e4:	f002 fbc2 	bl	800396c <HAL_GPIO_ReadPin>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d121      	bne.n	8001232 <HAL_ADC_ConvCpltCallback+0x256>
	    stop1();
 80011ee:	f7ff fee9 	bl	8000fc4 <stop1>
 80011f2:	e01e      	b.n	8001232 <HAL_ADC_ConvCpltCallback+0x256>
	  }
	} else if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_15) == GPIO_PIN_SET) {
 80011f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f8:	482f      	ldr	r0, [pc, #188]	; (80012b8 <HAL_ADC_ConvCpltCallback+0x2dc>)
 80011fa:	f002 fbb7 	bl	800396c <HAL_GPIO_ReadPin>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b01      	cmp	r3, #1
 8001202:	d116      	bne.n	8001232 <HAL_ADC_ConvCpltCallback+0x256>
	  en_a1();
 8001204:	f7ff fed2 	bl	8000fac <en_a1>
	  TIM1->CCR3 = 0;
 8001208:	4b28      	ldr	r3, [pc, #160]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 800120a:	2200      	movs	r2, #0
 800120c:	63da      	str	r2, [r3, #60]	; 0x3c
	  TIM1->CCR4 = 999;
 800120e:	4b27      	ldr	r3, [pc, #156]	; (80012ac <HAL_ADC_ConvCpltCallback+0x2d0>)
 8001210:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001214:	641a      	str	r2, [r3, #64]	; 0x40
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001216:	2201      	movs	r2, #1
 8001218:	2102      	movs	r1, #2
 800121a:	4825      	ldr	r0, [pc, #148]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 800121c:	f002 fbbe 	bl	800399c <HAL_GPIO_WritePin>
	  // ??c trng thi ca PA3 v kim tra nu n c kch hot th dng li
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_RESET) {
 8001220:	2102      	movs	r1, #2
 8001222:	4823      	ldr	r0, [pc, #140]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 8001224:	f002 fba2 	bl	800396c <HAL_GPIO_ReadPin>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d101      	bne.n	8001232 <HAL_ADC_ConvCpltCallback+0x256>
	    stop1();
 800122e:	f7ff fec9 	bl	8000fc4 <stop1>
	  }
	}

	//Bt en khi o?ng ca ht cnngr
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8001232:	2101      	movs	r1, #1
 8001234:	481e      	ldr	r0, [pc, #120]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 8001236:	f002 fb99 	bl	800396c <HAL_GPIO_ReadPin>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d105      	bne.n	800124c <HAL_ADC_ConvCpltCallback+0x270>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, GPIO_PIN_SET);
 8001240:	2201      	movs	r2, #1
 8001242:	2120      	movs	r1, #32
 8001244:	481b      	ldr	r0, [pc, #108]	; (80012b4 <HAL_ADC_ConvCpltCallback+0x2d8>)
 8001246:	f002 fba9 	bl	800399c <HAL_GPIO_WritePin>
 800124a:	e004      	b.n	8001256 <HAL_ADC_ConvCpltCallback+0x27a>
	} else {
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, GPIO_PIN_RESET);
 800124c:	2200      	movs	r2, #0
 800124e:	2120      	movs	r1, #32
 8001250:	4818      	ldr	r0, [pc, #96]	; (80012b4 <HAL_ADC_ConvCpltCallback+0x2d8>)
 8001252:	f002 fba3 	bl	800399c <HAL_GPIO_WritePin>
	}

	//H th?ng t?i cy
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_RESET){
 8001256:	f44f 7100 	mov.w	r1, #512	; 0x200
 800125a:	4815      	ldr	r0, [pc, #84]	; (80012b0 <HAL_ADC_ConvCpltCallback+0x2d4>)
 800125c:	f002 fb86 	bl	800396c <HAL_GPIO_ReadPin>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d136      	bne.n	80012d4 <HAL_ADC_ConvCpltCallback+0x2f8>
	  if(data_adc[0] < SOIL_DETECTION_THRESHOLD) // So snh ngng  m
 8001266:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <HAL_ADC_ConvCpltCallback+0x2cc>)
 8001268:	881b      	ldrh	r3, [r3, #0]
 800126a:	f640 723b 	movw	r2, #3899	; 0xf3b
 800126e:	4293      	cmp	r3, r2
 8001270:	d80a      	bhi.n	8001288 <HAL_ADC_ConvCpltCallback+0x2ac>
		{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); //Bt ma?y bm
 8001272:	2200      	movs	r2, #0
 8001274:	2180      	movs	r1, #128	; 0x80
 8001276:	4816      	ldr	r0, [pc, #88]	; (80012d0 <HAL_ADC_ConvCpltCallback+0x2f4>)
 8001278:	f002 fb90 	bl	800399c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 800127c:	2201      	movs	r2, #1
 800127e:	2180      	movs	r1, #128	; 0x80
 8001280:	480c      	ldr	r0, [pc, #48]	; (80012b4 <HAL_ADC_ConvCpltCallback+0x2d8>)
 8001282:	f002 fb8b 	bl	800399c <HAL_GPIO_WritePin>
 8001286:	e052      	b.n	800132e <HAL_ADC_ConvCpltCallback+0x352>
		} else
		{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET); // T?t ma?y bm
 8001288:	2201      	movs	r2, #1
 800128a:	2180      	movs	r1, #128	; 0x80
 800128c:	4810      	ldr	r0, [pc, #64]	; (80012d0 <HAL_ADC_ConvCpltCallback+0x2f4>)
 800128e:	f002 fb85 	bl	800399c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001292:	2200      	movs	r2, #0
 8001294:	2180      	movs	r1, #128	; 0x80
 8001296:	4807      	ldr	r0, [pc, #28]	; (80012b4 <HAL_ADC_ConvCpltCallback+0x2d8>)
 8001298:	f002 fb80 	bl	800399c <HAL_GPIO_WritePin>
 800129c:	e047      	b.n	800132e <HAL_ADC_ConvCpltCallback+0x352>
 800129e:	bf00      	nop
 80012a0:	40020400 	.word	0x40020400
 80012a4:	200003a0 	.word	0x200003a0
 80012a8:	20000398 	.word	0x20000398
 80012ac:	40010000 	.word	0x40010000
 80012b0:	40020800 	.word	0x40020800
 80012b4:	40020c00 	.word	0x40020c00
 80012b8:	40021000 	.word	0x40021000
 80012bc:	20000394 	.word	0x20000394
 80012c0:	20000395 	.word	0x20000395
 80012c4:	08009218 	.word	0x08009218
 80012c8:	200003e8 	.word	0x200003e8
 80012cc:	200002f0 	.word	0x200002f0
 80012d0:	40020000 	.word	0x40020000
		}
	} else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_SET){
 80012d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012d8:	48a4      	ldr	r0, [pc, #656]	; (800156c <HAL_ADC_ConvCpltCallback+0x590>)
 80012da:	f002 fb47 	bl	800396c <HAL_GPIO_ReadPin>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d124      	bne.n	800132e <HAL_ADC_ConvCpltCallback+0x352>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_SET)
 80012e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012e8:	48a1      	ldr	r0, [pc, #644]	; (8001570 <HAL_ADC_ConvCpltCallback+0x594>)
 80012ea:	f002 fb3f 	bl	800396c <HAL_GPIO_ReadPin>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d10a      	bne.n	800130a <HAL_ADC_ConvCpltCallback+0x32e>
		{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80012f4:	2200      	movs	r2, #0
 80012f6:	2180      	movs	r1, #128	; 0x80
 80012f8:	489d      	ldr	r0, [pc, #628]	; (8001570 <HAL_ADC_ConvCpltCallback+0x594>)
 80012fa:	f002 fb4f 	bl	800399c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 80012fe:	2201      	movs	r2, #1
 8001300:	2180      	movs	r1, #128	; 0x80
 8001302:	489c      	ldr	r0, [pc, #624]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 8001304:	f002 fb4a 	bl	800399c <HAL_GPIO_WritePin>
 8001308:	e011      	b.n	800132e <HAL_ADC_ConvCpltCallback+0x352>
		} else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)== GPIO_PIN_RESET)
 800130a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800130e:	4898      	ldr	r0, [pc, #608]	; (8001570 <HAL_ADC_ConvCpltCallback+0x594>)
 8001310:	f002 fb2c 	bl	800396c <HAL_GPIO_ReadPin>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d109      	bne.n	800132e <HAL_ADC_ConvCpltCallback+0x352>
		{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800131a:	2201      	movs	r2, #1
 800131c:	2180      	movs	r1, #128	; 0x80
 800131e:	4894      	ldr	r0, [pc, #592]	; (8001570 <HAL_ADC_ConvCpltCallback+0x594>)
 8001320:	f002 fb3c 	bl	800399c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	2180      	movs	r1, #128	; 0x80
 8001328:	4892      	ldr	r0, [pc, #584]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 800132a:	f002 fb37 	bl	800399c <HAL_GPIO_WritePin>
		}
	}

	//gI ? M
	data_DAD = MAP(data_adc[0], 0, 4095, 0, 100);
 800132e:	4b92      	ldr	r3, [pc, #584]	; (8001578 <HAL_ADC_ConvCpltCallback+0x59c>)
 8001330:	881b      	ldrh	r3, [r3, #0]
 8001332:	4618      	mov	r0, r3
 8001334:	2364      	movs	r3, #100	; 0x64
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	2300      	movs	r3, #0
 800133a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800133e:	2100      	movs	r1, #0
 8001340:	f7ff fe00 	bl	8000f44 <MAP>
 8001344:	4603      	mov	r3, r0
 8001346:	461a      	mov	r2, r3
 8001348:	4b8c      	ldr	r3, [pc, #560]	; (800157c <HAL_ADC_ConvCpltCallback+0x5a0>)
 800134a:	601a      	str	r2, [r3, #0]
	DAD = 100 - data_DAD;
 800134c:	4b8b      	ldr	r3, [pc, #556]	; (800157c <HAL_ADC_ConvCpltCallback+0x5a0>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8001354:	4a8a      	ldr	r2, [pc, #552]	; (8001580 <HAL_ADC_ConvCpltCallback+0x5a4>)
 8001356:	6013      	str	r3, [r2, #0]
	sprintf(DoAmDat, "Soil Moisture: %d\n", DAD);
 8001358:	4b89      	ldr	r3, [pc, #548]	; (8001580 <HAL_ADC_ConvCpltCallback+0x5a4>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	461a      	mov	r2, r3
 800135e:	4989      	ldr	r1, [pc, #548]	; (8001584 <HAL_ADC_ConvCpltCallback+0x5a8>)
 8001360:	4889      	ldr	r0, [pc, #548]	; (8001588 <HAL_ADC_ConvCpltCallback+0x5ac>)
 8001362:	f005 fdf1 	bl	8006f48 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)DoAmDat, strlen(DoAmDat), 100);
 8001366:	4888      	ldr	r0, [pc, #544]	; (8001588 <HAL_ADC_ConvCpltCallback+0x5ac>)
 8001368:	f7fe ff82 	bl	8000270 <strlen>
 800136c:	4603      	mov	r3, r0
 800136e:	b29a      	uxth	r2, r3
 8001370:	2364      	movs	r3, #100	; 0x64
 8001372:	4985      	ldr	r1, [pc, #532]	; (8001588 <HAL_ADC_ConvCpltCallback+0x5ac>)
 8001374:	4885      	ldr	r0, [pc, #532]	; (800158c <HAL_ADC_ConvCpltCallback+0x5b0>)
 8001376:	f003 ff00 	bl	800517a <HAL_UART_Transmit>

	  //Cam bi?n la
	  if(data_adc[1] < FIRE_DETECTION_THRESHOLD)
 800137a:	4b7f      	ldr	r3, [pc, #508]	; (8001578 <HAL_ADC_ConvCpltCallback+0x59c>)
 800137c:	885b      	ldrh	r3, [r3, #2]
 800137e:	f640 723b 	movw	r2, #3899	; 0xf3b
 8001382:	4293      	cmp	r3, r2
 8001384:	d817      	bhi.n	80013b6 <HAL_ADC_ConvCpltCallback+0x3da>
		{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001386:	2200      	movs	r2, #0
 8001388:	2140      	movs	r1, #64	; 0x40
 800138a:	4879      	ldr	r0, [pc, #484]	; (8001570 <HAL_ADC_ConvCpltCallback+0x594>)
 800138c:	f002 fb06 	bl	800399c <HAL_GPIO_WritePin>
		  sprintf(PhatHienLua, "Fire_DETECTED\n",data_adc[1] );
 8001390:	4b79      	ldr	r3, [pc, #484]	; (8001578 <HAL_ADC_ConvCpltCallback+0x59c>)
 8001392:	885b      	ldrh	r3, [r3, #2]
 8001394:	461a      	mov	r2, r3
 8001396:	497e      	ldr	r1, [pc, #504]	; (8001590 <HAL_ADC_ConvCpltCallback+0x5b4>)
 8001398:	487e      	ldr	r0, [pc, #504]	; (8001594 <HAL_ADC_ConvCpltCallback+0x5b8>)
 800139a:	f005 fdd5 	bl	8006f48 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t *)PhatHienLua, strlen(PhatHienLua), HAL_MAX_DELAY);
 800139e:	487d      	ldr	r0, [pc, #500]	; (8001594 <HAL_ADC_ConvCpltCallback+0x5b8>)
 80013a0:	f7fe ff66 	bl	8000270 <strlen>
 80013a4:	4603      	mov	r3, r0
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	f04f 33ff 	mov.w	r3, #4294967295
 80013ac:	4979      	ldr	r1, [pc, #484]	; (8001594 <HAL_ADC_ConvCpltCallback+0x5b8>)
 80013ae:	4877      	ldr	r0, [pc, #476]	; (800158c <HAL_ADC_ConvCpltCallback+0x5b0>)
 80013b0:	f003 fee3 	bl	800517a <HAL_UART_Transmit>
 80013b4:	e004      	b.n	80013c0 <HAL_ADC_ConvCpltCallback+0x3e4>
		} else{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80013b6:	2201      	movs	r2, #1
 80013b8:	2140      	movs	r1, #64	; 0x40
 80013ba:	486d      	ldr	r0, [pc, #436]	; (8001570 <HAL_ADC_ConvCpltCallback+0x594>)
 80013bc:	f002 faee 	bl	800399c <HAL_GPIO_WritePin>
	    }

	  //Cam bi?n Gas
	  if(data_adc[3] < GAS_DETECTION_THRESHOLD)
 80013c0:	4b6d      	ldr	r3, [pc, #436]	; (8001578 <HAL_ADC_ConvCpltCallback+0x59c>)
 80013c2:	88db      	ldrh	r3, [r3, #6]
 80013c4:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80013c8:	d211      	bcs.n	80013ee <HAL_ADC_ConvCpltCallback+0x412>
	    {
	      sprintf(PhatHienGas, "Gas_DETECTED\n",data_adc[3] );
 80013ca:	4b6b      	ldr	r3, [pc, #428]	; (8001578 <HAL_ADC_ConvCpltCallback+0x59c>)
 80013cc:	88db      	ldrh	r3, [r3, #6]
 80013ce:	461a      	mov	r2, r3
 80013d0:	4971      	ldr	r1, [pc, #452]	; (8001598 <HAL_ADC_ConvCpltCallback+0x5bc>)
 80013d2:	4872      	ldr	r0, [pc, #456]	; (800159c <HAL_ADC_ConvCpltCallback+0x5c0>)
 80013d4:	f005 fdb8 	bl	8006f48 <siprintf>
	      HAL_UART_Transmit(&huart1, (uint8_t *)PhatHienGas, strlen(PhatHienGas), HAL_MAX_DELAY);
 80013d8:	4870      	ldr	r0, [pc, #448]	; (800159c <HAL_ADC_ConvCpltCallback+0x5c0>)
 80013da:	f7fe ff49 	bl	8000270 <strlen>
 80013de:	4603      	mov	r3, r0
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295
 80013e6:	496d      	ldr	r1, [pc, #436]	; (800159c <HAL_ADC_ConvCpltCallback+0x5c0>)
 80013e8:	4868      	ldr	r0, [pc, #416]	; (800158c <HAL_ADC_ConvCpltCallback+0x5b0>)
 80013ea:	f003 fec6 	bl	800517a <HAL_UART_Transmit>
	    } else{


	    }

	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_SET) {
 80013ee:	2108      	movs	r1, #8
 80013f0:	485f      	ldr	r0, [pc, #380]	; (8001570 <HAL_ADC_ConvCpltCallback+0x594>)
 80013f2:	f002 fabb 	bl	800396c <HAL_GPIO_ReadPin>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d105      	bne.n	8001408 <HAL_ADC_ConvCpltCallback+0x42c>
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80013fc:	2200      	movs	r2, #0
 80013fe:	2102      	movs	r1, #2
 8001400:	4867      	ldr	r0, [pc, #412]	; (80015a0 <HAL_ADC_ConvCpltCallback+0x5c4>)
 8001402:	f002 facb 	bl	800399c <HAL_GPIO_WritePin>
 8001406:	e004      	b.n	8001412 <HAL_ADC_ConvCpltCallback+0x436>
	  } else {
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 8001408:	2201      	movs	r2, #1
 800140a:	2102      	movs	r1, #2
 800140c:	4864      	ldr	r0, [pc, #400]	; (80015a0 <HAL_ADC_ConvCpltCallback+0x5c4>)
 800140e:	f002 fac5 	bl	800399c <HAL_GPIO_WritePin>




	  //LED ca?c phong
	  if ((Rx_data[6] == '1') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_SET)){
 8001412:	4b64      	ldr	r3, [pc, #400]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 8001414:	799b      	ldrb	r3, [r3, #6]
 8001416:	2b31      	cmp	r3, #49	; 0x31
 8001418:	d006      	beq.n	8001428 <HAL_ADC_ConvCpltCallback+0x44c>
 800141a:	2120      	movs	r1, #32
 800141c:	4862      	ldr	r0, [pc, #392]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 800141e:	f002 faa5 	bl	800396c <HAL_GPIO_ReadPin>
 8001422:	4603      	mov	r3, r0
 8001424:	2b01      	cmp	r3, #1
 8001426:	d105      	bne.n	8001434 <HAL_ADC_ConvCpltCallback+0x458>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8001428:	2201      	movs	r2, #1
 800142a:	2101      	movs	r1, #1
 800142c:	4851      	ldr	r0, [pc, #324]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 800142e:	f002 fab5 	bl	800399c <HAL_GPIO_WritePin>
 8001432:	e00f      	b.n	8001454 <HAL_ADC_ConvCpltCallback+0x478>
	  }else if ((Rx_data[6] == '0') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_RESET)){
 8001434:	4b5b      	ldr	r3, [pc, #364]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 8001436:	799b      	ldrb	r3, [r3, #6]
 8001438:	2b30      	cmp	r3, #48	; 0x30
 800143a:	d006      	beq.n	800144a <HAL_ADC_ConvCpltCallback+0x46e>
 800143c:	2120      	movs	r1, #32
 800143e:	485a      	ldr	r0, [pc, #360]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 8001440:	f002 fa94 	bl	800396c <HAL_GPIO_ReadPin>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d104      	bne.n	8001454 <HAL_ADC_ConvCpltCallback+0x478>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	2101      	movs	r1, #1
 800144e:	4849      	ldr	r0, [pc, #292]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 8001450:	f002 faa4 	bl	800399c <HAL_GPIO_WritePin>
	  }

	  if ((Rx_data[7] == '1') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET)){
 8001454:	4b53      	ldr	r3, [pc, #332]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 8001456:	79db      	ldrb	r3, [r3, #7]
 8001458:	2b31      	cmp	r3, #49	; 0x31
 800145a:	d006      	beq.n	800146a <HAL_ADC_ConvCpltCallback+0x48e>
 800145c:	2140      	movs	r1, #64	; 0x40
 800145e:	4852      	ldr	r0, [pc, #328]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 8001460:	f002 fa84 	bl	800396c <HAL_GPIO_ReadPin>
 8001464:	4603      	mov	r3, r0
 8001466:	2b01      	cmp	r3, #1
 8001468:	d105      	bne.n	8001476 <HAL_ADC_ConvCpltCallback+0x49a>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 800146a:	2201      	movs	r2, #1
 800146c:	2102      	movs	r1, #2
 800146e:	4841      	ldr	r0, [pc, #260]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 8001470:	f002 fa94 	bl	800399c <HAL_GPIO_WritePin>
 8001474:	e00f      	b.n	8001496 <HAL_ADC_ConvCpltCallback+0x4ba>
	  }else if ((Rx_data[7] == '0') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET)){
 8001476:	4b4b      	ldr	r3, [pc, #300]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 8001478:	79db      	ldrb	r3, [r3, #7]
 800147a:	2b30      	cmp	r3, #48	; 0x30
 800147c:	d006      	beq.n	800148c <HAL_ADC_ConvCpltCallback+0x4b0>
 800147e:	2140      	movs	r1, #64	; 0x40
 8001480:	4849      	ldr	r0, [pc, #292]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 8001482:	f002 fa73 	bl	800396c <HAL_GPIO_ReadPin>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d104      	bne.n	8001496 <HAL_ADC_ConvCpltCallback+0x4ba>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 800148c:	2200      	movs	r2, #0
 800148e:	2102      	movs	r1, #2
 8001490:	4838      	ldr	r0, [pc, #224]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 8001492:	f002 fa83 	bl	800399c <HAL_GPIO_WritePin>
	  }

	  if ((Rx_data[8] == '1') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) == GPIO_PIN_SET)){
 8001496:	4b43      	ldr	r3, [pc, #268]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 8001498:	7a1b      	ldrb	r3, [r3, #8]
 800149a:	2b31      	cmp	r3, #49	; 0x31
 800149c:	d006      	beq.n	80014ac <HAL_ADC_ConvCpltCallback+0x4d0>
 800149e:	2180      	movs	r1, #128	; 0x80
 80014a0:	4841      	ldr	r0, [pc, #260]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 80014a2:	f002 fa63 	bl	800396c <HAL_GPIO_ReadPin>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d105      	bne.n	80014b8 <HAL_ADC_ConvCpltCallback+0x4dc>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 80014ac:	2201      	movs	r2, #1
 80014ae:	2104      	movs	r1, #4
 80014b0:	4830      	ldr	r0, [pc, #192]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 80014b2:	f002 fa73 	bl	800399c <HAL_GPIO_WritePin>
 80014b6:	e00f      	b.n	80014d8 <HAL_ADC_ConvCpltCallback+0x4fc>
	  }else if ((Rx_data[8] == '0') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) == GPIO_PIN_RESET)){
 80014b8:	4b3a      	ldr	r3, [pc, #232]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 80014ba:	7a1b      	ldrb	r3, [r3, #8]
 80014bc:	2b30      	cmp	r3, #48	; 0x30
 80014be:	d006      	beq.n	80014ce <HAL_ADC_ConvCpltCallback+0x4f2>
 80014c0:	2180      	movs	r1, #128	; 0x80
 80014c2:	4839      	ldr	r0, [pc, #228]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 80014c4:	f002 fa52 	bl	800396c <HAL_GPIO_ReadPin>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d104      	bne.n	80014d8 <HAL_ADC_ConvCpltCallback+0x4fc>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2104      	movs	r1, #4
 80014d2:	4828      	ldr	r0, [pc, #160]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 80014d4:	f002 fa62 	bl	800399c <HAL_GPIO_WritePin>
	  }

	  if ((Rx_data[9] == '1') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == GPIO_PIN_SET)){
 80014d8:	4b32      	ldr	r3, [pc, #200]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 80014da:	7a5b      	ldrb	r3, [r3, #9]
 80014dc:	2b31      	cmp	r3, #49	; 0x31
 80014de:	d007      	beq.n	80014f0 <HAL_ADC_ConvCpltCallback+0x514>
 80014e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014e4:	4830      	ldr	r0, [pc, #192]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 80014e6:	f002 fa41 	bl	800396c <HAL_GPIO_ReadPin>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d105      	bne.n	80014fc <HAL_ADC_ConvCpltCallback+0x520>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 80014f0:	2201      	movs	r2, #1
 80014f2:	2108      	movs	r1, #8
 80014f4:	481f      	ldr	r0, [pc, #124]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 80014f6:	f002 fa51 	bl	800399c <HAL_GPIO_WritePin>
 80014fa:	e010      	b.n	800151e <HAL_ADC_ConvCpltCallback+0x542>
	  }else if ((Rx_data[9] == '0') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == GPIO_PIN_RESET)){
 80014fc:	4b29      	ldr	r3, [pc, #164]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 80014fe:	7a5b      	ldrb	r3, [r3, #9]
 8001500:	2b30      	cmp	r3, #48	; 0x30
 8001502:	d007      	beq.n	8001514 <HAL_ADC_ConvCpltCallback+0x538>
 8001504:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001508:	4827      	ldr	r0, [pc, #156]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 800150a:	f002 fa2f 	bl	800396c <HAL_GPIO_ReadPin>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d104      	bne.n	800151e <HAL_ADC_ConvCpltCallback+0x542>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8001514:	2200      	movs	r2, #0
 8001516:	2108      	movs	r1, #8
 8001518:	4816      	ldr	r0, [pc, #88]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 800151a:	f002 fa3f 	bl	800399c <HAL_GPIO_WritePin>
	  }

	  if ((Rx_data[10] == '1') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == GPIO_PIN_SET)){
 800151e:	4b21      	ldr	r3, [pc, #132]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 8001520:	7a9b      	ldrb	r3, [r3, #10]
 8001522:	2b31      	cmp	r3, #49	; 0x31
 8001524:	d007      	beq.n	8001536 <HAL_ADC_ConvCpltCallback+0x55a>
 8001526:	f44f 7100 	mov.w	r1, #512	; 0x200
 800152a:	481f      	ldr	r0, [pc, #124]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 800152c:	f002 fa1e 	bl	800396c <HAL_GPIO_ReadPin>
 8001530:	4603      	mov	r3, r0
 8001532:	2b01      	cmp	r3, #1
 8001534:	d105      	bne.n	8001542 <HAL_ADC_ConvCpltCallback+0x566>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2110      	movs	r1, #16
 800153a:	480e      	ldr	r0, [pc, #56]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 800153c:	f002 fa2e 	bl	800399c <HAL_GPIO_WritePin>
	  }else if ((Rx_data[10] == '0') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == GPIO_PIN_RESET)){
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
	  }
}
 8001540:	e010      	b.n	8001564 <HAL_ADC_ConvCpltCallback+0x588>
	  }else if ((Rx_data[10] == '0') || (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == GPIO_PIN_RESET)){
 8001542:	4b18      	ldr	r3, [pc, #96]	; (80015a4 <HAL_ADC_ConvCpltCallback+0x5c8>)
 8001544:	7a9b      	ldrb	r3, [r3, #10]
 8001546:	2b30      	cmp	r3, #48	; 0x30
 8001548:	d007      	beq.n	800155a <HAL_ADC_ConvCpltCallback+0x57e>
 800154a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800154e:	4816      	ldr	r0, [pc, #88]	; (80015a8 <HAL_ADC_ConvCpltCallback+0x5cc>)
 8001550:	f002 fa0c 	bl	800396c <HAL_GPIO_ReadPin>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d104      	bne.n	8001564 <HAL_ADC_ConvCpltCallback+0x588>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 800155a:	2200      	movs	r2, #0
 800155c:	2110      	movs	r1, #16
 800155e:	4805      	ldr	r0, [pc, #20]	; (8001574 <HAL_ADC_ConvCpltCallback+0x598>)
 8001560:	f002 fa1c 	bl	800399c <HAL_GPIO_WritePin>
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40020800 	.word	0x40020800
 8001570:	40020000 	.word	0x40020000
 8001574:	40020c00 	.word	0x40020c00
 8001578:	20000398 	.word	0x20000398
 800157c:	200001f8 	.word	0x200001f8
 8001580:	200001fc 	.word	0x200001fc
 8001584:	08009228 	.word	0x08009228
 8001588:	200003ac 	.word	0x200003ac
 800158c:	200002f0 	.word	0x200002f0
 8001590:	0800923c 	.word	0x0800923c
 8001594:	200003d4 	.word	0x200003d4
 8001598:	0800924c 	.word	0x0800924c
 800159c:	200003fc 	.word	0x200003fc
 80015a0:	40021000 	.word	0x40021000
 80015a4:	200003a0 	.word	0x200003a0
 80015a8:	40020400 	.word	0x40020400
 80015ac:	00000000 	.word	0x00000000

080015b0 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_2){
 80015ba:	88fb      	ldrh	r3, [r7, #6]
 80015bc:	2b04      	cmp	r3, #4
 80015be:	d104      	bne.n	80015ca <HAL_GPIO_EXTI_Callback+0x1a>
        pulse_count++;
 80015c0:	4b1b      	ldr	r3, [pc, #108]	; (8001630 <HAL_GPIO_EXTI_Callback+0x80>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	3301      	adds	r3, #1
 80015c6:	4a1a      	ldr	r2, [pc, #104]	; (8001630 <HAL_GPIO_EXTI_Callback+0x80>)
 80015c8:	6013      	str	r3, [r2, #0]
    }
    flow_rate = (pulse_count / 5880.0);
 80015ca:	4b19      	ldr	r3, [pc, #100]	; (8001630 <HAL_GPIO_EXTI_Callback+0x80>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7fe ff98 	bl	8000504 <__aeabi_ui2d>
 80015d4:	a314      	add	r3, pc, #80	; (adr r3, 8001628 <HAL_GPIO_EXTI_Callback+0x78>)
 80015d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015da:	f7ff f937 	bl	800084c <__aeabi_ddiv>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4610      	mov	r0, r2
 80015e4:	4619      	mov	r1, r3
 80015e6:	f7ff fadf 	bl	8000ba8 <__aeabi_d2f>
 80015ea:	4603      	mov	r3, r0
 80015ec:	4a11      	ldr	r2, [pc, #68]	; (8001634 <HAL_GPIO_EXTI_Callback+0x84>)
 80015ee:	6013      	str	r3, [r2, #0]
    sprintf(LuuLuongNuoc, "Water Flow: %.3f\n", flow_rate);
 80015f0:	4b10      	ldr	r3, [pc, #64]	; (8001634 <HAL_GPIO_EXTI_Callback+0x84>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe ffa7 	bl	8000548 <__aeabi_f2d>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	490e      	ldr	r1, [pc, #56]	; (8001638 <HAL_GPIO_EXTI_Callback+0x88>)
 8001600:	480e      	ldr	r0, [pc, #56]	; (800163c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001602:	f005 fca1 	bl	8006f48 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)LuuLuongNuoc, strlen(LuuLuongNuoc), 100);
 8001606:	480d      	ldr	r0, [pc, #52]	; (800163c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001608:	f7fe fe32 	bl	8000270 <strlen>
 800160c:	4603      	mov	r3, r0
 800160e:	b29a      	uxth	r2, r3
 8001610:	2364      	movs	r3, #100	; 0x64
 8001612:	490a      	ldr	r1, [pc, #40]	; (800163c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001614:	480a      	ldr	r0, [pc, #40]	; (8001640 <HAL_GPIO_EXTI_Callback+0x90>)
 8001616:	f003 fdb0 	bl	800517a <HAL_UART_Transmit>
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	f3af 8000 	nop.w
 8001628:	00000000 	.word	0x00000000
 800162c:	40b6f800 	.word	0x40b6f800
 8001630:	200001f0 	.word	0x200001f0
 8001634:	200001f4 	.word	0x200001f4
 8001638:	0800925c 	.word	0x0800925c
 800163c:	200003c0 	.word	0x200003c0
 8001640:	200002f0 	.word	0x200002f0

08001644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001648:	f000 fe66 	bl	8002318 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800164c:	f000 f830 	bl	80016b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001650:	f000 fa2c 	bl	8001aac <MX_GPIO_Init>
  MX_DMA_Init();
 8001654:	f000 fa02 	bl	8001a5c <MX_DMA_Init>
  MX_ADC1_Init();
 8001658:	f000 f894 	bl	8001784 <MX_ADC1_Init>
  MX_TIM1_Init();
 800165c:	f000 f90e 	bl	800187c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001660:	f000 f9d2 	bl	8001a08 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001664:	2100      	movs	r1, #0
 8001666:	480d      	ldr	r0, [pc, #52]	; (800169c <main+0x58>)
 8001668:	f002 ff0a 	bl	8004480 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800166c:	2104      	movs	r1, #4
 800166e:	480b      	ldr	r0, [pc, #44]	; (800169c <main+0x58>)
 8001670:	f002 ff06 	bl	8004480 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001674:	2108      	movs	r1, #8
 8001676:	4809      	ldr	r0, [pc, #36]	; (800169c <main+0x58>)
 8001678:	f002 ff02 	bl	8004480 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800167c:	210c      	movs	r1, #12
 800167e:	4807      	ldr	r0, [pc, #28]	; (800169c <main+0x58>)
 8001680:	f002 fefe 	bl	8004480 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)data_adc, 4);
 8001684:	2204      	movs	r2, #4
 8001686:	4906      	ldr	r1, [pc, #24]	; (80016a0 <main+0x5c>)
 8001688:	4806      	ldr	r0, [pc, #24]	; (80016a4 <main+0x60>)
 800168a:	f000 fefb 	bl	8002484 <HAL_ADC_Start_DMA>
  HAL_UART_Receive_DMA(&huart1, (uint8_t*) Rx_data, 11); // Nhn Data
 800168e:	220b      	movs	r2, #11
 8001690:	4905      	ldr	r1, [pc, #20]	; (80016a8 <main+0x64>)
 8001692:	4806      	ldr	r0, [pc, #24]	; (80016ac <main+0x68>)
 8001694:	f003 fe03 	bl	800529e <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001698:	e7fe      	b.n	8001698 <main+0x54>
 800169a:	bf00      	nop
 800169c:	200002a8 	.word	0x200002a8
 80016a0:	20000398 	.word	0x20000398
 80016a4:	20000200 	.word	0x20000200
 80016a8:	200003a0 	.word	0x200003a0
 80016ac:	200002f0 	.word	0x200002f0

080016b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b094      	sub	sp, #80	; 0x50
 80016b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016b6:	f107 0320 	add.w	r3, r7, #32
 80016ba:	2230      	movs	r2, #48	; 0x30
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f005 fca5 	bl	800700e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c4:	f107 030c 	add.w	r3, r7, #12
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d4:	2300      	movs	r3, #0
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	4b28      	ldr	r3, [pc, #160]	; (800177c <SystemClock_Config+0xcc>)
 80016da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016dc:	4a27      	ldr	r2, [pc, #156]	; (800177c <SystemClock_Config+0xcc>)
 80016de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e2:	6413      	str	r3, [r2, #64]	; 0x40
 80016e4:	4b25      	ldr	r3, [pc, #148]	; (800177c <SystemClock_Config+0xcc>)
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ec:	60bb      	str	r3, [r7, #8]
 80016ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016f0:	2300      	movs	r3, #0
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	4b22      	ldr	r3, [pc, #136]	; (8001780 <SystemClock_Config+0xd0>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a21      	ldr	r2, [pc, #132]	; (8001780 <SystemClock_Config+0xd0>)
 80016fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016fe:	6013      	str	r3, [r2, #0]
 8001700:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <SystemClock_Config+0xd0>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800170c:	2301      	movs	r3, #1
 800170e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001710:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001714:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001716:	2302      	movs	r3, #2
 8001718:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800171a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800171e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001720:	2308      	movs	r3, #8
 8001722:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001724:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001728:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800172a:	2302      	movs	r3, #2
 800172c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800172e:	2304      	movs	r3, #4
 8001730:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001732:	f107 0320 	add.w	r3, r7, #32
 8001736:	4618      	mov	r0, r3
 8001738:	f002 f962 	bl	8003a00 <HAL_RCC_OscConfig>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001742:	f000 fad9 	bl	8001cf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001746:	230f      	movs	r3, #15
 8001748:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800174a:	2302      	movs	r3, #2
 800174c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800174e:	2300      	movs	r3, #0
 8001750:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001752:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001756:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001758:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800175c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800175e:	f107 030c 	add.w	r3, r7, #12
 8001762:	2105      	movs	r1, #5
 8001764:	4618      	mov	r0, r3
 8001766:	f002 fbc3 	bl	8003ef0 <HAL_RCC_ClockConfig>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001770:	f000 fac2 	bl	8001cf8 <Error_Handler>
  }
}
 8001774:	bf00      	nop
 8001776:	3750      	adds	r7, #80	; 0x50
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40023800 	.word	0x40023800
 8001780:	40007000 	.word	0x40007000

08001784 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800178a:	463b      	mov	r3, r7
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001796:	4b36      	ldr	r3, [pc, #216]	; (8001870 <MX_ADC1_Init+0xec>)
 8001798:	4a36      	ldr	r2, [pc, #216]	; (8001874 <MX_ADC1_Init+0xf0>)
 800179a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800179c:	4b34      	ldr	r3, [pc, #208]	; (8001870 <MX_ADC1_Init+0xec>)
 800179e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017a4:	4b32      	ldr	r3, [pc, #200]	; (8001870 <MX_ADC1_Init+0xec>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80017aa:	4b31      	ldr	r3, [pc, #196]	; (8001870 <MX_ADC1_Init+0xec>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80017b0:	4b2f      	ldr	r3, [pc, #188]	; (8001870 <MX_ADC1_Init+0xec>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017b6:	4b2e      	ldr	r3, [pc, #184]	; (8001870 <MX_ADC1_Init+0xec>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017be:	4b2c      	ldr	r3, [pc, #176]	; (8001870 <MX_ADC1_Init+0xec>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017c4:	4b2a      	ldr	r3, [pc, #168]	; (8001870 <MX_ADC1_Init+0xec>)
 80017c6:	4a2c      	ldr	r2, [pc, #176]	; (8001878 <MX_ADC1_Init+0xf4>)
 80017c8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017ca:	4b29      	ldr	r3, [pc, #164]	; (8001870 <MX_ADC1_Init+0xec>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80017d0:	4b27      	ldr	r3, [pc, #156]	; (8001870 <MX_ADC1_Init+0xec>)
 80017d2:	2204      	movs	r2, #4
 80017d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80017d6:	4b26      	ldr	r3, [pc, #152]	; (8001870 <MX_ADC1_Init+0xec>)
 80017d8:	2201      	movs	r2, #1
 80017da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017de:	4b24      	ldr	r3, [pc, #144]	; (8001870 <MX_ADC1_Init+0xec>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017e4:	4822      	ldr	r0, [pc, #136]	; (8001870 <MX_ADC1_Init+0xec>)
 80017e6:	f000 fe09 	bl	80023fc <HAL_ADC_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017f0:	f000 fa82 	bl	8001cf8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017f8:	2301      	movs	r3, #1
 80017fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80017fc:	2304      	movs	r3, #4
 80017fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001800:	463b      	mov	r3, r7
 8001802:	4619      	mov	r1, r3
 8001804:	481a      	ldr	r0, [pc, #104]	; (8001870 <MX_ADC1_Init+0xec>)
 8001806:	f000 ff61 	bl	80026cc <HAL_ADC_ConfigChannel>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001810:	f000 fa72 	bl	8001cf8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001814:	2304      	movs	r3, #4
 8001816:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001818:	2302      	movs	r3, #2
 800181a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800181c:	463b      	mov	r3, r7
 800181e:	4619      	mov	r1, r3
 8001820:	4813      	ldr	r0, [pc, #76]	; (8001870 <MX_ADC1_Init+0xec>)
 8001822:	f000 ff53 	bl	80026cc <HAL_ADC_ConfigChannel>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800182c:	f000 fa64 	bl	8001cf8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001830:	2308      	movs	r3, #8
 8001832:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001834:	2303      	movs	r3, #3
 8001836:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001838:	463b      	mov	r3, r7
 800183a:	4619      	mov	r1, r3
 800183c:	480c      	ldr	r0, [pc, #48]	; (8001870 <MX_ADC1_Init+0xec>)
 800183e:	f000 ff45 	bl	80026cc <HAL_ADC_ConfigChannel>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001848:	f000 fa56 	bl	8001cf8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800184c:	230e      	movs	r3, #14
 800184e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001850:	2304      	movs	r3, #4
 8001852:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001854:	463b      	mov	r3, r7
 8001856:	4619      	mov	r1, r3
 8001858:	4805      	ldr	r0, [pc, #20]	; (8001870 <MX_ADC1_Init+0xec>)
 800185a:	f000 ff37 	bl	80026cc <HAL_ADC_ConfigChannel>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001864:	f000 fa48 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001868:	bf00      	nop
 800186a:	3710      	adds	r7, #16
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000200 	.word	0x20000200
 8001874:	40012000 	.word	0x40012000
 8001878:	0f000001 	.word	0x0f000001

0800187c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b096      	sub	sp, #88	; 0x58
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001882:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001890:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800189a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
 80018a8:	611a      	str	r2, [r3, #16]
 80018aa:	615a      	str	r2, [r3, #20]
 80018ac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	2220      	movs	r2, #32
 80018b2:	2100      	movs	r1, #0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f005 fbaa 	bl	800700e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018ba:	4b51      	ldr	r3, [pc, #324]	; (8001a00 <MX_TIM1_Init+0x184>)
 80018bc:	4a51      	ldr	r2, [pc, #324]	; (8001a04 <MX_TIM1_Init+0x188>)
 80018be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2800-1;
 80018c0:	4b4f      	ldr	r3, [pc, #316]	; (8001a00 <MX_TIM1_Init+0x184>)
 80018c2:	f640 22ef 	movw	r2, #2799	; 0xaef
 80018c6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c8:	4b4d      	ldr	r3, [pc, #308]	; (8001a00 <MX_TIM1_Init+0x184>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80018ce:	4b4c      	ldr	r3, [pc, #304]	; (8001a00 <MX_TIM1_Init+0x184>)
 80018d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018d4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d6:	4b4a      	ldr	r3, [pc, #296]	; (8001a00 <MX_TIM1_Init+0x184>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018dc:	4b48      	ldr	r3, [pc, #288]	; (8001a00 <MX_TIM1_Init+0x184>)
 80018de:	2200      	movs	r2, #0
 80018e0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e2:	4b47      	ldr	r3, [pc, #284]	; (8001a00 <MX_TIM1_Init+0x184>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018e8:	4845      	ldr	r0, [pc, #276]	; (8001a00 <MX_TIM1_Init+0x184>)
 80018ea:	f002 fd21 	bl	8004330 <HAL_TIM_Base_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80018f4:	f000 fa00 	bl	8001cf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018fc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001902:	4619      	mov	r1, r3
 8001904:	483e      	ldr	r0, [pc, #248]	; (8001a00 <MX_TIM1_Init+0x184>)
 8001906:	f002 ff45 	bl	8004794 <HAL_TIM_ConfigClockSource>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001910:	f000 f9f2 	bl	8001cf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001914:	483a      	ldr	r0, [pc, #232]	; (8001a00 <MX_TIM1_Init+0x184>)
 8001916:	f002 fd5a 	bl	80043ce <HAL_TIM_PWM_Init>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001920:	f000 f9ea 	bl	8001cf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001924:	2300      	movs	r3, #0
 8001926:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001928:	2300      	movs	r3, #0
 800192a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800192c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001930:	4619      	mov	r1, r3
 8001932:	4833      	ldr	r0, [pc, #204]	; (8001a00 <MX_TIM1_Init+0x184>)
 8001934:	f003 fb06 	bl	8004f44 <HAL_TIMEx_MasterConfigSynchronization>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800193e:	f000 f9db 	bl	8001cf8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001942:	2360      	movs	r3, #96	; 0x60
 8001944:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 450;
 8001946:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 800194a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800194c:	2300      	movs	r3, #0
 800194e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001950:	2300      	movs	r3, #0
 8001952:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001958:	2300      	movs	r3, #0
 800195a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800195c:	2300      	movs	r3, #0
 800195e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001964:	2200      	movs	r2, #0
 8001966:	4619      	mov	r1, r3
 8001968:	4825      	ldr	r0, [pc, #148]	; (8001a00 <MX_TIM1_Init+0x184>)
 800196a:	f002 fe51 	bl	8004610 <HAL_TIM_PWM_ConfigChannel>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001974:	f000 f9c0 	bl	8001cf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800197c:	2204      	movs	r2, #4
 800197e:	4619      	mov	r1, r3
 8001980:	481f      	ldr	r0, [pc, #124]	; (8001a00 <MX_TIM1_Init+0x184>)
 8001982:	f002 fe45 	bl	8004610 <HAL_TIM_PWM_ConfigChannel>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 800198c:	f000 f9b4 	bl	8001cf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001990:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001994:	2208      	movs	r2, #8
 8001996:	4619      	mov	r1, r3
 8001998:	4819      	ldr	r0, [pc, #100]	; (8001a00 <MX_TIM1_Init+0x184>)
 800199a:	f002 fe39 	bl	8004610 <HAL_TIM_PWM_ConfigChannel>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80019a4:	f000 f9a8 	bl	8001cf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ac:	220c      	movs	r2, #12
 80019ae:	4619      	mov	r1, r3
 80019b0:	4813      	ldr	r0, [pc, #76]	; (8001a00 <MX_TIM1_Init+0x184>)
 80019b2:	f002 fe2d 	bl	8004610 <HAL_TIM_PWM_ConfigChannel>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80019bc:	f000 f99c 	bl	8001cf8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019c8:	2300      	movs	r3, #0
 80019ca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019cc:	2300      	movs	r3, #0
 80019ce:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019d8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019da:	2300      	movs	r3, #0
 80019dc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019de:	1d3b      	adds	r3, r7, #4
 80019e0:	4619      	mov	r1, r3
 80019e2:	4807      	ldr	r0, [pc, #28]	; (8001a00 <MX_TIM1_Init+0x184>)
 80019e4:	f003 fb2a 	bl	800503c <HAL_TIMEx_ConfigBreakDeadTime>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 80019ee:	f000 f983 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019f2:	4803      	ldr	r0, [pc, #12]	; (8001a00 <MX_TIM1_Init+0x184>)
 80019f4:	f000 fa80 	bl	8001ef8 <HAL_TIM_MspPostInit>

}
 80019f8:	bf00      	nop
 80019fa:	3758      	adds	r7, #88	; 0x58
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	200002a8 	.word	0x200002a8
 8001a04:	40010000 	.word	0x40010000

08001a08 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a0e:	4a12      	ldr	r2, [pc, #72]	; (8001a58 <MX_USART1_UART_Init+0x50>)
 8001a10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a14:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001a18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a26:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a2c:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a2e:	220c      	movs	r2, #12
 8001a30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a32:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a3e:	4805      	ldr	r0, [pc, #20]	; (8001a54 <MX_USART1_UART_Init+0x4c>)
 8001a40:	f003 fb4e 	bl	80050e0 <HAL_UART_Init>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a4a:	f000 f955 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	200002f0 	.word	0x200002f0
 8001a58:	40011000 	.word	0x40011000

08001a5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	4b10      	ldr	r3, [pc, #64]	; (8001aa8 <MX_DMA_Init+0x4c>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a0f      	ldr	r2, [pc, #60]	; (8001aa8 <MX_DMA_Init+0x4c>)
 8001a6c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <MX_DMA_Init+0x4c>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	2038      	movs	r0, #56	; 0x38
 8001a84:	f001 f99d 	bl	8002dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001a88:	2038      	movs	r0, #56	; 0x38
 8001a8a:	f001 f9b6 	bl	8002dfa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2100      	movs	r1, #0
 8001a92:	203a      	movs	r0, #58	; 0x3a
 8001a94:	f001 f995 	bl	8002dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a98:	203a      	movs	r0, #58	; 0x3a
 8001a9a:	f001 f9ae 	bl	8002dfa <HAL_NVIC_EnableIRQ>

}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40023800 	.word	0x40023800

08001aac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08c      	sub	sp, #48	; 0x30
 8001ab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab2:	f107 031c 	add.w	r3, r7, #28
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]
 8001abc:	609a      	str	r2, [r3, #8]
 8001abe:	60da      	str	r2, [r3, #12]
 8001ac0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61bb      	str	r3, [r7, #24]
 8001ac6:	4b86      	ldr	r3, [pc, #536]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	4a85      	ldr	r2, [pc, #532]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001acc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad2:	4b83      	ldr	r3, [pc, #524]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ada:	61bb      	str	r3, [r7, #24]
 8001adc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	4b7f      	ldr	r3, [pc, #508]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	4a7e      	ldr	r2, [pc, #504]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001ae8:	f043 0304 	orr.w	r3, r3, #4
 8001aec:	6313      	str	r3, [r2, #48]	; 0x30
 8001aee:	4b7c      	ldr	r3, [pc, #496]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	f003 0304 	and.w	r3, r3, #4
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	613b      	str	r3, [r7, #16]
 8001afe:	4b78      	ldr	r3, [pc, #480]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4a77      	ldr	r2, [pc, #476]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0a:	4b75      	ldr	r3, [pc, #468]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	613b      	str	r3, [r7, #16]
 8001b14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	4b71      	ldr	r3, [pc, #452]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	4a70      	ldr	r2, [pc, #448]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b20:	f043 0302 	orr.w	r3, r3, #2
 8001b24:	6313      	str	r3, [r2, #48]	; 0x30
 8001b26:	4b6e      	ldr	r3, [pc, #440]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	60bb      	str	r3, [r7, #8]
 8001b36:	4b6a      	ldr	r3, [pc, #424]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	4a69      	ldr	r2, [pc, #420]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b3c:	f043 0310 	orr.w	r3, r3, #16
 8001b40:	6313      	str	r3, [r2, #48]	; 0x30
 8001b42:	4b67      	ldr	r3, [pc, #412]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	f003 0310 	and.w	r3, r3, #16
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	607b      	str	r3, [r7, #4]
 8001b52:	4b63      	ldr	r3, [pc, #396]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	4a62      	ldr	r2, [pc, #392]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b58:	f043 0308 	orr.w	r3, r3, #8
 8001b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b5e:	4b60      	ldr	r3, [pc, #384]	; (8001ce0 <MX_GPIO_Init+0x234>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	f003 0308 	and.w	r3, r3, #8
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	21c0      	movs	r1, #192	; 0xc0
 8001b6e:	485d      	ldr	r0, [pc, #372]	; (8001ce4 <MX_GPIO_Init+0x238>)
 8001b70:	f001 ff14 	bl	800399c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001b74:	2200      	movs	r2, #0
 8001b76:	f241 4103 	movw	r1, #5123	; 0x1403
 8001b7a:	485b      	ldr	r0, [pc, #364]	; (8001ce8 <MX_GPIO_Init+0x23c>)
 8001b7c:	f001 ff0e 	bl	800399c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001b80:	2200      	movs	r2, #0
 8001b82:	21ff      	movs	r1, #255	; 0xff
 8001b84:	4859      	ldr	r0, [pc, #356]	; (8001cec <MX_GPIO_Init+0x240>)
 8001b86:	f001 ff09 	bl	800399c <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001b8a:	f240 230f 	movw	r3, #527	; 0x20f
 8001b8e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b90:	2300      	movs	r3, #0
 8001b92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b94:	2301      	movs	r3, #1
 8001b96:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b98:	f107 031c 	add.w	r3, r7, #28
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4854      	ldr	r0, [pc, #336]	; (8001cf0 <MX_GPIO_Init+0x244>)
 8001ba0:	f001 fd48 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5;
 8001ba4:	232a      	movs	r3, #42	; 0x2a
 8001ba6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb0:	f107 031c 	add.w	r3, r7, #28
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	484b      	ldr	r0, [pc, #300]	; (8001ce4 <MX_GPIO_Init+0x238>)
 8001bb8:	f001 fd3c 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bbc:	2304      	movs	r3, #4
 8001bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bc0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001bc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bca:	f107 031c 	add.w	r3, r7, #28
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4844      	ldr	r0, [pc, #272]	; (8001ce4 <MX_GPIO_Init+0x238>)
 8001bd2:	f001 fd2f 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bd6:	23c0      	movs	r3, #192	; 0xc0
 8001bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be2:	2300      	movs	r3, #0
 8001be4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be6:	f107 031c 	add.w	r3, r7, #28
 8001bea:	4619      	mov	r1, r3
 8001bec:	483d      	ldr	r0, [pc, #244]	; (8001ce4 <MX_GPIO_Init+0x238>)
 8001bee:	f001 fd21 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001bf2:	2320      	movs	r3, #32
 8001bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bfe:	f107 031c 	add.w	r3, r7, #28
 8001c02:	4619      	mov	r1, r3
 8001c04:	483a      	ldr	r0, [pc, #232]	; (8001cf0 <MX_GPIO_Init+0x244>)
 8001c06:	f001 fd15 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001c0a:	230a      	movs	r3, #10
 8001c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c16:	f107 031c 	add.w	r3, r7, #28
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4835      	ldr	r0, [pc, #212]	; (8001cf4 <MX_GPIO_Init+0x248>)
 8001c1e:	f001 fd09 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_15;
 8001c22:	f248 1380 	movw	r3, #33152	; 0x8180
 8001c26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c30:	f107 031c 	add.w	r3, r7, #28
 8001c34:	4619      	mov	r1, r3
 8001c36:	482c      	ldr	r0, [pc, #176]	; (8001ce8 <MX_GPIO_Init+0x23c>)
 8001c38:	f001 fcfc 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001c3c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c42:	2301      	movs	r3, #1
 8001c44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c4e:	f107 031c 	add.w	r3, r7, #28
 8001c52:	4619      	mov	r1, r3
 8001c54:	4824      	ldr	r0, [pc, #144]	; (8001ce8 <MX_GPIO_Init+0x23c>)
 8001c56:	f001 fced 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB5 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8001c5a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001c5e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c60:	2300      	movs	r3, #0
 8001c62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c64:	2301      	movs	r3, #1
 8001c66:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c68:	f107 031c 	add.w	r3, r7, #28
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4821      	ldr	r0, [pc, #132]	; (8001cf4 <MX_GPIO_Init+0x248>)
 8001c70:	f001 fce0 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c82:	f107 031c 	add.w	r3, r7, #28
 8001c86:	4619      	mov	r1, r3
 8001c88:	4816      	ldr	r0, [pc, #88]	; (8001ce4 <MX_GPIO_Init+0x238>)
 8001c8a:	f001 fcd3 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001c8e:	23ff      	movs	r3, #255	; 0xff
 8001c90:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c92:	2301      	movs	r3, #1
 8001c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c9e:	f107 031c 	add.w	r3, r7, #28
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4811      	ldr	r0, [pc, #68]	; (8001cec <MX_GPIO_Init+0x240>)
 8001ca6:	f001 fcc5 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001caa:	2303      	movs	r3, #3
 8001cac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cba:	f107 031c 	add.w	r3, r7, #28
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4809      	ldr	r0, [pc, #36]	; (8001ce8 <MX_GPIO_Init+0x23c>)
 8001cc2:	f001 fcb7 	bl	8003634 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2100      	movs	r1, #0
 8001cca:	2008      	movs	r0, #8
 8001ccc:	f001 f879 	bl	8002dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001cd0:	2008      	movs	r0, #8
 8001cd2:	f001 f892 	bl	8002dfa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cd6:	bf00      	nop
 8001cd8:	3730      	adds	r7, #48	; 0x30
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	40020000 	.word	0x40020000
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40020c00 	.word	0x40020c00
 8001cf0:	40020800 	.word	0x40020800
 8001cf4:	40020400 	.word	0x40020400

08001cf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cfc:	b672      	cpsid	i
}
 8001cfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d00:	e7fe      	b.n	8001d00 <Error_Handler+0x8>
	...

08001d04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	607b      	str	r3, [r7, #4]
 8001d0e:	4b10      	ldr	r3, [pc, #64]	; (8001d50 <HAL_MspInit+0x4c>)
 8001d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d12:	4a0f      	ldr	r2, [pc, #60]	; (8001d50 <HAL_MspInit+0x4c>)
 8001d14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d18:	6453      	str	r3, [r2, #68]	; 0x44
 8001d1a:	4b0d      	ldr	r3, [pc, #52]	; (8001d50 <HAL_MspInit+0x4c>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	603b      	str	r3, [r7, #0]
 8001d2a:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <HAL_MspInit+0x4c>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	4a08      	ldr	r2, [pc, #32]	; (8001d50 <HAL_MspInit+0x4c>)
 8001d30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d34:	6413      	str	r3, [r2, #64]	; 0x40
 8001d36:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <HAL_MspInit+0x4c>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	40023800 	.word	0x40023800

08001d54 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08c      	sub	sp, #48	; 0x30
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 031c 	add.w	r3, r7, #28
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a49      	ldr	r2, [pc, #292]	; (8001e98 <HAL_ADC_MspInit+0x144>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	f040 808c 	bne.w	8001e90 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61bb      	str	r3, [r7, #24]
 8001d7c:	4b47      	ldr	r3, [pc, #284]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d80:	4a46      	ldr	r2, [pc, #280]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001d82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d86:	6453      	str	r3, [r2, #68]	; 0x44
 8001d88:	4b44      	ldr	r3, [pc, #272]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d90:	61bb      	str	r3, [r7, #24]
 8001d92:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	4b40      	ldr	r3, [pc, #256]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9c:	4a3f      	ldr	r2, [pc, #252]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	6313      	str	r3, [r2, #48]	; 0x30
 8001da4:	4b3d      	ldr	r3, [pc, #244]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001db0:	2300      	movs	r3, #0
 8001db2:	613b      	str	r3, [r7, #16]
 8001db4:	4b39      	ldr	r3, [pc, #228]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db8:	4a38      	ldr	r2, [pc, #224]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001dba:	f043 0304 	orr.w	r3, r3, #4
 8001dbe:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc0:	4b36      	ldr	r3, [pc, #216]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	4b32      	ldr	r3, [pc, #200]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd4:	4a31      	ldr	r2, [pc, #196]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001dd6:	f043 0302 	orr.w	r3, r3, #2
 8001dda:	6313      	str	r3, [r2, #48]	; 0x30
 8001ddc:	4b2f      	ldr	r3, [pc, #188]	; (8001e9c <HAL_ADC_MspInit+0x148>)
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8001de8:	2311      	movs	r3, #17
 8001dea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dec:	2303      	movs	r3, #3
 8001dee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df4:	f107 031c 	add.w	r3, r7, #28
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4829      	ldr	r0, [pc, #164]	; (8001ea0 <HAL_ADC_MspInit+0x14c>)
 8001dfc:	f001 fc1a 	bl	8003634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e00:	2310      	movs	r3, #16
 8001e02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e04:	2303      	movs	r3, #3
 8001e06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e0c:	f107 031c 	add.w	r3, r7, #28
 8001e10:	4619      	mov	r1, r3
 8001e12:	4824      	ldr	r0, [pc, #144]	; (8001ea4 <HAL_ADC_MspInit+0x150>)
 8001e14:	f001 fc0e 	bl	8003634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e24:	f107 031c 	add.w	r3, r7, #28
 8001e28:	4619      	mov	r1, r3
 8001e2a:	481f      	ldr	r0, [pc, #124]	; (8001ea8 <HAL_ADC_MspInit+0x154>)
 8001e2c:	f001 fc02 	bl	8003634 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001e30:	4b1e      	ldr	r3, [pc, #120]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e32:	4a1f      	ldr	r2, [pc, #124]	; (8001eb0 <HAL_ADC_MspInit+0x15c>)
 8001e34:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001e36:	4b1d      	ldr	r3, [pc, #116]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e3c:	4b1b      	ldr	r3, [pc, #108]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e42:	4b1a      	ldr	r3, [pc, #104]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e48:	4b18      	ldr	r3, [pc, #96]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e4e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e50:	4b16      	ldr	r3, [pc, #88]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e56:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e58:	4b14      	ldr	r3, [pc, #80]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e5e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e60:	4b12      	ldr	r3, [pc, #72]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e66:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e68:	4b10      	ldr	r3, [pc, #64]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e6e:	4b0f      	ldr	r3, [pc, #60]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e74:	480d      	ldr	r0, [pc, #52]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e76:	f000 ffdb 	bl	8002e30 <HAL_DMA_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8001e80:	f7ff ff3a 	bl	8001cf8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a09      	ldr	r2, [pc, #36]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e88:	639a      	str	r2, [r3, #56]	; 0x38
 8001e8a:	4a08      	ldr	r2, [pc, #32]	; (8001eac <HAL_ADC_MspInit+0x158>)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e90:	bf00      	nop
 8001e92:	3730      	adds	r7, #48	; 0x30
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40012000 	.word	0x40012000
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	40020800 	.word	0x40020800
 8001ea8:	40020400 	.word	0x40020400
 8001eac:	20000248 	.word	0x20000248
 8001eb0:	40026410 	.word	0x40026410

08001eb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0b      	ldr	r2, [pc, #44]	; (8001ef0 <HAL_TIM_Base_MspInit+0x3c>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d10d      	bne.n	8001ee2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	4b0a      	ldr	r3, [pc, #40]	; (8001ef4 <HAL_TIM_Base_MspInit+0x40>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	4a09      	ldr	r2, [pc, #36]	; (8001ef4 <HAL_TIM_Base_MspInit+0x40>)
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ed6:	4b07      	ldr	r3, [pc, #28]	; (8001ef4 <HAL_TIM_Base_MspInit+0x40>)
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001ee2:	bf00      	nop
 8001ee4:	3714      	adds	r7, #20
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	40010000 	.word	0x40010000
 8001ef4:	40023800 	.word	0x40023800

08001ef8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b088      	sub	sp, #32
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 030c 	add.w	r3, r7, #12
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a12      	ldr	r2, [pc, #72]	; (8001f60 <HAL_TIM_MspPostInit+0x68>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d11e      	bne.n	8001f58 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60bb      	str	r3, [r7, #8]
 8001f1e:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <HAL_TIM_MspPostInit+0x6c>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	4a10      	ldr	r2, [pc, #64]	; (8001f64 <HAL_TIM_MspPostInit+0x6c>)
 8001f24:	f043 0310 	orr.w	r3, r3, #16
 8001f28:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <HAL_TIM_MspPostInit+0x6c>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	f003 0310 	and.w	r3, r3, #16
 8001f32:	60bb      	str	r3, [r7, #8]
 8001f34:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001f36:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8001f3a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f4c:	f107 030c 	add.w	r3, r7, #12
 8001f50:	4619      	mov	r1, r3
 8001f52:	4805      	ldr	r0, [pc, #20]	; (8001f68 <HAL_TIM_MspPostInit+0x70>)
 8001f54:	f001 fb6e 	bl	8003634 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f58:	bf00      	nop
 8001f5a:	3720      	adds	r7, #32
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40010000 	.word	0x40010000
 8001f64:	40023800 	.word	0x40023800
 8001f68:	40021000 	.word	0x40021000

08001f6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08a      	sub	sp, #40	; 0x28
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f74:	f107 0314 	add.w	r3, r7, #20
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a35      	ldr	r2, [pc, #212]	; (8002060 <HAL_UART_MspInit+0xf4>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d163      	bne.n	8002056 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	4b34      	ldr	r3, [pc, #208]	; (8002064 <HAL_UART_MspInit+0xf8>)
 8001f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f96:	4a33      	ldr	r2, [pc, #204]	; (8002064 <HAL_UART_MspInit+0xf8>)
 8001f98:	f043 0310 	orr.w	r3, r3, #16
 8001f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f9e:	4b31      	ldr	r3, [pc, #196]	; (8002064 <HAL_UART_MspInit+0xf8>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa2:	f003 0310 	and.w	r3, r3, #16
 8001fa6:	613b      	str	r3, [r7, #16]
 8001fa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	4b2d      	ldr	r3, [pc, #180]	; (8002064 <HAL_UART_MspInit+0xf8>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	4a2c      	ldr	r2, [pc, #176]	; (8002064 <HAL_UART_MspInit+0xf8>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fba:	4b2a      	ldr	r3, [pc, #168]	; (8002064 <HAL_UART_MspInit+0xf8>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001fc6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fd8:	2307      	movs	r3, #7
 8001fda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fdc:	f107 0314 	add.w	r3, r7, #20
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4821      	ldr	r0, [pc, #132]	; (8002068 <HAL_UART_MspInit+0xfc>)
 8001fe4:	f001 fb26 	bl	8003634 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001fe8:	4b20      	ldr	r3, [pc, #128]	; (800206c <HAL_UART_MspInit+0x100>)
 8001fea:	4a21      	ldr	r2, [pc, #132]	; (8002070 <HAL_UART_MspInit+0x104>)
 8001fec:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001fee:	4b1f      	ldr	r3, [pc, #124]	; (800206c <HAL_UART_MspInit+0x100>)
 8001ff0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ff4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ff6:	4b1d      	ldr	r3, [pc, #116]	; (800206c <HAL_UART_MspInit+0x100>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ffc:	4b1b      	ldr	r3, [pc, #108]	; (800206c <HAL_UART_MspInit+0x100>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002002:	4b1a      	ldr	r3, [pc, #104]	; (800206c <HAL_UART_MspInit+0x100>)
 8002004:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002008:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800200a:	4b18      	ldr	r3, [pc, #96]	; (800206c <HAL_UART_MspInit+0x100>)
 800200c:	2200      	movs	r2, #0
 800200e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002010:	4b16      	ldr	r3, [pc, #88]	; (800206c <HAL_UART_MspInit+0x100>)
 8002012:	2200      	movs	r2, #0
 8002014:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <HAL_UART_MspInit+0x100>)
 8002018:	f44f 7280 	mov.w	r2, #256	; 0x100
 800201c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800201e:	4b13      	ldr	r3, [pc, #76]	; (800206c <HAL_UART_MspInit+0x100>)
 8002020:	2200      	movs	r2, #0
 8002022:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002024:	4b11      	ldr	r3, [pc, #68]	; (800206c <HAL_UART_MspInit+0x100>)
 8002026:	2200      	movs	r2, #0
 8002028:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800202a:	4810      	ldr	r0, [pc, #64]	; (800206c <HAL_UART_MspInit+0x100>)
 800202c:	f000 ff00 	bl	8002e30 <HAL_DMA_Init>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002036:	f7ff fe5f 	bl	8001cf8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a0b      	ldr	r2, [pc, #44]	; (800206c <HAL_UART_MspInit+0x100>)
 800203e:	639a      	str	r2, [r3, #56]	; 0x38
 8002040:	4a0a      	ldr	r2, [pc, #40]	; (800206c <HAL_UART_MspInit+0x100>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002046:	2200      	movs	r2, #0
 8002048:	2100      	movs	r1, #0
 800204a:	2025      	movs	r0, #37	; 0x25
 800204c:	f000 feb9 	bl	8002dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002050:	2025      	movs	r0, #37	; 0x25
 8002052:	f000 fed2 	bl	8002dfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002056:	bf00      	nop
 8002058:	3728      	adds	r7, #40	; 0x28
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40011000 	.word	0x40011000
 8002064:	40023800 	.word	0x40023800
 8002068:	40020000 	.word	0x40020000
 800206c:	20000334 	.word	0x20000334
 8002070:	40026440 	.word	0x40026440

08002074 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002078:	e7fe      	b.n	8002078 <NMI_Handler+0x4>

0800207a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800207a:	b480      	push	{r7}
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800207e:	e7fe      	b.n	800207e <HardFault_Handler+0x4>

08002080 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002084:	e7fe      	b.n	8002084 <MemManage_Handler+0x4>

08002086 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002086:	b480      	push	{r7}
 8002088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800208a:	e7fe      	b.n	800208a <BusFault_Handler+0x4>

0800208c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002090:	e7fe      	b.n	8002090 <UsageFault_Handler+0x4>

08002092 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002092:	b480      	push	{r7}
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020ae:	b480      	push	{r7}
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020c0:	f000 f97c 	bl	80023bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020c4:	bf00      	nop
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80020cc:	2004      	movs	r0, #4
 80020ce:	f001 fc7f 	bl	80039d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80020d2:	bf00      	nop
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020dc:	4802      	ldr	r0, [pc, #8]	; (80020e8 <USART1_IRQHandler+0x10>)
 80020de:	f003 f90f 	bl	8005300 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	200002f0 	.word	0x200002f0

080020ec <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80020f0:	4802      	ldr	r0, [pc, #8]	; (80020fc <DMA2_Stream0_IRQHandler+0x10>)
 80020f2:	f001 f835 	bl	8003160 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000248 	.word	0x20000248

08002100 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002104:	4802      	ldr	r0, [pc, #8]	; (8002110 <DMA2_Stream2_IRQHandler+0x10>)
 8002106:	f001 f82b 	bl	8003160 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000334 	.word	0x20000334

08002114 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  return 1;
 8002118:	2301      	movs	r3, #1
}
 800211a:	4618      	mov	r0, r3
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <_kill>:

int _kill(int pid, int sig)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800212e:	f004 ffc1 	bl	80070b4 <__errno>
 8002132:	4603      	mov	r3, r0
 8002134:	2216      	movs	r2, #22
 8002136:	601a      	str	r2, [r3, #0]
  return -1;
 8002138:	f04f 33ff 	mov.w	r3, #4294967295
}
 800213c:	4618      	mov	r0, r3
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <_exit>:

void _exit (int status)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800214c:	f04f 31ff 	mov.w	r1, #4294967295
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f7ff ffe7 	bl	8002124 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002156:	e7fe      	b.n	8002156 <_exit+0x12>

08002158 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	e00a      	b.n	8002180 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800216a:	f3af 8000 	nop.w
 800216e:	4601      	mov	r1, r0
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	1c5a      	adds	r2, r3, #1
 8002174:	60ba      	str	r2, [r7, #8]
 8002176:	b2ca      	uxtb	r2, r1
 8002178:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	3301      	adds	r3, #1
 800217e:	617b      	str	r3, [r7, #20]
 8002180:	697a      	ldr	r2, [r7, #20]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	429a      	cmp	r2, r3
 8002186:	dbf0      	blt.n	800216a <_read+0x12>
  }

  return len;
 8002188:	687b      	ldr	r3, [r7, #4]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b086      	sub	sp, #24
 8002196:	af00      	add	r7, sp, #0
 8002198:	60f8      	str	r0, [r7, #12]
 800219a:	60b9      	str	r1, [r7, #8]
 800219c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800219e:	2300      	movs	r3, #0
 80021a0:	617b      	str	r3, [r7, #20]
 80021a2:	e009      	b.n	80021b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	1c5a      	adds	r2, r3, #1
 80021a8:	60ba      	str	r2, [r7, #8]
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	3301      	adds	r3, #1
 80021b6:	617b      	str	r3, [r7, #20]
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	429a      	cmp	r2, r3
 80021be:	dbf1      	blt.n	80021a4 <_write+0x12>
  }
  return len;
 80021c0:	687b      	ldr	r3, [r7, #4]
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3718      	adds	r7, #24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <_close>:

int _close(int file)
{
 80021ca:	b480      	push	{r7}
 80021cc:	b083      	sub	sp, #12
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021e2:	b480      	push	{r7}
 80021e4:	b083      	sub	sp, #12
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
 80021ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021f2:	605a      	str	r2, [r3, #4]
  return 0;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <_isatty>:

int _isatty(int file)
{
 8002202:	b480      	push	{r7}
 8002204:	b083      	sub	sp, #12
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800220a:	2301      	movs	r3, #1
}
 800220c:	4618      	mov	r0, r3
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
	...

08002234 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800223c:	4a14      	ldr	r2, [pc, #80]	; (8002290 <_sbrk+0x5c>)
 800223e:	4b15      	ldr	r3, [pc, #84]	; (8002294 <_sbrk+0x60>)
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002248:	4b13      	ldr	r3, [pc, #76]	; (8002298 <_sbrk+0x64>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d102      	bne.n	8002256 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002250:	4b11      	ldr	r3, [pc, #68]	; (8002298 <_sbrk+0x64>)
 8002252:	4a12      	ldr	r2, [pc, #72]	; (800229c <_sbrk+0x68>)
 8002254:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002256:	4b10      	ldr	r3, [pc, #64]	; (8002298 <_sbrk+0x64>)
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4413      	add	r3, r2
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	429a      	cmp	r2, r3
 8002262:	d207      	bcs.n	8002274 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002264:	f004 ff26 	bl	80070b4 <__errno>
 8002268:	4603      	mov	r3, r0
 800226a:	220c      	movs	r2, #12
 800226c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800226e:	f04f 33ff 	mov.w	r3, #4294967295
 8002272:	e009      	b.n	8002288 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002274:	4b08      	ldr	r3, [pc, #32]	; (8002298 <_sbrk+0x64>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800227a:	4b07      	ldr	r3, [pc, #28]	; (8002298 <_sbrk+0x64>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	4a05      	ldr	r2, [pc, #20]	; (8002298 <_sbrk+0x64>)
 8002284:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002286:	68fb      	ldr	r3, [r7, #12]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3718      	adds	r7, #24
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	20020000 	.word	0x20020000
 8002294:	00000400 	.word	0x00000400
 8002298:	20000410 	.word	0x20000410
 800229c:	20000568 	.word	0x20000568

080022a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022a4:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <SystemInit+0x20>)
 80022a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022aa:	4a05      	ldr	r2, [pc, #20]	; (80022c0 <SystemInit+0x20>)
 80022ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	e000ed00 	.word	0xe000ed00

080022c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022c8:	480d      	ldr	r0, [pc, #52]	; (8002300 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80022ca:	490e      	ldr	r1, [pc, #56]	; (8002304 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80022cc:	4a0e      	ldr	r2, [pc, #56]	; (8002308 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d0:	e002      	b.n	80022d8 <LoopCopyDataInit>

080022d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d6:	3304      	adds	r3, #4

080022d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022dc:	d3f9      	bcc.n	80022d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022de:	4a0b      	ldr	r2, [pc, #44]	; (800230c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80022e0:	4c0b      	ldr	r4, [pc, #44]	; (8002310 <LoopFillZerobss+0x26>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e4:	e001      	b.n	80022ea <LoopFillZerobss>

080022e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e8:	3204      	adds	r2, #4

080022ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022ec:	d3fb      	bcc.n	80022e6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022ee:	f7ff ffd7 	bl	80022a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022f2:	f004 fee5 	bl	80070c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022f6:	f7ff f9a5 	bl	8001644 <main>
  bx  lr    
 80022fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002304:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002308:	08009614 	.word	0x08009614
  ldr r2, =_sbss
 800230c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002310:	20000564 	.word	0x20000564

08002314 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002314:	e7fe      	b.n	8002314 <ADC_IRQHandler>
	...

08002318 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800231c:	4b0e      	ldr	r3, [pc, #56]	; (8002358 <HAL_Init+0x40>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0d      	ldr	r2, [pc, #52]	; (8002358 <HAL_Init+0x40>)
 8002322:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002326:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002328:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <HAL_Init+0x40>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <HAL_Init+0x40>)
 800232e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002332:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002334:	4b08      	ldr	r3, [pc, #32]	; (8002358 <HAL_Init+0x40>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a07      	ldr	r2, [pc, #28]	; (8002358 <HAL_Init+0x40>)
 800233a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800233e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002340:	2003      	movs	r0, #3
 8002342:	f000 fd33 	bl	8002dac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002346:	200f      	movs	r0, #15
 8002348:	f000 f808 	bl	800235c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800234c:	f7ff fcda 	bl	8001d04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40023c00 	.word	0x40023c00

0800235c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002364:	4b12      	ldr	r3, [pc, #72]	; (80023b0 <HAL_InitTick+0x54>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <HAL_InitTick+0x58>)
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	4619      	mov	r1, r3
 800236e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002372:	fbb3 f3f1 	udiv	r3, r3, r1
 8002376:	fbb2 f3f3 	udiv	r3, r2, r3
 800237a:	4618      	mov	r0, r3
 800237c:	f000 fd4b 	bl	8002e16 <HAL_SYSTICK_Config>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e00e      	b.n	80023a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2b0f      	cmp	r3, #15
 800238e:	d80a      	bhi.n	80023a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002390:	2200      	movs	r2, #0
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	f04f 30ff 	mov.w	r0, #4294967295
 8002398:	f000 fd13 	bl	8002dc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800239c:	4a06      	ldr	r2, [pc, #24]	; (80023b8 <HAL_InitTick+0x5c>)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
 80023a4:	e000      	b.n	80023a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	20000000 	.word	0x20000000
 80023b4:	20000008 	.word	0x20000008
 80023b8:	20000004 	.word	0x20000004

080023bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c0:	4b06      	ldr	r3, [pc, #24]	; (80023dc <HAL_IncTick+0x20>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	461a      	mov	r2, r3
 80023c6:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <HAL_IncTick+0x24>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4413      	add	r3, r2
 80023cc:	4a04      	ldr	r2, [pc, #16]	; (80023e0 <HAL_IncTick+0x24>)
 80023ce:	6013      	str	r3, [r2, #0]
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	20000008 	.word	0x20000008
 80023e0:	20000414 	.word	0x20000414

080023e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  return uwTick;
 80023e8:	4b03      	ldr	r3, [pc, #12]	; (80023f8 <HAL_GetTick+0x14>)
 80023ea:	681b      	ldr	r3, [r3, #0]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	20000414 	.word	0x20000414

080023fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002404:	2300      	movs	r3, #0
 8002406:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d101      	bne.n	8002412 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e033      	b.n	800247a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	2b00      	cmp	r3, #0
 8002418:	d109      	bne.n	800242e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f7ff fc9a 	bl	8001d54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002432:	f003 0310 	and.w	r3, r3, #16
 8002436:	2b00      	cmp	r3, #0
 8002438:	d118      	bne.n	800246c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002442:	f023 0302 	bic.w	r3, r3, #2
 8002446:	f043 0202 	orr.w	r2, r3, #2
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 fa5e 	bl	8002910 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245e:	f023 0303 	bic.w	r3, r3, #3
 8002462:	f043 0201 	orr.w	r2, r3, #1
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	641a      	str	r2, [r3, #64]	; 0x40
 800246a:	e001      	b.n	8002470 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002478:	7bfb      	ldrb	r3, [r7, #15]
}
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002490:	2300      	movs	r3, #0
 8002492:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800249a:	2b01      	cmp	r3, #1
 800249c:	d101      	bne.n	80024a2 <HAL_ADC_Start_DMA+0x1e>
 800249e:	2302      	movs	r3, #2
 80024a0:	e0e9      	b.n	8002676 <HAL_ADC_Start_DMA+0x1f2>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d018      	beq.n	80024ea <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0201 	orr.w	r2, r2, #1
 80024c6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024c8:	4b6d      	ldr	r3, [pc, #436]	; (8002680 <HAL_ADC_Start_DMA+0x1fc>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a6d      	ldr	r2, [pc, #436]	; (8002684 <HAL_ADC_Start_DMA+0x200>)
 80024ce:	fba2 2303 	umull	r2, r3, r2, r3
 80024d2:	0c9a      	lsrs	r2, r3, #18
 80024d4:	4613      	mov	r3, r2
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4413      	add	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024dc:	e002      	b.n	80024e4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	3b01      	subs	r3, #1
 80024e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f9      	bne.n	80024de <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024f8:	d107      	bne.n	800250a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002508:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	2b01      	cmp	r3, #1
 8002516:	f040 80a1 	bne.w	800265c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002522:	f023 0301 	bic.w	r3, r3, #1
 8002526:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002538:	2b00      	cmp	r3, #0
 800253a:	d007      	beq.n	800254c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002540:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002544:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002558:	d106      	bne.n	8002568 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255e:	f023 0206 	bic.w	r2, r3, #6
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	645a      	str	r2, [r3, #68]	; 0x44
 8002566:	e002      	b.n	800256e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002576:	4b44      	ldr	r3, [pc, #272]	; (8002688 <HAL_ADC_Start_DMA+0x204>)
 8002578:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800257e:	4a43      	ldr	r2, [pc, #268]	; (800268c <HAL_ADC_Start_DMA+0x208>)
 8002580:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002586:	4a42      	ldr	r2, [pc, #264]	; (8002690 <HAL_ADC_Start_DMA+0x20c>)
 8002588:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800258e:	4a41      	ldr	r2, [pc, #260]	; (8002694 <HAL_ADC_Start_DMA+0x210>)
 8002590:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800259a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80025aa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689a      	ldr	r2, [r3, #8]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025ba:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	334c      	adds	r3, #76	; 0x4c
 80025c6:	4619      	mov	r1, r3
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f000 fcde 	bl	8002f8c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f003 031f 	and.w	r3, r3, #31
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d12a      	bne.n	8002632 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a2d      	ldr	r2, [pc, #180]	; (8002698 <HAL_ADC_Start_DMA+0x214>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d015      	beq.n	8002612 <HAL_ADC_Start_DMA+0x18e>
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a2c      	ldr	r2, [pc, #176]	; (800269c <HAL_ADC_Start_DMA+0x218>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d105      	bne.n	80025fc <HAL_ADC_Start_DMA+0x178>
 80025f0:	4b25      	ldr	r3, [pc, #148]	; (8002688 <HAL_ADC_Start_DMA+0x204>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 031f 	and.w	r3, r3, #31
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d00a      	beq.n	8002612 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a27      	ldr	r2, [pc, #156]	; (80026a0 <HAL_ADC_Start_DMA+0x21c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d136      	bne.n	8002674 <HAL_ADC_Start_DMA+0x1f0>
 8002606:	4b20      	ldr	r3, [pc, #128]	; (8002688 <HAL_ADC_Start_DMA+0x204>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f003 0310 	and.w	r3, r3, #16
 800260e:	2b00      	cmp	r3, #0
 8002610:	d130      	bne.n	8002674 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d129      	bne.n	8002674 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800262e:	609a      	str	r2, [r3, #8]
 8002630:	e020      	b.n	8002674 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a18      	ldr	r2, [pc, #96]	; (8002698 <HAL_ADC_Start_DMA+0x214>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d11b      	bne.n	8002674 <HAL_ADC_Start_DMA+0x1f0>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d114      	bne.n	8002674 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689a      	ldr	r2, [r3, #8]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	e00b      	b.n	8002674 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	f043 0210 	orr.w	r2, r3, #16
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266c:	f043 0201 	orr.w	r2, r3, #1
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000000 	.word	0x20000000
 8002684:	431bde83 	.word	0x431bde83
 8002688:	40012300 	.word	0x40012300
 800268c:	08002b09 	.word	0x08002b09
 8002690:	08002bc3 	.word	0x08002bc3
 8002694:	08002bdf 	.word	0x08002bdf
 8002698:	40012000 	.word	0x40012000
 800269c:	40012100 	.word	0x40012100
 80026a0:	40012200 	.word	0x40012200

080026a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d101      	bne.n	80026e8 <HAL_ADC_ConfigChannel+0x1c>
 80026e4:	2302      	movs	r3, #2
 80026e6:	e105      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x228>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b09      	cmp	r3, #9
 80026f6:	d925      	bls.n	8002744 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68d9      	ldr	r1, [r3, #12]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	b29b      	uxth	r3, r3
 8002704:	461a      	mov	r2, r3
 8002706:	4613      	mov	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	4413      	add	r3, r2
 800270c:	3b1e      	subs	r3, #30
 800270e:	2207      	movs	r2, #7
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43da      	mvns	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	400a      	ands	r2, r1
 800271c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68d9      	ldr	r1, [r3, #12]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	b29b      	uxth	r3, r3
 800272e:	4618      	mov	r0, r3
 8002730:	4603      	mov	r3, r0
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4403      	add	r3, r0
 8002736:	3b1e      	subs	r3, #30
 8002738:	409a      	lsls	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	e022      	b.n	800278a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6919      	ldr	r1, [r3, #16]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	b29b      	uxth	r3, r3
 8002750:	461a      	mov	r2, r3
 8002752:	4613      	mov	r3, r2
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	4413      	add	r3, r2
 8002758:	2207      	movs	r2, #7
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43da      	mvns	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	400a      	ands	r2, r1
 8002766:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6919      	ldr	r1, [r3, #16]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	b29b      	uxth	r3, r3
 8002778:	4618      	mov	r0, r3
 800277a:	4603      	mov	r3, r0
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4403      	add	r3, r0
 8002780:	409a      	lsls	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b06      	cmp	r3, #6
 8002790:	d824      	bhi.n	80027dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	4613      	mov	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	3b05      	subs	r3, #5
 80027a4:	221f      	movs	r2, #31
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43da      	mvns	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	400a      	ands	r2, r1
 80027b2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	b29b      	uxth	r3, r3
 80027c0:	4618      	mov	r0, r3
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	3b05      	subs	r3, #5
 80027ce:	fa00 f203 	lsl.w	r2, r0, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	635a      	str	r2, [r3, #52]	; 0x34
 80027da:	e04c      	b.n	8002876 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	2b0c      	cmp	r3, #12
 80027e2:	d824      	bhi.n	800282e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	4613      	mov	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	4413      	add	r3, r2
 80027f4:	3b23      	subs	r3, #35	; 0x23
 80027f6:	221f      	movs	r2, #31
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43da      	mvns	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	400a      	ands	r2, r1
 8002804:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	b29b      	uxth	r3, r3
 8002812:	4618      	mov	r0, r3
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	4613      	mov	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	3b23      	subs	r3, #35	; 0x23
 8002820:	fa00 f203 	lsl.w	r2, r0, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	430a      	orrs	r2, r1
 800282a:	631a      	str	r2, [r3, #48]	; 0x30
 800282c:	e023      	b.n	8002876 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	3b41      	subs	r3, #65	; 0x41
 8002840:	221f      	movs	r2, #31
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	400a      	ands	r2, r1
 800284e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	b29b      	uxth	r3, r3
 800285c:	4618      	mov	r0, r3
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	3b41      	subs	r3, #65	; 0x41
 800286a:	fa00 f203 	lsl.w	r2, r0, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002876:	4b22      	ldr	r3, [pc, #136]	; (8002900 <HAL_ADC_ConfigChannel+0x234>)
 8002878:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a21      	ldr	r2, [pc, #132]	; (8002904 <HAL_ADC_ConfigChannel+0x238>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d109      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x1cc>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b12      	cmp	r3, #18
 800288a:	d105      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a19      	ldr	r2, [pc, #100]	; (8002904 <HAL_ADC_ConfigChannel+0x238>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d123      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x21e>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2b10      	cmp	r3, #16
 80028a8:	d003      	beq.n	80028b2 <HAL_ADC_ConfigChannel+0x1e6>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b11      	cmp	r3, #17
 80028b0:	d11b      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2b10      	cmp	r3, #16
 80028c4:	d111      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028c6:	4b10      	ldr	r3, [pc, #64]	; (8002908 <HAL_ADC_ConfigChannel+0x23c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a10      	ldr	r2, [pc, #64]	; (800290c <HAL_ADC_ConfigChannel+0x240>)
 80028cc:	fba2 2303 	umull	r2, r3, r2, r3
 80028d0:	0c9a      	lsrs	r2, r3, #18
 80028d2:	4613      	mov	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	4413      	add	r3, r2
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028dc:	e002      	b.n	80028e4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	3b01      	subs	r3, #1
 80028e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f9      	bne.n	80028de <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	40012300 	.word	0x40012300
 8002904:	40012000 	.word	0x40012000
 8002908:	20000000 	.word	0x20000000
 800290c:	431bde83 	.word	0x431bde83

08002910 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002918:	4b79      	ldr	r3, [pc, #484]	; (8002b00 <ADC_Init+0x1f0>)
 800291a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	431a      	orrs	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002944:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	6859      	ldr	r1, [r3, #4]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	691b      	ldr	r3, [r3, #16]
 8002950:	021a      	lsls	r2, r3, #8
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002968:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6859      	ldr	r1, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800298a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6899      	ldr	r1, [r3, #8]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a2:	4a58      	ldr	r2, [pc, #352]	; (8002b04 <ADC_Init+0x1f4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d022      	beq.n	80029ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6899      	ldr	r1, [r3, #8]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	6899      	ldr	r1, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	e00f      	b.n	8002a0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a0c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0202 	bic.w	r2, r2, #2
 8002a1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6899      	ldr	r1, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	7e1b      	ldrb	r3, [r3, #24]
 8002a28:	005a      	lsls	r2, r3, #1
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01b      	beq.n	8002a74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a4a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6859      	ldr	r1, [r3, #4]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a66:	3b01      	subs	r3, #1
 8002a68:	035a      	lsls	r2, r3, #13
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	e007      	b.n	8002a84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a82:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a92:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	051a      	lsls	r2, r3, #20
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ab8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6899      	ldr	r1, [r3, #8]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ac6:	025a      	lsls	r2, r3, #9
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ade:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6899      	ldr	r1, [r3, #8]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	029a      	lsls	r2, r3, #10
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	430a      	orrs	r2, r1
 8002af2:	609a      	str	r2, [r3, #8]
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	40012300 	.word	0x40012300
 8002b04:	0f000001 	.word	0x0f000001

08002b08 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b14:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d13c      	bne.n	8002b9c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d12b      	bne.n	8002b94 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d127      	bne.n	8002b94 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d006      	beq.n	8002b60 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d119      	bne.n	8002b94 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	685a      	ldr	r2, [r3, #4]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0220 	bic.w	r2, r2, #32
 8002b6e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b74:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d105      	bne.n	8002b94 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	f043 0201 	orr.w	r2, r3, #1
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f7fe fa21 	bl	8000fdc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b9a:	e00e      	b.n	8002bba <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba0:	f003 0310 	and.w	r3, r3, #16
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f7ff fd85 	bl	80026b8 <HAL_ADC_ErrorCallback>
}
 8002bae:	e004      	b.n	8002bba <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	4798      	blx	r3
}
 8002bba:	bf00      	nop
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b084      	sub	sp, #16
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bce:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002bd0:	68f8      	ldr	r0, [r7, #12]
 8002bd2:	f7ff fd67 	bl	80026a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bd6:	bf00      	nop
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b084      	sub	sp, #16
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bea:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2240      	movs	r2, #64	; 0x40
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf6:	f043 0204 	orr.w	r2, r3, #4
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f7ff fd5a 	bl	80026b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c04:	bf00      	nop
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c1c:	4b0c      	ldr	r3, [pc, #48]	; (8002c50 <__NVIC_SetPriorityGrouping+0x44>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c28:	4013      	ands	r3, r2
 8002c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c3e:	4a04      	ldr	r2, [pc, #16]	; (8002c50 <__NVIC_SetPriorityGrouping+0x44>)
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	60d3      	str	r3, [r2, #12]
}
 8002c44:	bf00      	nop
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c58:	4b04      	ldr	r3, [pc, #16]	; (8002c6c <__NVIC_GetPriorityGrouping+0x18>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	0a1b      	lsrs	r3, r3, #8
 8002c5e:	f003 0307 	and.w	r3, r3, #7
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	db0b      	blt.n	8002c9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	f003 021f 	and.w	r2, r3, #31
 8002c88:	4907      	ldr	r1, [pc, #28]	; (8002ca8 <__NVIC_EnableIRQ+0x38>)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	2001      	movs	r0, #1
 8002c92:	fa00 f202 	lsl.w	r2, r0, r2
 8002c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	e000e100 	.word	0xe000e100

08002cac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	6039      	str	r1, [r7, #0]
 8002cb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	db0a      	blt.n	8002cd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	490c      	ldr	r1, [pc, #48]	; (8002cf8 <__NVIC_SetPriority+0x4c>)
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	0112      	lsls	r2, r2, #4
 8002ccc:	b2d2      	uxtb	r2, r2
 8002cce:	440b      	add	r3, r1
 8002cd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cd4:	e00a      	b.n	8002cec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	b2da      	uxtb	r2, r3
 8002cda:	4908      	ldr	r1, [pc, #32]	; (8002cfc <__NVIC_SetPriority+0x50>)
 8002cdc:	79fb      	ldrb	r3, [r7, #7]
 8002cde:	f003 030f 	and.w	r3, r3, #15
 8002ce2:	3b04      	subs	r3, #4
 8002ce4:	0112      	lsls	r2, r2, #4
 8002ce6:	b2d2      	uxtb	r2, r2
 8002ce8:	440b      	add	r3, r1
 8002cea:	761a      	strb	r2, [r3, #24]
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	e000e100 	.word	0xe000e100
 8002cfc:	e000ed00 	.word	0xe000ed00

08002d00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b089      	sub	sp, #36	; 0x24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f003 0307 	and.w	r3, r3, #7
 8002d12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	f1c3 0307 	rsb	r3, r3, #7
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	bf28      	it	cs
 8002d1e:	2304      	movcs	r3, #4
 8002d20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3304      	adds	r3, #4
 8002d26:	2b06      	cmp	r3, #6
 8002d28:	d902      	bls.n	8002d30 <NVIC_EncodePriority+0x30>
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	3b03      	subs	r3, #3
 8002d2e:	e000      	b.n	8002d32 <NVIC_EncodePriority+0x32>
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d34:	f04f 32ff 	mov.w	r2, #4294967295
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	43da      	mvns	r2, r3
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	401a      	ands	r2, r3
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d48:	f04f 31ff 	mov.w	r1, #4294967295
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d52:	43d9      	mvns	r1, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d58:	4313      	orrs	r3, r2
         );
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3724      	adds	r7, #36	; 0x24
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
	...

08002d68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3b01      	subs	r3, #1
 8002d74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d78:	d301      	bcc.n	8002d7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e00f      	b.n	8002d9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d7e:	4a0a      	ldr	r2, [pc, #40]	; (8002da8 <SysTick_Config+0x40>)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d86:	210f      	movs	r1, #15
 8002d88:	f04f 30ff 	mov.w	r0, #4294967295
 8002d8c:	f7ff ff8e 	bl	8002cac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d90:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <SysTick_Config+0x40>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d96:	4b04      	ldr	r3, [pc, #16]	; (8002da8 <SysTick_Config+0x40>)
 8002d98:	2207      	movs	r2, #7
 8002d9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	e000e010 	.word	0xe000e010

08002dac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f7ff ff29 	bl	8002c0c <__NVIC_SetPriorityGrouping>
}
 8002dba:	bf00      	nop
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b086      	sub	sp, #24
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	4603      	mov	r3, r0
 8002dca:	60b9      	str	r1, [r7, #8]
 8002dcc:	607a      	str	r2, [r7, #4]
 8002dce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dd4:	f7ff ff3e 	bl	8002c54 <__NVIC_GetPriorityGrouping>
 8002dd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	68b9      	ldr	r1, [r7, #8]
 8002dde:	6978      	ldr	r0, [r7, #20]
 8002de0:	f7ff ff8e 	bl	8002d00 <NVIC_EncodePriority>
 8002de4:	4602      	mov	r2, r0
 8002de6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dea:	4611      	mov	r1, r2
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff ff5d 	bl	8002cac <__NVIC_SetPriority>
}
 8002df2:	bf00      	nop
 8002df4:	3718      	adds	r7, #24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	4603      	mov	r3, r0
 8002e02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff ff31 	bl	8002c70 <__NVIC_EnableIRQ>
}
 8002e0e:	bf00      	nop
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b082      	sub	sp, #8
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f7ff ffa2 	bl	8002d68 <SysTick_Config>
 8002e24:	4603      	mov	r3, r0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3708      	adds	r7, #8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
	...

08002e30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e3c:	f7ff fad2 	bl	80023e4 <HAL_GetTick>
 8002e40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d101      	bne.n	8002e4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e099      	b.n	8002f80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2202      	movs	r2, #2
 8002e50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f022 0201 	bic.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e6c:	e00f      	b.n	8002e8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e6e:	f7ff fab9 	bl	80023e4 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b05      	cmp	r3, #5
 8002e7a:	d908      	bls.n	8002e8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2203      	movs	r2, #3
 8002e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e078      	b.n	8002f80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1e8      	bne.n	8002e6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	4b38      	ldr	r3, [pc, #224]	; (8002f88 <HAL_DMA_Init+0x158>)
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ec6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ed2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eda:	697a      	ldr	r2, [r7, #20]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee4:	2b04      	cmp	r3, #4
 8002ee6:	d107      	bne.n	8002ef8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	697a      	ldr	r2, [r7, #20]
 8002efe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	f023 0307 	bic.w	r3, r3, #7
 8002f0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f14:	697a      	ldr	r2, [r7, #20]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d117      	bne.n	8002f52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00e      	beq.n	8002f52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 fb01 	bl	800353c <DMA_CheckFifoParam>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d008      	beq.n	8002f52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2240      	movs	r2, #64	; 0x40
 8002f44:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e016      	b.n	8002f80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f000 fab8 	bl	80034d0 <DMA_CalcBaseAndBitshift>
 8002f60:	4603      	mov	r3, r0
 8002f62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f68:	223f      	movs	r2, #63	; 0x3f
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3718      	adds	r7, #24
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	f010803f 	.word	0xf010803f

08002f8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
 8002f98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d101      	bne.n	8002fb2 <HAL_DMA_Start_IT+0x26>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e040      	b.n	8003034 <HAL_DMA_Start_IT+0xa8>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d12f      	bne.n	8003026 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2202      	movs	r2, #2
 8002fca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	68b9      	ldr	r1, [r7, #8]
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f000 fa4a 	bl	8003474 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe4:	223f      	movs	r2, #63	; 0x3f
 8002fe6:	409a      	lsls	r2, r3
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f042 0216 	orr.w	r2, r2, #22
 8002ffa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003000:	2b00      	cmp	r3, #0
 8003002:	d007      	beq.n	8003014 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0208 	orr.w	r2, r2, #8
 8003012:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0201 	orr.w	r2, r2, #1
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	e005      	b.n	8003032 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800302e:	2302      	movs	r3, #2
 8003030:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003032:	7dfb      	ldrb	r3, [r7, #23]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003048:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800304a:	f7ff f9cb 	bl	80023e4 <HAL_GetTick>
 800304e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b02      	cmp	r3, #2
 800305a:	d008      	beq.n	800306e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2280      	movs	r2, #128	; 0x80
 8003060:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e052      	b.n	8003114 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0216 	bic.w	r2, r2, #22
 800307c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	695a      	ldr	r2, [r3, #20]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800308c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	2b00      	cmp	r3, #0
 8003094:	d103      	bne.n	800309e <HAL_DMA_Abort+0x62>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800309a:	2b00      	cmp	r3, #0
 800309c:	d007      	beq.n	80030ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0208 	bic.w	r2, r2, #8
 80030ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f022 0201 	bic.w	r2, r2, #1
 80030bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030be:	e013      	b.n	80030e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030c0:	f7ff f990 	bl	80023e4 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b05      	cmp	r3, #5
 80030cc:	d90c      	bls.n	80030e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2220      	movs	r2, #32
 80030d2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2203      	movs	r2, #3
 80030d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e015      	b.n	8003114 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1e4      	bne.n	80030c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fa:	223f      	movs	r2, #63	; 0x3f
 80030fc:	409a      	lsls	r2, r3
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d004      	beq.n	800313a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2280      	movs	r2, #128	; 0x80
 8003134:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e00c      	b.n	8003154 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2205      	movs	r2, #5
 800313e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 0201 	bic.w	r2, r2, #1
 8003150:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	4618      	mov	r0, r3
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800316c:	4b8e      	ldr	r3, [pc, #568]	; (80033a8 <HAL_DMA_IRQHandler+0x248>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a8e      	ldr	r2, [pc, #568]	; (80033ac <HAL_DMA_IRQHandler+0x24c>)
 8003172:	fba2 2303 	umull	r2, r3, r2, r3
 8003176:	0a9b      	lsrs	r3, r3, #10
 8003178:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800318a:	2208      	movs	r2, #8
 800318c:	409a      	lsls	r2, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	4013      	ands	r3, r2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d01a      	beq.n	80031cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0304 	and.w	r3, r3, #4
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d013      	beq.n	80031cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0204 	bic.w	r2, r2, #4
 80031b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b8:	2208      	movs	r2, #8
 80031ba:	409a      	lsls	r2, r3
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c4:	f043 0201 	orr.w	r2, r3, #1
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d0:	2201      	movs	r2, #1
 80031d2:	409a      	lsls	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4013      	ands	r3, r2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d012      	beq.n	8003202 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00b      	beq.n	8003202 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ee:	2201      	movs	r2, #1
 80031f0:	409a      	lsls	r2, r3
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fa:	f043 0202 	orr.w	r2, r3, #2
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003206:	2204      	movs	r2, #4
 8003208:	409a      	lsls	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	4013      	ands	r3, r2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d012      	beq.n	8003238 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00b      	beq.n	8003238 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003224:	2204      	movs	r2, #4
 8003226:	409a      	lsls	r2, r3
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003230:	f043 0204 	orr.w	r2, r3, #4
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323c:	2210      	movs	r2, #16
 800323e:	409a      	lsls	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4013      	ands	r3, r2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d043      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0308 	and.w	r3, r3, #8
 8003252:	2b00      	cmp	r3, #0
 8003254:	d03c      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800325a:	2210      	movs	r2, #16
 800325c:	409a      	lsls	r2, r3
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d018      	beq.n	80032a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d108      	bne.n	8003290 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	2b00      	cmp	r3, #0
 8003284:	d024      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	4798      	blx	r3
 800328e:	e01f      	b.n	80032d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003294:	2b00      	cmp	r3, #0
 8003296:	d01b      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	4798      	blx	r3
 80032a0:	e016      	b.n	80032d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d107      	bne.n	80032c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f022 0208 	bic.w	r2, r2, #8
 80032be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d4:	2220      	movs	r2, #32
 80032d6:	409a      	lsls	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4013      	ands	r3, r2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f000 808f 	beq.w	8003400 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0310 	and.w	r3, r3, #16
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 8087 	beq.w	8003400 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032f6:	2220      	movs	r2, #32
 80032f8:	409a      	lsls	r2, r3
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b05      	cmp	r3, #5
 8003308:	d136      	bne.n	8003378 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0216 	bic.w	r2, r2, #22
 8003318:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	695a      	ldr	r2, [r3, #20]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003328:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	2b00      	cmp	r3, #0
 8003330:	d103      	bne.n	800333a <HAL_DMA_IRQHandler+0x1da>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003336:	2b00      	cmp	r3, #0
 8003338:	d007      	beq.n	800334a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0208 	bic.w	r2, r2, #8
 8003348:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800334e:	223f      	movs	r2, #63	; 0x3f
 8003350:	409a      	lsls	r2, r3
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800336a:	2b00      	cmp	r3, #0
 800336c:	d07e      	beq.n	800346c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	4798      	blx	r3
        }
        return;
 8003376:	e079      	b.n	800346c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d01d      	beq.n	80033c2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d10d      	bne.n	80033b0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003398:	2b00      	cmp	r3, #0
 800339a:	d031      	beq.n	8003400 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	4798      	blx	r3
 80033a4:	e02c      	b.n	8003400 <HAL_DMA_IRQHandler+0x2a0>
 80033a6:	bf00      	nop
 80033a8:	20000000 	.word	0x20000000
 80033ac:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d023      	beq.n	8003400 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	4798      	blx	r3
 80033c0:	e01e      	b.n	8003400 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d10f      	bne.n	80033f0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f022 0210 	bic.w	r2, r2, #16
 80033de:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d003      	beq.n	8003400 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003404:	2b00      	cmp	r3, #0
 8003406:	d032      	beq.n	800346e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d022      	beq.n	800345a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2205      	movs	r2, #5
 8003418:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0201 	bic.w	r2, r2, #1
 800342a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	3301      	adds	r3, #1
 8003430:	60bb      	str	r3, [r7, #8]
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	429a      	cmp	r2, r3
 8003436:	d307      	bcc.n	8003448 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1f2      	bne.n	800342c <HAL_DMA_IRQHandler+0x2cc>
 8003446:	e000      	b.n	800344a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003448:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2201      	movs	r2, #1
 800344e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800345e:	2b00      	cmp	r3, #0
 8003460:	d005      	beq.n	800346e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	4798      	blx	r3
 800346a:	e000      	b.n	800346e <HAL_DMA_IRQHandler+0x30e>
        return;
 800346c:	bf00      	nop
    }
  }
}
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003474:	b480      	push	{r7}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	607a      	str	r2, [r7, #4]
 8003480:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003490:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	2b40      	cmp	r3, #64	; 0x40
 80034a0:	d108      	bne.n	80034b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80034b2:	e007      	b.n	80034c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	60da      	str	r2, [r3, #12]
}
 80034c4:	bf00      	nop
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	3b10      	subs	r3, #16
 80034e0:	4a14      	ldr	r2, [pc, #80]	; (8003534 <DMA_CalcBaseAndBitshift+0x64>)
 80034e2:	fba2 2303 	umull	r2, r3, r2, r3
 80034e6:	091b      	lsrs	r3, r3, #4
 80034e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80034ea:	4a13      	ldr	r2, [pc, #76]	; (8003538 <DMA_CalcBaseAndBitshift+0x68>)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	4413      	add	r3, r2
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	461a      	mov	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2b03      	cmp	r3, #3
 80034fc:	d909      	bls.n	8003512 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003506:	f023 0303 	bic.w	r3, r3, #3
 800350a:	1d1a      	adds	r2, r3, #4
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	659a      	str	r2, [r3, #88]	; 0x58
 8003510:	e007      	b.n	8003522 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800351a:	f023 0303 	bic.w	r3, r3, #3
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003526:	4618      	mov	r0, r3
 8003528:	3714      	adds	r7, #20
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	aaaaaaab 	.word	0xaaaaaaab
 8003538:	08009288 	.word	0x08009288

0800353c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003544:	2300      	movs	r3, #0
 8003546:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800354c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d11f      	bne.n	8003596 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	2b03      	cmp	r3, #3
 800355a:	d856      	bhi.n	800360a <DMA_CheckFifoParam+0xce>
 800355c:	a201      	add	r2, pc, #4	; (adr r2, 8003564 <DMA_CheckFifoParam+0x28>)
 800355e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003562:	bf00      	nop
 8003564:	08003575 	.word	0x08003575
 8003568:	08003587 	.word	0x08003587
 800356c:	08003575 	.word	0x08003575
 8003570:	0800360b 	.word	0x0800360b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003578:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d046      	beq.n	800360e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003584:	e043      	b.n	800360e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800358a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800358e:	d140      	bne.n	8003612 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003594:	e03d      	b.n	8003612 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800359e:	d121      	bne.n	80035e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2b03      	cmp	r3, #3
 80035a4:	d837      	bhi.n	8003616 <DMA_CheckFifoParam+0xda>
 80035a6:	a201      	add	r2, pc, #4	; (adr r2, 80035ac <DMA_CheckFifoParam+0x70>)
 80035a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ac:	080035bd 	.word	0x080035bd
 80035b0:	080035c3 	.word	0x080035c3
 80035b4:	080035bd 	.word	0x080035bd
 80035b8:	080035d5 	.word	0x080035d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	73fb      	strb	r3, [r7, #15]
      break;
 80035c0:	e030      	b.n	8003624 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d025      	beq.n	800361a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035d2:	e022      	b.n	800361a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035dc:	d11f      	bne.n	800361e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80035e2:	e01c      	b.n	800361e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d903      	bls.n	80035f2 <DMA_CheckFifoParam+0xb6>
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d003      	beq.n	80035f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80035f0:	e018      	b.n	8003624 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	73fb      	strb	r3, [r7, #15]
      break;
 80035f6:	e015      	b.n	8003624 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00e      	beq.n	8003622 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	73fb      	strb	r3, [r7, #15]
      break;
 8003608:	e00b      	b.n	8003622 <DMA_CheckFifoParam+0xe6>
      break;
 800360a:	bf00      	nop
 800360c:	e00a      	b.n	8003624 <DMA_CheckFifoParam+0xe8>
      break;
 800360e:	bf00      	nop
 8003610:	e008      	b.n	8003624 <DMA_CheckFifoParam+0xe8>
      break;
 8003612:	bf00      	nop
 8003614:	e006      	b.n	8003624 <DMA_CheckFifoParam+0xe8>
      break;
 8003616:	bf00      	nop
 8003618:	e004      	b.n	8003624 <DMA_CheckFifoParam+0xe8>
      break;
 800361a:	bf00      	nop
 800361c:	e002      	b.n	8003624 <DMA_CheckFifoParam+0xe8>
      break;   
 800361e:	bf00      	nop
 8003620:	e000      	b.n	8003624 <DMA_CheckFifoParam+0xe8>
      break;
 8003622:	bf00      	nop
    }
  } 
  
  return status; 
 8003624:	7bfb      	ldrb	r3, [r7, #15]
}
 8003626:	4618      	mov	r0, r3
 8003628:	3714      	adds	r7, #20
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop

08003634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003634:	b480      	push	{r7}
 8003636:	b089      	sub	sp, #36	; 0x24
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800363e:	2300      	movs	r3, #0
 8003640:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003642:	2300      	movs	r3, #0
 8003644:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003646:	2300      	movs	r3, #0
 8003648:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800364a:	2300      	movs	r3, #0
 800364c:	61fb      	str	r3, [r7, #28]
 800364e:	e16b      	b.n	8003928 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003650:	2201      	movs	r2, #1
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	697a      	ldr	r2, [r7, #20]
 8003660:	4013      	ands	r3, r2
 8003662:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	429a      	cmp	r2, r3
 800366a:	f040 815a 	bne.w	8003922 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f003 0303 	and.w	r3, r3, #3
 8003676:	2b01      	cmp	r3, #1
 8003678:	d005      	beq.n	8003686 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003682:	2b02      	cmp	r3, #2
 8003684:	d130      	bne.n	80036e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	2203      	movs	r2, #3
 8003692:	fa02 f303 	lsl.w	r3, r2, r3
 8003696:	43db      	mvns	r3, r3
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	4013      	ands	r3, r2
 800369c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	69ba      	ldr	r2, [r7, #24]
 80036b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036bc:	2201      	movs	r2, #1
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	43db      	mvns	r3, r3
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	4013      	ands	r3, r2
 80036ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	091b      	lsrs	r3, r3, #4
 80036d2:	f003 0201 	and.w	r2, r3, #1
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	4313      	orrs	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f003 0303 	and.w	r3, r3, #3
 80036f0:	2b03      	cmp	r3, #3
 80036f2:	d017      	beq.n	8003724 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	2203      	movs	r2, #3
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	43db      	mvns	r3, r3
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	4013      	ands	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	4313      	orrs	r3, r2
 800371c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f003 0303 	and.w	r3, r3, #3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d123      	bne.n	8003778 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	08da      	lsrs	r2, r3, #3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3208      	adds	r2, #8
 8003738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800373c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	220f      	movs	r2, #15
 8003748:	fa02 f303 	lsl.w	r3, r2, r3
 800374c:	43db      	mvns	r3, r3
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	4013      	ands	r3, r2
 8003752:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	691a      	ldr	r2, [r3, #16]
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	f003 0307 	and.w	r3, r3, #7
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	4313      	orrs	r3, r2
 8003768:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	08da      	lsrs	r2, r3, #3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	3208      	adds	r2, #8
 8003772:	69b9      	ldr	r1, [r7, #24]
 8003774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	2203      	movs	r2, #3
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	43db      	mvns	r3, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4013      	ands	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f003 0203 	and.w	r2, r3, #3
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f000 80b4 	beq.w	8003922 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	4b60      	ldr	r3, [pc, #384]	; (8003940 <HAL_GPIO_Init+0x30c>)
 80037c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c2:	4a5f      	ldr	r2, [pc, #380]	; (8003940 <HAL_GPIO_Init+0x30c>)
 80037c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037c8:	6453      	str	r3, [r2, #68]	; 0x44
 80037ca:	4b5d      	ldr	r3, [pc, #372]	; (8003940 <HAL_GPIO_Init+0x30c>)
 80037cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037d2:	60fb      	str	r3, [r7, #12]
 80037d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037d6:	4a5b      	ldr	r2, [pc, #364]	; (8003944 <HAL_GPIO_Init+0x310>)
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	089b      	lsrs	r3, r3, #2
 80037dc:	3302      	adds	r3, #2
 80037de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	220f      	movs	r2, #15
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43db      	mvns	r3, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4013      	ands	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a52      	ldr	r2, [pc, #328]	; (8003948 <HAL_GPIO_Init+0x314>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d02b      	beq.n	800385a <HAL_GPIO_Init+0x226>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a51      	ldr	r2, [pc, #324]	; (800394c <HAL_GPIO_Init+0x318>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d025      	beq.n	8003856 <HAL_GPIO_Init+0x222>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a50      	ldr	r2, [pc, #320]	; (8003950 <HAL_GPIO_Init+0x31c>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d01f      	beq.n	8003852 <HAL_GPIO_Init+0x21e>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a4f      	ldr	r2, [pc, #316]	; (8003954 <HAL_GPIO_Init+0x320>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d019      	beq.n	800384e <HAL_GPIO_Init+0x21a>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a4e      	ldr	r2, [pc, #312]	; (8003958 <HAL_GPIO_Init+0x324>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d013      	beq.n	800384a <HAL_GPIO_Init+0x216>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a4d      	ldr	r2, [pc, #308]	; (800395c <HAL_GPIO_Init+0x328>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d00d      	beq.n	8003846 <HAL_GPIO_Init+0x212>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a4c      	ldr	r2, [pc, #304]	; (8003960 <HAL_GPIO_Init+0x32c>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d007      	beq.n	8003842 <HAL_GPIO_Init+0x20e>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a4b      	ldr	r2, [pc, #300]	; (8003964 <HAL_GPIO_Init+0x330>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d101      	bne.n	800383e <HAL_GPIO_Init+0x20a>
 800383a:	2307      	movs	r3, #7
 800383c:	e00e      	b.n	800385c <HAL_GPIO_Init+0x228>
 800383e:	2308      	movs	r3, #8
 8003840:	e00c      	b.n	800385c <HAL_GPIO_Init+0x228>
 8003842:	2306      	movs	r3, #6
 8003844:	e00a      	b.n	800385c <HAL_GPIO_Init+0x228>
 8003846:	2305      	movs	r3, #5
 8003848:	e008      	b.n	800385c <HAL_GPIO_Init+0x228>
 800384a:	2304      	movs	r3, #4
 800384c:	e006      	b.n	800385c <HAL_GPIO_Init+0x228>
 800384e:	2303      	movs	r3, #3
 8003850:	e004      	b.n	800385c <HAL_GPIO_Init+0x228>
 8003852:	2302      	movs	r3, #2
 8003854:	e002      	b.n	800385c <HAL_GPIO_Init+0x228>
 8003856:	2301      	movs	r3, #1
 8003858:	e000      	b.n	800385c <HAL_GPIO_Init+0x228>
 800385a:	2300      	movs	r3, #0
 800385c:	69fa      	ldr	r2, [r7, #28]
 800385e:	f002 0203 	and.w	r2, r2, #3
 8003862:	0092      	lsls	r2, r2, #2
 8003864:	4093      	lsls	r3, r2
 8003866:	69ba      	ldr	r2, [r7, #24]
 8003868:	4313      	orrs	r3, r2
 800386a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800386c:	4935      	ldr	r1, [pc, #212]	; (8003944 <HAL_GPIO_Init+0x310>)
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	089b      	lsrs	r3, r3, #2
 8003872:	3302      	adds	r3, #2
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800387a:	4b3b      	ldr	r3, [pc, #236]	; (8003968 <HAL_GPIO_Init+0x334>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	43db      	mvns	r3, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4013      	ands	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800389e:	4a32      	ldr	r2, [pc, #200]	; (8003968 <HAL_GPIO_Init+0x334>)
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038a4:	4b30      	ldr	r3, [pc, #192]	; (8003968 <HAL_GPIO_Init+0x334>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	43db      	mvns	r3, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	4013      	ands	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d003      	beq.n	80038c8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038c8:	4a27      	ldr	r2, [pc, #156]	; (8003968 <HAL_GPIO_Init+0x334>)
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038ce:	4b26      	ldr	r3, [pc, #152]	; (8003968 <HAL_GPIO_Init+0x334>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	43db      	mvns	r3, r3
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4013      	ands	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80038f2:	4a1d      	ldr	r2, [pc, #116]	; (8003968 <HAL_GPIO_Init+0x334>)
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038f8:	4b1b      	ldr	r3, [pc, #108]	; (8003968 <HAL_GPIO_Init+0x334>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	43db      	mvns	r3, r3
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4013      	ands	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	4313      	orrs	r3, r2
 800391a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800391c:	4a12      	ldr	r2, [pc, #72]	; (8003968 <HAL_GPIO_Init+0x334>)
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	3301      	adds	r3, #1
 8003926:	61fb      	str	r3, [r7, #28]
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	2b0f      	cmp	r3, #15
 800392c:	f67f ae90 	bls.w	8003650 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003930:	bf00      	nop
 8003932:	bf00      	nop
 8003934:	3724      	adds	r7, #36	; 0x24
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop
 8003940:	40023800 	.word	0x40023800
 8003944:	40013800 	.word	0x40013800
 8003948:	40020000 	.word	0x40020000
 800394c:	40020400 	.word	0x40020400
 8003950:	40020800 	.word	0x40020800
 8003954:	40020c00 	.word	0x40020c00
 8003958:	40021000 	.word	0x40021000
 800395c:	40021400 	.word	0x40021400
 8003960:	40021800 	.word	0x40021800
 8003964:	40021c00 	.word	0x40021c00
 8003968:	40013c00 	.word	0x40013c00

0800396c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	460b      	mov	r3, r1
 8003976:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691a      	ldr	r2, [r3, #16]
 800397c:	887b      	ldrh	r3, [r7, #2]
 800397e:	4013      	ands	r3, r2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d002      	beq.n	800398a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003984:	2301      	movs	r3, #1
 8003986:	73fb      	strb	r3, [r7, #15]
 8003988:	e001      	b.n	800398e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800398a:	2300      	movs	r3, #0
 800398c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800398e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003990:	4618      	mov	r0, r3
 8003992:	3714      	adds	r7, #20
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	460b      	mov	r3, r1
 80039a6:	807b      	strh	r3, [r7, #2]
 80039a8:	4613      	mov	r3, r2
 80039aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039ac:	787b      	ldrb	r3, [r7, #1]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039b2:	887a      	ldrh	r2, [r7, #2]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039b8:	e003      	b.n	80039c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039ba:	887b      	ldrh	r3, [r7, #2]
 80039bc:	041a      	lsls	r2, r3, #16
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	619a      	str	r2, [r3, #24]
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
	...

080039d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	4603      	mov	r3, r0
 80039d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80039da:	4b08      	ldr	r3, [pc, #32]	; (80039fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039dc:	695a      	ldr	r2, [r3, #20]
 80039de:	88fb      	ldrh	r3, [r7, #6]
 80039e0:	4013      	ands	r3, r2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d006      	beq.n	80039f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80039e6:	4a05      	ldr	r2, [pc, #20]	; (80039fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039e8:	88fb      	ldrh	r3, [r7, #6]
 80039ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80039ec:	88fb      	ldrh	r3, [r7, #6]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fd fdde 	bl	80015b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80039f4:	bf00      	nop
 80039f6:	3708      	adds	r7, #8
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40013c00 	.word	0x40013c00

08003a00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e267      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d075      	beq.n	8003b0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a1e:	4b88      	ldr	r3, [pc, #544]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f003 030c 	and.w	r3, r3, #12
 8003a26:	2b04      	cmp	r3, #4
 8003a28:	d00c      	beq.n	8003a44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a2a:	4b85      	ldr	r3, [pc, #532]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a32:	2b08      	cmp	r3, #8
 8003a34:	d112      	bne.n	8003a5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a36:	4b82      	ldr	r3, [pc, #520]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a42:	d10b      	bne.n	8003a5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a44:	4b7e      	ldr	r3, [pc, #504]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d05b      	beq.n	8003b08 <HAL_RCC_OscConfig+0x108>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d157      	bne.n	8003b08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e242      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a64:	d106      	bne.n	8003a74 <HAL_RCC_OscConfig+0x74>
 8003a66:	4b76      	ldr	r3, [pc, #472]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a75      	ldr	r2, [pc, #468]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a70:	6013      	str	r3, [r2, #0]
 8003a72:	e01d      	b.n	8003ab0 <HAL_RCC_OscConfig+0xb0>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a7c:	d10c      	bne.n	8003a98 <HAL_RCC_OscConfig+0x98>
 8003a7e:	4b70      	ldr	r3, [pc, #448]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a6f      	ldr	r2, [pc, #444]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	4b6d      	ldr	r3, [pc, #436]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a6c      	ldr	r2, [pc, #432]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	e00b      	b.n	8003ab0 <HAL_RCC_OscConfig+0xb0>
 8003a98:	4b69      	ldr	r3, [pc, #420]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a68      	ldr	r2, [pc, #416]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003a9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aa2:	6013      	str	r3, [r2, #0]
 8003aa4:	4b66      	ldr	r3, [pc, #408]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a65      	ldr	r2, [pc, #404]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003aaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d013      	beq.n	8003ae0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab8:	f7fe fc94 	bl	80023e4 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ac0:	f7fe fc90 	bl	80023e4 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b64      	cmp	r3, #100	; 0x64
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e207      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad2:	4b5b      	ldr	r3, [pc, #364]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0f0      	beq.n	8003ac0 <HAL_RCC_OscConfig+0xc0>
 8003ade:	e014      	b.n	8003b0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae0:	f7fe fc80 	bl	80023e4 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ae8:	f7fe fc7c 	bl	80023e4 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b64      	cmp	r3, #100	; 0x64
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e1f3      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003afa:	4b51      	ldr	r3, [pc, #324]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d1f0      	bne.n	8003ae8 <HAL_RCC_OscConfig+0xe8>
 8003b06:	e000      	b.n	8003b0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d063      	beq.n	8003bde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b16:	4b4a      	ldr	r3, [pc, #296]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 030c 	and.w	r3, r3, #12
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00b      	beq.n	8003b3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b22:	4b47      	ldr	r3, [pc, #284]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b2a:	2b08      	cmp	r3, #8
 8003b2c:	d11c      	bne.n	8003b68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b2e:	4b44      	ldr	r3, [pc, #272]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d116      	bne.n	8003b68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b3a:	4b41      	ldr	r3, [pc, #260]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d005      	beq.n	8003b52 <HAL_RCC_OscConfig+0x152>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d001      	beq.n	8003b52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e1c7      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b52:	4b3b      	ldr	r3, [pc, #236]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	4937      	ldr	r1, [pc, #220]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b66:	e03a      	b.n	8003bde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d020      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b70:	4b34      	ldr	r3, [pc, #208]	; (8003c44 <HAL_RCC_OscConfig+0x244>)
 8003b72:	2201      	movs	r2, #1
 8003b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b76:	f7fe fc35 	bl	80023e4 <HAL_GetTick>
 8003b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b7c:	e008      	b.n	8003b90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b7e:	f7fe fc31 	bl	80023e4 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e1a8      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b90:	4b2b      	ldr	r3, [pc, #172]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0302 	and.w	r3, r3, #2
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d0f0      	beq.n	8003b7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b9c:	4b28      	ldr	r3, [pc, #160]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	00db      	lsls	r3, r3, #3
 8003baa:	4925      	ldr	r1, [pc, #148]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	600b      	str	r3, [r1, #0]
 8003bb0:	e015      	b.n	8003bde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bb2:	4b24      	ldr	r3, [pc, #144]	; (8003c44 <HAL_RCC_OscConfig+0x244>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb8:	f7fe fc14 	bl	80023e4 <HAL_GetTick>
 8003bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bbe:	e008      	b.n	8003bd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bc0:	f7fe fc10 	bl	80023e4 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e187      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bd2:	4b1b      	ldr	r3, [pc, #108]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1f0      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0308 	and.w	r3, r3, #8
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d036      	beq.n	8003c58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d016      	beq.n	8003c20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bf2:	4b15      	ldr	r3, [pc, #84]	; (8003c48 <HAL_RCC_OscConfig+0x248>)
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf8:	f7fe fbf4 	bl	80023e4 <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c00:	f7fe fbf0 	bl	80023e4 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e167      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c12:	4b0b      	ldr	r3, [pc, #44]	; (8003c40 <HAL_RCC_OscConfig+0x240>)
 8003c14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d0f0      	beq.n	8003c00 <HAL_RCC_OscConfig+0x200>
 8003c1e:	e01b      	b.n	8003c58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c20:	4b09      	ldr	r3, [pc, #36]	; (8003c48 <HAL_RCC_OscConfig+0x248>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c26:	f7fe fbdd 	bl	80023e4 <HAL_GetTick>
 8003c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c2c:	e00e      	b.n	8003c4c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c2e:	f7fe fbd9 	bl	80023e4 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d907      	bls.n	8003c4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e150      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
 8003c40:	40023800 	.word	0x40023800
 8003c44:	42470000 	.word	0x42470000
 8003c48:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c4c:	4b88      	ldr	r3, [pc, #544]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003c4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1ea      	bne.n	8003c2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0304 	and.w	r3, r3, #4
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 8097 	beq.w	8003d94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c66:	2300      	movs	r3, #0
 8003c68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c6a:	4b81      	ldr	r3, [pc, #516]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10f      	bne.n	8003c96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c76:	2300      	movs	r3, #0
 8003c78:	60bb      	str	r3, [r7, #8]
 8003c7a:	4b7d      	ldr	r3, [pc, #500]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	4a7c      	ldr	r2, [pc, #496]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003c80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c84:	6413      	str	r3, [r2, #64]	; 0x40
 8003c86:	4b7a      	ldr	r3, [pc, #488]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c8e:	60bb      	str	r3, [r7, #8]
 8003c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c92:	2301      	movs	r3, #1
 8003c94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c96:	4b77      	ldr	r3, [pc, #476]	; (8003e74 <HAL_RCC_OscConfig+0x474>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d118      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ca2:	4b74      	ldr	r3, [pc, #464]	; (8003e74 <HAL_RCC_OscConfig+0x474>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a73      	ldr	r2, [pc, #460]	; (8003e74 <HAL_RCC_OscConfig+0x474>)
 8003ca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cae:	f7fe fb99 	bl	80023e4 <HAL_GetTick>
 8003cb2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb4:	e008      	b.n	8003cc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cb6:	f7fe fb95 	bl	80023e4 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d901      	bls.n	8003cc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e10c      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc8:	4b6a      	ldr	r3, [pc, #424]	; (8003e74 <HAL_RCC_OscConfig+0x474>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d0f0      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d106      	bne.n	8003cea <HAL_RCC_OscConfig+0x2ea>
 8003cdc:	4b64      	ldr	r3, [pc, #400]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce0:	4a63      	ldr	r2, [pc, #396]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003ce2:	f043 0301 	orr.w	r3, r3, #1
 8003ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ce8:	e01c      	b.n	8003d24 <HAL_RCC_OscConfig+0x324>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	2b05      	cmp	r3, #5
 8003cf0:	d10c      	bne.n	8003d0c <HAL_RCC_OscConfig+0x30c>
 8003cf2:	4b5f      	ldr	r3, [pc, #380]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf6:	4a5e      	ldr	r2, [pc, #376]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003cf8:	f043 0304 	orr.w	r3, r3, #4
 8003cfc:	6713      	str	r3, [r2, #112]	; 0x70
 8003cfe:	4b5c      	ldr	r3, [pc, #368]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d02:	4a5b      	ldr	r2, [pc, #364]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d04:	f043 0301 	orr.w	r3, r3, #1
 8003d08:	6713      	str	r3, [r2, #112]	; 0x70
 8003d0a:	e00b      	b.n	8003d24 <HAL_RCC_OscConfig+0x324>
 8003d0c:	4b58      	ldr	r3, [pc, #352]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d10:	4a57      	ldr	r2, [pc, #348]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d12:	f023 0301 	bic.w	r3, r3, #1
 8003d16:	6713      	str	r3, [r2, #112]	; 0x70
 8003d18:	4b55      	ldr	r3, [pc, #340]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d1c:	4a54      	ldr	r2, [pc, #336]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d1e:	f023 0304 	bic.w	r3, r3, #4
 8003d22:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d015      	beq.n	8003d58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d2c:	f7fe fb5a 	bl	80023e4 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d32:	e00a      	b.n	8003d4a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d34:	f7fe fb56 	bl	80023e4 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e0cb      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d4a:	4b49      	ldr	r3, [pc, #292]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0ee      	beq.n	8003d34 <HAL_RCC_OscConfig+0x334>
 8003d56:	e014      	b.n	8003d82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d58:	f7fe fb44 	bl	80023e4 <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d5e:	e00a      	b.n	8003d76 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d60:	f7fe fb40 	bl	80023e4 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e0b5      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d76:	4b3e      	ldr	r3, [pc, #248]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1ee      	bne.n	8003d60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d82:	7dfb      	ldrb	r3, [r7, #23]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d105      	bne.n	8003d94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d88:	4b39      	ldr	r3, [pc, #228]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8c:	4a38      	ldr	r2, [pc, #224]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003d8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d92:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 80a1 	beq.w	8003ee0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d9e:	4b34      	ldr	r3, [pc, #208]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f003 030c 	and.w	r3, r3, #12
 8003da6:	2b08      	cmp	r3, #8
 8003da8:	d05c      	beq.n	8003e64 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d141      	bne.n	8003e36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003db2:	4b31      	ldr	r3, [pc, #196]	; (8003e78 <HAL_RCC_OscConfig+0x478>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db8:	f7fe fb14 	bl	80023e4 <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dc0:	f7fe fb10 	bl	80023e4 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e087      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dd2:	4b27      	ldr	r3, [pc, #156]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1f0      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69da      	ldr	r2, [r3, #28]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dec:	019b      	lsls	r3, r3, #6
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df4:	085b      	lsrs	r3, r3, #1
 8003df6:	3b01      	subs	r3, #1
 8003df8:	041b      	lsls	r3, r3, #16
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e00:	061b      	lsls	r3, r3, #24
 8003e02:	491b      	ldr	r1, [pc, #108]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e08:	4b1b      	ldr	r3, [pc, #108]	; (8003e78 <HAL_RCC_OscConfig+0x478>)
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e0e:	f7fe fae9 	bl	80023e4 <HAL_GetTick>
 8003e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e14:	e008      	b.n	8003e28 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e16:	f7fe fae5 	bl	80023e4 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e05c      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e28:	4b11      	ldr	r3, [pc, #68]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0f0      	beq.n	8003e16 <HAL_RCC_OscConfig+0x416>
 8003e34:	e054      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e36:	4b10      	ldr	r3, [pc, #64]	; (8003e78 <HAL_RCC_OscConfig+0x478>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e3c:	f7fe fad2 	bl	80023e4 <HAL_GetTick>
 8003e40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e42:	e008      	b.n	8003e56 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e44:	f7fe face 	bl	80023e4 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e045      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e56:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <HAL_RCC_OscConfig+0x470>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1f0      	bne.n	8003e44 <HAL_RCC_OscConfig+0x444>
 8003e62:	e03d      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d107      	bne.n	8003e7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e038      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
 8003e70:	40023800 	.word	0x40023800
 8003e74:	40007000 	.word	0x40007000
 8003e78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e7c:	4b1b      	ldr	r3, [pc, #108]	; (8003eec <HAL_RCC_OscConfig+0x4ec>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d028      	beq.n	8003edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d121      	bne.n	8003edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d11a      	bne.n	8003edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003eac:	4013      	ands	r3, r2
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003eb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d111      	bne.n	8003edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec2:	085b      	lsrs	r3, r3, #1
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d107      	bne.n	8003edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d001      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e000      	b.n	8003ee2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3718      	adds	r7, #24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	40023800 	.word	0x40023800

08003ef0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e0cc      	b.n	800409e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f04:	4b68      	ldr	r3, [pc, #416]	; (80040a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0307 	and.w	r3, r3, #7
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d90c      	bls.n	8003f2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f12:	4b65      	ldr	r3, [pc, #404]	; (80040a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	b2d2      	uxtb	r2, r2
 8003f18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f1a:	4b63      	ldr	r3, [pc, #396]	; (80040a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d001      	beq.n	8003f2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e0b8      	b.n	800409e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d020      	beq.n	8003f7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0304 	and.w	r3, r3, #4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d005      	beq.n	8003f50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f44:	4b59      	ldr	r3, [pc, #356]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	4a58      	ldr	r2, [pc, #352]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003f4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0308 	and.w	r3, r3, #8
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d005      	beq.n	8003f68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f5c:	4b53      	ldr	r3, [pc, #332]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	4a52      	ldr	r2, [pc, #328]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003f62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f68:	4b50      	ldr	r3, [pc, #320]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	494d      	ldr	r1, [pc, #308]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d044      	beq.n	8004010 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d107      	bne.n	8003f9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f8e:	4b47      	ldr	r3, [pc, #284]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d119      	bne.n	8003fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e07f      	b.n	800409e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d003      	beq.n	8003fae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003faa:	2b03      	cmp	r3, #3
 8003fac:	d107      	bne.n	8003fbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fae:	4b3f      	ldr	r3, [pc, #252]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d109      	bne.n	8003fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e06f      	b.n	800409e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fbe:	4b3b      	ldr	r3, [pc, #236]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e067      	b.n	800409e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fce:	4b37      	ldr	r3, [pc, #220]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f023 0203 	bic.w	r2, r3, #3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	4934      	ldr	r1, [pc, #208]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fe0:	f7fe fa00 	bl	80023e4 <HAL_GetTick>
 8003fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fe6:	e00a      	b.n	8003ffe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fe8:	f7fe f9fc 	bl	80023e4 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e04f      	b.n	800409e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ffe:	4b2b      	ldr	r3, [pc, #172]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f003 020c 	and.w	r2, r3, #12
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	429a      	cmp	r2, r3
 800400e:	d1eb      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004010:	4b25      	ldr	r3, [pc, #148]	; (80040a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0307 	and.w	r3, r3, #7
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	429a      	cmp	r2, r3
 800401c:	d20c      	bcs.n	8004038 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800401e:	4b22      	ldr	r3, [pc, #136]	; (80040a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004026:	4b20      	ldr	r3, [pc, #128]	; (80040a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0307 	and.w	r3, r3, #7
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d001      	beq.n	8004038 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e032      	b.n	800409e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0304 	and.w	r3, r3, #4
 8004040:	2b00      	cmp	r3, #0
 8004042:	d008      	beq.n	8004056 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004044:	4b19      	ldr	r3, [pc, #100]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	4916      	ldr	r1, [pc, #88]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8004052:	4313      	orrs	r3, r2
 8004054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0308 	and.w	r3, r3, #8
 800405e:	2b00      	cmp	r3, #0
 8004060:	d009      	beq.n	8004076 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004062:	4b12      	ldr	r3, [pc, #72]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	00db      	lsls	r3, r3, #3
 8004070:	490e      	ldr	r1, [pc, #56]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	4313      	orrs	r3, r2
 8004074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004076:	f000 f821 	bl	80040bc <HAL_RCC_GetSysClockFreq>
 800407a:	4602      	mov	r2, r0
 800407c:	4b0b      	ldr	r3, [pc, #44]	; (80040ac <HAL_RCC_ClockConfig+0x1bc>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	091b      	lsrs	r3, r3, #4
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	490a      	ldr	r1, [pc, #40]	; (80040b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004088:	5ccb      	ldrb	r3, [r1, r3]
 800408a:	fa22 f303 	lsr.w	r3, r2, r3
 800408e:	4a09      	ldr	r2, [pc, #36]	; (80040b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004092:	4b09      	ldr	r3, [pc, #36]	; (80040b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4618      	mov	r0, r3
 8004098:	f7fe f960 	bl	800235c <HAL_InitTick>

  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40023c00 	.word	0x40023c00
 80040ac:	40023800 	.word	0x40023800
 80040b0:	08009270 	.word	0x08009270
 80040b4:	20000000 	.word	0x20000000
 80040b8:	20000004 	.word	0x20000004

080040bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040c0:	b094      	sub	sp, #80	; 0x50
 80040c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	647b      	str	r3, [r7, #68]	; 0x44
 80040c8:	2300      	movs	r3, #0
 80040ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040cc:	2300      	movs	r3, #0
 80040ce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80040d0:	2300      	movs	r3, #0
 80040d2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040d4:	4b79      	ldr	r3, [pc, #484]	; (80042bc <HAL_RCC_GetSysClockFreq+0x200>)
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f003 030c 	and.w	r3, r3, #12
 80040dc:	2b08      	cmp	r3, #8
 80040de:	d00d      	beq.n	80040fc <HAL_RCC_GetSysClockFreq+0x40>
 80040e0:	2b08      	cmp	r3, #8
 80040e2:	f200 80e1 	bhi.w	80042a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d002      	beq.n	80040f0 <HAL_RCC_GetSysClockFreq+0x34>
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d003      	beq.n	80040f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80040ee:	e0db      	b.n	80042a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040f0:	4b73      	ldr	r3, [pc, #460]	; (80042c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80040f2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80040f4:	e0db      	b.n	80042ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040f6:	4b73      	ldr	r3, [pc, #460]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80040f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040fa:	e0d8      	b.n	80042ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040fc:	4b6f      	ldr	r3, [pc, #444]	; (80042bc <HAL_RCC_GetSysClockFreq+0x200>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004104:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004106:	4b6d      	ldr	r3, [pc, #436]	; (80042bc <HAL_RCC_GetSysClockFreq+0x200>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d063      	beq.n	80041da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004112:	4b6a      	ldr	r3, [pc, #424]	; (80042bc <HAL_RCC_GetSysClockFreq+0x200>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	099b      	lsrs	r3, r3, #6
 8004118:	2200      	movs	r2, #0
 800411a:	63bb      	str	r3, [r7, #56]	; 0x38
 800411c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800411e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004124:	633b      	str	r3, [r7, #48]	; 0x30
 8004126:	2300      	movs	r3, #0
 8004128:	637b      	str	r3, [r7, #52]	; 0x34
 800412a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800412e:	4622      	mov	r2, r4
 8004130:	462b      	mov	r3, r5
 8004132:	f04f 0000 	mov.w	r0, #0
 8004136:	f04f 0100 	mov.w	r1, #0
 800413a:	0159      	lsls	r1, r3, #5
 800413c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004140:	0150      	lsls	r0, r2, #5
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4621      	mov	r1, r4
 8004148:	1a51      	subs	r1, r2, r1
 800414a:	6139      	str	r1, [r7, #16]
 800414c:	4629      	mov	r1, r5
 800414e:	eb63 0301 	sbc.w	r3, r3, r1
 8004152:	617b      	str	r3, [r7, #20]
 8004154:	f04f 0200 	mov.w	r2, #0
 8004158:	f04f 0300 	mov.w	r3, #0
 800415c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004160:	4659      	mov	r1, fp
 8004162:	018b      	lsls	r3, r1, #6
 8004164:	4651      	mov	r1, sl
 8004166:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800416a:	4651      	mov	r1, sl
 800416c:	018a      	lsls	r2, r1, #6
 800416e:	4651      	mov	r1, sl
 8004170:	ebb2 0801 	subs.w	r8, r2, r1
 8004174:	4659      	mov	r1, fp
 8004176:	eb63 0901 	sbc.w	r9, r3, r1
 800417a:	f04f 0200 	mov.w	r2, #0
 800417e:	f04f 0300 	mov.w	r3, #0
 8004182:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004186:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800418a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800418e:	4690      	mov	r8, r2
 8004190:	4699      	mov	r9, r3
 8004192:	4623      	mov	r3, r4
 8004194:	eb18 0303 	adds.w	r3, r8, r3
 8004198:	60bb      	str	r3, [r7, #8]
 800419a:	462b      	mov	r3, r5
 800419c:	eb49 0303 	adc.w	r3, r9, r3
 80041a0:	60fb      	str	r3, [r7, #12]
 80041a2:	f04f 0200 	mov.w	r2, #0
 80041a6:	f04f 0300 	mov.w	r3, #0
 80041aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041ae:	4629      	mov	r1, r5
 80041b0:	024b      	lsls	r3, r1, #9
 80041b2:	4621      	mov	r1, r4
 80041b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041b8:	4621      	mov	r1, r4
 80041ba:	024a      	lsls	r2, r1, #9
 80041bc:	4610      	mov	r0, r2
 80041be:	4619      	mov	r1, r3
 80041c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041c2:	2200      	movs	r2, #0
 80041c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80041c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041cc:	f7fc fd3c 	bl	8000c48 <__aeabi_uldivmod>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4613      	mov	r3, r2
 80041d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041d8:	e058      	b.n	800428c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041da:	4b38      	ldr	r3, [pc, #224]	; (80042bc <HAL_RCC_GetSysClockFreq+0x200>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	099b      	lsrs	r3, r3, #6
 80041e0:	2200      	movs	r2, #0
 80041e2:	4618      	mov	r0, r3
 80041e4:	4611      	mov	r1, r2
 80041e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041ea:	623b      	str	r3, [r7, #32]
 80041ec:	2300      	movs	r3, #0
 80041ee:	627b      	str	r3, [r7, #36]	; 0x24
 80041f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041f4:	4642      	mov	r2, r8
 80041f6:	464b      	mov	r3, r9
 80041f8:	f04f 0000 	mov.w	r0, #0
 80041fc:	f04f 0100 	mov.w	r1, #0
 8004200:	0159      	lsls	r1, r3, #5
 8004202:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004206:	0150      	lsls	r0, r2, #5
 8004208:	4602      	mov	r2, r0
 800420a:	460b      	mov	r3, r1
 800420c:	4641      	mov	r1, r8
 800420e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004212:	4649      	mov	r1, r9
 8004214:	eb63 0b01 	sbc.w	fp, r3, r1
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	f04f 0300 	mov.w	r3, #0
 8004220:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004224:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004228:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800422c:	ebb2 040a 	subs.w	r4, r2, sl
 8004230:	eb63 050b 	sbc.w	r5, r3, fp
 8004234:	f04f 0200 	mov.w	r2, #0
 8004238:	f04f 0300 	mov.w	r3, #0
 800423c:	00eb      	lsls	r3, r5, #3
 800423e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004242:	00e2      	lsls	r2, r4, #3
 8004244:	4614      	mov	r4, r2
 8004246:	461d      	mov	r5, r3
 8004248:	4643      	mov	r3, r8
 800424a:	18e3      	adds	r3, r4, r3
 800424c:	603b      	str	r3, [r7, #0]
 800424e:	464b      	mov	r3, r9
 8004250:	eb45 0303 	adc.w	r3, r5, r3
 8004254:	607b      	str	r3, [r7, #4]
 8004256:	f04f 0200 	mov.w	r2, #0
 800425a:	f04f 0300 	mov.w	r3, #0
 800425e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004262:	4629      	mov	r1, r5
 8004264:	028b      	lsls	r3, r1, #10
 8004266:	4621      	mov	r1, r4
 8004268:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800426c:	4621      	mov	r1, r4
 800426e:	028a      	lsls	r2, r1, #10
 8004270:	4610      	mov	r0, r2
 8004272:	4619      	mov	r1, r3
 8004274:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004276:	2200      	movs	r2, #0
 8004278:	61bb      	str	r3, [r7, #24]
 800427a:	61fa      	str	r2, [r7, #28]
 800427c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004280:	f7fc fce2 	bl	8000c48 <__aeabi_uldivmod>
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	4613      	mov	r3, r2
 800428a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800428c:	4b0b      	ldr	r3, [pc, #44]	; (80042bc <HAL_RCC_GetSysClockFreq+0x200>)
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	0c1b      	lsrs	r3, r3, #16
 8004292:	f003 0303 	and.w	r3, r3, #3
 8004296:	3301      	adds	r3, #1
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800429c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800429e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042a6:	e002      	b.n	80042ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042a8:	4b05      	ldr	r3, [pc, #20]	; (80042c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80042aa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3750      	adds	r7, #80	; 0x50
 80042b4:	46bd      	mov	sp, r7
 80042b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042ba:	bf00      	nop
 80042bc:	40023800 	.word	0x40023800
 80042c0:	00f42400 	.word	0x00f42400
 80042c4:	007a1200 	.word	0x007a1200

080042c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042c8:	b480      	push	{r7}
 80042ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042cc:	4b03      	ldr	r3, [pc, #12]	; (80042dc <HAL_RCC_GetHCLKFreq+0x14>)
 80042ce:	681b      	ldr	r3, [r3, #0]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	20000000 	.word	0x20000000

080042e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042e4:	f7ff fff0 	bl	80042c8 <HAL_RCC_GetHCLKFreq>
 80042e8:	4602      	mov	r2, r0
 80042ea:	4b05      	ldr	r3, [pc, #20]	; (8004300 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	0a9b      	lsrs	r3, r3, #10
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	4903      	ldr	r1, [pc, #12]	; (8004304 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042f6:	5ccb      	ldrb	r3, [r1, r3]
 80042f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	40023800 	.word	0x40023800
 8004304:	08009280 	.word	0x08009280

08004308 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800430c:	f7ff ffdc 	bl	80042c8 <HAL_RCC_GetHCLKFreq>
 8004310:	4602      	mov	r2, r0
 8004312:	4b05      	ldr	r3, [pc, #20]	; (8004328 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	0b5b      	lsrs	r3, r3, #13
 8004318:	f003 0307 	and.w	r3, r3, #7
 800431c:	4903      	ldr	r1, [pc, #12]	; (800432c <HAL_RCC_GetPCLK2Freq+0x24>)
 800431e:	5ccb      	ldrb	r3, [r1, r3]
 8004320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004324:	4618      	mov	r0, r3
 8004326:	bd80      	pop	{r7, pc}
 8004328:	40023800 	.word	0x40023800
 800432c:	08009280 	.word	0x08009280

08004330 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e041      	b.n	80043c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d106      	bne.n	800435c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7fd fdac 	bl	8001eb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	3304      	adds	r3, #4
 800436c:	4619      	mov	r1, r3
 800436e:	4610      	mov	r0, r2
 8004370:	f000 fad8 	bl	8004924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b082      	sub	sp, #8
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e041      	b.n	8004464 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d106      	bne.n	80043fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 f839 	bl	800446c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2202      	movs	r2, #2
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	3304      	adds	r3, #4
 800440a:	4619      	mov	r1, r3
 800440c:	4610      	mov	r0, r2
 800440e:	f000 fa89 	bl	8004924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2201      	movs	r2, #1
 8004416:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2201      	movs	r2, #1
 8004446:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3708      	adds	r7, #8
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004474:	bf00      	nop
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d109      	bne.n	80044a4 <HAL_TIM_PWM_Start+0x24>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b01      	cmp	r3, #1
 800449a:	bf14      	ite	ne
 800449c:	2301      	movne	r3, #1
 800449e:	2300      	moveq	r3, #0
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	e022      	b.n	80044ea <HAL_TIM_PWM_Start+0x6a>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d109      	bne.n	80044be <HAL_TIM_PWM_Start+0x3e>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	bf14      	ite	ne
 80044b6:	2301      	movne	r3, #1
 80044b8:	2300      	moveq	r3, #0
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	e015      	b.n	80044ea <HAL_TIM_PWM_Start+0x6a>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d109      	bne.n	80044d8 <HAL_TIM_PWM_Start+0x58>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	bf14      	ite	ne
 80044d0:	2301      	movne	r3, #1
 80044d2:	2300      	moveq	r3, #0
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	e008      	b.n	80044ea <HAL_TIM_PWM_Start+0x6a>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	bf14      	ite	ne
 80044e4:	2301      	movne	r3, #1
 80044e6:	2300      	moveq	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e07c      	b.n	80045ec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d104      	bne.n	8004502 <HAL_TIM_PWM_Start+0x82>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004500:	e013      	b.n	800452a <HAL_TIM_PWM_Start+0xaa>
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	2b04      	cmp	r3, #4
 8004506:	d104      	bne.n	8004512 <HAL_TIM_PWM_Start+0x92>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004510:	e00b      	b.n	800452a <HAL_TIM_PWM_Start+0xaa>
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	2b08      	cmp	r3, #8
 8004516:	d104      	bne.n	8004522 <HAL_TIM_PWM_Start+0xa2>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2202      	movs	r2, #2
 800451c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004520:	e003      	b.n	800452a <HAL_TIM_PWM_Start+0xaa>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2202      	movs	r2, #2
 8004526:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2201      	movs	r2, #1
 8004530:	6839      	ldr	r1, [r7, #0]
 8004532:	4618      	mov	r0, r3
 8004534:	f000 fce0 	bl	8004ef8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a2d      	ldr	r2, [pc, #180]	; (80045f4 <HAL_TIM_PWM_Start+0x174>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d004      	beq.n	800454c <HAL_TIM_PWM_Start+0xcc>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a2c      	ldr	r2, [pc, #176]	; (80045f8 <HAL_TIM_PWM_Start+0x178>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d101      	bne.n	8004550 <HAL_TIM_PWM_Start+0xd0>
 800454c:	2301      	movs	r3, #1
 800454e:	e000      	b.n	8004552 <HAL_TIM_PWM_Start+0xd2>
 8004550:	2300      	movs	r3, #0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d007      	beq.n	8004566 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004564:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a22      	ldr	r2, [pc, #136]	; (80045f4 <HAL_TIM_PWM_Start+0x174>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d022      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004578:	d01d      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a1f      	ldr	r2, [pc, #124]	; (80045fc <HAL_TIM_PWM_Start+0x17c>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d018      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a1d      	ldr	r2, [pc, #116]	; (8004600 <HAL_TIM_PWM_Start+0x180>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d013      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a1c      	ldr	r2, [pc, #112]	; (8004604 <HAL_TIM_PWM_Start+0x184>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d00e      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a16      	ldr	r2, [pc, #88]	; (80045f8 <HAL_TIM_PWM_Start+0x178>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d009      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a18      	ldr	r2, [pc, #96]	; (8004608 <HAL_TIM_PWM_Start+0x188>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d004      	beq.n	80045b6 <HAL_TIM_PWM_Start+0x136>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a16      	ldr	r2, [pc, #88]	; (800460c <HAL_TIM_PWM_Start+0x18c>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d111      	bne.n	80045da <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 0307 	and.w	r3, r3, #7
 80045c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b06      	cmp	r3, #6
 80045c6:	d010      	beq.n	80045ea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d8:	e007      	b.n	80045ea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 0201 	orr.w	r2, r2, #1
 80045e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3710      	adds	r7, #16
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	40010000 	.word	0x40010000
 80045f8:	40010400 	.word	0x40010400
 80045fc:	40000400 	.word	0x40000400
 8004600:	40000800 	.word	0x40000800
 8004604:	40000c00 	.word	0x40000c00
 8004608:	40014000 	.word	0x40014000
 800460c:	40001800 	.word	0x40001800

08004610 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800461c:	2300      	movs	r3, #0
 800461e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004626:	2b01      	cmp	r3, #1
 8004628:	d101      	bne.n	800462e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800462a:	2302      	movs	r3, #2
 800462c:	e0ae      	b.n	800478c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b0c      	cmp	r3, #12
 800463a:	f200 809f 	bhi.w	800477c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800463e:	a201      	add	r2, pc, #4	; (adr r2, 8004644 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004644:	08004679 	.word	0x08004679
 8004648:	0800477d 	.word	0x0800477d
 800464c:	0800477d 	.word	0x0800477d
 8004650:	0800477d 	.word	0x0800477d
 8004654:	080046b9 	.word	0x080046b9
 8004658:	0800477d 	.word	0x0800477d
 800465c:	0800477d 	.word	0x0800477d
 8004660:	0800477d 	.word	0x0800477d
 8004664:	080046fb 	.word	0x080046fb
 8004668:	0800477d 	.word	0x0800477d
 800466c:	0800477d 	.word	0x0800477d
 8004670:	0800477d 	.word	0x0800477d
 8004674:	0800473b 	.word	0x0800473b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68b9      	ldr	r1, [r7, #8]
 800467e:	4618      	mov	r0, r3
 8004680:	f000 f9f0 	bl	8004a64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699a      	ldr	r2, [r3, #24]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f042 0208 	orr.w	r2, r2, #8
 8004692:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	699a      	ldr	r2, [r3, #24]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 0204 	bic.w	r2, r2, #4
 80046a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6999      	ldr	r1, [r3, #24]
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	691a      	ldr	r2, [r3, #16]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	619a      	str	r2, [r3, #24]
      break;
 80046b6:	e064      	b.n	8004782 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68b9      	ldr	r1, [r7, #8]
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fa40 	bl	8004b44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699a      	ldr	r2, [r3, #24]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	699a      	ldr	r2, [r3, #24]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6999      	ldr	r1, [r3, #24]
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	021a      	lsls	r2, r3, #8
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	430a      	orrs	r2, r1
 80046f6:	619a      	str	r2, [r3, #24]
      break;
 80046f8:	e043      	b.n	8004782 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68b9      	ldr	r1, [r7, #8]
 8004700:	4618      	mov	r0, r3
 8004702:	f000 fa95 	bl	8004c30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	69da      	ldr	r2, [r3, #28]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f042 0208 	orr.w	r2, r2, #8
 8004714:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	69da      	ldr	r2, [r3, #28]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f022 0204 	bic.w	r2, r2, #4
 8004724:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	69d9      	ldr	r1, [r3, #28]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	691a      	ldr	r2, [r3, #16]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	430a      	orrs	r2, r1
 8004736:	61da      	str	r2, [r3, #28]
      break;
 8004738:	e023      	b.n	8004782 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68b9      	ldr	r1, [r7, #8]
 8004740:	4618      	mov	r0, r3
 8004742:	f000 fae9 	bl	8004d18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	69da      	ldr	r2, [r3, #28]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	69da      	ldr	r2, [r3, #28]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	69d9      	ldr	r1, [r3, #28]
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	021a      	lsls	r2, r3, #8
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	430a      	orrs	r2, r1
 8004778:	61da      	str	r2, [r3, #28]
      break;
 800477a:	e002      	b.n	8004782 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	75fb      	strb	r3, [r7, #23]
      break;
 8004780:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800478a:	7dfb      	ldrb	r3, [r7, #23]
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800479e:	2300      	movs	r3, #0
 80047a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d101      	bne.n	80047b0 <HAL_TIM_ConfigClockSource+0x1c>
 80047ac:	2302      	movs	r3, #2
 80047ae:	e0b4      	b.n	800491a <HAL_TIM_ConfigClockSource+0x186>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2202      	movs	r2, #2
 80047bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80047ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68ba      	ldr	r2, [r7, #8]
 80047de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047e8:	d03e      	beq.n	8004868 <HAL_TIM_ConfigClockSource+0xd4>
 80047ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047ee:	f200 8087 	bhi.w	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 80047f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047f6:	f000 8086 	beq.w	8004906 <HAL_TIM_ConfigClockSource+0x172>
 80047fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047fe:	d87f      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004800:	2b70      	cmp	r3, #112	; 0x70
 8004802:	d01a      	beq.n	800483a <HAL_TIM_ConfigClockSource+0xa6>
 8004804:	2b70      	cmp	r3, #112	; 0x70
 8004806:	d87b      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004808:	2b60      	cmp	r3, #96	; 0x60
 800480a:	d050      	beq.n	80048ae <HAL_TIM_ConfigClockSource+0x11a>
 800480c:	2b60      	cmp	r3, #96	; 0x60
 800480e:	d877      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004810:	2b50      	cmp	r3, #80	; 0x50
 8004812:	d03c      	beq.n	800488e <HAL_TIM_ConfigClockSource+0xfa>
 8004814:	2b50      	cmp	r3, #80	; 0x50
 8004816:	d873      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004818:	2b40      	cmp	r3, #64	; 0x40
 800481a:	d058      	beq.n	80048ce <HAL_TIM_ConfigClockSource+0x13a>
 800481c:	2b40      	cmp	r3, #64	; 0x40
 800481e:	d86f      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004820:	2b30      	cmp	r3, #48	; 0x30
 8004822:	d064      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x15a>
 8004824:	2b30      	cmp	r3, #48	; 0x30
 8004826:	d86b      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004828:	2b20      	cmp	r3, #32
 800482a:	d060      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x15a>
 800482c:	2b20      	cmp	r3, #32
 800482e:	d867      	bhi.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
 8004830:	2b00      	cmp	r3, #0
 8004832:	d05c      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x15a>
 8004834:	2b10      	cmp	r3, #16
 8004836:	d05a      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x15a>
 8004838:	e062      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6818      	ldr	r0, [r3, #0]
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	6899      	ldr	r1, [r3, #8]
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685a      	ldr	r2, [r3, #4]
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	f000 fb35 	bl	8004eb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800485c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	68ba      	ldr	r2, [r7, #8]
 8004864:	609a      	str	r2, [r3, #8]
      break;
 8004866:	e04f      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6818      	ldr	r0, [r3, #0]
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	6899      	ldr	r1, [r3, #8]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	f000 fb1e 	bl	8004eb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	689a      	ldr	r2, [r3, #8]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800488a:	609a      	str	r2, [r3, #8]
      break;
 800488c:	e03c      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6818      	ldr	r0, [r3, #0]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	6859      	ldr	r1, [r3, #4]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	461a      	mov	r2, r3
 800489c:	f000 fa92 	bl	8004dc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2150      	movs	r1, #80	; 0x50
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 faeb 	bl	8004e82 <TIM_ITRx_SetConfig>
      break;
 80048ac:	e02c      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6818      	ldr	r0, [r3, #0]
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	6859      	ldr	r1, [r3, #4]
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	461a      	mov	r2, r3
 80048bc:	f000 fab1 	bl	8004e22 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2160      	movs	r1, #96	; 0x60
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 fadb 	bl	8004e82 <TIM_ITRx_SetConfig>
      break;
 80048cc:	e01c      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6818      	ldr	r0, [r3, #0]
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	6859      	ldr	r1, [r3, #4]
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	461a      	mov	r2, r3
 80048dc:	f000 fa72 	bl	8004dc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2140      	movs	r1, #64	; 0x40
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 facb 	bl	8004e82 <TIM_ITRx_SetConfig>
      break;
 80048ec:	e00c      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4619      	mov	r1, r3
 80048f8:	4610      	mov	r0, r2
 80048fa:	f000 fac2 	bl	8004e82 <TIM_ITRx_SetConfig>
      break;
 80048fe:	e003      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	73fb      	strb	r3, [r7, #15]
      break;
 8004904:	e000      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004906:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004918:	7bfb      	ldrb	r3, [r7, #15]
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a40      	ldr	r2, [pc, #256]	; (8004a38 <TIM_Base_SetConfig+0x114>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d013      	beq.n	8004964 <TIM_Base_SetConfig+0x40>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004942:	d00f      	beq.n	8004964 <TIM_Base_SetConfig+0x40>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a3d      	ldr	r2, [pc, #244]	; (8004a3c <TIM_Base_SetConfig+0x118>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d00b      	beq.n	8004964 <TIM_Base_SetConfig+0x40>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a3c      	ldr	r2, [pc, #240]	; (8004a40 <TIM_Base_SetConfig+0x11c>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d007      	beq.n	8004964 <TIM_Base_SetConfig+0x40>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a3b      	ldr	r2, [pc, #236]	; (8004a44 <TIM_Base_SetConfig+0x120>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d003      	beq.n	8004964 <TIM_Base_SetConfig+0x40>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a3a      	ldr	r2, [pc, #232]	; (8004a48 <TIM_Base_SetConfig+0x124>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d108      	bne.n	8004976 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800496a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	68fa      	ldr	r2, [r7, #12]
 8004972:	4313      	orrs	r3, r2
 8004974:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a2f      	ldr	r2, [pc, #188]	; (8004a38 <TIM_Base_SetConfig+0x114>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d02b      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004984:	d027      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a2c      	ldr	r2, [pc, #176]	; (8004a3c <TIM_Base_SetConfig+0x118>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d023      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a2b      	ldr	r2, [pc, #172]	; (8004a40 <TIM_Base_SetConfig+0x11c>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d01f      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a2a      	ldr	r2, [pc, #168]	; (8004a44 <TIM_Base_SetConfig+0x120>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d01b      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a29      	ldr	r2, [pc, #164]	; (8004a48 <TIM_Base_SetConfig+0x124>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d017      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a28      	ldr	r2, [pc, #160]	; (8004a4c <TIM_Base_SetConfig+0x128>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d013      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a27      	ldr	r2, [pc, #156]	; (8004a50 <TIM_Base_SetConfig+0x12c>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d00f      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a26      	ldr	r2, [pc, #152]	; (8004a54 <TIM_Base_SetConfig+0x130>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00b      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a25      	ldr	r2, [pc, #148]	; (8004a58 <TIM_Base_SetConfig+0x134>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d007      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a24      	ldr	r2, [pc, #144]	; (8004a5c <TIM_Base_SetConfig+0x138>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d003      	beq.n	80049d6 <TIM_Base_SetConfig+0xb2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a23      	ldr	r2, [pc, #140]	; (8004a60 <TIM_Base_SetConfig+0x13c>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d108      	bne.n	80049e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a0a      	ldr	r2, [pc, #40]	; (8004a38 <TIM_Base_SetConfig+0x114>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d003      	beq.n	8004a1c <TIM_Base_SetConfig+0xf8>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a0c      	ldr	r2, [pc, #48]	; (8004a48 <TIM_Base_SetConfig+0x124>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d103      	bne.n	8004a24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	691a      	ldr	r2, [r3, #16]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	615a      	str	r2, [r3, #20]
}
 8004a2a:	bf00      	nop
 8004a2c:	3714      	adds	r7, #20
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	40010000 	.word	0x40010000
 8004a3c:	40000400 	.word	0x40000400
 8004a40:	40000800 	.word	0x40000800
 8004a44:	40000c00 	.word	0x40000c00
 8004a48:	40010400 	.word	0x40010400
 8004a4c:	40014000 	.word	0x40014000
 8004a50:	40014400 	.word	0x40014400
 8004a54:	40014800 	.word	0x40014800
 8004a58:	40001800 	.word	0x40001800
 8004a5c:	40001c00 	.word	0x40001c00
 8004a60:	40002000 	.word	0x40002000

08004a64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b087      	sub	sp, #28
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	f023 0201 	bic.w	r2, r3, #1
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f023 0303 	bic.w	r3, r3, #3
 8004a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f023 0302 	bic.w	r3, r3, #2
 8004aac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	697a      	ldr	r2, [r7, #20]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a20      	ldr	r2, [pc, #128]	; (8004b3c <TIM_OC1_SetConfig+0xd8>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d003      	beq.n	8004ac8 <TIM_OC1_SetConfig+0x64>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a1f      	ldr	r2, [pc, #124]	; (8004b40 <TIM_OC1_SetConfig+0xdc>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d10c      	bne.n	8004ae2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f023 0308 	bic.w	r3, r3, #8
 8004ace:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f023 0304 	bic.w	r3, r3, #4
 8004ae0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a15      	ldr	r2, [pc, #84]	; (8004b3c <TIM_OC1_SetConfig+0xd8>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d003      	beq.n	8004af2 <TIM_OC1_SetConfig+0x8e>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a14      	ldr	r2, [pc, #80]	; (8004b40 <TIM_OC1_SetConfig+0xdc>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d111      	bne.n	8004b16 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004af8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	697a      	ldr	r2, [r7, #20]
 8004b2e:	621a      	str	r2, [r3, #32]
}
 8004b30:	bf00      	nop
 8004b32:	371c      	adds	r7, #28
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	40010000 	.word	0x40010000
 8004b40:	40010400 	.word	0x40010400

08004b44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b087      	sub	sp, #28
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	f023 0210 	bic.w	r2, r3, #16
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	021b      	lsls	r3, r3, #8
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f023 0320 	bic.w	r3, r3, #32
 8004b8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a22      	ldr	r2, [pc, #136]	; (8004c28 <TIM_OC2_SetConfig+0xe4>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d003      	beq.n	8004bac <TIM_OC2_SetConfig+0x68>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a21      	ldr	r2, [pc, #132]	; (8004c2c <TIM_OC2_SetConfig+0xe8>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d10d      	bne.n	8004bc8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bc6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a17      	ldr	r2, [pc, #92]	; (8004c28 <TIM_OC2_SetConfig+0xe4>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d003      	beq.n	8004bd8 <TIM_OC2_SetConfig+0x94>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a16      	ldr	r2, [pc, #88]	; (8004c2c <TIM_OC2_SetConfig+0xe8>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d113      	bne.n	8004c00 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004be6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	693a      	ldr	r2, [r7, #16]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685a      	ldr	r2, [r3, #4]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	621a      	str	r2, [r3, #32]
}
 8004c1a:	bf00      	nop
 8004c1c:	371c      	adds	r7, #28
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	40010000 	.word	0x40010000
 8004c2c:	40010400 	.word	0x40010400

08004c30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b087      	sub	sp, #28
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f023 0303 	bic.w	r3, r3, #3
 8004c66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	021b      	lsls	r3, r3, #8
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a21      	ldr	r2, [pc, #132]	; (8004d10 <TIM_OC3_SetConfig+0xe0>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d003      	beq.n	8004c96 <TIM_OC3_SetConfig+0x66>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a20      	ldr	r2, [pc, #128]	; (8004d14 <TIM_OC3_SetConfig+0xe4>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d10d      	bne.n	8004cb2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	021b      	lsls	r3, r3, #8
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a16      	ldr	r2, [pc, #88]	; (8004d10 <TIM_OC3_SetConfig+0xe0>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d003      	beq.n	8004cc2 <TIM_OC3_SetConfig+0x92>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a15      	ldr	r2, [pc, #84]	; (8004d14 <TIM_OC3_SetConfig+0xe4>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d113      	bne.n	8004cea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	011b      	lsls	r3, r3, #4
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	011b      	lsls	r3, r3, #4
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	685a      	ldr	r2, [r3, #4]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	697a      	ldr	r2, [r7, #20]
 8004d02:	621a      	str	r2, [r3, #32]
}
 8004d04:	bf00      	nop
 8004d06:	371c      	adds	r7, #28
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr
 8004d10:	40010000 	.word	0x40010000
 8004d14:	40010400 	.word	0x40010400

08004d18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b087      	sub	sp, #28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	69db      	ldr	r3, [r3, #28]
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	021b      	lsls	r3, r3, #8
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	031b      	lsls	r3, r3, #12
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a12      	ldr	r2, [pc, #72]	; (8004dbc <TIM_OC4_SetConfig+0xa4>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d003      	beq.n	8004d80 <TIM_OC4_SetConfig+0x68>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a11      	ldr	r2, [pc, #68]	; (8004dc0 <TIM_OC4_SetConfig+0xa8>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d109      	bne.n	8004d94 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	019b      	lsls	r3, r3, #6
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	693a      	ldr	r2, [r7, #16]
 8004dac:	621a      	str	r2, [r3, #32]
}
 8004dae:	bf00      	nop
 8004db0:	371c      	adds	r7, #28
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	40010000 	.word	0x40010000
 8004dc0:	40010400 	.word	0x40010400

08004dc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b087      	sub	sp, #28
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	f023 0201 	bic.w	r2, r3, #1
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	011b      	lsls	r3, r3, #4
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f023 030a 	bic.w	r3, r3, #10
 8004e00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	697a      	ldr	r2, [r7, #20]
 8004e14:	621a      	str	r2, [r3, #32]
}
 8004e16:	bf00      	nop
 8004e18:	371c      	adds	r7, #28
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr

08004e22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e22:	b480      	push	{r7}
 8004e24:	b087      	sub	sp, #28
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	60b9      	str	r1, [r7, #8]
 8004e2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	f023 0210 	bic.w	r2, r3, #16
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6a1b      	ldr	r3, [r3, #32]
 8004e44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	031b      	lsls	r3, r3, #12
 8004e52:	697a      	ldr	r2, [r7, #20]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e5e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	011b      	lsls	r3, r3, #4
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	621a      	str	r2, [r3, #32]
}
 8004e76:	bf00      	nop
 8004e78:	371c      	adds	r7, #28
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr

08004e82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e82:	b480      	push	{r7}
 8004e84:	b085      	sub	sp, #20
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
 8004e8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	f043 0307 	orr.w	r3, r3, #7
 8004ea4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	609a      	str	r2, [r3, #8]
}
 8004eac:	bf00      	nop
 8004eae:	3714      	adds	r7, #20
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b087      	sub	sp, #28
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
 8004ec4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ed2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	021a      	lsls	r2, r3, #8
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	431a      	orrs	r2, r3
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	697a      	ldr	r2, [r7, #20]
 8004eea:	609a      	str	r2, [r3, #8]
}
 8004eec:	bf00      	nop
 8004eee:	371c      	adds	r7, #28
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	f003 031f 	and.w	r3, r3, #31
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a1a      	ldr	r2, [r3, #32]
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	401a      	ands	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6a1a      	ldr	r2, [r3, #32]
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	f003 031f 	and.w	r3, r3, #31
 8004f2a:	6879      	ldr	r1, [r7, #4]
 8004f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f30:	431a      	orrs	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	621a      	str	r2, [r3, #32]
}
 8004f36:	bf00      	nop
 8004f38:	371c      	adds	r7, #28
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
	...

08004f44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d101      	bne.n	8004f5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	e05a      	b.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2202      	movs	r2, #2
 8004f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a21      	ldr	r2, [pc, #132]	; (8005020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d022      	beq.n	8004fe6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fa8:	d01d      	beq.n	8004fe6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a1d      	ldr	r2, [pc, #116]	; (8005024 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d018      	beq.n	8004fe6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a1b      	ldr	r2, [pc, #108]	; (8005028 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d013      	beq.n	8004fe6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a1a      	ldr	r2, [pc, #104]	; (800502c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d00e      	beq.n	8004fe6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a18      	ldr	r2, [pc, #96]	; (8005030 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d009      	beq.n	8004fe6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a17      	ldr	r2, [pc, #92]	; (8005034 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d004      	beq.n	8004fe6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a15      	ldr	r2, [pc, #84]	; (8005038 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d10c      	bne.n	8005000 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68ba      	ldr	r2, [r7, #8]
 8004ffe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3714      	adds	r7, #20
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	40010000 	.word	0x40010000
 8005024:	40000400 	.word	0x40000400
 8005028:	40000800 	.word	0x40000800
 800502c:	40000c00 	.word	0x40000c00
 8005030:	40010400 	.word	0x40010400
 8005034:	40014000 	.word	0x40014000
 8005038:	40001800 	.word	0x40001800

0800503c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005046:	2300      	movs	r3, #0
 8005048:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005050:	2b01      	cmp	r3, #1
 8005052:	d101      	bne.n	8005058 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005054:	2302      	movs	r3, #2
 8005056:	e03d      	b.n	80050d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	4313      	orrs	r3, r2
 800507a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	4313      	orrs	r3, r2
 8005088:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4313      	orrs	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	695b      	ldr	r3, [r3, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	69db      	ldr	r3, [r3, #28]
 80050be:	4313      	orrs	r3, r2
 80050c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3714      	adds	r7, #20
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d101      	bne.n	80050f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e03f      	b.n	8005172 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d106      	bne.n	800510c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f7fc ff30 	bl	8001f6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2224      	movs	r2, #36	; 0x24
 8005110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68da      	ldr	r2, [r3, #12]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005122:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 ff73 	bl	8006010 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	691a      	ldr	r2, [r3, #16]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005138:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	695a      	ldr	r2, [r3, #20]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005148:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68da      	ldr	r2, [r3, #12]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005158:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2220      	movs	r2, #32
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2220      	movs	r2, #32
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3708      	adds	r7, #8
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b08a      	sub	sp, #40	; 0x28
 800517e:	af02      	add	r7, sp, #8
 8005180:	60f8      	str	r0, [r7, #12]
 8005182:	60b9      	str	r1, [r7, #8]
 8005184:	603b      	str	r3, [r7, #0]
 8005186:	4613      	mov	r3, r2
 8005188:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800518a:	2300      	movs	r3, #0
 800518c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b20      	cmp	r3, #32
 8005198:	d17c      	bne.n	8005294 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d002      	beq.n	80051a6 <HAL_UART_Transmit+0x2c>
 80051a0:	88fb      	ldrh	r3, [r7, #6]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e075      	b.n	8005296 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d101      	bne.n	80051b8 <HAL_UART_Transmit+0x3e>
 80051b4:	2302      	movs	r3, #2
 80051b6:	e06e      	b.n	8005296 <HAL_UART_Transmit+0x11c>
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2221      	movs	r2, #33	; 0x21
 80051ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051ce:	f7fd f909 	bl	80023e4 <HAL_GetTick>
 80051d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	88fa      	ldrh	r2, [r7, #6]
 80051d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	88fa      	ldrh	r2, [r7, #6]
 80051de:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051e8:	d108      	bne.n	80051fc <HAL_UART_Transmit+0x82>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d104      	bne.n	80051fc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80051f2:	2300      	movs	r3, #0
 80051f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	61bb      	str	r3, [r7, #24]
 80051fa:	e003      	b.n	8005204 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005200:	2300      	movs	r3, #0
 8005202:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800520c:	e02a      	b.n	8005264 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2200      	movs	r2, #0
 8005216:	2180      	movs	r1, #128	; 0x80
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 fc2b 	bl	8005a74 <UART_WaitOnFlagUntilTimeout>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e036      	b.n	8005296 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10b      	bne.n	8005246 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	881b      	ldrh	r3, [r3, #0]
 8005232:	461a      	mov	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800523c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	3302      	adds	r3, #2
 8005242:	61bb      	str	r3, [r7, #24]
 8005244:	e007      	b.n	8005256 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	781a      	ldrb	r2, [r3, #0]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	3301      	adds	r3, #1
 8005254:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800525a:	b29b      	uxth	r3, r3
 800525c:	3b01      	subs	r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005268:	b29b      	uxth	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1cf      	bne.n	800520e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	9300      	str	r3, [sp, #0]
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2200      	movs	r2, #0
 8005276:	2140      	movs	r1, #64	; 0x40
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f000 fbfb 	bl	8005a74 <UART_WaitOnFlagUntilTimeout>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e006      	b.n	8005296 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005290:	2300      	movs	r3, #0
 8005292:	e000      	b.n	8005296 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005294:	2302      	movs	r3, #2
  }
}
 8005296:	4618      	mov	r0, r3
 8005298:	3720      	adds	r7, #32
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}

0800529e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b084      	sub	sp, #16
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	60f8      	str	r0, [r7, #12]
 80052a6:	60b9      	str	r1, [r7, #8]
 80052a8:	4613      	mov	r3, r2
 80052aa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	2b20      	cmp	r3, #32
 80052b6:	d11d      	bne.n	80052f4 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d002      	beq.n	80052c4 <HAL_UART_Receive_DMA+0x26>
 80052be:	88fb      	ldrh	r3, [r7, #6]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d101      	bne.n	80052c8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e016      	b.n	80052f6 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d101      	bne.n	80052d6 <HAL_UART_Receive_DMA+0x38>
 80052d2:	2302      	movs	r3, #2
 80052d4:	e00f      	b.n	80052f6 <HAL_UART_Receive_DMA+0x58>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80052e4:	88fb      	ldrh	r3, [r7, #6]
 80052e6:	461a      	mov	r2, r3
 80052e8:	68b9      	ldr	r1, [r7, #8]
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f000 fc30 	bl	8005b50 <UART_Start_Receive_DMA>
 80052f0:	4603      	mov	r3, r0
 80052f2:	e000      	b.n	80052f6 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80052f4:	2302      	movs	r3, #2
  }
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
	...

08005300 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b0ba      	sub	sp, #232	; 0xe8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005326:	2300      	movs	r3, #0
 8005328:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800532c:	2300      	movs	r3, #0
 800532e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005336:	f003 030f 	and.w	r3, r3, #15
 800533a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800533e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005342:	2b00      	cmp	r3, #0
 8005344:	d10f      	bne.n	8005366 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800534a:	f003 0320 	and.w	r3, r3, #32
 800534e:	2b00      	cmp	r3, #0
 8005350:	d009      	beq.n	8005366 <HAL_UART_IRQHandler+0x66>
 8005352:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005356:	f003 0320 	and.w	r3, r3, #32
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 fd9b 	bl	8005e9a <UART_Receive_IT>
      return;
 8005364:	e256      	b.n	8005814 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005366:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800536a:	2b00      	cmp	r3, #0
 800536c:	f000 80de 	beq.w	800552c <HAL_UART_IRQHandler+0x22c>
 8005370:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b00      	cmp	r3, #0
 800537a:	d106      	bne.n	800538a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800537c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005380:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005384:	2b00      	cmp	r3, #0
 8005386:	f000 80d1 	beq.w	800552c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800538a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00b      	beq.n	80053ae <HAL_UART_IRQHandler+0xae>
 8005396:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800539a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d005      	beq.n	80053ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	f043 0201 	orr.w	r2, r3, #1
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053b2:	f003 0304 	and.w	r3, r3, #4
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00b      	beq.n	80053d2 <HAL_UART_IRQHandler+0xd2>
 80053ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d005      	beq.n	80053d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ca:	f043 0202 	orr.w	r2, r3, #2
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053d6:	f003 0302 	and.w	r3, r3, #2
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00b      	beq.n	80053f6 <HAL_UART_IRQHandler+0xf6>
 80053de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053e2:	f003 0301 	and.w	r3, r3, #1
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d005      	beq.n	80053f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ee:	f043 0204 	orr.w	r2, r3, #4
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80053f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d011      	beq.n	8005426 <HAL_UART_IRQHandler+0x126>
 8005402:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005406:	f003 0320 	and.w	r3, r3, #32
 800540a:	2b00      	cmp	r3, #0
 800540c:	d105      	bne.n	800541a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800540e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	2b00      	cmp	r3, #0
 8005418:	d005      	beq.n	8005426 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541e:	f043 0208 	orr.w	r2, r3, #8
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	2b00      	cmp	r3, #0
 800542c:	f000 81ed 	beq.w	800580a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005430:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005434:	f003 0320 	and.w	r3, r3, #32
 8005438:	2b00      	cmp	r3, #0
 800543a:	d008      	beq.n	800544e <HAL_UART_IRQHandler+0x14e>
 800543c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005440:	f003 0320 	and.w	r3, r3, #32
 8005444:	2b00      	cmp	r3, #0
 8005446:	d002      	beq.n	800544e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 fd26 	bl	8005e9a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	695b      	ldr	r3, [r3, #20]
 8005454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005458:	2b40      	cmp	r3, #64	; 0x40
 800545a:	bf0c      	ite	eq
 800545c:	2301      	moveq	r3, #1
 800545e:	2300      	movne	r3, #0
 8005460:	b2db      	uxtb	r3, r3
 8005462:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546a:	f003 0308 	and.w	r3, r3, #8
 800546e:	2b00      	cmp	r3, #0
 8005470:	d103      	bne.n	800547a <HAL_UART_IRQHandler+0x17a>
 8005472:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005476:	2b00      	cmp	r3, #0
 8005478:	d04f      	beq.n	800551a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 fc2e 	bl	8005cdc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800548a:	2b40      	cmp	r3, #64	; 0x40
 800548c:	d141      	bne.n	8005512 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	3314      	adds	r3, #20
 8005494:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005498:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800549c:	e853 3f00 	ldrex	r3, [r3]
 80054a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80054a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80054a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	3314      	adds	r3, #20
 80054b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80054ba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80054be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80054c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80054ca:	e841 2300 	strex	r3, r2, [r1]
 80054ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80054d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1d9      	bne.n	800548e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d013      	beq.n	800550a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e6:	4a7d      	ldr	r2, [pc, #500]	; (80056dc <HAL_UART_IRQHandler+0x3dc>)
 80054e8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7fd fe14 	bl	800311c <HAL_DMA_Abort_IT>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d016      	beq.n	8005528 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005504:	4610      	mov	r0, r2
 8005506:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005508:	e00e      	b.n	8005528 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f9a4 	bl	8005858 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005510:	e00a      	b.n	8005528 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f9a0 	bl	8005858 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005518:	e006      	b.n	8005528 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 f99c 	bl	8005858 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005526:	e170      	b.n	800580a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005528:	bf00      	nop
    return;
 800552a:	e16e      	b.n	800580a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005530:	2b01      	cmp	r3, #1
 8005532:	f040 814a 	bne.w	80057ca <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800553a:	f003 0310 	and.w	r3, r3, #16
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 8143 	beq.w	80057ca <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005548:	f003 0310 	and.w	r3, r3, #16
 800554c:	2b00      	cmp	r3, #0
 800554e:	f000 813c 	beq.w	80057ca <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005552:	2300      	movs	r3, #0
 8005554:	60bb      	str	r3, [r7, #8]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	60bb      	str	r3, [r7, #8]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	60bb      	str	r3, [r7, #8]
 8005566:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005572:	2b40      	cmp	r3, #64	; 0x40
 8005574:	f040 80b4 	bne.w	80056e0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005584:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 8140 	beq.w	800580e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005592:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005596:	429a      	cmp	r2, r3
 8005598:	f080 8139 	bcs.w	800580e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055a2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a8:	69db      	ldr	r3, [r3, #28]
 80055aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055ae:	f000 8088 	beq.w	80056c2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	330c      	adds	r3, #12
 80055b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055c0:	e853 3f00 	ldrex	r3, [r3]
 80055c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80055c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	330c      	adds	r3, #12
 80055da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80055de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80055e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80055ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80055ee:	e841 2300 	strex	r3, r2, [r1]
 80055f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80055f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1d9      	bne.n	80055b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3314      	adds	r3, #20
 8005604:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005606:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005608:	e853 3f00 	ldrex	r3, [r3]
 800560c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800560e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005610:	f023 0301 	bic.w	r3, r3, #1
 8005614:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	3314      	adds	r3, #20
 800561e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005622:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005626:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005628:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800562a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800562e:	e841 2300 	strex	r3, r2, [r1]
 8005632:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005634:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1e1      	bne.n	80055fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	3314      	adds	r3, #20
 8005640:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005642:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005644:	e853 3f00 	ldrex	r3, [r3]
 8005648:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800564a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800564c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005650:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	3314      	adds	r3, #20
 800565a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800565e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005660:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005662:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005664:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005666:	e841 2300 	strex	r3, r2, [r1]
 800566a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800566c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800566e:	2b00      	cmp	r3, #0
 8005670:	d1e3      	bne.n	800563a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2220      	movs	r2, #32
 8005676:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	330c      	adds	r3, #12
 8005686:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800568a:	e853 3f00 	ldrex	r3, [r3]
 800568e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005690:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005692:	f023 0310 	bic.w	r3, r3, #16
 8005696:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	330c      	adds	r3, #12
 80056a0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80056a4:	65ba      	str	r2, [r7, #88]	; 0x58
 80056a6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80056aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80056ac:	e841 2300 	strex	r3, r2, [r1]
 80056b0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80056b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1e3      	bne.n	8005680 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056bc:	4618      	mov	r0, r3
 80056be:	f7fd fcbd 	bl	800303c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	4619      	mov	r1, r3
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f8ca 	bl	800586c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056d8:	e099      	b.n	800580e <HAL_UART_IRQHandler+0x50e>
 80056da:	bf00      	nop
 80056dc:	08005da3 	.word	0x08005da3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f000 808b 	beq.w	8005812 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80056fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005700:	2b00      	cmp	r3, #0
 8005702:	f000 8086 	beq.w	8005812 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	330c      	adds	r3, #12
 800570c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005710:	e853 3f00 	ldrex	r3, [r3]
 8005714:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005718:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800571c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	330c      	adds	r3, #12
 8005726:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800572a:	647a      	str	r2, [r7, #68]	; 0x44
 800572c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005730:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005732:	e841 2300 	strex	r3, r2, [r1]
 8005736:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1e3      	bne.n	8005706 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	3314      	adds	r3, #20
 8005744:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005748:	e853 3f00 	ldrex	r3, [r3]
 800574c:	623b      	str	r3, [r7, #32]
   return(result);
 800574e:	6a3b      	ldr	r3, [r7, #32]
 8005750:	f023 0301 	bic.w	r3, r3, #1
 8005754:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	3314      	adds	r3, #20
 800575e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005762:	633a      	str	r2, [r7, #48]	; 0x30
 8005764:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005766:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005768:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800576a:	e841 2300 	strex	r3, r2, [r1]
 800576e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1e3      	bne.n	800573e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2220      	movs	r2, #32
 800577a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	330c      	adds	r3, #12
 800578a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	e853 3f00 	ldrex	r3, [r3]
 8005792:	60fb      	str	r3, [r7, #12]
   return(result);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f023 0310 	bic.w	r3, r3, #16
 800579a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	330c      	adds	r3, #12
 80057a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80057a8:	61fa      	str	r2, [r7, #28]
 80057aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ac:	69b9      	ldr	r1, [r7, #24]
 80057ae:	69fa      	ldr	r2, [r7, #28]
 80057b0:	e841 2300 	strex	r3, r2, [r1]
 80057b4:	617b      	str	r3, [r7, #20]
   return(result);
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d1e3      	bne.n	8005784 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057c0:	4619      	mov	r1, r3
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f852 	bl	800586c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057c8:	e023      	b.n	8005812 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80057ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d009      	beq.n	80057ea <HAL_UART_IRQHandler+0x4ea>
 80057d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 faf1 	bl	8005dca <UART_Transmit_IT>
    return;
 80057e8:	e014      	b.n	8005814 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00e      	beq.n	8005814 <HAL_UART_IRQHandler+0x514>
 80057f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d008      	beq.n	8005814 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 fb31 	bl	8005e6a <UART_EndTransmit_IT>
    return;
 8005808:	e004      	b.n	8005814 <HAL_UART_IRQHandler+0x514>
    return;
 800580a:	bf00      	nop
 800580c:	e002      	b.n	8005814 <HAL_UART_IRQHandler+0x514>
      return;
 800580e:	bf00      	nop
 8005810:	e000      	b.n	8005814 <HAL_UART_IRQHandler+0x514>
      return;
 8005812:	bf00      	nop
  }
}
 8005814:	37e8      	adds	r7, #232	; 0xe8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop

0800581c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	460b      	mov	r3, r1
 8005876:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b09c      	sub	sp, #112	; 0x70
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005890:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800589c:	2b00      	cmp	r3, #0
 800589e:	d172      	bne.n	8005986 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80058a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058a2:	2200      	movs	r2, #0
 80058a4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	330c      	adds	r3, #12
 80058ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058b0:	e853 3f00 	ldrex	r3, [r3]
 80058b4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80058b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058bc:	66bb      	str	r3, [r7, #104]	; 0x68
 80058be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	330c      	adds	r3, #12
 80058c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80058c6:	65ba      	str	r2, [r7, #88]	; 0x58
 80058c8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80058cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058ce:	e841 2300 	strex	r3, r2, [r1]
 80058d2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80058d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1e5      	bne.n	80058a6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	3314      	adds	r3, #20
 80058e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e4:	e853 3f00 	ldrex	r3, [r3]
 80058e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80058ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ec:	f023 0301 	bic.w	r3, r3, #1
 80058f0:	667b      	str	r3, [r7, #100]	; 0x64
 80058f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	3314      	adds	r3, #20
 80058f8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80058fa:	647a      	str	r2, [r7, #68]	; 0x44
 80058fc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005900:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005902:	e841 2300 	strex	r3, r2, [r1]
 8005906:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1e5      	bne.n	80058da <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800590e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	3314      	adds	r3, #20
 8005914:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	623b      	str	r3, [r7, #32]
   return(result);
 800591e:	6a3b      	ldr	r3, [r7, #32]
 8005920:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005924:	663b      	str	r3, [r7, #96]	; 0x60
 8005926:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	3314      	adds	r3, #20
 800592c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800592e:	633a      	str	r2, [r7, #48]	; 0x30
 8005930:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005932:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005934:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800593c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e5      	bne.n	800590e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005942:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005944:	2220      	movs	r2, #32
 8005946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800594a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800594c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800594e:	2b01      	cmp	r3, #1
 8005950:	d119      	bne.n	8005986 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	330c      	adds	r3, #12
 8005958:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	e853 3f00 	ldrex	r3, [r3]
 8005960:	60fb      	str	r3, [r7, #12]
   return(result);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f023 0310 	bic.w	r3, r3, #16
 8005968:	65fb      	str	r3, [r7, #92]	; 0x5c
 800596a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	330c      	adds	r3, #12
 8005970:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005972:	61fa      	str	r2, [r7, #28]
 8005974:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005976:	69b9      	ldr	r1, [r7, #24]
 8005978:	69fa      	ldr	r2, [r7, #28]
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	617b      	str	r3, [r7, #20]
   return(result);
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1e5      	bne.n	8005952 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598a:	2b01      	cmp	r3, #1
 800598c:	d106      	bne.n	800599c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800598e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005990:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005992:	4619      	mov	r1, r3
 8005994:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005996:	f7ff ff69 	bl	800586c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800599a:	e002      	b.n	80059a2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800599c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800599e:	f7ff ff47 	bl	8005830 <HAL_UART_RxCpltCallback>
}
 80059a2:	bf00      	nop
 80059a4:	3770      	adds	r7, #112	; 0x70
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b084      	sub	sp, #16
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d108      	bne.n	80059d2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059c4:	085b      	lsrs	r3, r3, #1
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	4619      	mov	r1, r3
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f7ff ff4e 	bl	800586c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80059d0:	e002      	b.n	80059d8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f7ff ff36 	bl	8005844 <HAL_UART_RxHalfCpltCallback>
}
 80059d8:	bf00      	nop
 80059da:	3710      	adds	r7, #16
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80059e8:	2300      	movs	r3, #0
 80059ea:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059fc:	2b80      	cmp	r3, #128	; 0x80
 80059fe:	bf0c      	ite	eq
 8005a00:	2301      	moveq	r3, #1
 8005a02:	2300      	movne	r3, #0
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	2b21      	cmp	r3, #33	; 0x21
 8005a12:	d108      	bne.n	8005a26 <UART_DMAError+0x46>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d005      	beq.n	8005a26 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005a20:	68b8      	ldr	r0, [r7, #8]
 8005a22:	f000 f933 	bl	8005c8c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a30:	2b40      	cmp	r3, #64	; 0x40
 8005a32:	bf0c      	ite	eq
 8005a34:	2301      	moveq	r3, #1
 8005a36:	2300      	movne	r3, #0
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	2b22      	cmp	r3, #34	; 0x22
 8005a46:	d108      	bne.n	8005a5a <UART_DMAError+0x7a>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d005      	beq.n	8005a5a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	2200      	movs	r2, #0
 8005a52:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005a54:	68b8      	ldr	r0, [r7, #8]
 8005a56:	f000 f941 	bl	8005cdc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5e:	f043 0210 	orr.w	r2, r3, #16
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a66:	68b8      	ldr	r0, [r7, #8]
 8005a68:	f7ff fef6 	bl	8005858 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a6c:	bf00      	nop
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b090      	sub	sp, #64	; 0x40
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	603b      	str	r3, [r7, #0]
 8005a80:	4613      	mov	r3, r2
 8005a82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a84:	e050      	b.n	8005b28 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a8c:	d04c      	beq.n	8005b28 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d007      	beq.n	8005aa4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a94:	f7fc fca6 	bl	80023e4 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d241      	bcs.n	8005b28 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	330c      	adds	r3, #12
 8005aaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aae:	e853 3f00 	ldrex	r3, [r3]
 8005ab2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005aba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	330c      	adds	r3, #12
 8005ac2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ac4:	637a      	str	r2, [r7, #52]	; 0x34
 8005ac6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005aca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005acc:	e841 2300 	strex	r3, r2, [r1]
 8005ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1e5      	bne.n	8005aa4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	3314      	adds	r3, #20
 8005ade:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	e853 3f00 	ldrex	r3, [r3]
 8005ae6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	f023 0301 	bic.w	r3, r3, #1
 8005aee:	63bb      	str	r3, [r7, #56]	; 0x38
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	3314      	adds	r3, #20
 8005af6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005af8:	623a      	str	r2, [r7, #32]
 8005afa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afc:	69f9      	ldr	r1, [r7, #28]
 8005afe:	6a3a      	ldr	r2, [r7, #32]
 8005b00:	e841 2300 	strex	r3, r2, [r1]
 8005b04:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1e5      	bne.n	8005ad8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2220      	movs	r2, #32
 8005b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2220      	movs	r2, #32
 8005b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e00f      	b.n	8005b48 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	4013      	ands	r3, r2
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	bf0c      	ite	eq
 8005b38:	2301      	moveq	r3, #1
 8005b3a:	2300      	movne	r3, #0
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	461a      	mov	r2, r3
 8005b40:	79fb      	ldrb	r3, [r7, #7]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d09f      	beq.n	8005a86 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b46:	2300      	movs	r3, #0
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3740      	adds	r7, #64	; 0x40
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b098      	sub	sp, #96	; 0x60
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	88fa      	ldrh	r2, [r7, #6]
 8005b68:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2222      	movs	r2, #34	; 0x22
 8005b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b7c:	4a40      	ldr	r2, [pc, #256]	; (8005c80 <UART_Start_Receive_DMA+0x130>)
 8005b7e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b84:	4a3f      	ldr	r2, [pc, #252]	; (8005c84 <UART_Start_Receive_DMA+0x134>)
 8005b86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8c:	4a3e      	ldr	r2, [pc, #248]	; (8005c88 <UART_Start_Receive_DMA+0x138>)
 8005b8e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b94:	2200      	movs	r2, #0
 8005b96:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005b98:	f107 0308 	add.w	r3, r7, #8
 8005b9c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	4619      	mov	r1, r3
 8005baa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	88fb      	ldrh	r3, [r7, #6]
 8005bb0:	f7fd f9ec 	bl	8002f8c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	613b      	str	r3, [r7, #16]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	613b      	str	r3, [r7, #16]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	613b      	str	r3, [r7, #16]
 8005bc8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d019      	beq.n	8005c0e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	330c      	adds	r3, #12
 8005be0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005be4:	e853 3f00 	ldrex	r3, [r3]
 8005be8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005bea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bf0:	65bb      	str	r3, [r7, #88]	; 0x58
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	330c      	adds	r3, #12
 8005bf8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005bfa:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005bfc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfe:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005c00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c02:	e841 2300 	strex	r3, r2, [r1]
 8005c06:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005c08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1e5      	bne.n	8005bda <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	3314      	adds	r3, #20
 8005c14:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c18:	e853 3f00 	ldrex	r3, [r3]
 8005c1c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c20:	f043 0301 	orr.w	r3, r3, #1
 8005c24:	657b      	str	r3, [r7, #84]	; 0x54
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	3314      	adds	r3, #20
 8005c2c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005c2e:	63ba      	str	r2, [r7, #56]	; 0x38
 8005c30:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c32:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005c34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c36:	e841 2300 	strex	r3, r2, [r1]
 8005c3a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1e5      	bne.n	8005c0e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3314      	adds	r3, #20
 8005c48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	e853 3f00 	ldrex	r3, [r3]
 8005c50:	617b      	str	r3, [r7, #20]
   return(result);
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c58:	653b      	str	r3, [r7, #80]	; 0x50
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	3314      	adds	r3, #20
 8005c60:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005c62:	627a      	str	r2, [r7, #36]	; 0x24
 8005c64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c66:	6a39      	ldr	r1, [r7, #32]
 8005c68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c6a:	e841 2300 	strex	r3, r2, [r1]
 8005c6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d1e5      	bne.n	8005c42 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3760      	adds	r7, #96	; 0x60
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	08005885 	.word	0x08005885
 8005c84:	080059ab 	.word	0x080059ab
 8005c88:	080059e1 	.word	0x080059e1

08005c8c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b089      	sub	sp, #36	; 0x24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	330c      	adds	r3, #12
 8005c9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	e853 3f00 	ldrex	r3, [r3]
 8005ca2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005caa:	61fb      	str	r3, [r7, #28]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	330c      	adds	r3, #12
 8005cb2:	69fa      	ldr	r2, [r7, #28]
 8005cb4:	61ba      	str	r2, [r7, #24]
 8005cb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb8:	6979      	ldr	r1, [r7, #20]
 8005cba:	69ba      	ldr	r2, [r7, #24]
 8005cbc:	e841 2300 	strex	r3, r2, [r1]
 8005cc0:	613b      	str	r3, [r7, #16]
   return(result);
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1e5      	bne.n	8005c94 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2220      	movs	r2, #32
 8005ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005cd0:	bf00      	nop
 8005cd2:	3724      	adds	r7, #36	; 0x24
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b095      	sub	sp, #84	; 0x54
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	330c      	adds	r3, #12
 8005cea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cee:	e853 3f00 	ldrex	r3, [r3]
 8005cf2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cf6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005cfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	330c      	adds	r3, #12
 8005d02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d04:	643a      	str	r2, [r7, #64]	; 0x40
 8005d06:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005d0a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005d0c:	e841 2300 	strex	r3, r2, [r1]
 8005d10:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1e5      	bne.n	8005ce4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	3314      	adds	r3, #20
 8005d1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d20:	6a3b      	ldr	r3, [r7, #32]
 8005d22:	e853 3f00 	ldrex	r3, [r3]
 8005d26:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	f023 0301 	bic.w	r3, r3, #1
 8005d2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	3314      	adds	r3, #20
 8005d36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d38:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d40:	e841 2300 	strex	r3, r2, [r1]
 8005d44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1e5      	bne.n	8005d18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d119      	bne.n	8005d88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	330c      	adds	r3, #12
 8005d5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	e853 3f00 	ldrex	r3, [r3]
 8005d62:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f023 0310 	bic.w	r3, r3, #16
 8005d6a:	647b      	str	r3, [r7, #68]	; 0x44
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	330c      	adds	r3, #12
 8005d72:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d74:	61ba      	str	r2, [r7, #24]
 8005d76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d78:	6979      	ldr	r1, [r7, #20]
 8005d7a:	69ba      	ldr	r2, [r7, #24]
 8005d7c:	e841 2300 	strex	r3, r2, [r1]
 8005d80:	613b      	str	r3, [r7, #16]
   return(result);
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1e5      	bne.n	8005d54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005d96:	bf00      	nop
 8005d98:	3754      	adds	r7, #84	; 0x54
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr

08005da2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b084      	sub	sp, #16
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f7ff fd4b 	bl	8005858 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dc2:	bf00      	nop
 8005dc4:	3710      	adds	r7, #16
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b085      	sub	sp, #20
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	2b21      	cmp	r3, #33	; 0x21
 8005ddc:	d13e      	bne.n	8005e5c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005de6:	d114      	bne.n	8005e12 <UART_Transmit_IT+0x48>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d110      	bne.n	8005e12 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a1b      	ldr	r3, [r3, #32]
 8005df4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	881b      	ldrh	r3, [r3, #0]
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e04:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	1c9a      	adds	r2, r3, #2
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	621a      	str	r2, [r3, #32]
 8005e10:	e008      	b.n	8005e24 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	1c59      	adds	r1, r3, #1
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6211      	str	r1, [r2, #32]
 8005e1c:	781a      	ldrb	r2, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	4619      	mov	r1, r3
 8005e32:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d10f      	bne.n	8005e58 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	68da      	ldr	r2, [r3, #12]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e46:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68da      	ldr	r2, [r3, #12]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e56:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	e000      	b.n	8005e5e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e5c:	2302      	movs	r3, #2
  }
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b082      	sub	sp, #8
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68da      	ldr	r2, [r3, #12]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e80:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2220      	movs	r2, #32
 8005e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7ff fcc6 	bl	800581c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3708      	adds	r7, #8
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b08c      	sub	sp, #48	; 0x30
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b22      	cmp	r3, #34	; 0x22
 8005eac:	f040 80ab 	bne.w	8006006 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eb8:	d117      	bne.n	8005eea <UART_Receive_IT+0x50>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d113      	bne.n	8005eea <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eca:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005edc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee2:	1c9a      	adds	r2, r3, #2
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	629a      	str	r2, [r3, #40]	; 0x28
 8005ee8:	e026      	b.n	8005f38 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eee:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005efc:	d007      	beq.n	8005f0e <UART_Receive_IT+0x74>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10a      	bne.n	8005f1c <UART_Receive_IT+0x82>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d106      	bne.n	8005f1c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	b2da      	uxtb	r2, r3
 8005f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f18:	701a      	strb	r2, [r3, #0]
 8005f1a:	e008      	b.n	8005f2e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f28:	b2da      	uxtb	r2, r3
 8005f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f2c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f32:	1c5a      	adds	r2, r3, #1
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	4619      	mov	r1, r3
 8005f46:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d15a      	bne.n	8006002 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68da      	ldr	r2, [r3, #12]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0220 	bic.w	r2, r2, #32
 8005f5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	695a      	ldr	r2, [r3, #20]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f022 0201 	bic.w	r2, r2, #1
 8005f7a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d135      	bne.n	8005ff8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	330c      	adds	r3, #12
 8005f98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	e853 3f00 	ldrex	r3, [r3]
 8005fa0:	613b      	str	r3, [r7, #16]
   return(result);
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f023 0310 	bic.w	r3, r3, #16
 8005fa8:	627b      	str	r3, [r7, #36]	; 0x24
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	330c      	adds	r3, #12
 8005fb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fb2:	623a      	str	r2, [r7, #32]
 8005fb4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb6:	69f9      	ldr	r1, [r7, #28]
 8005fb8:	6a3a      	ldr	r2, [r7, #32]
 8005fba:	e841 2300 	strex	r3, r2, [r1]
 8005fbe:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d1e5      	bne.n	8005f92 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0310 	and.w	r3, r3, #16
 8005fd0:	2b10      	cmp	r3, #16
 8005fd2:	d10a      	bne.n	8005fea <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	60fb      	str	r3, [r7, #12]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	60fb      	str	r3, [r7, #12]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	60fb      	str	r3, [r7, #12]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005fee:	4619      	mov	r1, r3
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f7ff fc3b 	bl	800586c <HAL_UARTEx_RxEventCallback>
 8005ff6:	e002      	b.n	8005ffe <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f7ff fc19 	bl	8005830 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ffe:	2300      	movs	r3, #0
 8006000:	e002      	b.n	8006008 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006002:	2300      	movs	r3, #0
 8006004:	e000      	b.n	8006008 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006006:	2302      	movs	r3, #2
  }
}
 8006008:	4618      	mov	r0, r3
 800600a:	3730      	adds	r7, #48	; 0x30
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006010:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006014:	b0c0      	sub	sp, #256	; 0x100
 8006016:	af00      	add	r7, sp, #0
 8006018:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800601c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800602c:	68d9      	ldr	r1, [r3, #12]
 800602e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	ea40 0301 	orr.w	r3, r0, r1
 8006038:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800603a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800603e:	689a      	ldr	r2, [r3, #8]
 8006040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	431a      	orrs	r2, r3
 8006048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	431a      	orrs	r2, r3
 8006050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006054:	69db      	ldr	r3, [r3, #28]
 8006056:	4313      	orrs	r3, r2
 8006058:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800605c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006068:	f021 010c 	bic.w	r1, r1, #12
 800606c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006076:	430b      	orrs	r3, r1
 8006078:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800607a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800608a:	6999      	ldr	r1, [r3, #24]
 800608c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	ea40 0301 	orr.w	r3, r0, r1
 8006096:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	4b8f      	ldr	r3, [pc, #572]	; (80062dc <UART_SetConfig+0x2cc>)
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d005      	beq.n	80060b0 <UART_SetConfig+0xa0>
 80060a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	4b8d      	ldr	r3, [pc, #564]	; (80062e0 <UART_SetConfig+0x2d0>)
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d104      	bne.n	80060ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80060b0:	f7fe f92a 	bl	8004308 <HAL_RCC_GetPCLK2Freq>
 80060b4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80060b8:	e003      	b.n	80060c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80060ba:	f7fe f911 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 80060be:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060c6:	69db      	ldr	r3, [r3, #28]
 80060c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060cc:	f040 810c 	bne.w	80062e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80060d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060d4:	2200      	movs	r2, #0
 80060d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80060da:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80060de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80060e2:	4622      	mov	r2, r4
 80060e4:	462b      	mov	r3, r5
 80060e6:	1891      	adds	r1, r2, r2
 80060e8:	65b9      	str	r1, [r7, #88]	; 0x58
 80060ea:	415b      	adcs	r3, r3
 80060ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80060ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80060f2:	4621      	mov	r1, r4
 80060f4:	eb12 0801 	adds.w	r8, r2, r1
 80060f8:	4629      	mov	r1, r5
 80060fa:	eb43 0901 	adc.w	r9, r3, r1
 80060fe:	f04f 0200 	mov.w	r2, #0
 8006102:	f04f 0300 	mov.w	r3, #0
 8006106:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800610a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800610e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006112:	4690      	mov	r8, r2
 8006114:	4699      	mov	r9, r3
 8006116:	4623      	mov	r3, r4
 8006118:	eb18 0303 	adds.w	r3, r8, r3
 800611c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006120:	462b      	mov	r3, r5
 8006122:	eb49 0303 	adc.w	r3, r9, r3
 8006126:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800612a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006136:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800613a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800613e:	460b      	mov	r3, r1
 8006140:	18db      	adds	r3, r3, r3
 8006142:	653b      	str	r3, [r7, #80]	; 0x50
 8006144:	4613      	mov	r3, r2
 8006146:	eb42 0303 	adc.w	r3, r2, r3
 800614a:	657b      	str	r3, [r7, #84]	; 0x54
 800614c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006150:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006154:	f7fa fd78 	bl	8000c48 <__aeabi_uldivmod>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	4b61      	ldr	r3, [pc, #388]	; (80062e4 <UART_SetConfig+0x2d4>)
 800615e:	fba3 2302 	umull	r2, r3, r3, r2
 8006162:	095b      	lsrs	r3, r3, #5
 8006164:	011c      	lsls	r4, r3, #4
 8006166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800616a:	2200      	movs	r2, #0
 800616c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006170:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006174:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006178:	4642      	mov	r2, r8
 800617a:	464b      	mov	r3, r9
 800617c:	1891      	adds	r1, r2, r2
 800617e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006180:	415b      	adcs	r3, r3
 8006182:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006184:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006188:	4641      	mov	r1, r8
 800618a:	eb12 0a01 	adds.w	sl, r2, r1
 800618e:	4649      	mov	r1, r9
 8006190:	eb43 0b01 	adc.w	fp, r3, r1
 8006194:	f04f 0200 	mov.w	r2, #0
 8006198:	f04f 0300 	mov.w	r3, #0
 800619c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80061a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80061a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061a8:	4692      	mov	sl, r2
 80061aa:	469b      	mov	fp, r3
 80061ac:	4643      	mov	r3, r8
 80061ae:	eb1a 0303 	adds.w	r3, sl, r3
 80061b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80061b6:	464b      	mov	r3, r9
 80061b8:	eb4b 0303 	adc.w	r3, fp, r3
 80061bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80061c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80061cc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80061d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80061d4:	460b      	mov	r3, r1
 80061d6:	18db      	adds	r3, r3, r3
 80061d8:	643b      	str	r3, [r7, #64]	; 0x40
 80061da:	4613      	mov	r3, r2
 80061dc:	eb42 0303 	adc.w	r3, r2, r3
 80061e0:	647b      	str	r3, [r7, #68]	; 0x44
 80061e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80061e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80061ea:	f7fa fd2d 	bl	8000c48 <__aeabi_uldivmod>
 80061ee:	4602      	mov	r2, r0
 80061f0:	460b      	mov	r3, r1
 80061f2:	4611      	mov	r1, r2
 80061f4:	4b3b      	ldr	r3, [pc, #236]	; (80062e4 <UART_SetConfig+0x2d4>)
 80061f6:	fba3 2301 	umull	r2, r3, r3, r1
 80061fa:	095b      	lsrs	r3, r3, #5
 80061fc:	2264      	movs	r2, #100	; 0x64
 80061fe:	fb02 f303 	mul.w	r3, r2, r3
 8006202:	1acb      	subs	r3, r1, r3
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800620a:	4b36      	ldr	r3, [pc, #216]	; (80062e4 <UART_SetConfig+0x2d4>)
 800620c:	fba3 2302 	umull	r2, r3, r3, r2
 8006210:	095b      	lsrs	r3, r3, #5
 8006212:	005b      	lsls	r3, r3, #1
 8006214:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006218:	441c      	add	r4, r3
 800621a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800621e:	2200      	movs	r2, #0
 8006220:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006224:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006228:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800622c:	4642      	mov	r2, r8
 800622e:	464b      	mov	r3, r9
 8006230:	1891      	adds	r1, r2, r2
 8006232:	63b9      	str	r1, [r7, #56]	; 0x38
 8006234:	415b      	adcs	r3, r3
 8006236:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006238:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800623c:	4641      	mov	r1, r8
 800623e:	1851      	adds	r1, r2, r1
 8006240:	6339      	str	r1, [r7, #48]	; 0x30
 8006242:	4649      	mov	r1, r9
 8006244:	414b      	adcs	r3, r1
 8006246:	637b      	str	r3, [r7, #52]	; 0x34
 8006248:	f04f 0200 	mov.w	r2, #0
 800624c:	f04f 0300 	mov.w	r3, #0
 8006250:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006254:	4659      	mov	r1, fp
 8006256:	00cb      	lsls	r3, r1, #3
 8006258:	4651      	mov	r1, sl
 800625a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800625e:	4651      	mov	r1, sl
 8006260:	00ca      	lsls	r2, r1, #3
 8006262:	4610      	mov	r0, r2
 8006264:	4619      	mov	r1, r3
 8006266:	4603      	mov	r3, r0
 8006268:	4642      	mov	r2, r8
 800626a:	189b      	adds	r3, r3, r2
 800626c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006270:	464b      	mov	r3, r9
 8006272:	460a      	mov	r2, r1
 8006274:	eb42 0303 	adc.w	r3, r2, r3
 8006278:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800627c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006288:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800628c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006290:	460b      	mov	r3, r1
 8006292:	18db      	adds	r3, r3, r3
 8006294:	62bb      	str	r3, [r7, #40]	; 0x28
 8006296:	4613      	mov	r3, r2
 8006298:	eb42 0303 	adc.w	r3, r2, r3
 800629c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800629e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80062a6:	f7fa fccf 	bl	8000c48 <__aeabi_uldivmod>
 80062aa:	4602      	mov	r2, r0
 80062ac:	460b      	mov	r3, r1
 80062ae:	4b0d      	ldr	r3, [pc, #52]	; (80062e4 <UART_SetConfig+0x2d4>)
 80062b0:	fba3 1302 	umull	r1, r3, r3, r2
 80062b4:	095b      	lsrs	r3, r3, #5
 80062b6:	2164      	movs	r1, #100	; 0x64
 80062b8:	fb01 f303 	mul.w	r3, r1, r3
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	00db      	lsls	r3, r3, #3
 80062c0:	3332      	adds	r3, #50	; 0x32
 80062c2:	4a08      	ldr	r2, [pc, #32]	; (80062e4 <UART_SetConfig+0x2d4>)
 80062c4:	fba2 2303 	umull	r2, r3, r2, r3
 80062c8:	095b      	lsrs	r3, r3, #5
 80062ca:	f003 0207 	and.w	r2, r3, #7
 80062ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4422      	add	r2, r4
 80062d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80062d8:	e106      	b.n	80064e8 <UART_SetConfig+0x4d8>
 80062da:	bf00      	nop
 80062dc:	40011000 	.word	0x40011000
 80062e0:	40011400 	.word	0x40011400
 80062e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80062ec:	2200      	movs	r2, #0
 80062ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80062f2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80062f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80062fa:	4642      	mov	r2, r8
 80062fc:	464b      	mov	r3, r9
 80062fe:	1891      	adds	r1, r2, r2
 8006300:	6239      	str	r1, [r7, #32]
 8006302:	415b      	adcs	r3, r3
 8006304:	627b      	str	r3, [r7, #36]	; 0x24
 8006306:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800630a:	4641      	mov	r1, r8
 800630c:	1854      	adds	r4, r2, r1
 800630e:	4649      	mov	r1, r9
 8006310:	eb43 0501 	adc.w	r5, r3, r1
 8006314:	f04f 0200 	mov.w	r2, #0
 8006318:	f04f 0300 	mov.w	r3, #0
 800631c:	00eb      	lsls	r3, r5, #3
 800631e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006322:	00e2      	lsls	r2, r4, #3
 8006324:	4614      	mov	r4, r2
 8006326:	461d      	mov	r5, r3
 8006328:	4643      	mov	r3, r8
 800632a:	18e3      	adds	r3, r4, r3
 800632c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006330:	464b      	mov	r3, r9
 8006332:	eb45 0303 	adc.w	r3, r5, r3
 8006336:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800633a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006346:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800634a:	f04f 0200 	mov.w	r2, #0
 800634e:	f04f 0300 	mov.w	r3, #0
 8006352:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006356:	4629      	mov	r1, r5
 8006358:	008b      	lsls	r3, r1, #2
 800635a:	4621      	mov	r1, r4
 800635c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006360:	4621      	mov	r1, r4
 8006362:	008a      	lsls	r2, r1, #2
 8006364:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006368:	f7fa fc6e 	bl	8000c48 <__aeabi_uldivmod>
 800636c:	4602      	mov	r2, r0
 800636e:	460b      	mov	r3, r1
 8006370:	4b60      	ldr	r3, [pc, #384]	; (80064f4 <UART_SetConfig+0x4e4>)
 8006372:	fba3 2302 	umull	r2, r3, r3, r2
 8006376:	095b      	lsrs	r3, r3, #5
 8006378:	011c      	lsls	r4, r3, #4
 800637a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800637e:	2200      	movs	r2, #0
 8006380:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006384:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006388:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800638c:	4642      	mov	r2, r8
 800638e:	464b      	mov	r3, r9
 8006390:	1891      	adds	r1, r2, r2
 8006392:	61b9      	str	r1, [r7, #24]
 8006394:	415b      	adcs	r3, r3
 8006396:	61fb      	str	r3, [r7, #28]
 8006398:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800639c:	4641      	mov	r1, r8
 800639e:	1851      	adds	r1, r2, r1
 80063a0:	6139      	str	r1, [r7, #16]
 80063a2:	4649      	mov	r1, r9
 80063a4:	414b      	adcs	r3, r1
 80063a6:	617b      	str	r3, [r7, #20]
 80063a8:	f04f 0200 	mov.w	r2, #0
 80063ac:	f04f 0300 	mov.w	r3, #0
 80063b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063b4:	4659      	mov	r1, fp
 80063b6:	00cb      	lsls	r3, r1, #3
 80063b8:	4651      	mov	r1, sl
 80063ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063be:	4651      	mov	r1, sl
 80063c0:	00ca      	lsls	r2, r1, #3
 80063c2:	4610      	mov	r0, r2
 80063c4:	4619      	mov	r1, r3
 80063c6:	4603      	mov	r3, r0
 80063c8:	4642      	mov	r2, r8
 80063ca:	189b      	adds	r3, r3, r2
 80063cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80063d0:	464b      	mov	r3, r9
 80063d2:	460a      	mov	r2, r1
 80063d4:	eb42 0303 	adc.w	r3, r2, r3
 80063d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80063dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	67bb      	str	r3, [r7, #120]	; 0x78
 80063e6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80063e8:	f04f 0200 	mov.w	r2, #0
 80063ec:	f04f 0300 	mov.w	r3, #0
 80063f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80063f4:	4649      	mov	r1, r9
 80063f6:	008b      	lsls	r3, r1, #2
 80063f8:	4641      	mov	r1, r8
 80063fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063fe:	4641      	mov	r1, r8
 8006400:	008a      	lsls	r2, r1, #2
 8006402:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006406:	f7fa fc1f 	bl	8000c48 <__aeabi_uldivmod>
 800640a:	4602      	mov	r2, r0
 800640c:	460b      	mov	r3, r1
 800640e:	4611      	mov	r1, r2
 8006410:	4b38      	ldr	r3, [pc, #224]	; (80064f4 <UART_SetConfig+0x4e4>)
 8006412:	fba3 2301 	umull	r2, r3, r3, r1
 8006416:	095b      	lsrs	r3, r3, #5
 8006418:	2264      	movs	r2, #100	; 0x64
 800641a:	fb02 f303 	mul.w	r3, r2, r3
 800641e:	1acb      	subs	r3, r1, r3
 8006420:	011b      	lsls	r3, r3, #4
 8006422:	3332      	adds	r3, #50	; 0x32
 8006424:	4a33      	ldr	r2, [pc, #204]	; (80064f4 <UART_SetConfig+0x4e4>)
 8006426:	fba2 2303 	umull	r2, r3, r2, r3
 800642a:	095b      	lsrs	r3, r3, #5
 800642c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006430:	441c      	add	r4, r3
 8006432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006436:	2200      	movs	r2, #0
 8006438:	673b      	str	r3, [r7, #112]	; 0x70
 800643a:	677a      	str	r2, [r7, #116]	; 0x74
 800643c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006440:	4642      	mov	r2, r8
 8006442:	464b      	mov	r3, r9
 8006444:	1891      	adds	r1, r2, r2
 8006446:	60b9      	str	r1, [r7, #8]
 8006448:	415b      	adcs	r3, r3
 800644a:	60fb      	str	r3, [r7, #12]
 800644c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006450:	4641      	mov	r1, r8
 8006452:	1851      	adds	r1, r2, r1
 8006454:	6039      	str	r1, [r7, #0]
 8006456:	4649      	mov	r1, r9
 8006458:	414b      	adcs	r3, r1
 800645a:	607b      	str	r3, [r7, #4]
 800645c:	f04f 0200 	mov.w	r2, #0
 8006460:	f04f 0300 	mov.w	r3, #0
 8006464:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006468:	4659      	mov	r1, fp
 800646a:	00cb      	lsls	r3, r1, #3
 800646c:	4651      	mov	r1, sl
 800646e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006472:	4651      	mov	r1, sl
 8006474:	00ca      	lsls	r2, r1, #3
 8006476:	4610      	mov	r0, r2
 8006478:	4619      	mov	r1, r3
 800647a:	4603      	mov	r3, r0
 800647c:	4642      	mov	r2, r8
 800647e:	189b      	adds	r3, r3, r2
 8006480:	66bb      	str	r3, [r7, #104]	; 0x68
 8006482:	464b      	mov	r3, r9
 8006484:	460a      	mov	r2, r1
 8006486:	eb42 0303 	adc.w	r3, r2, r3
 800648a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800648c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	663b      	str	r3, [r7, #96]	; 0x60
 8006496:	667a      	str	r2, [r7, #100]	; 0x64
 8006498:	f04f 0200 	mov.w	r2, #0
 800649c:	f04f 0300 	mov.w	r3, #0
 80064a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80064a4:	4649      	mov	r1, r9
 80064a6:	008b      	lsls	r3, r1, #2
 80064a8:	4641      	mov	r1, r8
 80064aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064ae:	4641      	mov	r1, r8
 80064b0:	008a      	lsls	r2, r1, #2
 80064b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80064b6:	f7fa fbc7 	bl	8000c48 <__aeabi_uldivmod>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	4b0d      	ldr	r3, [pc, #52]	; (80064f4 <UART_SetConfig+0x4e4>)
 80064c0:	fba3 1302 	umull	r1, r3, r3, r2
 80064c4:	095b      	lsrs	r3, r3, #5
 80064c6:	2164      	movs	r1, #100	; 0x64
 80064c8:	fb01 f303 	mul.w	r3, r1, r3
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	011b      	lsls	r3, r3, #4
 80064d0:	3332      	adds	r3, #50	; 0x32
 80064d2:	4a08      	ldr	r2, [pc, #32]	; (80064f4 <UART_SetConfig+0x4e4>)
 80064d4:	fba2 2303 	umull	r2, r3, r2, r3
 80064d8:	095b      	lsrs	r3, r3, #5
 80064da:	f003 020f 	and.w	r2, r3, #15
 80064de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4422      	add	r2, r4
 80064e6:	609a      	str	r2, [r3, #8]
}
 80064e8:	bf00      	nop
 80064ea:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80064ee:	46bd      	mov	sp, r7
 80064f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064f4:	51eb851f 	.word	0x51eb851f

080064f8 <__cvt>:
 80064f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064fc:	ec55 4b10 	vmov	r4, r5, d0
 8006500:	2d00      	cmp	r5, #0
 8006502:	460e      	mov	r6, r1
 8006504:	4619      	mov	r1, r3
 8006506:	462b      	mov	r3, r5
 8006508:	bfbb      	ittet	lt
 800650a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800650e:	461d      	movlt	r5, r3
 8006510:	2300      	movge	r3, #0
 8006512:	232d      	movlt	r3, #45	; 0x2d
 8006514:	700b      	strb	r3, [r1, #0]
 8006516:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006518:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800651c:	4691      	mov	r9, r2
 800651e:	f023 0820 	bic.w	r8, r3, #32
 8006522:	bfbc      	itt	lt
 8006524:	4622      	movlt	r2, r4
 8006526:	4614      	movlt	r4, r2
 8006528:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800652c:	d005      	beq.n	800653a <__cvt+0x42>
 800652e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006532:	d100      	bne.n	8006536 <__cvt+0x3e>
 8006534:	3601      	adds	r6, #1
 8006536:	2102      	movs	r1, #2
 8006538:	e000      	b.n	800653c <__cvt+0x44>
 800653a:	2103      	movs	r1, #3
 800653c:	ab03      	add	r3, sp, #12
 800653e:	9301      	str	r3, [sp, #4]
 8006540:	ab02      	add	r3, sp, #8
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	ec45 4b10 	vmov	d0, r4, r5
 8006548:	4653      	mov	r3, sl
 800654a:	4632      	mov	r2, r6
 800654c:	f000 fe68 	bl	8007220 <_dtoa_r>
 8006550:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006554:	4607      	mov	r7, r0
 8006556:	d102      	bne.n	800655e <__cvt+0x66>
 8006558:	f019 0f01 	tst.w	r9, #1
 800655c:	d022      	beq.n	80065a4 <__cvt+0xac>
 800655e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006562:	eb07 0906 	add.w	r9, r7, r6
 8006566:	d110      	bne.n	800658a <__cvt+0x92>
 8006568:	783b      	ldrb	r3, [r7, #0]
 800656a:	2b30      	cmp	r3, #48	; 0x30
 800656c:	d10a      	bne.n	8006584 <__cvt+0x8c>
 800656e:	2200      	movs	r2, #0
 8006570:	2300      	movs	r3, #0
 8006572:	4620      	mov	r0, r4
 8006574:	4629      	mov	r1, r5
 8006576:	f7fa faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 800657a:	b918      	cbnz	r0, 8006584 <__cvt+0x8c>
 800657c:	f1c6 0601 	rsb	r6, r6, #1
 8006580:	f8ca 6000 	str.w	r6, [sl]
 8006584:	f8da 3000 	ldr.w	r3, [sl]
 8006588:	4499      	add	r9, r3
 800658a:	2200      	movs	r2, #0
 800658c:	2300      	movs	r3, #0
 800658e:	4620      	mov	r0, r4
 8006590:	4629      	mov	r1, r5
 8006592:	f7fa fa99 	bl	8000ac8 <__aeabi_dcmpeq>
 8006596:	b108      	cbz	r0, 800659c <__cvt+0xa4>
 8006598:	f8cd 900c 	str.w	r9, [sp, #12]
 800659c:	2230      	movs	r2, #48	; 0x30
 800659e:	9b03      	ldr	r3, [sp, #12]
 80065a0:	454b      	cmp	r3, r9
 80065a2:	d307      	bcc.n	80065b4 <__cvt+0xbc>
 80065a4:	9b03      	ldr	r3, [sp, #12]
 80065a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065a8:	1bdb      	subs	r3, r3, r7
 80065aa:	4638      	mov	r0, r7
 80065ac:	6013      	str	r3, [r2, #0]
 80065ae:	b004      	add	sp, #16
 80065b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065b4:	1c59      	adds	r1, r3, #1
 80065b6:	9103      	str	r1, [sp, #12]
 80065b8:	701a      	strb	r2, [r3, #0]
 80065ba:	e7f0      	b.n	800659e <__cvt+0xa6>

080065bc <__exponent>:
 80065bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065be:	4603      	mov	r3, r0
 80065c0:	2900      	cmp	r1, #0
 80065c2:	bfb8      	it	lt
 80065c4:	4249      	neglt	r1, r1
 80065c6:	f803 2b02 	strb.w	r2, [r3], #2
 80065ca:	bfb4      	ite	lt
 80065cc:	222d      	movlt	r2, #45	; 0x2d
 80065ce:	222b      	movge	r2, #43	; 0x2b
 80065d0:	2909      	cmp	r1, #9
 80065d2:	7042      	strb	r2, [r0, #1]
 80065d4:	dd2a      	ble.n	800662c <__exponent+0x70>
 80065d6:	f10d 0207 	add.w	r2, sp, #7
 80065da:	4617      	mov	r7, r2
 80065dc:	260a      	movs	r6, #10
 80065de:	4694      	mov	ip, r2
 80065e0:	fb91 f5f6 	sdiv	r5, r1, r6
 80065e4:	fb06 1415 	mls	r4, r6, r5, r1
 80065e8:	3430      	adds	r4, #48	; 0x30
 80065ea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80065ee:	460c      	mov	r4, r1
 80065f0:	2c63      	cmp	r4, #99	; 0x63
 80065f2:	f102 32ff 	add.w	r2, r2, #4294967295
 80065f6:	4629      	mov	r1, r5
 80065f8:	dcf1      	bgt.n	80065de <__exponent+0x22>
 80065fa:	3130      	adds	r1, #48	; 0x30
 80065fc:	f1ac 0402 	sub.w	r4, ip, #2
 8006600:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006604:	1c41      	adds	r1, r0, #1
 8006606:	4622      	mov	r2, r4
 8006608:	42ba      	cmp	r2, r7
 800660a:	d30a      	bcc.n	8006622 <__exponent+0x66>
 800660c:	f10d 0209 	add.w	r2, sp, #9
 8006610:	eba2 020c 	sub.w	r2, r2, ip
 8006614:	42bc      	cmp	r4, r7
 8006616:	bf88      	it	hi
 8006618:	2200      	movhi	r2, #0
 800661a:	4413      	add	r3, r2
 800661c:	1a18      	subs	r0, r3, r0
 800661e:	b003      	add	sp, #12
 8006620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006622:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006626:	f801 5f01 	strb.w	r5, [r1, #1]!
 800662a:	e7ed      	b.n	8006608 <__exponent+0x4c>
 800662c:	2330      	movs	r3, #48	; 0x30
 800662e:	3130      	adds	r1, #48	; 0x30
 8006630:	7083      	strb	r3, [r0, #2]
 8006632:	70c1      	strb	r1, [r0, #3]
 8006634:	1d03      	adds	r3, r0, #4
 8006636:	e7f1      	b.n	800661c <__exponent+0x60>

08006638 <_printf_float>:
 8006638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663c:	ed2d 8b02 	vpush	{d8}
 8006640:	b08d      	sub	sp, #52	; 0x34
 8006642:	460c      	mov	r4, r1
 8006644:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006648:	4616      	mov	r6, r2
 800664a:	461f      	mov	r7, r3
 800664c:	4605      	mov	r5, r0
 800664e:	f000 fce7 	bl	8007020 <_localeconv_r>
 8006652:	f8d0 a000 	ldr.w	sl, [r0]
 8006656:	4650      	mov	r0, sl
 8006658:	f7f9 fe0a 	bl	8000270 <strlen>
 800665c:	2300      	movs	r3, #0
 800665e:	930a      	str	r3, [sp, #40]	; 0x28
 8006660:	6823      	ldr	r3, [r4, #0]
 8006662:	9305      	str	r3, [sp, #20]
 8006664:	f8d8 3000 	ldr.w	r3, [r8]
 8006668:	f894 b018 	ldrb.w	fp, [r4, #24]
 800666c:	3307      	adds	r3, #7
 800666e:	f023 0307 	bic.w	r3, r3, #7
 8006672:	f103 0208 	add.w	r2, r3, #8
 8006676:	f8c8 2000 	str.w	r2, [r8]
 800667a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800667e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006682:	9307      	str	r3, [sp, #28]
 8006684:	f8cd 8018 	str.w	r8, [sp, #24]
 8006688:	ee08 0a10 	vmov	s16, r0
 800668c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006690:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006694:	4b9e      	ldr	r3, [pc, #632]	; (8006910 <_printf_float+0x2d8>)
 8006696:	f04f 32ff 	mov.w	r2, #4294967295
 800669a:	f7fa fa47 	bl	8000b2c <__aeabi_dcmpun>
 800669e:	bb88      	cbnz	r0, 8006704 <_printf_float+0xcc>
 80066a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066a4:	4b9a      	ldr	r3, [pc, #616]	; (8006910 <_printf_float+0x2d8>)
 80066a6:	f04f 32ff 	mov.w	r2, #4294967295
 80066aa:	f7fa fa21 	bl	8000af0 <__aeabi_dcmple>
 80066ae:	bb48      	cbnz	r0, 8006704 <_printf_float+0xcc>
 80066b0:	2200      	movs	r2, #0
 80066b2:	2300      	movs	r3, #0
 80066b4:	4640      	mov	r0, r8
 80066b6:	4649      	mov	r1, r9
 80066b8:	f7fa fa10 	bl	8000adc <__aeabi_dcmplt>
 80066bc:	b110      	cbz	r0, 80066c4 <_printf_float+0x8c>
 80066be:	232d      	movs	r3, #45	; 0x2d
 80066c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066c4:	4a93      	ldr	r2, [pc, #588]	; (8006914 <_printf_float+0x2dc>)
 80066c6:	4b94      	ldr	r3, [pc, #592]	; (8006918 <_printf_float+0x2e0>)
 80066c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80066cc:	bf94      	ite	ls
 80066ce:	4690      	movls	r8, r2
 80066d0:	4698      	movhi	r8, r3
 80066d2:	2303      	movs	r3, #3
 80066d4:	6123      	str	r3, [r4, #16]
 80066d6:	9b05      	ldr	r3, [sp, #20]
 80066d8:	f023 0304 	bic.w	r3, r3, #4
 80066dc:	6023      	str	r3, [r4, #0]
 80066de:	f04f 0900 	mov.w	r9, #0
 80066e2:	9700      	str	r7, [sp, #0]
 80066e4:	4633      	mov	r3, r6
 80066e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80066e8:	4621      	mov	r1, r4
 80066ea:	4628      	mov	r0, r5
 80066ec:	f000 f9da 	bl	8006aa4 <_printf_common>
 80066f0:	3001      	adds	r0, #1
 80066f2:	f040 8090 	bne.w	8006816 <_printf_float+0x1de>
 80066f6:	f04f 30ff 	mov.w	r0, #4294967295
 80066fa:	b00d      	add	sp, #52	; 0x34
 80066fc:	ecbd 8b02 	vpop	{d8}
 8006700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006704:	4642      	mov	r2, r8
 8006706:	464b      	mov	r3, r9
 8006708:	4640      	mov	r0, r8
 800670a:	4649      	mov	r1, r9
 800670c:	f7fa fa0e 	bl	8000b2c <__aeabi_dcmpun>
 8006710:	b140      	cbz	r0, 8006724 <_printf_float+0xec>
 8006712:	464b      	mov	r3, r9
 8006714:	2b00      	cmp	r3, #0
 8006716:	bfbc      	itt	lt
 8006718:	232d      	movlt	r3, #45	; 0x2d
 800671a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800671e:	4a7f      	ldr	r2, [pc, #508]	; (800691c <_printf_float+0x2e4>)
 8006720:	4b7f      	ldr	r3, [pc, #508]	; (8006920 <_printf_float+0x2e8>)
 8006722:	e7d1      	b.n	80066c8 <_printf_float+0x90>
 8006724:	6863      	ldr	r3, [r4, #4]
 8006726:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800672a:	9206      	str	r2, [sp, #24]
 800672c:	1c5a      	adds	r2, r3, #1
 800672e:	d13f      	bne.n	80067b0 <_printf_float+0x178>
 8006730:	2306      	movs	r3, #6
 8006732:	6063      	str	r3, [r4, #4]
 8006734:	9b05      	ldr	r3, [sp, #20]
 8006736:	6861      	ldr	r1, [r4, #4]
 8006738:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800673c:	2300      	movs	r3, #0
 800673e:	9303      	str	r3, [sp, #12]
 8006740:	ab0a      	add	r3, sp, #40	; 0x28
 8006742:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006746:	ab09      	add	r3, sp, #36	; 0x24
 8006748:	ec49 8b10 	vmov	d0, r8, r9
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	6022      	str	r2, [r4, #0]
 8006750:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006754:	4628      	mov	r0, r5
 8006756:	f7ff fecf 	bl	80064f8 <__cvt>
 800675a:	9b06      	ldr	r3, [sp, #24]
 800675c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800675e:	2b47      	cmp	r3, #71	; 0x47
 8006760:	4680      	mov	r8, r0
 8006762:	d108      	bne.n	8006776 <_printf_float+0x13e>
 8006764:	1cc8      	adds	r0, r1, #3
 8006766:	db02      	blt.n	800676e <_printf_float+0x136>
 8006768:	6863      	ldr	r3, [r4, #4]
 800676a:	4299      	cmp	r1, r3
 800676c:	dd41      	ble.n	80067f2 <_printf_float+0x1ba>
 800676e:	f1ab 0302 	sub.w	r3, fp, #2
 8006772:	fa5f fb83 	uxtb.w	fp, r3
 8006776:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800677a:	d820      	bhi.n	80067be <_printf_float+0x186>
 800677c:	3901      	subs	r1, #1
 800677e:	465a      	mov	r2, fp
 8006780:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006784:	9109      	str	r1, [sp, #36]	; 0x24
 8006786:	f7ff ff19 	bl	80065bc <__exponent>
 800678a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800678c:	1813      	adds	r3, r2, r0
 800678e:	2a01      	cmp	r2, #1
 8006790:	4681      	mov	r9, r0
 8006792:	6123      	str	r3, [r4, #16]
 8006794:	dc02      	bgt.n	800679c <_printf_float+0x164>
 8006796:	6822      	ldr	r2, [r4, #0]
 8006798:	07d2      	lsls	r2, r2, #31
 800679a:	d501      	bpl.n	80067a0 <_printf_float+0x168>
 800679c:	3301      	adds	r3, #1
 800679e:	6123      	str	r3, [r4, #16]
 80067a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d09c      	beq.n	80066e2 <_printf_float+0xaa>
 80067a8:	232d      	movs	r3, #45	; 0x2d
 80067aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067ae:	e798      	b.n	80066e2 <_printf_float+0xaa>
 80067b0:	9a06      	ldr	r2, [sp, #24]
 80067b2:	2a47      	cmp	r2, #71	; 0x47
 80067b4:	d1be      	bne.n	8006734 <_printf_float+0xfc>
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d1bc      	bne.n	8006734 <_printf_float+0xfc>
 80067ba:	2301      	movs	r3, #1
 80067bc:	e7b9      	b.n	8006732 <_printf_float+0xfa>
 80067be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80067c2:	d118      	bne.n	80067f6 <_printf_float+0x1be>
 80067c4:	2900      	cmp	r1, #0
 80067c6:	6863      	ldr	r3, [r4, #4]
 80067c8:	dd0b      	ble.n	80067e2 <_printf_float+0x1aa>
 80067ca:	6121      	str	r1, [r4, #16]
 80067cc:	b913      	cbnz	r3, 80067d4 <_printf_float+0x19c>
 80067ce:	6822      	ldr	r2, [r4, #0]
 80067d0:	07d0      	lsls	r0, r2, #31
 80067d2:	d502      	bpl.n	80067da <_printf_float+0x1a2>
 80067d4:	3301      	adds	r3, #1
 80067d6:	440b      	add	r3, r1
 80067d8:	6123      	str	r3, [r4, #16]
 80067da:	65a1      	str	r1, [r4, #88]	; 0x58
 80067dc:	f04f 0900 	mov.w	r9, #0
 80067e0:	e7de      	b.n	80067a0 <_printf_float+0x168>
 80067e2:	b913      	cbnz	r3, 80067ea <_printf_float+0x1b2>
 80067e4:	6822      	ldr	r2, [r4, #0]
 80067e6:	07d2      	lsls	r2, r2, #31
 80067e8:	d501      	bpl.n	80067ee <_printf_float+0x1b6>
 80067ea:	3302      	adds	r3, #2
 80067ec:	e7f4      	b.n	80067d8 <_printf_float+0x1a0>
 80067ee:	2301      	movs	r3, #1
 80067f0:	e7f2      	b.n	80067d8 <_printf_float+0x1a0>
 80067f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80067f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f8:	4299      	cmp	r1, r3
 80067fa:	db05      	blt.n	8006808 <_printf_float+0x1d0>
 80067fc:	6823      	ldr	r3, [r4, #0]
 80067fe:	6121      	str	r1, [r4, #16]
 8006800:	07d8      	lsls	r0, r3, #31
 8006802:	d5ea      	bpl.n	80067da <_printf_float+0x1a2>
 8006804:	1c4b      	adds	r3, r1, #1
 8006806:	e7e7      	b.n	80067d8 <_printf_float+0x1a0>
 8006808:	2900      	cmp	r1, #0
 800680a:	bfd4      	ite	le
 800680c:	f1c1 0202 	rsble	r2, r1, #2
 8006810:	2201      	movgt	r2, #1
 8006812:	4413      	add	r3, r2
 8006814:	e7e0      	b.n	80067d8 <_printf_float+0x1a0>
 8006816:	6823      	ldr	r3, [r4, #0]
 8006818:	055a      	lsls	r2, r3, #21
 800681a:	d407      	bmi.n	800682c <_printf_float+0x1f4>
 800681c:	6923      	ldr	r3, [r4, #16]
 800681e:	4642      	mov	r2, r8
 8006820:	4631      	mov	r1, r6
 8006822:	4628      	mov	r0, r5
 8006824:	47b8      	blx	r7
 8006826:	3001      	adds	r0, #1
 8006828:	d12c      	bne.n	8006884 <_printf_float+0x24c>
 800682a:	e764      	b.n	80066f6 <_printf_float+0xbe>
 800682c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006830:	f240 80e0 	bls.w	80069f4 <_printf_float+0x3bc>
 8006834:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006838:	2200      	movs	r2, #0
 800683a:	2300      	movs	r3, #0
 800683c:	f7fa f944 	bl	8000ac8 <__aeabi_dcmpeq>
 8006840:	2800      	cmp	r0, #0
 8006842:	d034      	beq.n	80068ae <_printf_float+0x276>
 8006844:	4a37      	ldr	r2, [pc, #220]	; (8006924 <_printf_float+0x2ec>)
 8006846:	2301      	movs	r3, #1
 8006848:	4631      	mov	r1, r6
 800684a:	4628      	mov	r0, r5
 800684c:	47b8      	blx	r7
 800684e:	3001      	adds	r0, #1
 8006850:	f43f af51 	beq.w	80066f6 <_printf_float+0xbe>
 8006854:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006858:	429a      	cmp	r2, r3
 800685a:	db02      	blt.n	8006862 <_printf_float+0x22a>
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	07d8      	lsls	r0, r3, #31
 8006860:	d510      	bpl.n	8006884 <_printf_float+0x24c>
 8006862:	ee18 3a10 	vmov	r3, s16
 8006866:	4652      	mov	r2, sl
 8006868:	4631      	mov	r1, r6
 800686a:	4628      	mov	r0, r5
 800686c:	47b8      	blx	r7
 800686e:	3001      	adds	r0, #1
 8006870:	f43f af41 	beq.w	80066f6 <_printf_float+0xbe>
 8006874:	f04f 0800 	mov.w	r8, #0
 8006878:	f104 091a 	add.w	r9, r4, #26
 800687c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800687e:	3b01      	subs	r3, #1
 8006880:	4543      	cmp	r3, r8
 8006882:	dc09      	bgt.n	8006898 <_printf_float+0x260>
 8006884:	6823      	ldr	r3, [r4, #0]
 8006886:	079b      	lsls	r3, r3, #30
 8006888:	f100 8107 	bmi.w	8006a9a <_printf_float+0x462>
 800688c:	68e0      	ldr	r0, [r4, #12]
 800688e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006890:	4298      	cmp	r0, r3
 8006892:	bfb8      	it	lt
 8006894:	4618      	movlt	r0, r3
 8006896:	e730      	b.n	80066fa <_printf_float+0xc2>
 8006898:	2301      	movs	r3, #1
 800689a:	464a      	mov	r2, r9
 800689c:	4631      	mov	r1, r6
 800689e:	4628      	mov	r0, r5
 80068a0:	47b8      	blx	r7
 80068a2:	3001      	adds	r0, #1
 80068a4:	f43f af27 	beq.w	80066f6 <_printf_float+0xbe>
 80068a8:	f108 0801 	add.w	r8, r8, #1
 80068ac:	e7e6      	b.n	800687c <_printf_float+0x244>
 80068ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	dc39      	bgt.n	8006928 <_printf_float+0x2f0>
 80068b4:	4a1b      	ldr	r2, [pc, #108]	; (8006924 <_printf_float+0x2ec>)
 80068b6:	2301      	movs	r3, #1
 80068b8:	4631      	mov	r1, r6
 80068ba:	4628      	mov	r0, r5
 80068bc:	47b8      	blx	r7
 80068be:	3001      	adds	r0, #1
 80068c0:	f43f af19 	beq.w	80066f6 <_printf_float+0xbe>
 80068c4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80068c8:	4313      	orrs	r3, r2
 80068ca:	d102      	bne.n	80068d2 <_printf_float+0x29a>
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	07d9      	lsls	r1, r3, #31
 80068d0:	d5d8      	bpl.n	8006884 <_printf_float+0x24c>
 80068d2:	ee18 3a10 	vmov	r3, s16
 80068d6:	4652      	mov	r2, sl
 80068d8:	4631      	mov	r1, r6
 80068da:	4628      	mov	r0, r5
 80068dc:	47b8      	blx	r7
 80068de:	3001      	adds	r0, #1
 80068e0:	f43f af09 	beq.w	80066f6 <_printf_float+0xbe>
 80068e4:	f04f 0900 	mov.w	r9, #0
 80068e8:	f104 0a1a 	add.w	sl, r4, #26
 80068ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ee:	425b      	negs	r3, r3
 80068f0:	454b      	cmp	r3, r9
 80068f2:	dc01      	bgt.n	80068f8 <_printf_float+0x2c0>
 80068f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068f6:	e792      	b.n	800681e <_printf_float+0x1e6>
 80068f8:	2301      	movs	r3, #1
 80068fa:	4652      	mov	r2, sl
 80068fc:	4631      	mov	r1, r6
 80068fe:	4628      	mov	r0, r5
 8006900:	47b8      	blx	r7
 8006902:	3001      	adds	r0, #1
 8006904:	f43f aef7 	beq.w	80066f6 <_printf_float+0xbe>
 8006908:	f109 0901 	add.w	r9, r9, #1
 800690c:	e7ee      	b.n	80068ec <_printf_float+0x2b4>
 800690e:	bf00      	nop
 8006910:	7fefffff 	.word	0x7fefffff
 8006914:	08009290 	.word	0x08009290
 8006918:	08009294 	.word	0x08009294
 800691c:	08009298 	.word	0x08009298
 8006920:	0800929c 	.word	0x0800929c
 8006924:	080092a0 	.word	0x080092a0
 8006928:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800692a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800692c:	429a      	cmp	r2, r3
 800692e:	bfa8      	it	ge
 8006930:	461a      	movge	r2, r3
 8006932:	2a00      	cmp	r2, #0
 8006934:	4691      	mov	r9, r2
 8006936:	dc37      	bgt.n	80069a8 <_printf_float+0x370>
 8006938:	f04f 0b00 	mov.w	fp, #0
 800693c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006940:	f104 021a 	add.w	r2, r4, #26
 8006944:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006946:	9305      	str	r3, [sp, #20]
 8006948:	eba3 0309 	sub.w	r3, r3, r9
 800694c:	455b      	cmp	r3, fp
 800694e:	dc33      	bgt.n	80069b8 <_printf_float+0x380>
 8006950:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006954:	429a      	cmp	r2, r3
 8006956:	db3b      	blt.n	80069d0 <_printf_float+0x398>
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	07da      	lsls	r2, r3, #31
 800695c:	d438      	bmi.n	80069d0 <_printf_float+0x398>
 800695e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006962:	eba2 0903 	sub.w	r9, r2, r3
 8006966:	9b05      	ldr	r3, [sp, #20]
 8006968:	1ad2      	subs	r2, r2, r3
 800696a:	4591      	cmp	r9, r2
 800696c:	bfa8      	it	ge
 800696e:	4691      	movge	r9, r2
 8006970:	f1b9 0f00 	cmp.w	r9, #0
 8006974:	dc35      	bgt.n	80069e2 <_printf_float+0x3aa>
 8006976:	f04f 0800 	mov.w	r8, #0
 800697a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800697e:	f104 0a1a 	add.w	sl, r4, #26
 8006982:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006986:	1a9b      	subs	r3, r3, r2
 8006988:	eba3 0309 	sub.w	r3, r3, r9
 800698c:	4543      	cmp	r3, r8
 800698e:	f77f af79 	ble.w	8006884 <_printf_float+0x24c>
 8006992:	2301      	movs	r3, #1
 8006994:	4652      	mov	r2, sl
 8006996:	4631      	mov	r1, r6
 8006998:	4628      	mov	r0, r5
 800699a:	47b8      	blx	r7
 800699c:	3001      	adds	r0, #1
 800699e:	f43f aeaa 	beq.w	80066f6 <_printf_float+0xbe>
 80069a2:	f108 0801 	add.w	r8, r8, #1
 80069a6:	e7ec      	b.n	8006982 <_printf_float+0x34a>
 80069a8:	4613      	mov	r3, r2
 80069aa:	4631      	mov	r1, r6
 80069ac:	4642      	mov	r2, r8
 80069ae:	4628      	mov	r0, r5
 80069b0:	47b8      	blx	r7
 80069b2:	3001      	adds	r0, #1
 80069b4:	d1c0      	bne.n	8006938 <_printf_float+0x300>
 80069b6:	e69e      	b.n	80066f6 <_printf_float+0xbe>
 80069b8:	2301      	movs	r3, #1
 80069ba:	4631      	mov	r1, r6
 80069bc:	4628      	mov	r0, r5
 80069be:	9205      	str	r2, [sp, #20]
 80069c0:	47b8      	blx	r7
 80069c2:	3001      	adds	r0, #1
 80069c4:	f43f ae97 	beq.w	80066f6 <_printf_float+0xbe>
 80069c8:	9a05      	ldr	r2, [sp, #20]
 80069ca:	f10b 0b01 	add.w	fp, fp, #1
 80069ce:	e7b9      	b.n	8006944 <_printf_float+0x30c>
 80069d0:	ee18 3a10 	vmov	r3, s16
 80069d4:	4652      	mov	r2, sl
 80069d6:	4631      	mov	r1, r6
 80069d8:	4628      	mov	r0, r5
 80069da:	47b8      	blx	r7
 80069dc:	3001      	adds	r0, #1
 80069de:	d1be      	bne.n	800695e <_printf_float+0x326>
 80069e0:	e689      	b.n	80066f6 <_printf_float+0xbe>
 80069e2:	9a05      	ldr	r2, [sp, #20]
 80069e4:	464b      	mov	r3, r9
 80069e6:	4442      	add	r2, r8
 80069e8:	4631      	mov	r1, r6
 80069ea:	4628      	mov	r0, r5
 80069ec:	47b8      	blx	r7
 80069ee:	3001      	adds	r0, #1
 80069f0:	d1c1      	bne.n	8006976 <_printf_float+0x33e>
 80069f2:	e680      	b.n	80066f6 <_printf_float+0xbe>
 80069f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069f6:	2a01      	cmp	r2, #1
 80069f8:	dc01      	bgt.n	80069fe <_printf_float+0x3c6>
 80069fa:	07db      	lsls	r3, r3, #31
 80069fc:	d53a      	bpl.n	8006a74 <_printf_float+0x43c>
 80069fe:	2301      	movs	r3, #1
 8006a00:	4642      	mov	r2, r8
 8006a02:	4631      	mov	r1, r6
 8006a04:	4628      	mov	r0, r5
 8006a06:	47b8      	blx	r7
 8006a08:	3001      	adds	r0, #1
 8006a0a:	f43f ae74 	beq.w	80066f6 <_printf_float+0xbe>
 8006a0e:	ee18 3a10 	vmov	r3, s16
 8006a12:	4652      	mov	r2, sl
 8006a14:	4631      	mov	r1, r6
 8006a16:	4628      	mov	r0, r5
 8006a18:	47b8      	blx	r7
 8006a1a:	3001      	adds	r0, #1
 8006a1c:	f43f ae6b 	beq.w	80066f6 <_printf_float+0xbe>
 8006a20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a24:	2200      	movs	r2, #0
 8006a26:	2300      	movs	r3, #0
 8006a28:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006a2c:	f7fa f84c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a30:	b9d8      	cbnz	r0, 8006a6a <_printf_float+0x432>
 8006a32:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006a36:	f108 0201 	add.w	r2, r8, #1
 8006a3a:	4631      	mov	r1, r6
 8006a3c:	4628      	mov	r0, r5
 8006a3e:	47b8      	blx	r7
 8006a40:	3001      	adds	r0, #1
 8006a42:	d10e      	bne.n	8006a62 <_printf_float+0x42a>
 8006a44:	e657      	b.n	80066f6 <_printf_float+0xbe>
 8006a46:	2301      	movs	r3, #1
 8006a48:	4652      	mov	r2, sl
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	47b8      	blx	r7
 8006a50:	3001      	adds	r0, #1
 8006a52:	f43f ae50 	beq.w	80066f6 <_printf_float+0xbe>
 8006a56:	f108 0801 	add.w	r8, r8, #1
 8006a5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	4543      	cmp	r3, r8
 8006a60:	dcf1      	bgt.n	8006a46 <_printf_float+0x40e>
 8006a62:	464b      	mov	r3, r9
 8006a64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a68:	e6da      	b.n	8006820 <_printf_float+0x1e8>
 8006a6a:	f04f 0800 	mov.w	r8, #0
 8006a6e:	f104 0a1a 	add.w	sl, r4, #26
 8006a72:	e7f2      	b.n	8006a5a <_printf_float+0x422>
 8006a74:	2301      	movs	r3, #1
 8006a76:	4642      	mov	r2, r8
 8006a78:	e7df      	b.n	8006a3a <_printf_float+0x402>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	464a      	mov	r2, r9
 8006a7e:	4631      	mov	r1, r6
 8006a80:	4628      	mov	r0, r5
 8006a82:	47b8      	blx	r7
 8006a84:	3001      	adds	r0, #1
 8006a86:	f43f ae36 	beq.w	80066f6 <_printf_float+0xbe>
 8006a8a:	f108 0801 	add.w	r8, r8, #1
 8006a8e:	68e3      	ldr	r3, [r4, #12]
 8006a90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a92:	1a5b      	subs	r3, r3, r1
 8006a94:	4543      	cmp	r3, r8
 8006a96:	dcf0      	bgt.n	8006a7a <_printf_float+0x442>
 8006a98:	e6f8      	b.n	800688c <_printf_float+0x254>
 8006a9a:	f04f 0800 	mov.w	r8, #0
 8006a9e:	f104 0919 	add.w	r9, r4, #25
 8006aa2:	e7f4      	b.n	8006a8e <_printf_float+0x456>

08006aa4 <_printf_common>:
 8006aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa8:	4616      	mov	r6, r2
 8006aaa:	4699      	mov	r9, r3
 8006aac:	688a      	ldr	r2, [r1, #8]
 8006aae:	690b      	ldr	r3, [r1, #16]
 8006ab0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	bfb8      	it	lt
 8006ab8:	4613      	movlt	r3, r2
 8006aba:	6033      	str	r3, [r6, #0]
 8006abc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ac0:	4607      	mov	r7, r0
 8006ac2:	460c      	mov	r4, r1
 8006ac4:	b10a      	cbz	r2, 8006aca <_printf_common+0x26>
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	6033      	str	r3, [r6, #0]
 8006aca:	6823      	ldr	r3, [r4, #0]
 8006acc:	0699      	lsls	r1, r3, #26
 8006ace:	bf42      	ittt	mi
 8006ad0:	6833      	ldrmi	r3, [r6, #0]
 8006ad2:	3302      	addmi	r3, #2
 8006ad4:	6033      	strmi	r3, [r6, #0]
 8006ad6:	6825      	ldr	r5, [r4, #0]
 8006ad8:	f015 0506 	ands.w	r5, r5, #6
 8006adc:	d106      	bne.n	8006aec <_printf_common+0x48>
 8006ade:	f104 0a19 	add.w	sl, r4, #25
 8006ae2:	68e3      	ldr	r3, [r4, #12]
 8006ae4:	6832      	ldr	r2, [r6, #0]
 8006ae6:	1a9b      	subs	r3, r3, r2
 8006ae8:	42ab      	cmp	r3, r5
 8006aea:	dc26      	bgt.n	8006b3a <_printf_common+0x96>
 8006aec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006af0:	1e13      	subs	r3, r2, #0
 8006af2:	6822      	ldr	r2, [r4, #0]
 8006af4:	bf18      	it	ne
 8006af6:	2301      	movne	r3, #1
 8006af8:	0692      	lsls	r2, r2, #26
 8006afa:	d42b      	bmi.n	8006b54 <_printf_common+0xb0>
 8006afc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b00:	4649      	mov	r1, r9
 8006b02:	4638      	mov	r0, r7
 8006b04:	47c0      	blx	r8
 8006b06:	3001      	adds	r0, #1
 8006b08:	d01e      	beq.n	8006b48 <_printf_common+0xa4>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	6922      	ldr	r2, [r4, #16]
 8006b0e:	f003 0306 	and.w	r3, r3, #6
 8006b12:	2b04      	cmp	r3, #4
 8006b14:	bf02      	ittt	eq
 8006b16:	68e5      	ldreq	r5, [r4, #12]
 8006b18:	6833      	ldreq	r3, [r6, #0]
 8006b1a:	1aed      	subeq	r5, r5, r3
 8006b1c:	68a3      	ldr	r3, [r4, #8]
 8006b1e:	bf0c      	ite	eq
 8006b20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b24:	2500      	movne	r5, #0
 8006b26:	4293      	cmp	r3, r2
 8006b28:	bfc4      	itt	gt
 8006b2a:	1a9b      	subgt	r3, r3, r2
 8006b2c:	18ed      	addgt	r5, r5, r3
 8006b2e:	2600      	movs	r6, #0
 8006b30:	341a      	adds	r4, #26
 8006b32:	42b5      	cmp	r5, r6
 8006b34:	d11a      	bne.n	8006b6c <_printf_common+0xc8>
 8006b36:	2000      	movs	r0, #0
 8006b38:	e008      	b.n	8006b4c <_printf_common+0xa8>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	4652      	mov	r2, sl
 8006b3e:	4649      	mov	r1, r9
 8006b40:	4638      	mov	r0, r7
 8006b42:	47c0      	blx	r8
 8006b44:	3001      	adds	r0, #1
 8006b46:	d103      	bne.n	8006b50 <_printf_common+0xac>
 8006b48:	f04f 30ff 	mov.w	r0, #4294967295
 8006b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b50:	3501      	adds	r5, #1
 8006b52:	e7c6      	b.n	8006ae2 <_printf_common+0x3e>
 8006b54:	18e1      	adds	r1, r4, r3
 8006b56:	1c5a      	adds	r2, r3, #1
 8006b58:	2030      	movs	r0, #48	; 0x30
 8006b5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b5e:	4422      	add	r2, r4
 8006b60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b68:	3302      	adds	r3, #2
 8006b6a:	e7c7      	b.n	8006afc <_printf_common+0x58>
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	4622      	mov	r2, r4
 8006b70:	4649      	mov	r1, r9
 8006b72:	4638      	mov	r0, r7
 8006b74:	47c0      	blx	r8
 8006b76:	3001      	adds	r0, #1
 8006b78:	d0e6      	beq.n	8006b48 <_printf_common+0xa4>
 8006b7a:	3601      	adds	r6, #1
 8006b7c:	e7d9      	b.n	8006b32 <_printf_common+0x8e>
	...

08006b80 <_printf_i>:
 8006b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b84:	7e0f      	ldrb	r7, [r1, #24]
 8006b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b88:	2f78      	cmp	r7, #120	; 0x78
 8006b8a:	4691      	mov	r9, r2
 8006b8c:	4680      	mov	r8, r0
 8006b8e:	460c      	mov	r4, r1
 8006b90:	469a      	mov	sl, r3
 8006b92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b96:	d807      	bhi.n	8006ba8 <_printf_i+0x28>
 8006b98:	2f62      	cmp	r7, #98	; 0x62
 8006b9a:	d80a      	bhi.n	8006bb2 <_printf_i+0x32>
 8006b9c:	2f00      	cmp	r7, #0
 8006b9e:	f000 80d4 	beq.w	8006d4a <_printf_i+0x1ca>
 8006ba2:	2f58      	cmp	r7, #88	; 0x58
 8006ba4:	f000 80c0 	beq.w	8006d28 <_printf_i+0x1a8>
 8006ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006bac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006bb0:	e03a      	b.n	8006c28 <_printf_i+0xa8>
 8006bb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006bb6:	2b15      	cmp	r3, #21
 8006bb8:	d8f6      	bhi.n	8006ba8 <_printf_i+0x28>
 8006bba:	a101      	add	r1, pc, #4	; (adr r1, 8006bc0 <_printf_i+0x40>)
 8006bbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bc0:	08006c19 	.word	0x08006c19
 8006bc4:	08006c2d 	.word	0x08006c2d
 8006bc8:	08006ba9 	.word	0x08006ba9
 8006bcc:	08006ba9 	.word	0x08006ba9
 8006bd0:	08006ba9 	.word	0x08006ba9
 8006bd4:	08006ba9 	.word	0x08006ba9
 8006bd8:	08006c2d 	.word	0x08006c2d
 8006bdc:	08006ba9 	.word	0x08006ba9
 8006be0:	08006ba9 	.word	0x08006ba9
 8006be4:	08006ba9 	.word	0x08006ba9
 8006be8:	08006ba9 	.word	0x08006ba9
 8006bec:	08006d31 	.word	0x08006d31
 8006bf0:	08006c59 	.word	0x08006c59
 8006bf4:	08006ceb 	.word	0x08006ceb
 8006bf8:	08006ba9 	.word	0x08006ba9
 8006bfc:	08006ba9 	.word	0x08006ba9
 8006c00:	08006d53 	.word	0x08006d53
 8006c04:	08006ba9 	.word	0x08006ba9
 8006c08:	08006c59 	.word	0x08006c59
 8006c0c:	08006ba9 	.word	0x08006ba9
 8006c10:	08006ba9 	.word	0x08006ba9
 8006c14:	08006cf3 	.word	0x08006cf3
 8006c18:	682b      	ldr	r3, [r5, #0]
 8006c1a:	1d1a      	adds	r2, r3, #4
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	602a      	str	r2, [r5, #0]
 8006c20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e09f      	b.n	8006d6c <_printf_i+0x1ec>
 8006c2c:	6820      	ldr	r0, [r4, #0]
 8006c2e:	682b      	ldr	r3, [r5, #0]
 8006c30:	0607      	lsls	r7, r0, #24
 8006c32:	f103 0104 	add.w	r1, r3, #4
 8006c36:	6029      	str	r1, [r5, #0]
 8006c38:	d501      	bpl.n	8006c3e <_printf_i+0xbe>
 8006c3a:	681e      	ldr	r6, [r3, #0]
 8006c3c:	e003      	b.n	8006c46 <_printf_i+0xc6>
 8006c3e:	0646      	lsls	r6, r0, #25
 8006c40:	d5fb      	bpl.n	8006c3a <_printf_i+0xba>
 8006c42:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006c46:	2e00      	cmp	r6, #0
 8006c48:	da03      	bge.n	8006c52 <_printf_i+0xd2>
 8006c4a:	232d      	movs	r3, #45	; 0x2d
 8006c4c:	4276      	negs	r6, r6
 8006c4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c52:	485a      	ldr	r0, [pc, #360]	; (8006dbc <_printf_i+0x23c>)
 8006c54:	230a      	movs	r3, #10
 8006c56:	e012      	b.n	8006c7e <_printf_i+0xfe>
 8006c58:	682b      	ldr	r3, [r5, #0]
 8006c5a:	6820      	ldr	r0, [r4, #0]
 8006c5c:	1d19      	adds	r1, r3, #4
 8006c5e:	6029      	str	r1, [r5, #0]
 8006c60:	0605      	lsls	r5, r0, #24
 8006c62:	d501      	bpl.n	8006c68 <_printf_i+0xe8>
 8006c64:	681e      	ldr	r6, [r3, #0]
 8006c66:	e002      	b.n	8006c6e <_printf_i+0xee>
 8006c68:	0641      	lsls	r1, r0, #25
 8006c6a:	d5fb      	bpl.n	8006c64 <_printf_i+0xe4>
 8006c6c:	881e      	ldrh	r6, [r3, #0]
 8006c6e:	4853      	ldr	r0, [pc, #332]	; (8006dbc <_printf_i+0x23c>)
 8006c70:	2f6f      	cmp	r7, #111	; 0x6f
 8006c72:	bf0c      	ite	eq
 8006c74:	2308      	moveq	r3, #8
 8006c76:	230a      	movne	r3, #10
 8006c78:	2100      	movs	r1, #0
 8006c7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c7e:	6865      	ldr	r5, [r4, #4]
 8006c80:	60a5      	str	r5, [r4, #8]
 8006c82:	2d00      	cmp	r5, #0
 8006c84:	bfa2      	ittt	ge
 8006c86:	6821      	ldrge	r1, [r4, #0]
 8006c88:	f021 0104 	bicge.w	r1, r1, #4
 8006c8c:	6021      	strge	r1, [r4, #0]
 8006c8e:	b90e      	cbnz	r6, 8006c94 <_printf_i+0x114>
 8006c90:	2d00      	cmp	r5, #0
 8006c92:	d04b      	beq.n	8006d2c <_printf_i+0x1ac>
 8006c94:	4615      	mov	r5, r2
 8006c96:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c9a:	fb03 6711 	mls	r7, r3, r1, r6
 8006c9e:	5dc7      	ldrb	r7, [r0, r7]
 8006ca0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ca4:	4637      	mov	r7, r6
 8006ca6:	42bb      	cmp	r3, r7
 8006ca8:	460e      	mov	r6, r1
 8006caa:	d9f4      	bls.n	8006c96 <_printf_i+0x116>
 8006cac:	2b08      	cmp	r3, #8
 8006cae:	d10b      	bne.n	8006cc8 <_printf_i+0x148>
 8006cb0:	6823      	ldr	r3, [r4, #0]
 8006cb2:	07de      	lsls	r6, r3, #31
 8006cb4:	d508      	bpl.n	8006cc8 <_printf_i+0x148>
 8006cb6:	6923      	ldr	r3, [r4, #16]
 8006cb8:	6861      	ldr	r1, [r4, #4]
 8006cba:	4299      	cmp	r1, r3
 8006cbc:	bfde      	ittt	le
 8006cbe:	2330      	movle	r3, #48	; 0x30
 8006cc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006cc4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006cc8:	1b52      	subs	r2, r2, r5
 8006cca:	6122      	str	r2, [r4, #16]
 8006ccc:	f8cd a000 	str.w	sl, [sp]
 8006cd0:	464b      	mov	r3, r9
 8006cd2:	aa03      	add	r2, sp, #12
 8006cd4:	4621      	mov	r1, r4
 8006cd6:	4640      	mov	r0, r8
 8006cd8:	f7ff fee4 	bl	8006aa4 <_printf_common>
 8006cdc:	3001      	adds	r0, #1
 8006cde:	d14a      	bne.n	8006d76 <_printf_i+0x1f6>
 8006ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce4:	b004      	add	sp, #16
 8006ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cea:	6823      	ldr	r3, [r4, #0]
 8006cec:	f043 0320 	orr.w	r3, r3, #32
 8006cf0:	6023      	str	r3, [r4, #0]
 8006cf2:	4833      	ldr	r0, [pc, #204]	; (8006dc0 <_printf_i+0x240>)
 8006cf4:	2778      	movs	r7, #120	; 0x78
 8006cf6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006cfa:	6823      	ldr	r3, [r4, #0]
 8006cfc:	6829      	ldr	r1, [r5, #0]
 8006cfe:	061f      	lsls	r7, r3, #24
 8006d00:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d04:	d402      	bmi.n	8006d0c <_printf_i+0x18c>
 8006d06:	065f      	lsls	r7, r3, #25
 8006d08:	bf48      	it	mi
 8006d0a:	b2b6      	uxthmi	r6, r6
 8006d0c:	07df      	lsls	r7, r3, #31
 8006d0e:	bf48      	it	mi
 8006d10:	f043 0320 	orrmi.w	r3, r3, #32
 8006d14:	6029      	str	r1, [r5, #0]
 8006d16:	bf48      	it	mi
 8006d18:	6023      	strmi	r3, [r4, #0]
 8006d1a:	b91e      	cbnz	r6, 8006d24 <_printf_i+0x1a4>
 8006d1c:	6823      	ldr	r3, [r4, #0]
 8006d1e:	f023 0320 	bic.w	r3, r3, #32
 8006d22:	6023      	str	r3, [r4, #0]
 8006d24:	2310      	movs	r3, #16
 8006d26:	e7a7      	b.n	8006c78 <_printf_i+0xf8>
 8006d28:	4824      	ldr	r0, [pc, #144]	; (8006dbc <_printf_i+0x23c>)
 8006d2a:	e7e4      	b.n	8006cf6 <_printf_i+0x176>
 8006d2c:	4615      	mov	r5, r2
 8006d2e:	e7bd      	b.n	8006cac <_printf_i+0x12c>
 8006d30:	682b      	ldr	r3, [r5, #0]
 8006d32:	6826      	ldr	r6, [r4, #0]
 8006d34:	6961      	ldr	r1, [r4, #20]
 8006d36:	1d18      	adds	r0, r3, #4
 8006d38:	6028      	str	r0, [r5, #0]
 8006d3a:	0635      	lsls	r5, r6, #24
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	d501      	bpl.n	8006d44 <_printf_i+0x1c4>
 8006d40:	6019      	str	r1, [r3, #0]
 8006d42:	e002      	b.n	8006d4a <_printf_i+0x1ca>
 8006d44:	0670      	lsls	r0, r6, #25
 8006d46:	d5fb      	bpl.n	8006d40 <_printf_i+0x1c0>
 8006d48:	8019      	strh	r1, [r3, #0]
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	6123      	str	r3, [r4, #16]
 8006d4e:	4615      	mov	r5, r2
 8006d50:	e7bc      	b.n	8006ccc <_printf_i+0x14c>
 8006d52:	682b      	ldr	r3, [r5, #0]
 8006d54:	1d1a      	adds	r2, r3, #4
 8006d56:	602a      	str	r2, [r5, #0]
 8006d58:	681d      	ldr	r5, [r3, #0]
 8006d5a:	6862      	ldr	r2, [r4, #4]
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	4628      	mov	r0, r5
 8006d60:	f7f9 fa36 	bl	80001d0 <memchr>
 8006d64:	b108      	cbz	r0, 8006d6a <_printf_i+0x1ea>
 8006d66:	1b40      	subs	r0, r0, r5
 8006d68:	6060      	str	r0, [r4, #4]
 8006d6a:	6863      	ldr	r3, [r4, #4]
 8006d6c:	6123      	str	r3, [r4, #16]
 8006d6e:	2300      	movs	r3, #0
 8006d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d74:	e7aa      	b.n	8006ccc <_printf_i+0x14c>
 8006d76:	6923      	ldr	r3, [r4, #16]
 8006d78:	462a      	mov	r2, r5
 8006d7a:	4649      	mov	r1, r9
 8006d7c:	4640      	mov	r0, r8
 8006d7e:	47d0      	blx	sl
 8006d80:	3001      	adds	r0, #1
 8006d82:	d0ad      	beq.n	8006ce0 <_printf_i+0x160>
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	079b      	lsls	r3, r3, #30
 8006d88:	d413      	bmi.n	8006db2 <_printf_i+0x232>
 8006d8a:	68e0      	ldr	r0, [r4, #12]
 8006d8c:	9b03      	ldr	r3, [sp, #12]
 8006d8e:	4298      	cmp	r0, r3
 8006d90:	bfb8      	it	lt
 8006d92:	4618      	movlt	r0, r3
 8006d94:	e7a6      	b.n	8006ce4 <_printf_i+0x164>
 8006d96:	2301      	movs	r3, #1
 8006d98:	4632      	mov	r2, r6
 8006d9a:	4649      	mov	r1, r9
 8006d9c:	4640      	mov	r0, r8
 8006d9e:	47d0      	blx	sl
 8006da0:	3001      	adds	r0, #1
 8006da2:	d09d      	beq.n	8006ce0 <_printf_i+0x160>
 8006da4:	3501      	adds	r5, #1
 8006da6:	68e3      	ldr	r3, [r4, #12]
 8006da8:	9903      	ldr	r1, [sp, #12]
 8006daa:	1a5b      	subs	r3, r3, r1
 8006dac:	42ab      	cmp	r3, r5
 8006dae:	dcf2      	bgt.n	8006d96 <_printf_i+0x216>
 8006db0:	e7eb      	b.n	8006d8a <_printf_i+0x20a>
 8006db2:	2500      	movs	r5, #0
 8006db4:	f104 0619 	add.w	r6, r4, #25
 8006db8:	e7f5      	b.n	8006da6 <_printf_i+0x226>
 8006dba:	bf00      	nop
 8006dbc:	080092a2 	.word	0x080092a2
 8006dc0:	080092b3 	.word	0x080092b3

08006dc4 <std>:
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	b510      	push	{r4, lr}
 8006dc8:	4604      	mov	r4, r0
 8006dca:	e9c0 3300 	strd	r3, r3, [r0]
 8006dce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dd2:	6083      	str	r3, [r0, #8]
 8006dd4:	8181      	strh	r1, [r0, #12]
 8006dd6:	6643      	str	r3, [r0, #100]	; 0x64
 8006dd8:	81c2      	strh	r2, [r0, #14]
 8006dda:	6183      	str	r3, [r0, #24]
 8006ddc:	4619      	mov	r1, r3
 8006dde:	2208      	movs	r2, #8
 8006de0:	305c      	adds	r0, #92	; 0x5c
 8006de2:	f000 f914 	bl	800700e <memset>
 8006de6:	4b0d      	ldr	r3, [pc, #52]	; (8006e1c <std+0x58>)
 8006de8:	6263      	str	r3, [r4, #36]	; 0x24
 8006dea:	4b0d      	ldr	r3, [pc, #52]	; (8006e20 <std+0x5c>)
 8006dec:	62a3      	str	r3, [r4, #40]	; 0x28
 8006dee:	4b0d      	ldr	r3, [pc, #52]	; (8006e24 <std+0x60>)
 8006df0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006df2:	4b0d      	ldr	r3, [pc, #52]	; (8006e28 <std+0x64>)
 8006df4:	6323      	str	r3, [r4, #48]	; 0x30
 8006df6:	4b0d      	ldr	r3, [pc, #52]	; (8006e2c <std+0x68>)
 8006df8:	6224      	str	r4, [r4, #32]
 8006dfa:	429c      	cmp	r4, r3
 8006dfc:	d006      	beq.n	8006e0c <std+0x48>
 8006dfe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006e02:	4294      	cmp	r4, r2
 8006e04:	d002      	beq.n	8006e0c <std+0x48>
 8006e06:	33d0      	adds	r3, #208	; 0xd0
 8006e08:	429c      	cmp	r4, r3
 8006e0a:	d105      	bne.n	8006e18 <std+0x54>
 8006e0c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e14:	f000 b978 	b.w	8007108 <__retarget_lock_init_recursive>
 8006e18:	bd10      	pop	{r4, pc}
 8006e1a:	bf00      	nop
 8006e1c:	08006f89 	.word	0x08006f89
 8006e20:	08006fab 	.word	0x08006fab
 8006e24:	08006fe3 	.word	0x08006fe3
 8006e28:	08007007 	.word	0x08007007
 8006e2c:	20000418 	.word	0x20000418

08006e30 <stdio_exit_handler>:
 8006e30:	4a02      	ldr	r2, [pc, #8]	; (8006e3c <stdio_exit_handler+0xc>)
 8006e32:	4903      	ldr	r1, [pc, #12]	; (8006e40 <stdio_exit_handler+0x10>)
 8006e34:	4803      	ldr	r0, [pc, #12]	; (8006e44 <stdio_exit_handler+0x14>)
 8006e36:	f000 b869 	b.w	8006f0c <_fwalk_sglue>
 8006e3a:	bf00      	nop
 8006e3c:	2000000c 	.word	0x2000000c
 8006e40:	08008ab9 	.word	0x08008ab9
 8006e44:	20000018 	.word	0x20000018

08006e48 <cleanup_stdio>:
 8006e48:	6841      	ldr	r1, [r0, #4]
 8006e4a:	4b0c      	ldr	r3, [pc, #48]	; (8006e7c <cleanup_stdio+0x34>)
 8006e4c:	4299      	cmp	r1, r3
 8006e4e:	b510      	push	{r4, lr}
 8006e50:	4604      	mov	r4, r0
 8006e52:	d001      	beq.n	8006e58 <cleanup_stdio+0x10>
 8006e54:	f001 fe30 	bl	8008ab8 <_fflush_r>
 8006e58:	68a1      	ldr	r1, [r4, #8]
 8006e5a:	4b09      	ldr	r3, [pc, #36]	; (8006e80 <cleanup_stdio+0x38>)
 8006e5c:	4299      	cmp	r1, r3
 8006e5e:	d002      	beq.n	8006e66 <cleanup_stdio+0x1e>
 8006e60:	4620      	mov	r0, r4
 8006e62:	f001 fe29 	bl	8008ab8 <_fflush_r>
 8006e66:	68e1      	ldr	r1, [r4, #12]
 8006e68:	4b06      	ldr	r3, [pc, #24]	; (8006e84 <cleanup_stdio+0x3c>)
 8006e6a:	4299      	cmp	r1, r3
 8006e6c:	d004      	beq.n	8006e78 <cleanup_stdio+0x30>
 8006e6e:	4620      	mov	r0, r4
 8006e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e74:	f001 be20 	b.w	8008ab8 <_fflush_r>
 8006e78:	bd10      	pop	{r4, pc}
 8006e7a:	bf00      	nop
 8006e7c:	20000418 	.word	0x20000418
 8006e80:	20000480 	.word	0x20000480
 8006e84:	200004e8 	.word	0x200004e8

08006e88 <global_stdio_init.part.0>:
 8006e88:	b510      	push	{r4, lr}
 8006e8a:	4b0b      	ldr	r3, [pc, #44]	; (8006eb8 <global_stdio_init.part.0+0x30>)
 8006e8c:	4c0b      	ldr	r4, [pc, #44]	; (8006ebc <global_stdio_init.part.0+0x34>)
 8006e8e:	4a0c      	ldr	r2, [pc, #48]	; (8006ec0 <global_stdio_init.part.0+0x38>)
 8006e90:	601a      	str	r2, [r3, #0]
 8006e92:	4620      	mov	r0, r4
 8006e94:	2200      	movs	r2, #0
 8006e96:	2104      	movs	r1, #4
 8006e98:	f7ff ff94 	bl	8006dc4 <std>
 8006e9c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	2109      	movs	r1, #9
 8006ea4:	f7ff ff8e 	bl	8006dc4 <std>
 8006ea8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006eac:	2202      	movs	r2, #2
 8006eae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006eb2:	2112      	movs	r1, #18
 8006eb4:	f7ff bf86 	b.w	8006dc4 <std>
 8006eb8:	20000550 	.word	0x20000550
 8006ebc:	20000418 	.word	0x20000418
 8006ec0:	08006e31 	.word	0x08006e31

08006ec4 <__sfp_lock_acquire>:
 8006ec4:	4801      	ldr	r0, [pc, #4]	; (8006ecc <__sfp_lock_acquire+0x8>)
 8006ec6:	f000 b920 	b.w	800710a <__retarget_lock_acquire_recursive>
 8006eca:	bf00      	nop
 8006ecc:	20000559 	.word	0x20000559

08006ed0 <__sfp_lock_release>:
 8006ed0:	4801      	ldr	r0, [pc, #4]	; (8006ed8 <__sfp_lock_release+0x8>)
 8006ed2:	f000 b91b 	b.w	800710c <__retarget_lock_release_recursive>
 8006ed6:	bf00      	nop
 8006ed8:	20000559 	.word	0x20000559

08006edc <__sinit>:
 8006edc:	b510      	push	{r4, lr}
 8006ede:	4604      	mov	r4, r0
 8006ee0:	f7ff fff0 	bl	8006ec4 <__sfp_lock_acquire>
 8006ee4:	6a23      	ldr	r3, [r4, #32]
 8006ee6:	b11b      	cbz	r3, 8006ef0 <__sinit+0x14>
 8006ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006eec:	f7ff bff0 	b.w	8006ed0 <__sfp_lock_release>
 8006ef0:	4b04      	ldr	r3, [pc, #16]	; (8006f04 <__sinit+0x28>)
 8006ef2:	6223      	str	r3, [r4, #32]
 8006ef4:	4b04      	ldr	r3, [pc, #16]	; (8006f08 <__sinit+0x2c>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1f5      	bne.n	8006ee8 <__sinit+0xc>
 8006efc:	f7ff ffc4 	bl	8006e88 <global_stdio_init.part.0>
 8006f00:	e7f2      	b.n	8006ee8 <__sinit+0xc>
 8006f02:	bf00      	nop
 8006f04:	08006e49 	.word	0x08006e49
 8006f08:	20000550 	.word	0x20000550

08006f0c <_fwalk_sglue>:
 8006f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f10:	4607      	mov	r7, r0
 8006f12:	4688      	mov	r8, r1
 8006f14:	4614      	mov	r4, r2
 8006f16:	2600      	movs	r6, #0
 8006f18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f1c:	f1b9 0901 	subs.w	r9, r9, #1
 8006f20:	d505      	bpl.n	8006f2e <_fwalk_sglue+0x22>
 8006f22:	6824      	ldr	r4, [r4, #0]
 8006f24:	2c00      	cmp	r4, #0
 8006f26:	d1f7      	bne.n	8006f18 <_fwalk_sglue+0xc>
 8006f28:	4630      	mov	r0, r6
 8006f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f2e:	89ab      	ldrh	r3, [r5, #12]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d907      	bls.n	8006f44 <_fwalk_sglue+0x38>
 8006f34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	d003      	beq.n	8006f44 <_fwalk_sglue+0x38>
 8006f3c:	4629      	mov	r1, r5
 8006f3e:	4638      	mov	r0, r7
 8006f40:	47c0      	blx	r8
 8006f42:	4306      	orrs	r6, r0
 8006f44:	3568      	adds	r5, #104	; 0x68
 8006f46:	e7e9      	b.n	8006f1c <_fwalk_sglue+0x10>

08006f48 <siprintf>:
 8006f48:	b40e      	push	{r1, r2, r3}
 8006f4a:	b500      	push	{lr}
 8006f4c:	b09c      	sub	sp, #112	; 0x70
 8006f4e:	ab1d      	add	r3, sp, #116	; 0x74
 8006f50:	9002      	str	r0, [sp, #8]
 8006f52:	9006      	str	r0, [sp, #24]
 8006f54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006f58:	4809      	ldr	r0, [pc, #36]	; (8006f80 <siprintf+0x38>)
 8006f5a:	9107      	str	r1, [sp, #28]
 8006f5c:	9104      	str	r1, [sp, #16]
 8006f5e:	4909      	ldr	r1, [pc, #36]	; (8006f84 <siprintf+0x3c>)
 8006f60:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f64:	9105      	str	r1, [sp, #20]
 8006f66:	6800      	ldr	r0, [r0, #0]
 8006f68:	9301      	str	r3, [sp, #4]
 8006f6a:	a902      	add	r1, sp, #8
 8006f6c:	f001 fc20 	bl	80087b0 <_svfiprintf_r>
 8006f70:	9b02      	ldr	r3, [sp, #8]
 8006f72:	2200      	movs	r2, #0
 8006f74:	701a      	strb	r2, [r3, #0]
 8006f76:	b01c      	add	sp, #112	; 0x70
 8006f78:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f7c:	b003      	add	sp, #12
 8006f7e:	4770      	bx	lr
 8006f80:	20000064 	.word	0x20000064
 8006f84:	ffff0208 	.word	0xffff0208

08006f88 <__sread>:
 8006f88:	b510      	push	{r4, lr}
 8006f8a:	460c      	mov	r4, r1
 8006f8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f90:	f000 f86c 	bl	800706c <_read_r>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	bfab      	itete	ge
 8006f98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f9a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f9c:	181b      	addge	r3, r3, r0
 8006f9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006fa2:	bfac      	ite	ge
 8006fa4:	6563      	strge	r3, [r4, #84]	; 0x54
 8006fa6:	81a3      	strhlt	r3, [r4, #12]
 8006fa8:	bd10      	pop	{r4, pc}

08006faa <__swrite>:
 8006faa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fae:	461f      	mov	r7, r3
 8006fb0:	898b      	ldrh	r3, [r1, #12]
 8006fb2:	05db      	lsls	r3, r3, #23
 8006fb4:	4605      	mov	r5, r0
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	4616      	mov	r6, r2
 8006fba:	d505      	bpl.n	8006fc8 <__swrite+0x1e>
 8006fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f000 f840 	bl	8007048 <_lseek_r>
 8006fc8:	89a3      	ldrh	r3, [r4, #12]
 8006fca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fd2:	81a3      	strh	r3, [r4, #12]
 8006fd4:	4632      	mov	r2, r6
 8006fd6:	463b      	mov	r3, r7
 8006fd8:	4628      	mov	r0, r5
 8006fda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fde:	f000 b857 	b.w	8007090 <_write_r>

08006fe2 <__sseek>:
 8006fe2:	b510      	push	{r4, lr}
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fea:	f000 f82d 	bl	8007048 <_lseek_r>
 8006fee:	1c43      	adds	r3, r0, #1
 8006ff0:	89a3      	ldrh	r3, [r4, #12]
 8006ff2:	bf15      	itete	ne
 8006ff4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ff6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ffa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ffe:	81a3      	strheq	r3, [r4, #12]
 8007000:	bf18      	it	ne
 8007002:	81a3      	strhne	r3, [r4, #12]
 8007004:	bd10      	pop	{r4, pc}

08007006 <__sclose>:
 8007006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800700a:	f000 b80d 	b.w	8007028 <_close_r>

0800700e <memset>:
 800700e:	4402      	add	r2, r0
 8007010:	4603      	mov	r3, r0
 8007012:	4293      	cmp	r3, r2
 8007014:	d100      	bne.n	8007018 <memset+0xa>
 8007016:	4770      	bx	lr
 8007018:	f803 1b01 	strb.w	r1, [r3], #1
 800701c:	e7f9      	b.n	8007012 <memset+0x4>
	...

08007020 <_localeconv_r>:
 8007020:	4800      	ldr	r0, [pc, #0]	; (8007024 <_localeconv_r+0x4>)
 8007022:	4770      	bx	lr
 8007024:	20000158 	.word	0x20000158

08007028 <_close_r>:
 8007028:	b538      	push	{r3, r4, r5, lr}
 800702a:	4d06      	ldr	r5, [pc, #24]	; (8007044 <_close_r+0x1c>)
 800702c:	2300      	movs	r3, #0
 800702e:	4604      	mov	r4, r0
 8007030:	4608      	mov	r0, r1
 8007032:	602b      	str	r3, [r5, #0]
 8007034:	f7fb f8c9 	bl	80021ca <_close>
 8007038:	1c43      	adds	r3, r0, #1
 800703a:	d102      	bne.n	8007042 <_close_r+0x1a>
 800703c:	682b      	ldr	r3, [r5, #0]
 800703e:	b103      	cbz	r3, 8007042 <_close_r+0x1a>
 8007040:	6023      	str	r3, [r4, #0]
 8007042:	bd38      	pop	{r3, r4, r5, pc}
 8007044:	20000554 	.word	0x20000554

08007048 <_lseek_r>:
 8007048:	b538      	push	{r3, r4, r5, lr}
 800704a:	4d07      	ldr	r5, [pc, #28]	; (8007068 <_lseek_r+0x20>)
 800704c:	4604      	mov	r4, r0
 800704e:	4608      	mov	r0, r1
 8007050:	4611      	mov	r1, r2
 8007052:	2200      	movs	r2, #0
 8007054:	602a      	str	r2, [r5, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	f7fb f8de 	bl	8002218 <_lseek>
 800705c:	1c43      	adds	r3, r0, #1
 800705e:	d102      	bne.n	8007066 <_lseek_r+0x1e>
 8007060:	682b      	ldr	r3, [r5, #0]
 8007062:	b103      	cbz	r3, 8007066 <_lseek_r+0x1e>
 8007064:	6023      	str	r3, [r4, #0]
 8007066:	bd38      	pop	{r3, r4, r5, pc}
 8007068:	20000554 	.word	0x20000554

0800706c <_read_r>:
 800706c:	b538      	push	{r3, r4, r5, lr}
 800706e:	4d07      	ldr	r5, [pc, #28]	; (800708c <_read_r+0x20>)
 8007070:	4604      	mov	r4, r0
 8007072:	4608      	mov	r0, r1
 8007074:	4611      	mov	r1, r2
 8007076:	2200      	movs	r2, #0
 8007078:	602a      	str	r2, [r5, #0]
 800707a:	461a      	mov	r2, r3
 800707c:	f7fb f86c 	bl	8002158 <_read>
 8007080:	1c43      	adds	r3, r0, #1
 8007082:	d102      	bne.n	800708a <_read_r+0x1e>
 8007084:	682b      	ldr	r3, [r5, #0]
 8007086:	b103      	cbz	r3, 800708a <_read_r+0x1e>
 8007088:	6023      	str	r3, [r4, #0]
 800708a:	bd38      	pop	{r3, r4, r5, pc}
 800708c:	20000554 	.word	0x20000554

08007090 <_write_r>:
 8007090:	b538      	push	{r3, r4, r5, lr}
 8007092:	4d07      	ldr	r5, [pc, #28]	; (80070b0 <_write_r+0x20>)
 8007094:	4604      	mov	r4, r0
 8007096:	4608      	mov	r0, r1
 8007098:	4611      	mov	r1, r2
 800709a:	2200      	movs	r2, #0
 800709c:	602a      	str	r2, [r5, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	f7fb f877 	bl	8002192 <_write>
 80070a4:	1c43      	adds	r3, r0, #1
 80070a6:	d102      	bne.n	80070ae <_write_r+0x1e>
 80070a8:	682b      	ldr	r3, [r5, #0]
 80070aa:	b103      	cbz	r3, 80070ae <_write_r+0x1e>
 80070ac:	6023      	str	r3, [r4, #0]
 80070ae:	bd38      	pop	{r3, r4, r5, pc}
 80070b0:	20000554 	.word	0x20000554

080070b4 <__errno>:
 80070b4:	4b01      	ldr	r3, [pc, #4]	; (80070bc <__errno+0x8>)
 80070b6:	6818      	ldr	r0, [r3, #0]
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	20000064 	.word	0x20000064

080070c0 <__libc_init_array>:
 80070c0:	b570      	push	{r4, r5, r6, lr}
 80070c2:	4d0d      	ldr	r5, [pc, #52]	; (80070f8 <__libc_init_array+0x38>)
 80070c4:	4c0d      	ldr	r4, [pc, #52]	; (80070fc <__libc_init_array+0x3c>)
 80070c6:	1b64      	subs	r4, r4, r5
 80070c8:	10a4      	asrs	r4, r4, #2
 80070ca:	2600      	movs	r6, #0
 80070cc:	42a6      	cmp	r6, r4
 80070ce:	d109      	bne.n	80070e4 <__libc_init_array+0x24>
 80070d0:	4d0b      	ldr	r5, [pc, #44]	; (8007100 <__libc_init_array+0x40>)
 80070d2:	4c0c      	ldr	r4, [pc, #48]	; (8007104 <__libc_init_array+0x44>)
 80070d4:	f002 f894 	bl	8009200 <_init>
 80070d8:	1b64      	subs	r4, r4, r5
 80070da:	10a4      	asrs	r4, r4, #2
 80070dc:	2600      	movs	r6, #0
 80070de:	42a6      	cmp	r6, r4
 80070e0:	d105      	bne.n	80070ee <__libc_init_array+0x2e>
 80070e2:	bd70      	pop	{r4, r5, r6, pc}
 80070e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80070e8:	4798      	blx	r3
 80070ea:	3601      	adds	r6, #1
 80070ec:	e7ee      	b.n	80070cc <__libc_init_array+0xc>
 80070ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80070f2:	4798      	blx	r3
 80070f4:	3601      	adds	r6, #1
 80070f6:	e7f2      	b.n	80070de <__libc_init_array+0x1e>
 80070f8:	0800960c 	.word	0x0800960c
 80070fc:	0800960c 	.word	0x0800960c
 8007100:	0800960c 	.word	0x0800960c
 8007104:	08009610 	.word	0x08009610

08007108 <__retarget_lock_init_recursive>:
 8007108:	4770      	bx	lr

0800710a <__retarget_lock_acquire_recursive>:
 800710a:	4770      	bx	lr

0800710c <__retarget_lock_release_recursive>:
 800710c:	4770      	bx	lr

0800710e <quorem>:
 800710e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007112:	6903      	ldr	r3, [r0, #16]
 8007114:	690c      	ldr	r4, [r1, #16]
 8007116:	42a3      	cmp	r3, r4
 8007118:	4607      	mov	r7, r0
 800711a:	db7e      	blt.n	800721a <quorem+0x10c>
 800711c:	3c01      	subs	r4, #1
 800711e:	f101 0814 	add.w	r8, r1, #20
 8007122:	f100 0514 	add.w	r5, r0, #20
 8007126:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800712a:	9301      	str	r3, [sp, #4]
 800712c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007130:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007134:	3301      	adds	r3, #1
 8007136:	429a      	cmp	r2, r3
 8007138:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800713c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007140:	fbb2 f6f3 	udiv	r6, r2, r3
 8007144:	d331      	bcc.n	80071aa <quorem+0x9c>
 8007146:	f04f 0e00 	mov.w	lr, #0
 800714a:	4640      	mov	r0, r8
 800714c:	46ac      	mov	ip, r5
 800714e:	46f2      	mov	sl, lr
 8007150:	f850 2b04 	ldr.w	r2, [r0], #4
 8007154:	b293      	uxth	r3, r2
 8007156:	fb06 e303 	mla	r3, r6, r3, lr
 800715a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800715e:	0c1a      	lsrs	r2, r3, #16
 8007160:	b29b      	uxth	r3, r3
 8007162:	ebaa 0303 	sub.w	r3, sl, r3
 8007166:	f8dc a000 	ldr.w	sl, [ip]
 800716a:	fa13 f38a 	uxtah	r3, r3, sl
 800716e:	fb06 220e 	mla	r2, r6, lr, r2
 8007172:	9300      	str	r3, [sp, #0]
 8007174:	9b00      	ldr	r3, [sp, #0]
 8007176:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800717a:	b292      	uxth	r2, r2
 800717c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007180:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007184:	f8bd 3000 	ldrh.w	r3, [sp]
 8007188:	4581      	cmp	r9, r0
 800718a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800718e:	f84c 3b04 	str.w	r3, [ip], #4
 8007192:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007196:	d2db      	bcs.n	8007150 <quorem+0x42>
 8007198:	f855 300b 	ldr.w	r3, [r5, fp]
 800719c:	b92b      	cbnz	r3, 80071aa <quorem+0x9c>
 800719e:	9b01      	ldr	r3, [sp, #4]
 80071a0:	3b04      	subs	r3, #4
 80071a2:	429d      	cmp	r5, r3
 80071a4:	461a      	mov	r2, r3
 80071a6:	d32c      	bcc.n	8007202 <quorem+0xf4>
 80071a8:	613c      	str	r4, [r7, #16]
 80071aa:	4638      	mov	r0, r7
 80071ac:	f001 f9a6 	bl	80084fc <__mcmp>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	db22      	blt.n	80071fa <quorem+0xec>
 80071b4:	3601      	adds	r6, #1
 80071b6:	4629      	mov	r1, r5
 80071b8:	2000      	movs	r0, #0
 80071ba:	f858 2b04 	ldr.w	r2, [r8], #4
 80071be:	f8d1 c000 	ldr.w	ip, [r1]
 80071c2:	b293      	uxth	r3, r2
 80071c4:	1ac3      	subs	r3, r0, r3
 80071c6:	0c12      	lsrs	r2, r2, #16
 80071c8:	fa13 f38c 	uxtah	r3, r3, ip
 80071cc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80071d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071da:	45c1      	cmp	r9, r8
 80071dc:	f841 3b04 	str.w	r3, [r1], #4
 80071e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80071e4:	d2e9      	bcs.n	80071ba <quorem+0xac>
 80071e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071ee:	b922      	cbnz	r2, 80071fa <quorem+0xec>
 80071f0:	3b04      	subs	r3, #4
 80071f2:	429d      	cmp	r5, r3
 80071f4:	461a      	mov	r2, r3
 80071f6:	d30a      	bcc.n	800720e <quorem+0x100>
 80071f8:	613c      	str	r4, [r7, #16]
 80071fa:	4630      	mov	r0, r6
 80071fc:	b003      	add	sp, #12
 80071fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007202:	6812      	ldr	r2, [r2, #0]
 8007204:	3b04      	subs	r3, #4
 8007206:	2a00      	cmp	r2, #0
 8007208:	d1ce      	bne.n	80071a8 <quorem+0x9a>
 800720a:	3c01      	subs	r4, #1
 800720c:	e7c9      	b.n	80071a2 <quorem+0x94>
 800720e:	6812      	ldr	r2, [r2, #0]
 8007210:	3b04      	subs	r3, #4
 8007212:	2a00      	cmp	r2, #0
 8007214:	d1f0      	bne.n	80071f8 <quorem+0xea>
 8007216:	3c01      	subs	r4, #1
 8007218:	e7eb      	b.n	80071f2 <quorem+0xe4>
 800721a:	2000      	movs	r0, #0
 800721c:	e7ee      	b.n	80071fc <quorem+0xee>
	...

08007220 <_dtoa_r>:
 8007220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007224:	ed2d 8b04 	vpush	{d8-d9}
 8007228:	69c5      	ldr	r5, [r0, #28]
 800722a:	b093      	sub	sp, #76	; 0x4c
 800722c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007230:	ec57 6b10 	vmov	r6, r7, d0
 8007234:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007238:	9107      	str	r1, [sp, #28]
 800723a:	4604      	mov	r4, r0
 800723c:	920a      	str	r2, [sp, #40]	; 0x28
 800723e:	930d      	str	r3, [sp, #52]	; 0x34
 8007240:	b975      	cbnz	r5, 8007260 <_dtoa_r+0x40>
 8007242:	2010      	movs	r0, #16
 8007244:	f000 fe2a 	bl	8007e9c <malloc>
 8007248:	4602      	mov	r2, r0
 800724a:	61e0      	str	r0, [r4, #28]
 800724c:	b920      	cbnz	r0, 8007258 <_dtoa_r+0x38>
 800724e:	4bae      	ldr	r3, [pc, #696]	; (8007508 <_dtoa_r+0x2e8>)
 8007250:	21ef      	movs	r1, #239	; 0xef
 8007252:	48ae      	ldr	r0, [pc, #696]	; (800750c <_dtoa_r+0x2ec>)
 8007254:	f001 fc90 	bl	8008b78 <__assert_func>
 8007258:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800725c:	6005      	str	r5, [r0, #0]
 800725e:	60c5      	str	r5, [r0, #12]
 8007260:	69e3      	ldr	r3, [r4, #28]
 8007262:	6819      	ldr	r1, [r3, #0]
 8007264:	b151      	cbz	r1, 800727c <_dtoa_r+0x5c>
 8007266:	685a      	ldr	r2, [r3, #4]
 8007268:	604a      	str	r2, [r1, #4]
 800726a:	2301      	movs	r3, #1
 800726c:	4093      	lsls	r3, r2
 800726e:	608b      	str	r3, [r1, #8]
 8007270:	4620      	mov	r0, r4
 8007272:	f000 ff07 	bl	8008084 <_Bfree>
 8007276:	69e3      	ldr	r3, [r4, #28]
 8007278:	2200      	movs	r2, #0
 800727a:	601a      	str	r2, [r3, #0]
 800727c:	1e3b      	subs	r3, r7, #0
 800727e:	bfbb      	ittet	lt
 8007280:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007284:	9303      	strlt	r3, [sp, #12]
 8007286:	2300      	movge	r3, #0
 8007288:	2201      	movlt	r2, #1
 800728a:	bfac      	ite	ge
 800728c:	f8c8 3000 	strge.w	r3, [r8]
 8007290:	f8c8 2000 	strlt.w	r2, [r8]
 8007294:	4b9e      	ldr	r3, [pc, #632]	; (8007510 <_dtoa_r+0x2f0>)
 8007296:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800729a:	ea33 0308 	bics.w	r3, r3, r8
 800729e:	d11b      	bne.n	80072d8 <_dtoa_r+0xb8>
 80072a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072a2:	f242 730f 	movw	r3, #9999	; 0x270f
 80072a6:	6013      	str	r3, [r2, #0]
 80072a8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80072ac:	4333      	orrs	r3, r6
 80072ae:	f000 8593 	beq.w	8007dd8 <_dtoa_r+0xbb8>
 80072b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072b4:	b963      	cbnz	r3, 80072d0 <_dtoa_r+0xb0>
 80072b6:	4b97      	ldr	r3, [pc, #604]	; (8007514 <_dtoa_r+0x2f4>)
 80072b8:	e027      	b.n	800730a <_dtoa_r+0xea>
 80072ba:	4b97      	ldr	r3, [pc, #604]	; (8007518 <_dtoa_r+0x2f8>)
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	3308      	adds	r3, #8
 80072c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80072c2:	6013      	str	r3, [r2, #0]
 80072c4:	9800      	ldr	r0, [sp, #0]
 80072c6:	b013      	add	sp, #76	; 0x4c
 80072c8:	ecbd 8b04 	vpop	{d8-d9}
 80072cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072d0:	4b90      	ldr	r3, [pc, #576]	; (8007514 <_dtoa_r+0x2f4>)
 80072d2:	9300      	str	r3, [sp, #0]
 80072d4:	3303      	adds	r3, #3
 80072d6:	e7f3      	b.n	80072c0 <_dtoa_r+0xa0>
 80072d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80072dc:	2200      	movs	r2, #0
 80072de:	ec51 0b17 	vmov	r0, r1, d7
 80072e2:	eeb0 8a47 	vmov.f32	s16, s14
 80072e6:	eef0 8a67 	vmov.f32	s17, s15
 80072ea:	2300      	movs	r3, #0
 80072ec:	f7f9 fbec 	bl	8000ac8 <__aeabi_dcmpeq>
 80072f0:	4681      	mov	r9, r0
 80072f2:	b160      	cbz	r0, 800730e <_dtoa_r+0xee>
 80072f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072f6:	2301      	movs	r3, #1
 80072f8:	6013      	str	r3, [r2, #0]
 80072fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f000 8568 	beq.w	8007dd2 <_dtoa_r+0xbb2>
 8007302:	4b86      	ldr	r3, [pc, #536]	; (800751c <_dtoa_r+0x2fc>)
 8007304:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007306:	6013      	str	r3, [r2, #0]
 8007308:	3b01      	subs	r3, #1
 800730a:	9300      	str	r3, [sp, #0]
 800730c:	e7da      	b.n	80072c4 <_dtoa_r+0xa4>
 800730e:	aa10      	add	r2, sp, #64	; 0x40
 8007310:	a911      	add	r1, sp, #68	; 0x44
 8007312:	4620      	mov	r0, r4
 8007314:	eeb0 0a48 	vmov.f32	s0, s16
 8007318:	eef0 0a68 	vmov.f32	s1, s17
 800731c:	f001 f994 	bl	8008648 <__d2b>
 8007320:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007324:	4682      	mov	sl, r0
 8007326:	2d00      	cmp	r5, #0
 8007328:	d07f      	beq.n	800742a <_dtoa_r+0x20a>
 800732a:	ee18 3a90 	vmov	r3, s17
 800732e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007332:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007336:	ec51 0b18 	vmov	r0, r1, d8
 800733a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800733e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007342:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007346:	4619      	mov	r1, r3
 8007348:	2200      	movs	r2, #0
 800734a:	4b75      	ldr	r3, [pc, #468]	; (8007520 <_dtoa_r+0x300>)
 800734c:	f7f8 ff9c 	bl	8000288 <__aeabi_dsub>
 8007350:	a367      	add	r3, pc, #412	; (adr r3, 80074f0 <_dtoa_r+0x2d0>)
 8007352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007356:	f7f9 f94f 	bl	80005f8 <__aeabi_dmul>
 800735a:	a367      	add	r3, pc, #412	; (adr r3, 80074f8 <_dtoa_r+0x2d8>)
 800735c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007360:	f7f8 ff94 	bl	800028c <__adddf3>
 8007364:	4606      	mov	r6, r0
 8007366:	4628      	mov	r0, r5
 8007368:	460f      	mov	r7, r1
 800736a:	f7f9 f8db 	bl	8000524 <__aeabi_i2d>
 800736e:	a364      	add	r3, pc, #400	; (adr r3, 8007500 <_dtoa_r+0x2e0>)
 8007370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007374:	f7f9 f940 	bl	80005f8 <__aeabi_dmul>
 8007378:	4602      	mov	r2, r0
 800737a:	460b      	mov	r3, r1
 800737c:	4630      	mov	r0, r6
 800737e:	4639      	mov	r1, r7
 8007380:	f7f8 ff84 	bl	800028c <__adddf3>
 8007384:	4606      	mov	r6, r0
 8007386:	460f      	mov	r7, r1
 8007388:	f7f9 fbe6 	bl	8000b58 <__aeabi_d2iz>
 800738c:	2200      	movs	r2, #0
 800738e:	4683      	mov	fp, r0
 8007390:	2300      	movs	r3, #0
 8007392:	4630      	mov	r0, r6
 8007394:	4639      	mov	r1, r7
 8007396:	f7f9 fba1 	bl	8000adc <__aeabi_dcmplt>
 800739a:	b148      	cbz	r0, 80073b0 <_dtoa_r+0x190>
 800739c:	4658      	mov	r0, fp
 800739e:	f7f9 f8c1 	bl	8000524 <__aeabi_i2d>
 80073a2:	4632      	mov	r2, r6
 80073a4:	463b      	mov	r3, r7
 80073a6:	f7f9 fb8f 	bl	8000ac8 <__aeabi_dcmpeq>
 80073aa:	b908      	cbnz	r0, 80073b0 <_dtoa_r+0x190>
 80073ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073b0:	f1bb 0f16 	cmp.w	fp, #22
 80073b4:	d857      	bhi.n	8007466 <_dtoa_r+0x246>
 80073b6:	4b5b      	ldr	r3, [pc, #364]	; (8007524 <_dtoa_r+0x304>)
 80073b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80073bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c0:	ec51 0b18 	vmov	r0, r1, d8
 80073c4:	f7f9 fb8a 	bl	8000adc <__aeabi_dcmplt>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	d04e      	beq.n	800746a <_dtoa_r+0x24a>
 80073cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073d0:	2300      	movs	r3, #0
 80073d2:	930c      	str	r3, [sp, #48]	; 0x30
 80073d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80073d6:	1b5b      	subs	r3, r3, r5
 80073d8:	1e5a      	subs	r2, r3, #1
 80073da:	bf45      	ittet	mi
 80073dc:	f1c3 0301 	rsbmi	r3, r3, #1
 80073e0:	9305      	strmi	r3, [sp, #20]
 80073e2:	2300      	movpl	r3, #0
 80073e4:	2300      	movmi	r3, #0
 80073e6:	9206      	str	r2, [sp, #24]
 80073e8:	bf54      	ite	pl
 80073ea:	9305      	strpl	r3, [sp, #20]
 80073ec:	9306      	strmi	r3, [sp, #24]
 80073ee:	f1bb 0f00 	cmp.w	fp, #0
 80073f2:	db3c      	blt.n	800746e <_dtoa_r+0x24e>
 80073f4:	9b06      	ldr	r3, [sp, #24]
 80073f6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80073fa:	445b      	add	r3, fp
 80073fc:	9306      	str	r3, [sp, #24]
 80073fe:	2300      	movs	r3, #0
 8007400:	9308      	str	r3, [sp, #32]
 8007402:	9b07      	ldr	r3, [sp, #28]
 8007404:	2b09      	cmp	r3, #9
 8007406:	d868      	bhi.n	80074da <_dtoa_r+0x2ba>
 8007408:	2b05      	cmp	r3, #5
 800740a:	bfc4      	itt	gt
 800740c:	3b04      	subgt	r3, #4
 800740e:	9307      	strgt	r3, [sp, #28]
 8007410:	9b07      	ldr	r3, [sp, #28]
 8007412:	f1a3 0302 	sub.w	r3, r3, #2
 8007416:	bfcc      	ite	gt
 8007418:	2500      	movgt	r5, #0
 800741a:	2501      	movle	r5, #1
 800741c:	2b03      	cmp	r3, #3
 800741e:	f200 8085 	bhi.w	800752c <_dtoa_r+0x30c>
 8007422:	e8df f003 	tbb	[pc, r3]
 8007426:	3b2e      	.short	0x3b2e
 8007428:	5839      	.short	0x5839
 800742a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800742e:	441d      	add	r5, r3
 8007430:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007434:	2b20      	cmp	r3, #32
 8007436:	bfc1      	itttt	gt
 8007438:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800743c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007440:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007444:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007448:	bfd6      	itet	le
 800744a:	f1c3 0320 	rsble	r3, r3, #32
 800744e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007452:	fa06 f003 	lslle.w	r0, r6, r3
 8007456:	f7f9 f855 	bl	8000504 <__aeabi_ui2d>
 800745a:	2201      	movs	r2, #1
 800745c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007460:	3d01      	subs	r5, #1
 8007462:	920e      	str	r2, [sp, #56]	; 0x38
 8007464:	e76f      	b.n	8007346 <_dtoa_r+0x126>
 8007466:	2301      	movs	r3, #1
 8007468:	e7b3      	b.n	80073d2 <_dtoa_r+0x1b2>
 800746a:	900c      	str	r0, [sp, #48]	; 0x30
 800746c:	e7b2      	b.n	80073d4 <_dtoa_r+0x1b4>
 800746e:	9b05      	ldr	r3, [sp, #20]
 8007470:	eba3 030b 	sub.w	r3, r3, fp
 8007474:	9305      	str	r3, [sp, #20]
 8007476:	f1cb 0300 	rsb	r3, fp, #0
 800747a:	9308      	str	r3, [sp, #32]
 800747c:	2300      	movs	r3, #0
 800747e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007480:	e7bf      	b.n	8007402 <_dtoa_r+0x1e2>
 8007482:	2300      	movs	r3, #0
 8007484:	9309      	str	r3, [sp, #36]	; 0x24
 8007486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007488:	2b00      	cmp	r3, #0
 800748a:	dc52      	bgt.n	8007532 <_dtoa_r+0x312>
 800748c:	2301      	movs	r3, #1
 800748e:	9301      	str	r3, [sp, #4]
 8007490:	9304      	str	r3, [sp, #16]
 8007492:	461a      	mov	r2, r3
 8007494:	920a      	str	r2, [sp, #40]	; 0x28
 8007496:	e00b      	b.n	80074b0 <_dtoa_r+0x290>
 8007498:	2301      	movs	r3, #1
 800749a:	e7f3      	b.n	8007484 <_dtoa_r+0x264>
 800749c:	2300      	movs	r3, #0
 800749e:	9309      	str	r3, [sp, #36]	; 0x24
 80074a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074a2:	445b      	add	r3, fp
 80074a4:	9301      	str	r3, [sp, #4]
 80074a6:	3301      	adds	r3, #1
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	9304      	str	r3, [sp, #16]
 80074ac:	bfb8      	it	lt
 80074ae:	2301      	movlt	r3, #1
 80074b0:	69e0      	ldr	r0, [r4, #28]
 80074b2:	2100      	movs	r1, #0
 80074b4:	2204      	movs	r2, #4
 80074b6:	f102 0614 	add.w	r6, r2, #20
 80074ba:	429e      	cmp	r6, r3
 80074bc:	d93d      	bls.n	800753a <_dtoa_r+0x31a>
 80074be:	6041      	str	r1, [r0, #4]
 80074c0:	4620      	mov	r0, r4
 80074c2:	f000 fd9f 	bl	8008004 <_Balloc>
 80074c6:	9000      	str	r0, [sp, #0]
 80074c8:	2800      	cmp	r0, #0
 80074ca:	d139      	bne.n	8007540 <_dtoa_r+0x320>
 80074cc:	4b16      	ldr	r3, [pc, #88]	; (8007528 <_dtoa_r+0x308>)
 80074ce:	4602      	mov	r2, r0
 80074d0:	f240 11af 	movw	r1, #431	; 0x1af
 80074d4:	e6bd      	b.n	8007252 <_dtoa_r+0x32>
 80074d6:	2301      	movs	r3, #1
 80074d8:	e7e1      	b.n	800749e <_dtoa_r+0x27e>
 80074da:	2501      	movs	r5, #1
 80074dc:	2300      	movs	r3, #0
 80074de:	9307      	str	r3, [sp, #28]
 80074e0:	9509      	str	r5, [sp, #36]	; 0x24
 80074e2:	f04f 33ff 	mov.w	r3, #4294967295
 80074e6:	9301      	str	r3, [sp, #4]
 80074e8:	9304      	str	r3, [sp, #16]
 80074ea:	2200      	movs	r2, #0
 80074ec:	2312      	movs	r3, #18
 80074ee:	e7d1      	b.n	8007494 <_dtoa_r+0x274>
 80074f0:	636f4361 	.word	0x636f4361
 80074f4:	3fd287a7 	.word	0x3fd287a7
 80074f8:	8b60c8b3 	.word	0x8b60c8b3
 80074fc:	3fc68a28 	.word	0x3fc68a28
 8007500:	509f79fb 	.word	0x509f79fb
 8007504:	3fd34413 	.word	0x3fd34413
 8007508:	080092d1 	.word	0x080092d1
 800750c:	080092e8 	.word	0x080092e8
 8007510:	7ff00000 	.word	0x7ff00000
 8007514:	080092cd 	.word	0x080092cd
 8007518:	080092c4 	.word	0x080092c4
 800751c:	080092a1 	.word	0x080092a1
 8007520:	3ff80000 	.word	0x3ff80000
 8007524:	080093d8 	.word	0x080093d8
 8007528:	08009340 	.word	0x08009340
 800752c:	2301      	movs	r3, #1
 800752e:	9309      	str	r3, [sp, #36]	; 0x24
 8007530:	e7d7      	b.n	80074e2 <_dtoa_r+0x2c2>
 8007532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007534:	9301      	str	r3, [sp, #4]
 8007536:	9304      	str	r3, [sp, #16]
 8007538:	e7ba      	b.n	80074b0 <_dtoa_r+0x290>
 800753a:	3101      	adds	r1, #1
 800753c:	0052      	lsls	r2, r2, #1
 800753e:	e7ba      	b.n	80074b6 <_dtoa_r+0x296>
 8007540:	69e3      	ldr	r3, [r4, #28]
 8007542:	9a00      	ldr	r2, [sp, #0]
 8007544:	601a      	str	r2, [r3, #0]
 8007546:	9b04      	ldr	r3, [sp, #16]
 8007548:	2b0e      	cmp	r3, #14
 800754a:	f200 80a8 	bhi.w	800769e <_dtoa_r+0x47e>
 800754e:	2d00      	cmp	r5, #0
 8007550:	f000 80a5 	beq.w	800769e <_dtoa_r+0x47e>
 8007554:	f1bb 0f00 	cmp.w	fp, #0
 8007558:	dd38      	ble.n	80075cc <_dtoa_r+0x3ac>
 800755a:	4bc0      	ldr	r3, [pc, #768]	; (800785c <_dtoa_r+0x63c>)
 800755c:	f00b 020f 	and.w	r2, fp, #15
 8007560:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007564:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007568:	e9d3 6700 	ldrd	r6, r7, [r3]
 800756c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007570:	d019      	beq.n	80075a6 <_dtoa_r+0x386>
 8007572:	4bbb      	ldr	r3, [pc, #748]	; (8007860 <_dtoa_r+0x640>)
 8007574:	ec51 0b18 	vmov	r0, r1, d8
 8007578:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800757c:	f7f9 f966 	bl	800084c <__aeabi_ddiv>
 8007580:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007584:	f008 080f 	and.w	r8, r8, #15
 8007588:	2503      	movs	r5, #3
 800758a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007860 <_dtoa_r+0x640>
 800758e:	f1b8 0f00 	cmp.w	r8, #0
 8007592:	d10a      	bne.n	80075aa <_dtoa_r+0x38a>
 8007594:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007598:	4632      	mov	r2, r6
 800759a:	463b      	mov	r3, r7
 800759c:	f7f9 f956 	bl	800084c <__aeabi_ddiv>
 80075a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075a4:	e02b      	b.n	80075fe <_dtoa_r+0x3de>
 80075a6:	2502      	movs	r5, #2
 80075a8:	e7ef      	b.n	800758a <_dtoa_r+0x36a>
 80075aa:	f018 0f01 	tst.w	r8, #1
 80075ae:	d008      	beq.n	80075c2 <_dtoa_r+0x3a2>
 80075b0:	4630      	mov	r0, r6
 80075b2:	4639      	mov	r1, r7
 80075b4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80075b8:	f7f9 f81e 	bl	80005f8 <__aeabi_dmul>
 80075bc:	3501      	adds	r5, #1
 80075be:	4606      	mov	r6, r0
 80075c0:	460f      	mov	r7, r1
 80075c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80075c6:	f109 0908 	add.w	r9, r9, #8
 80075ca:	e7e0      	b.n	800758e <_dtoa_r+0x36e>
 80075cc:	f000 809f 	beq.w	800770e <_dtoa_r+0x4ee>
 80075d0:	f1cb 0600 	rsb	r6, fp, #0
 80075d4:	4ba1      	ldr	r3, [pc, #644]	; (800785c <_dtoa_r+0x63c>)
 80075d6:	4fa2      	ldr	r7, [pc, #648]	; (8007860 <_dtoa_r+0x640>)
 80075d8:	f006 020f 	and.w	r2, r6, #15
 80075dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e4:	ec51 0b18 	vmov	r0, r1, d8
 80075e8:	f7f9 f806 	bl	80005f8 <__aeabi_dmul>
 80075ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075f0:	1136      	asrs	r6, r6, #4
 80075f2:	2300      	movs	r3, #0
 80075f4:	2502      	movs	r5, #2
 80075f6:	2e00      	cmp	r6, #0
 80075f8:	d17e      	bne.n	80076f8 <_dtoa_r+0x4d8>
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1d0      	bne.n	80075a0 <_dtoa_r+0x380>
 80075fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007600:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	f000 8084 	beq.w	8007712 <_dtoa_r+0x4f2>
 800760a:	4b96      	ldr	r3, [pc, #600]	; (8007864 <_dtoa_r+0x644>)
 800760c:	2200      	movs	r2, #0
 800760e:	4640      	mov	r0, r8
 8007610:	4649      	mov	r1, r9
 8007612:	f7f9 fa63 	bl	8000adc <__aeabi_dcmplt>
 8007616:	2800      	cmp	r0, #0
 8007618:	d07b      	beq.n	8007712 <_dtoa_r+0x4f2>
 800761a:	9b04      	ldr	r3, [sp, #16]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d078      	beq.n	8007712 <_dtoa_r+0x4f2>
 8007620:	9b01      	ldr	r3, [sp, #4]
 8007622:	2b00      	cmp	r3, #0
 8007624:	dd39      	ble.n	800769a <_dtoa_r+0x47a>
 8007626:	4b90      	ldr	r3, [pc, #576]	; (8007868 <_dtoa_r+0x648>)
 8007628:	2200      	movs	r2, #0
 800762a:	4640      	mov	r0, r8
 800762c:	4649      	mov	r1, r9
 800762e:	f7f8 ffe3 	bl	80005f8 <__aeabi_dmul>
 8007632:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007636:	9e01      	ldr	r6, [sp, #4]
 8007638:	f10b 37ff 	add.w	r7, fp, #4294967295
 800763c:	3501      	adds	r5, #1
 800763e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007642:	4628      	mov	r0, r5
 8007644:	f7f8 ff6e 	bl	8000524 <__aeabi_i2d>
 8007648:	4642      	mov	r2, r8
 800764a:	464b      	mov	r3, r9
 800764c:	f7f8 ffd4 	bl	80005f8 <__aeabi_dmul>
 8007650:	4b86      	ldr	r3, [pc, #536]	; (800786c <_dtoa_r+0x64c>)
 8007652:	2200      	movs	r2, #0
 8007654:	f7f8 fe1a 	bl	800028c <__adddf3>
 8007658:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800765c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007660:	9303      	str	r3, [sp, #12]
 8007662:	2e00      	cmp	r6, #0
 8007664:	d158      	bne.n	8007718 <_dtoa_r+0x4f8>
 8007666:	4b82      	ldr	r3, [pc, #520]	; (8007870 <_dtoa_r+0x650>)
 8007668:	2200      	movs	r2, #0
 800766a:	4640      	mov	r0, r8
 800766c:	4649      	mov	r1, r9
 800766e:	f7f8 fe0b 	bl	8000288 <__aeabi_dsub>
 8007672:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007676:	4680      	mov	r8, r0
 8007678:	4689      	mov	r9, r1
 800767a:	f7f9 fa4d 	bl	8000b18 <__aeabi_dcmpgt>
 800767e:	2800      	cmp	r0, #0
 8007680:	f040 8296 	bne.w	8007bb0 <_dtoa_r+0x990>
 8007684:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007688:	4640      	mov	r0, r8
 800768a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800768e:	4649      	mov	r1, r9
 8007690:	f7f9 fa24 	bl	8000adc <__aeabi_dcmplt>
 8007694:	2800      	cmp	r0, #0
 8007696:	f040 8289 	bne.w	8007bac <_dtoa_r+0x98c>
 800769a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800769e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f2c0 814e 	blt.w	8007942 <_dtoa_r+0x722>
 80076a6:	f1bb 0f0e 	cmp.w	fp, #14
 80076aa:	f300 814a 	bgt.w	8007942 <_dtoa_r+0x722>
 80076ae:	4b6b      	ldr	r3, [pc, #428]	; (800785c <_dtoa_r+0x63c>)
 80076b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80076b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80076b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f280 80dc 	bge.w	8007878 <_dtoa_r+0x658>
 80076c0:	9b04      	ldr	r3, [sp, #16]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	f300 80d8 	bgt.w	8007878 <_dtoa_r+0x658>
 80076c8:	f040 826f 	bne.w	8007baa <_dtoa_r+0x98a>
 80076cc:	4b68      	ldr	r3, [pc, #416]	; (8007870 <_dtoa_r+0x650>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	4640      	mov	r0, r8
 80076d2:	4649      	mov	r1, r9
 80076d4:	f7f8 ff90 	bl	80005f8 <__aeabi_dmul>
 80076d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076dc:	f7f9 fa12 	bl	8000b04 <__aeabi_dcmpge>
 80076e0:	9e04      	ldr	r6, [sp, #16]
 80076e2:	4637      	mov	r7, r6
 80076e4:	2800      	cmp	r0, #0
 80076e6:	f040 8245 	bne.w	8007b74 <_dtoa_r+0x954>
 80076ea:	9d00      	ldr	r5, [sp, #0]
 80076ec:	2331      	movs	r3, #49	; 0x31
 80076ee:	f805 3b01 	strb.w	r3, [r5], #1
 80076f2:	f10b 0b01 	add.w	fp, fp, #1
 80076f6:	e241      	b.n	8007b7c <_dtoa_r+0x95c>
 80076f8:	07f2      	lsls	r2, r6, #31
 80076fa:	d505      	bpl.n	8007708 <_dtoa_r+0x4e8>
 80076fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007700:	f7f8 ff7a 	bl	80005f8 <__aeabi_dmul>
 8007704:	3501      	adds	r5, #1
 8007706:	2301      	movs	r3, #1
 8007708:	1076      	asrs	r6, r6, #1
 800770a:	3708      	adds	r7, #8
 800770c:	e773      	b.n	80075f6 <_dtoa_r+0x3d6>
 800770e:	2502      	movs	r5, #2
 8007710:	e775      	b.n	80075fe <_dtoa_r+0x3de>
 8007712:	9e04      	ldr	r6, [sp, #16]
 8007714:	465f      	mov	r7, fp
 8007716:	e792      	b.n	800763e <_dtoa_r+0x41e>
 8007718:	9900      	ldr	r1, [sp, #0]
 800771a:	4b50      	ldr	r3, [pc, #320]	; (800785c <_dtoa_r+0x63c>)
 800771c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007720:	4431      	add	r1, r6
 8007722:	9102      	str	r1, [sp, #8]
 8007724:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007726:	eeb0 9a47 	vmov.f32	s18, s14
 800772a:	eef0 9a67 	vmov.f32	s19, s15
 800772e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007732:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007736:	2900      	cmp	r1, #0
 8007738:	d044      	beq.n	80077c4 <_dtoa_r+0x5a4>
 800773a:	494e      	ldr	r1, [pc, #312]	; (8007874 <_dtoa_r+0x654>)
 800773c:	2000      	movs	r0, #0
 800773e:	f7f9 f885 	bl	800084c <__aeabi_ddiv>
 8007742:	ec53 2b19 	vmov	r2, r3, d9
 8007746:	f7f8 fd9f 	bl	8000288 <__aeabi_dsub>
 800774a:	9d00      	ldr	r5, [sp, #0]
 800774c:	ec41 0b19 	vmov	d9, r0, r1
 8007750:	4649      	mov	r1, r9
 8007752:	4640      	mov	r0, r8
 8007754:	f7f9 fa00 	bl	8000b58 <__aeabi_d2iz>
 8007758:	4606      	mov	r6, r0
 800775a:	f7f8 fee3 	bl	8000524 <__aeabi_i2d>
 800775e:	4602      	mov	r2, r0
 8007760:	460b      	mov	r3, r1
 8007762:	4640      	mov	r0, r8
 8007764:	4649      	mov	r1, r9
 8007766:	f7f8 fd8f 	bl	8000288 <__aeabi_dsub>
 800776a:	3630      	adds	r6, #48	; 0x30
 800776c:	f805 6b01 	strb.w	r6, [r5], #1
 8007770:	ec53 2b19 	vmov	r2, r3, d9
 8007774:	4680      	mov	r8, r0
 8007776:	4689      	mov	r9, r1
 8007778:	f7f9 f9b0 	bl	8000adc <__aeabi_dcmplt>
 800777c:	2800      	cmp	r0, #0
 800777e:	d164      	bne.n	800784a <_dtoa_r+0x62a>
 8007780:	4642      	mov	r2, r8
 8007782:	464b      	mov	r3, r9
 8007784:	4937      	ldr	r1, [pc, #220]	; (8007864 <_dtoa_r+0x644>)
 8007786:	2000      	movs	r0, #0
 8007788:	f7f8 fd7e 	bl	8000288 <__aeabi_dsub>
 800778c:	ec53 2b19 	vmov	r2, r3, d9
 8007790:	f7f9 f9a4 	bl	8000adc <__aeabi_dcmplt>
 8007794:	2800      	cmp	r0, #0
 8007796:	f040 80b6 	bne.w	8007906 <_dtoa_r+0x6e6>
 800779a:	9b02      	ldr	r3, [sp, #8]
 800779c:	429d      	cmp	r5, r3
 800779e:	f43f af7c 	beq.w	800769a <_dtoa_r+0x47a>
 80077a2:	4b31      	ldr	r3, [pc, #196]	; (8007868 <_dtoa_r+0x648>)
 80077a4:	ec51 0b19 	vmov	r0, r1, d9
 80077a8:	2200      	movs	r2, #0
 80077aa:	f7f8 ff25 	bl	80005f8 <__aeabi_dmul>
 80077ae:	4b2e      	ldr	r3, [pc, #184]	; (8007868 <_dtoa_r+0x648>)
 80077b0:	ec41 0b19 	vmov	d9, r0, r1
 80077b4:	2200      	movs	r2, #0
 80077b6:	4640      	mov	r0, r8
 80077b8:	4649      	mov	r1, r9
 80077ba:	f7f8 ff1d 	bl	80005f8 <__aeabi_dmul>
 80077be:	4680      	mov	r8, r0
 80077c0:	4689      	mov	r9, r1
 80077c2:	e7c5      	b.n	8007750 <_dtoa_r+0x530>
 80077c4:	ec51 0b17 	vmov	r0, r1, d7
 80077c8:	f7f8 ff16 	bl	80005f8 <__aeabi_dmul>
 80077cc:	9b02      	ldr	r3, [sp, #8]
 80077ce:	9d00      	ldr	r5, [sp, #0]
 80077d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80077d2:	ec41 0b19 	vmov	d9, r0, r1
 80077d6:	4649      	mov	r1, r9
 80077d8:	4640      	mov	r0, r8
 80077da:	f7f9 f9bd 	bl	8000b58 <__aeabi_d2iz>
 80077de:	4606      	mov	r6, r0
 80077e0:	f7f8 fea0 	bl	8000524 <__aeabi_i2d>
 80077e4:	3630      	adds	r6, #48	; 0x30
 80077e6:	4602      	mov	r2, r0
 80077e8:	460b      	mov	r3, r1
 80077ea:	4640      	mov	r0, r8
 80077ec:	4649      	mov	r1, r9
 80077ee:	f7f8 fd4b 	bl	8000288 <__aeabi_dsub>
 80077f2:	f805 6b01 	strb.w	r6, [r5], #1
 80077f6:	9b02      	ldr	r3, [sp, #8]
 80077f8:	429d      	cmp	r5, r3
 80077fa:	4680      	mov	r8, r0
 80077fc:	4689      	mov	r9, r1
 80077fe:	f04f 0200 	mov.w	r2, #0
 8007802:	d124      	bne.n	800784e <_dtoa_r+0x62e>
 8007804:	4b1b      	ldr	r3, [pc, #108]	; (8007874 <_dtoa_r+0x654>)
 8007806:	ec51 0b19 	vmov	r0, r1, d9
 800780a:	f7f8 fd3f 	bl	800028c <__adddf3>
 800780e:	4602      	mov	r2, r0
 8007810:	460b      	mov	r3, r1
 8007812:	4640      	mov	r0, r8
 8007814:	4649      	mov	r1, r9
 8007816:	f7f9 f97f 	bl	8000b18 <__aeabi_dcmpgt>
 800781a:	2800      	cmp	r0, #0
 800781c:	d173      	bne.n	8007906 <_dtoa_r+0x6e6>
 800781e:	ec53 2b19 	vmov	r2, r3, d9
 8007822:	4914      	ldr	r1, [pc, #80]	; (8007874 <_dtoa_r+0x654>)
 8007824:	2000      	movs	r0, #0
 8007826:	f7f8 fd2f 	bl	8000288 <__aeabi_dsub>
 800782a:	4602      	mov	r2, r0
 800782c:	460b      	mov	r3, r1
 800782e:	4640      	mov	r0, r8
 8007830:	4649      	mov	r1, r9
 8007832:	f7f9 f953 	bl	8000adc <__aeabi_dcmplt>
 8007836:	2800      	cmp	r0, #0
 8007838:	f43f af2f 	beq.w	800769a <_dtoa_r+0x47a>
 800783c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800783e:	1e6b      	subs	r3, r5, #1
 8007840:	930f      	str	r3, [sp, #60]	; 0x3c
 8007842:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007846:	2b30      	cmp	r3, #48	; 0x30
 8007848:	d0f8      	beq.n	800783c <_dtoa_r+0x61c>
 800784a:	46bb      	mov	fp, r7
 800784c:	e04a      	b.n	80078e4 <_dtoa_r+0x6c4>
 800784e:	4b06      	ldr	r3, [pc, #24]	; (8007868 <_dtoa_r+0x648>)
 8007850:	f7f8 fed2 	bl	80005f8 <__aeabi_dmul>
 8007854:	4680      	mov	r8, r0
 8007856:	4689      	mov	r9, r1
 8007858:	e7bd      	b.n	80077d6 <_dtoa_r+0x5b6>
 800785a:	bf00      	nop
 800785c:	080093d8 	.word	0x080093d8
 8007860:	080093b0 	.word	0x080093b0
 8007864:	3ff00000 	.word	0x3ff00000
 8007868:	40240000 	.word	0x40240000
 800786c:	401c0000 	.word	0x401c0000
 8007870:	40140000 	.word	0x40140000
 8007874:	3fe00000 	.word	0x3fe00000
 8007878:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800787c:	9d00      	ldr	r5, [sp, #0]
 800787e:	4642      	mov	r2, r8
 8007880:	464b      	mov	r3, r9
 8007882:	4630      	mov	r0, r6
 8007884:	4639      	mov	r1, r7
 8007886:	f7f8 ffe1 	bl	800084c <__aeabi_ddiv>
 800788a:	f7f9 f965 	bl	8000b58 <__aeabi_d2iz>
 800788e:	9001      	str	r0, [sp, #4]
 8007890:	f7f8 fe48 	bl	8000524 <__aeabi_i2d>
 8007894:	4642      	mov	r2, r8
 8007896:	464b      	mov	r3, r9
 8007898:	f7f8 feae 	bl	80005f8 <__aeabi_dmul>
 800789c:	4602      	mov	r2, r0
 800789e:	460b      	mov	r3, r1
 80078a0:	4630      	mov	r0, r6
 80078a2:	4639      	mov	r1, r7
 80078a4:	f7f8 fcf0 	bl	8000288 <__aeabi_dsub>
 80078a8:	9e01      	ldr	r6, [sp, #4]
 80078aa:	9f04      	ldr	r7, [sp, #16]
 80078ac:	3630      	adds	r6, #48	; 0x30
 80078ae:	f805 6b01 	strb.w	r6, [r5], #1
 80078b2:	9e00      	ldr	r6, [sp, #0]
 80078b4:	1bae      	subs	r6, r5, r6
 80078b6:	42b7      	cmp	r7, r6
 80078b8:	4602      	mov	r2, r0
 80078ba:	460b      	mov	r3, r1
 80078bc:	d134      	bne.n	8007928 <_dtoa_r+0x708>
 80078be:	f7f8 fce5 	bl	800028c <__adddf3>
 80078c2:	4642      	mov	r2, r8
 80078c4:	464b      	mov	r3, r9
 80078c6:	4606      	mov	r6, r0
 80078c8:	460f      	mov	r7, r1
 80078ca:	f7f9 f925 	bl	8000b18 <__aeabi_dcmpgt>
 80078ce:	b9c8      	cbnz	r0, 8007904 <_dtoa_r+0x6e4>
 80078d0:	4642      	mov	r2, r8
 80078d2:	464b      	mov	r3, r9
 80078d4:	4630      	mov	r0, r6
 80078d6:	4639      	mov	r1, r7
 80078d8:	f7f9 f8f6 	bl	8000ac8 <__aeabi_dcmpeq>
 80078dc:	b110      	cbz	r0, 80078e4 <_dtoa_r+0x6c4>
 80078de:	9b01      	ldr	r3, [sp, #4]
 80078e0:	07db      	lsls	r3, r3, #31
 80078e2:	d40f      	bmi.n	8007904 <_dtoa_r+0x6e4>
 80078e4:	4651      	mov	r1, sl
 80078e6:	4620      	mov	r0, r4
 80078e8:	f000 fbcc 	bl	8008084 <_Bfree>
 80078ec:	2300      	movs	r3, #0
 80078ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078f0:	702b      	strb	r3, [r5, #0]
 80078f2:	f10b 0301 	add.w	r3, fp, #1
 80078f6:	6013      	str	r3, [r2, #0]
 80078f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	f43f ace2 	beq.w	80072c4 <_dtoa_r+0xa4>
 8007900:	601d      	str	r5, [r3, #0]
 8007902:	e4df      	b.n	80072c4 <_dtoa_r+0xa4>
 8007904:	465f      	mov	r7, fp
 8007906:	462b      	mov	r3, r5
 8007908:	461d      	mov	r5, r3
 800790a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800790e:	2a39      	cmp	r2, #57	; 0x39
 8007910:	d106      	bne.n	8007920 <_dtoa_r+0x700>
 8007912:	9a00      	ldr	r2, [sp, #0]
 8007914:	429a      	cmp	r2, r3
 8007916:	d1f7      	bne.n	8007908 <_dtoa_r+0x6e8>
 8007918:	9900      	ldr	r1, [sp, #0]
 800791a:	2230      	movs	r2, #48	; 0x30
 800791c:	3701      	adds	r7, #1
 800791e:	700a      	strb	r2, [r1, #0]
 8007920:	781a      	ldrb	r2, [r3, #0]
 8007922:	3201      	adds	r2, #1
 8007924:	701a      	strb	r2, [r3, #0]
 8007926:	e790      	b.n	800784a <_dtoa_r+0x62a>
 8007928:	4ba3      	ldr	r3, [pc, #652]	; (8007bb8 <_dtoa_r+0x998>)
 800792a:	2200      	movs	r2, #0
 800792c:	f7f8 fe64 	bl	80005f8 <__aeabi_dmul>
 8007930:	2200      	movs	r2, #0
 8007932:	2300      	movs	r3, #0
 8007934:	4606      	mov	r6, r0
 8007936:	460f      	mov	r7, r1
 8007938:	f7f9 f8c6 	bl	8000ac8 <__aeabi_dcmpeq>
 800793c:	2800      	cmp	r0, #0
 800793e:	d09e      	beq.n	800787e <_dtoa_r+0x65e>
 8007940:	e7d0      	b.n	80078e4 <_dtoa_r+0x6c4>
 8007942:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007944:	2a00      	cmp	r2, #0
 8007946:	f000 80ca 	beq.w	8007ade <_dtoa_r+0x8be>
 800794a:	9a07      	ldr	r2, [sp, #28]
 800794c:	2a01      	cmp	r2, #1
 800794e:	f300 80ad 	bgt.w	8007aac <_dtoa_r+0x88c>
 8007952:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007954:	2a00      	cmp	r2, #0
 8007956:	f000 80a5 	beq.w	8007aa4 <_dtoa_r+0x884>
 800795a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800795e:	9e08      	ldr	r6, [sp, #32]
 8007960:	9d05      	ldr	r5, [sp, #20]
 8007962:	9a05      	ldr	r2, [sp, #20]
 8007964:	441a      	add	r2, r3
 8007966:	9205      	str	r2, [sp, #20]
 8007968:	9a06      	ldr	r2, [sp, #24]
 800796a:	2101      	movs	r1, #1
 800796c:	441a      	add	r2, r3
 800796e:	4620      	mov	r0, r4
 8007970:	9206      	str	r2, [sp, #24]
 8007972:	f000 fc3d 	bl	80081f0 <__i2b>
 8007976:	4607      	mov	r7, r0
 8007978:	b165      	cbz	r5, 8007994 <_dtoa_r+0x774>
 800797a:	9b06      	ldr	r3, [sp, #24]
 800797c:	2b00      	cmp	r3, #0
 800797e:	dd09      	ble.n	8007994 <_dtoa_r+0x774>
 8007980:	42ab      	cmp	r3, r5
 8007982:	9a05      	ldr	r2, [sp, #20]
 8007984:	bfa8      	it	ge
 8007986:	462b      	movge	r3, r5
 8007988:	1ad2      	subs	r2, r2, r3
 800798a:	9205      	str	r2, [sp, #20]
 800798c:	9a06      	ldr	r2, [sp, #24]
 800798e:	1aed      	subs	r5, r5, r3
 8007990:	1ad3      	subs	r3, r2, r3
 8007992:	9306      	str	r3, [sp, #24]
 8007994:	9b08      	ldr	r3, [sp, #32]
 8007996:	b1f3      	cbz	r3, 80079d6 <_dtoa_r+0x7b6>
 8007998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800799a:	2b00      	cmp	r3, #0
 800799c:	f000 80a3 	beq.w	8007ae6 <_dtoa_r+0x8c6>
 80079a0:	2e00      	cmp	r6, #0
 80079a2:	dd10      	ble.n	80079c6 <_dtoa_r+0x7a6>
 80079a4:	4639      	mov	r1, r7
 80079a6:	4632      	mov	r2, r6
 80079a8:	4620      	mov	r0, r4
 80079aa:	f000 fce1 	bl	8008370 <__pow5mult>
 80079ae:	4652      	mov	r2, sl
 80079b0:	4601      	mov	r1, r0
 80079b2:	4607      	mov	r7, r0
 80079b4:	4620      	mov	r0, r4
 80079b6:	f000 fc31 	bl	800821c <__multiply>
 80079ba:	4651      	mov	r1, sl
 80079bc:	4680      	mov	r8, r0
 80079be:	4620      	mov	r0, r4
 80079c0:	f000 fb60 	bl	8008084 <_Bfree>
 80079c4:	46c2      	mov	sl, r8
 80079c6:	9b08      	ldr	r3, [sp, #32]
 80079c8:	1b9a      	subs	r2, r3, r6
 80079ca:	d004      	beq.n	80079d6 <_dtoa_r+0x7b6>
 80079cc:	4651      	mov	r1, sl
 80079ce:	4620      	mov	r0, r4
 80079d0:	f000 fcce 	bl	8008370 <__pow5mult>
 80079d4:	4682      	mov	sl, r0
 80079d6:	2101      	movs	r1, #1
 80079d8:	4620      	mov	r0, r4
 80079da:	f000 fc09 	bl	80081f0 <__i2b>
 80079de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	4606      	mov	r6, r0
 80079e4:	f340 8081 	ble.w	8007aea <_dtoa_r+0x8ca>
 80079e8:	461a      	mov	r2, r3
 80079ea:	4601      	mov	r1, r0
 80079ec:	4620      	mov	r0, r4
 80079ee:	f000 fcbf 	bl	8008370 <__pow5mult>
 80079f2:	9b07      	ldr	r3, [sp, #28]
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	4606      	mov	r6, r0
 80079f8:	dd7a      	ble.n	8007af0 <_dtoa_r+0x8d0>
 80079fa:	f04f 0800 	mov.w	r8, #0
 80079fe:	6933      	ldr	r3, [r6, #16]
 8007a00:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007a04:	6918      	ldr	r0, [r3, #16]
 8007a06:	f000 fba5 	bl	8008154 <__hi0bits>
 8007a0a:	f1c0 0020 	rsb	r0, r0, #32
 8007a0e:	9b06      	ldr	r3, [sp, #24]
 8007a10:	4418      	add	r0, r3
 8007a12:	f010 001f 	ands.w	r0, r0, #31
 8007a16:	f000 8094 	beq.w	8007b42 <_dtoa_r+0x922>
 8007a1a:	f1c0 0320 	rsb	r3, r0, #32
 8007a1e:	2b04      	cmp	r3, #4
 8007a20:	f340 8085 	ble.w	8007b2e <_dtoa_r+0x90e>
 8007a24:	9b05      	ldr	r3, [sp, #20]
 8007a26:	f1c0 001c 	rsb	r0, r0, #28
 8007a2a:	4403      	add	r3, r0
 8007a2c:	9305      	str	r3, [sp, #20]
 8007a2e:	9b06      	ldr	r3, [sp, #24]
 8007a30:	4403      	add	r3, r0
 8007a32:	4405      	add	r5, r0
 8007a34:	9306      	str	r3, [sp, #24]
 8007a36:	9b05      	ldr	r3, [sp, #20]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	dd05      	ble.n	8007a48 <_dtoa_r+0x828>
 8007a3c:	4651      	mov	r1, sl
 8007a3e:	461a      	mov	r2, r3
 8007a40:	4620      	mov	r0, r4
 8007a42:	f000 fcef 	bl	8008424 <__lshift>
 8007a46:	4682      	mov	sl, r0
 8007a48:	9b06      	ldr	r3, [sp, #24]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	dd05      	ble.n	8007a5a <_dtoa_r+0x83a>
 8007a4e:	4631      	mov	r1, r6
 8007a50:	461a      	mov	r2, r3
 8007a52:	4620      	mov	r0, r4
 8007a54:	f000 fce6 	bl	8008424 <__lshift>
 8007a58:	4606      	mov	r6, r0
 8007a5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d072      	beq.n	8007b46 <_dtoa_r+0x926>
 8007a60:	4631      	mov	r1, r6
 8007a62:	4650      	mov	r0, sl
 8007a64:	f000 fd4a 	bl	80084fc <__mcmp>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	da6c      	bge.n	8007b46 <_dtoa_r+0x926>
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	4651      	mov	r1, sl
 8007a70:	220a      	movs	r2, #10
 8007a72:	4620      	mov	r0, r4
 8007a74:	f000 fb28 	bl	80080c8 <__multadd>
 8007a78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a7e:	4682      	mov	sl, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 81b0 	beq.w	8007de6 <_dtoa_r+0xbc6>
 8007a86:	2300      	movs	r3, #0
 8007a88:	4639      	mov	r1, r7
 8007a8a:	220a      	movs	r2, #10
 8007a8c:	4620      	mov	r0, r4
 8007a8e:	f000 fb1b 	bl	80080c8 <__multadd>
 8007a92:	9b01      	ldr	r3, [sp, #4]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	4607      	mov	r7, r0
 8007a98:	f300 8096 	bgt.w	8007bc8 <_dtoa_r+0x9a8>
 8007a9c:	9b07      	ldr	r3, [sp, #28]
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	dc59      	bgt.n	8007b56 <_dtoa_r+0x936>
 8007aa2:	e091      	b.n	8007bc8 <_dtoa_r+0x9a8>
 8007aa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007aa6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007aaa:	e758      	b.n	800795e <_dtoa_r+0x73e>
 8007aac:	9b04      	ldr	r3, [sp, #16]
 8007aae:	1e5e      	subs	r6, r3, #1
 8007ab0:	9b08      	ldr	r3, [sp, #32]
 8007ab2:	42b3      	cmp	r3, r6
 8007ab4:	bfbf      	itttt	lt
 8007ab6:	9b08      	ldrlt	r3, [sp, #32]
 8007ab8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007aba:	9608      	strlt	r6, [sp, #32]
 8007abc:	1af3      	sublt	r3, r6, r3
 8007abe:	bfb4      	ite	lt
 8007ac0:	18d2      	addlt	r2, r2, r3
 8007ac2:	1b9e      	subge	r6, r3, r6
 8007ac4:	9b04      	ldr	r3, [sp, #16]
 8007ac6:	bfbc      	itt	lt
 8007ac8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007aca:	2600      	movlt	r6, #0
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	bfb7      	itett	lt
 8007ad0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007ad4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007ad8:	1a9d      	sublt	r5, r3, r2
 8007ada:	2300      	movlt	r3, #0
 8007adc:	e741      	b.n	8007962 <_dtoa_r+0x742>
 8007ade:	9e08      	ldr	r6, [sp, #32]
 8007ae0:	9d05      	ldr	r5, [sp, #20]
 8007ae2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007ae4:	e748      	b.n	8007978 <_dtoa_r+0x758>
 8007ae6:	9a08      	ldr	r2, [sp, #32]
 8007ae8:	e770      	b.n	80079cc <_dtoa_r+0x7ac>
 8007aea:	9b07      	ldr	r3, [sp, #28]
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	dc19      	bgt.n	8007b24 <_dtoa_r+0x904>
 8007af0:	9b02      	ldr	r3, [sp, #8]
 8007af2:	b9bb      	cbnz	r3, 8007b24 <_dtoa_r+0x904>
 8007af4:	9b03      	ldr	r3, [sp, #12]
 8007af6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007afa:	b99b      	cbnz	r3, 8007b24 <_dtoa_r+0x904>
 8007afc:	9b03      	ldr	r3, [sp, #12]
 8007afe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b02:	0d1b      	lsrs	r3, r3, #20
 8007b04:	051b      	lsls	r3, r3, #20
 8007b06:	b183      	cbz	r3, 8007b2a <_dtoa_r+0x90a>
 8007b08:	9b05      	ldr	r3, [sp, #20]
 8007b0a:	3301      	adds	r3, #1
 8007b0c:	9305      	str	r3, [sp, #20]
 8007b0e:	9b06      	ldr	r3, [sp, #24]
 8007b10:	3301      	adds	r3, #1
 8007b12:	9306      	str	r3, [sp, #24]
 8007b14:	f04f 0801 	mov.w	r8, #1
 8007b18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f47f af6f 	bne.w	80079fe <_dtoa_r+0x7de>
 8007b20:	2001      	movs	r0, #1
 8007b22:	e774      	b.n	8007a0e <_dtoa_r+0x7ee>
 8007b24:	f04f 0800 	mov.w	r8, #0
 8007b28:	e7f6      	b.n	8007b18 <_dtoa_r+0x8f8>
 8007b2a:	4698      	mov	r8, r3
 8007b2c:	e7f4      	b.n	8007b18 <_dtoa_r+0x8f8>
 8007b2e:	d082      	beq.n	8007a36 <_dtoa_r+0x816>
 8007b30:	9a05      	ldr	r2, [sp, #20]
 8007b32:	331c      	adds	r3, #28
 8007b34:	441a      	add	r2, r3
 8007b36:	9205      	str	r2, [sp, #20]
 8007b38:	9a06      	ldr	r2, [sp, #24]
 8007b3a:	441a      	add	r2, r3
 8007b3c:	441d      	add	r5, r3
 8007b3e:	9206      	str	r2, [sp, #24]
 8007b40:	e779      	b.n	8007a36 <_dtoa_r+0x816>
 8007b42:	4603      	mov	r3, r0
 8007b44:	e7f4      	b.n	8007b30 <_dtoa_r+0x910>
 8007b46:	9b04      	ldr	r3, [sp, #16]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	dc37      	bgt.n	8007bbc <_dtoa_r+0x99c>
 8007b4c:	9b07      	ldr	r3, [sp, #28]
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	dd34      	ble.n	8007bbc <_dtoa_r+0x99c>
 8007b52:	9b04      	ldr	r3, [sp, #16]
 8007b54:	9301      	str	r3, [sp, #4]
 8007b56:	9b01      	ldr	r3, [sp, #4]
 8007b58:	b963      	cbnz	r3, 8007b74 <_dtoa_r+0x954>
 8007b5a:	4631      	mov	r1, r6
 8007b5c:	2205      	movs	r2, #5
 8007b5e:	4620      	mov	r0, r4
 8007b60:	f000 fab2 	bl	80080c8 <__multadd>
 8007b64:	4601      	mov	r1, r0
 8007b66:	4606      	mov	r6, r0
 8007b68:	4650      	mov	r0, sl
 8007b6a:	f000 fcc7 	bl	80084fc <__mcmp>
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	f73f adbb 	bgt.w	80076ea <_dtoa_r+0x4ca>
 8007b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b76:	9d00      	ldr	r5, [sp, #0]
 8007b78:	ea6f 0b03 	mvn.w	fp, r3
 8007b7c:	f04f 0800 	mov.w	r8, #0
 8007b80:	4631      	mov	r1, r6
 8007b82:	4620      	mov	r0, r4
 8007b84:	f000 fa7e 	bl	8008084 <_Bfree>
 8007b88:	2f00      	cmp	r7, #0
 8007b8a:	f43f aeab 	beq.w	80078e4 <_dtoa_r+0x6c4>
 8007b8e:	f1b8 0f00 	cmp.w	r8, #0
 8007b92:	d005      	beq.n	8007ba0 <_dtoa_r+0x980>
 8007b94:	45b8      	cmp	r8, r7
 8007b96:	d003      	beq.n	8007ba0 <_dtoa_r+0x980>
 8007b98:	4641      	mov	r1, r8
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	f000 fa72 	bl	8008084 <_Bfree>
 8007ba0:	4639      	mov	r1, r7
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	f000 fa6e 	bl	8008084 <_Bfree>
 8007ba8:	e69c      	b.n	80078e4 <_dtoa_r+0x6c4>
 8007baa:	2600      	movs	r6, #0
 8007bac:	4637      	mov	r7, r6
 8007bae:	e7e1      	b.n	8007b74 <_dtoa_r+0x954>
 8007bb0:	46bb      	mov	fp, r7
 8007bb2:	4637      	mov	r7, r6
 8007bb4:	e599      	b.n	80076ea <_dtoa_r+0x4ca>
 8007bb6:	bf00      	nop
 8007bb8:	40240000 	.word	0x40240000
 8007bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f000 80c8 	beq.w	8007d54 <_dtoa_r+0xb34>
 8007bc4:	9b04      	ldr	r3, [sp, #16]
 8007bc6:	9301      	str	r3, [sp, #4]
 8007bc8:	2d00      	cmp	r5, #0
 8007bca:	dd05      	ble.n	8007bd8 <_dtoa_r+0x9b8>
 8007bcc:	4639      	mov	r1, r7
 8007bce:	462a      	mov	r2, r5
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	f000 fc27 	bl	8008424 <__lshift>
 8007bd6:	4607      	mov	r7, r0
 8007bd8:	f1b8 0f00 	cmp.w	r8, #0
 8007bdc:	d05b      	beq.n	8007c96 <_dtoa_r+0xa76>
 8007bde:	6879      	ldr	r1, [r7, #4]
 8007be0:	4620      	mov	r0, r4
 8007be2:	f000 fa0f 	bl	8008004 <_Balloc>
 8007be6:	4605      	mov	r5, r0
 8007be8:	b928      	cbnz	r0, 8007bf6 <_dtoa_r+0x9d6>
 8007bea:	4b83      	ldr	r3, [pc, #524]	; (8007df8 <_dtoa_r+0xbd8>)
 8007bec:	4602      	mov	r2, r0
 8007bee:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007bf2:	f7ff bb2e 	b.w	8007252 <_dtoa_r+0x32>
 8007bf6:	693a      	ldr	r2, [r7, #16]
 8007bf8:	3202      	adds	r2, #2
 8007bfa:	0092      	lsls	r2, r2, #2
 8007bfc:	f107 010c 	add.w	r1, r7, #12
 8007c00:	300c      	adds	r0, #12
 8007c02:	f000 ffab 	bl	8008b5c <memcpy>
 8007c06:	2201      	movs	r2, #1
 8007c08:	4629      	mov	r1, r5
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f000 fc0a 	bl	8008424 <__lshift>
 8007c10:	9b00      	ldr	r3, [sp, #0]
 8007c12:	3301      	adds	r3, #1
 8007c14:	9304      	str	r3, [sp, #16]
 8007c16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c1a:	4413      	add	r3, r2
 8007c1c:	9308      	str	r3, [sp, #32]
 8007c1e:	9b02      	ldr	r3, [sp, #8]
 8007c20:	f003 0301 	and.w	r3, r3, #1
 8007c24:	46b8      	mov	r8, r7
 8007c26:	9306      	str	r3, [sp, #24]
 8007c28:	4607      	mov	r7, r0
 8007c2a:	9b04      	ldr	r3, [sp, #16]
 8007c2c:	4631      	mov	r1, r6
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	4650      	mov	r0, sl
 8007c32:	9301      	str	r3, [sp, #4]
 8007c34:	f7ff fa6b 	bl	800710e <quorem>
 8007c38:	4641      	mov	r1, r8
 8007c3a:	9002      	str	r0, [sp, #8]
 8007c3c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007c40:	4650      	mov	r0, sl
 8007c42:	f000 fc5b 	bl	80084fc <__mcmp>
 8007c46:	463a      	mov	r2, r7
 8007c48:	9005      	str	r0, [sp, #20]
 8007c4a:	4631      	mov	r1, r6
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	f000 fc71 	bl	8008534 <__mdiff>
 8007c52:	68c2      	ldr	r2, [r0, #12]
 8007c54:	4605      	mov	r5, r0
 8007c56:	bb02      	cbnz	r2, 8007c9a <_dtoa_r+0xa7a>
 8007c58:	4601      	mov	r1, r0
 8007c5a:	4650      	mov	r0, sl
 8007c5c:	f000 fc4e 	bl	80084fc <__mcmp>
 8007c60:	4602      	mov	r2, r0
 8007c62:	4629      	mov	r1, r5
 8007c64:	4620      	mov	r0, r4
 8007c66:	9209      	str	r2, [sp, #36]	; 0x24
 8007c68:	f000 fa0c 	bl	8008084 <_Bfree>
 8007c6c:	9b07      	ldr	r3, [sp, #28]
 8007c6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c70:	9d04      	ldr	r5, [sp, #16]
 8007c72:	ea43 0102 	orr.w	r1, r3, r2
 8007c76:	9b06      	ldr	r3, [sp, #24]
 8007c78:	4319      	orrs	r1, r3
 8007c7a:	d110      	bne.n	8007c9e <_dtoa_r+0xa7e>
 8007c7c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c80:	d029      	beq.n	8007cd6 <_dtoa_r+0xab6>
 8007c82:	9b05      	ldr	r3, [sp, #20]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	dd02      	ble.n	8007c8e <_dtoa_r+0xa6e>
 8007c88:	9b02      	ldr	r3, [sp, #8]
 8007c8a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007c8e:	9b01      	ldr	r3, [sp, #4]
 8007c90:	f883 9000 	strb.w	r9, [r3]
 8007c94:	e774      	b.n	8007b80 <_dtoa_r+0x960>
 8007c96:	4638      	mov	r0, r7
 8007c98:	e7ba      	b.n	8007c10 <_dtoa_r+0x9f0>
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	e7e1      	b.n	8007c62 <_dtoa_r+0xa42>
 8007c9e:	9b05      	ldr	r3, [sp, #20]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	db04      	blt.n	8007cae <_dtoa_r+0xa8e>
 8007ca4:	9907      	ldr	r1, [sp, #28]
 8007ca6:	430b      	orrs	r3, r1
 8007ca8:	9906      	ldr	r1, [sp, #24]
 8007caa:	430b      	orrs	r3, r1
 8007cac:	d120      	bne.n	8007cf0 <_dtoa_r+0xad0>
 8007cae:	2a00      	cmp	r2, #0
 8007cb0:	dded      	ble.n	8007c8e <_dtoa_r+0xa6e>
 8007cb2:	4651      	mov	r1, sl
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f000 fbb4 	bl	8008424 <__lshift>
 8007cbc:	4631      	mov	r1, r6
 8007cbe:	4682      	mov	sl, r0
 8007cc0:	f000 fc1c 	bl	80084fc <__mcmp>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	dc03      	bgt.n	8007cd0 <_dtoa_r+0xab0>
 8007cc8:	d1e1      	bne.n	8007c8e <_dtoa_r+0xa6e>
 8007cca:	f019 0f01 	tst.w	r9, #1
 8007cce:	d0de      	beq.n	8007c8e <_dtoa_r+0xa6e>
 8007cd0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007cd4:	d1d8      	bne.n	8007c88 <_dtoa_r+0xa68>
 8007cd6:	9a01      	ldr	r2, [sp, #4]
 8007cd8:	2339      	movs	r3, #57	; 0x39
 8007cda:	7013      	strb	r3, [r2, #0]
 8007cdc:	462b      	mov	r3, r5
 8007cde:	461d      	mov	r5, r3
 8007ce0:	3b01      	subs	r3, #1
 8007ce2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007ce6:	2a39      	cmp	r2, #57	; 0x39
 8007ce8:	d06c      	beq.n	8007dc4 <_dtoa_r+0xba4>
 8007cea:	3201      	adds	r2, #1
 8007cec:	701a      	strb	r2, [r3, #0]
 8007cee:	e747      	b.n	8007b80 <_dtoa_r+0x960>
 8007cf0:	2a00      	cmp	r2, #0
 8007cf2:	dd07      	ble.n	8007d04 <_dtoa_r+0xae4>
 8007cf4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007cf8:	d0ed      	beq.n	8007cd6 <_dtoa_r+0xab6>
 8007cfa:	9a01      	ldr	r2, [sp, #4]
 8007cfc:	f109 0301 	add.w	r3, r9, #1
 8007d00:	7013      	strb	r3, [r2, #0]
 8007d02:	e73d      	b.n	8007b80 <_dtoa_r+0x960>
 8007d04:	9b04      	ldr	r3, [sp, #16]
 8007d06:	9a08      	ldr	r2, [sp, #32]
 8007d08:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d043      	beq.n	8007d98 <_dtoa_r+0xb78>
 8007d10:	4651      	mov	r1, sl
 8007d12:	2300      	movs	r3, #0
 8007d14:	220a      	movs	r2, #10
 8007d16:	4620      	mov	r0, r4
 8007d18:	f000 f9d6 	bl	80080c8 <__multadd>
 8007d1c:	45b8      	cmp	r8, r7
 8007d1e:	4682      	mov	sl, r0
 8007d20:	f04f 0300 	mov.w	r3, #0
 8007d24:	f04f 020a 	mov.w	r2, #10
 8007d28:	4641      	mov	r1, r8
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	d107      	bne.n	8007d3e <_dtoa_r+0xb1e>
 8007d2e:	f000 f9cb 	bl	80080c8 <__multadd>
 8007d32:	4680      	mov	r8, r0
 8007d34:	4607      	mov	r7, r0
 8007d36:	9b04      	ldr	r3, [sp, #16]
 8007d38:	3301      	adds	r3, #1
 8007d3a:	9304      	str	r3, [sp, #16]
 8007d3c:	e775      	b.n	8007c2a <_dtoa_r+0xa0a>
 8007d3e:	f000 f9c3 	bl	80080c8 <__multadd>
 8007d42:	4639      	mov	r1, r7
 8007d44:	4680      	mov	r8, r0
 8007d46:	2300      	movs	r3, #0
 8007d48:	220a      	movs	r2, #10
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	f000 f9bc 	bl	80080c8 <__multadd>
 8007d50:	4607      	mov	r7, r0
 8007d52:	e7f0      	b.n	8007d36 <_dtoa_r+0xb16>
 8007d54:	9b04      	ldr	r3, [sp, #16]
 8007d56:	9301      	str	r3, [sp, #4]
 8007d58:	9d00      	ldr	r5, [sp, #0]
 8007d5a:	4631      	mov	r1, r6
 8007d5c:	4650      	mov	r0, sl
 8007d5e:	f7ff f9d6 	bl	800710e <quorem>
 8007d62:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007d66:	9b00      	ldr	r3, [sp, #0]
 8007d68:	f805 9b01 	strb.w	r9, [r5], #1
 8007d6c:	1aea      	subs	r2, r5, r3
 8007d6e:	9b01      	ldr	r3, [sp, #4]
 8007d70:	4293      	cmp	r3, r2
 8007d72:	dd07      	ble.n	8007d84 <_dtoa_r+0xb64>
 8007d74:	4651      	mov	r1, sl
 8007d76:	2300      	movs	r3, #0
 8007d78:	220a      	movs	r2, #10
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	f000 f9a4 	bl	80080c8 <__multadd>
 8007d80:	4682      	mov	sl, r0
 8007d82:	e7ea      	b.n	8007d5a <_dtoa_r+0xb3a>
 8007d84:	9b01      	ldr	r3, [sp, #4]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	bfc8      	it	gt
 8007d8a:	461d      	movgt	r5, r3
 8007d8c:	9b00      	ldr	r3, [sp, #0]
 8007d8e:	bfd8      	it	le
 8007d90:	2501      	movle	r5, #1
 8007d92:	441d      	add	r5, r3
 8007d94:	f04f 0800 	mov.w	r8, #0
 8007d98:	4651      	mov	r1, sl
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	4620      	mov	r0, r4
 8007d9e:	f000 fb41 	bl	8008424 <__lshift>
 8007da2:	4631      	mov	r1, r6
 8007da4:	4682      	mov	sl, r0
 8007da6:	f000 fba9 	bl	80084fc <__mcmp>
 8007daa:	2800      	cmp	r0, #0
 8007dac:	dc96      	bgt.n	8007cdc <_dtoa_r+0xabc>
 8007dae:	d102      	bne.n	8007db6 <_dtoa_r+0xb96>
 8007db0:	f019 0f01 	tst.w	r9, #1
 8007db4:	d192      	bne.n	8007cdc <_dtoa_r+0xabc>
 8007db6:	462b      	mov	r3, r5
 8007db8:	461d      	mov	r5, r3
 8007dba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dbe:	2a30      	cmp	r2, #48	; 0x30
 8007dc0:	d0fa      	beq.n	8007db8 <_dtoa_r+0xb98>
 8007dc2:	e6dd      	b.n	8007b80 <_dtoa_r+0x960>
 8007dc4:	9a00      	ldr	r2, [sp, #0]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d189      	bne.n	8007cde <_dtoa_r+0xabe>
 8007dca:	f10b 0b01 	add.w	fp, fp, #1
 8007dce:	2331      	movs	r3, #49	; 0x31
 8007dd0:	e796      	b.n	8007d00 <_dtoa_r+0xae0>
 8007dd2:	4b0a      	ldr	r3, [pc, #40]	; (8007dfc <_dtoa_r+0xbdc>)
 8007dd4:	f7ff ba99 	b.w	800730a <_dtoa_r+0xea>
 8007dd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f47f aa6d 	bne.w	80072ba <_dtoa_r+0x9a>
 8007de0:	4b07      	ldr	r3, [pc, #28]	; (8007e00 <_dtoa_r+0xbe0>)
 8007de2:	f7ff ba92 	b.w	800730a <_dtoa_r+0xea>
 8007de6:	9b01      	ldr	r3, [sp, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	dcb5      	bgt.n	8007d58 <_dtoa_r+0xb38>
 8007dec:	9b07      	ldr	r3, [sp, #28]
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	f73f aeb1 	bgt.w	8007b56 <_dtoa_r+0x936>
 8007df4:	e7b0      	b.n	8007d58 <_dtoa_r+0xb38>
 8007df6:	bf00      	nop
 8007df8:	08009340 	.word	0x08009340
 8007dfc:	080092a0 	.word	0x080092a0
 8007e00:	080092c4 	.word	0x080092c4

08007e04 <_free_r>:
 8007e04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e06:	2900      	cmp	r1, #0
 8007e08:	d044      	beq.n	8007e94 <_free_r+0x90>
 8007e0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e0e:	9001      	str	r0, [sp, #4]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f1a1 0404 	sub.w	r4, r1, #4
 8007e16:	bfb8      	it	lt
 8007e18:	18e4      	addlt	r4, r4, r3
 8007e1a:	f000 f8e7 	bl	8007fec <__malloc_lock>
 8007e1e:	4a1e      	ldr	r2, [pc, #120]	; (8007e98 <_free_r+0x94>)
 8007e20:	9801      	ldr	r0, [sp, #4]
 8007e22:	6813      	ldr	r3, [r2, #0]
 8007e24:	b933      	cbnz	r3, 8007e34 <_free_r+0x30>
 8007e26:	6063      	str	r3, [r4, #4]
 8007e28:	6014      	str	r4, [r2, #0]
 8007e2a:	b003      	add	sp, #12
 8007e2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e30:	f000 b8e2 	b.w	8007ff8 <__malloc_unlock>
 8007e34:	42a3      	cmp	r3, r4
 8007e36:	d908      	bls.n	8007e4a <_free_r+0x46>
 8007e38:	6825      	ldr	r5, [r4, #0]
 8007e3a:	1961      	adds	r1, r4, r5
 8007e3c:	428b      	cmp	r3, r1
 8007e3e:	bf01      	itttt	eq
 8007e40:	6819      	ldreq	r1, [r3, #0]
 8007e42:	685b      	ldreq	r3, [r3, #4]
 8007e44:	1949      	addeq	r1, r1, r5
 8007e46:	6021      	streq	r1, [r4, #0]
 8007e48:	e7ed      	b.n	8007e26 <_free_r+0x22>
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	b10b      	cbz	r3, 8007e54 <_free_r+0x50>
 8007e50:	42a3      	cmp	r3, r4
 8007e52:	d9fa      	bls.n	8007e4a <_free_r+0x46>
 8007e54:	6811      	ldr	r1, [r2, #0]
 8007e56:	1855      	adds	r5, r2, r1
 8007e58:	42a5      	cmp	r5, r4
 8007e5a:	d10b      	bne.n	8007e74 <_free_r+0x70>
 8007e5c:	6824      	ldr	r4, [r4, #0]
 8007e5e:	4421      	add	r1, r4
 8007e60:	1854      	adds	r4, r2, r1
 8007e62:	42a3      	cmp	r3, r4
 8007e64:	6011      	str	r1, [r2, #0]
 8007e66:	d1e0      	bne.n	8007e2a <_free_r+0x26>
 8007e68:	681c      	ldr	r4, [r3, #0]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	6053      	str	r3, [r2, #4]
 8007e6e:	440c      	add	r4, r1
 8007e70:	6014      	str	r4, [r2, #0]
 8007e72:	e7da      	b.n	8007e2a <_free_r+0x26>
 8007e74:	d902      	bls.n	8007e7c <_free_r+0x78>
 8007e76:	230c      	movs	r3, #12
 8007e78:	6003      	str	r3, [r0, #0]
 8007e7a:	e7d6      	b.n	8007e2a <_free_r+0x26>
 8007e7c:	6825      	ldr	r5, [r4, #0]
 8007e7e:	1961      	adds	r1, r4, r5
 8007e80:	428b      	cmp	r3, r1
 8007e82:	bf04      	itt	eq
 8007e84:	6819      	ldreq	r1, [r3, #0]
 8007e86:	685b      	ldreq	r3, [r3, #4]
 8007e88:	6063      	str	r3, [r4, #4]
 8007e8a:	bf04      	itt	eq
 8007e8c:	1949      	addeq	r1, r1, r5
 8007e8e:	6021      	streq	r1, [r4, #0]
 8007e90:	6054      	str	r4, [r2, #4]
 8007e92:	e7ca      	b.n	8007e2a <_free_r+0x26>
 8007e94:	b003      	add	sp, #12
 8007e96:	bd30      	pop	{r4, r5, pc}
 8007e98:	2000055c 	.word	0x2000055c

08007e9c <malloc>:
 8007e9c:	4b02      	ldr	r3, [pc, #8]	; (8007ea8 <malloc+0xc>)
 8007e9e:	4601      	mov	r1, r0
 8007ea0:	6818      	ldr	r0, [r3, #0]
 8007ea2:	f000 b823 	b.w	8007eec <_malloc_r>
 8007ea6:	bf00      	nop
 8007ea8:	20000064 	.word	0x20000064

08007eac <sbrk_aligned>:
 8007eac:	b570      	push	{r4, r5, r6, lr}
 8007eae:	4e0e      	ldr	r6, [pc, #56]	; (8007ee8 <sbrk_aligned+0x3c>)
 8007eb0:	460c      	mov	r4, r1
 8007eb2:	6831      	ldr	r1, [r6, #0]
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	b911      	cbnz	r1, 8007ebe <sbrk_aligned+0x12>
 8007eb8:	f000 fe40 	bl	8008b3c <_sbrk_r>
 8007ebc:	6030      	str	r0, [r6, #0]
 8007ebe:	4621      	mov	r1, r4
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	f000 fe3b 	bl	8008b3c <_sbrk_r>
 8007ec6:	1c43      	adds	r3, r0, #1
 8007ec8:	d00a      	beq.n	8007ee0 <sbrk_aligned+0x34>
 8007eca:	1cc4      	adds	r4, r0, #3
 8007ecc:	f024 0403 	bic.w	r4, r4, #3
 8007ed0:	42a0      	cmp	r0, r4
 8007ed2:	d007      	beq.n	8007ee4 <sbrk_aligned+0x38>
 8007ed4:	1a21      	subs	r1, r4, r0
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	f000 fe30 	bl	8008b3c <_sbrk_r>
 8007edc:	3001      	adds	r0, #1
 8007ede:	d101      	bne.n	8007ee4 <sbrk_aligned+0x38>
 8007ee0:	f04f 34ff 	mov.w	r4, #4294967295
 8007ee4:	4620      	mov	r0, r4
 8007ee6:	bd70      	pop	{r4, r5, r6, pc}
 8007ee8:	20000560 	.word	0x20000560

08007eec <_malloc_r>:
 8007eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ef0:	1ccd      	adds	r5, r1, #3
 8007ef2:	f025 0503 	bic.w	r5, r5, #3
 8007ef6:	3508      	adds	r5, #8
 8007ef8:	2d0c      	cmp	r5, #12
 8007efa:	bf38      	it	cc
 8007efc:	250c      	movcc	r5, #12
 8007efe:	2d00      	cmp	r5, #0
 8007f00:	4607      	mov	r7, r0
 8007f02:	db01      	blt.n	8007f08 <_malloc_r+0x1c>
 8007f04:	42a9      	cmp	r1, r5
 8007f06:	d905      	bls.n	8007f14 <_malloc_r+0x28>
 8007f08:	230c      	movs	r3, #12
 8007f0a:	603b      	str	r3, [r7, #0]
 8007f0c:	2600      	movs	r6, #0
 8007f0e:	4630      	mov	r0, r6
 8007f10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f14:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007fe8 <_malloc_r+0xfc>
 8007f18:	f000 f868 	bl	8007fec <__malloc_lock>
 8007f1c:	f8d8 3000 	ldr.w	r3, [r8]
 8007f20:	461c      	mov	r4, r3
 8007f22:	bb5c      	cbnz	r4, 8007f7c <_malloc_r+0x90>
 8007f24:	4629      	mov	r1, r5
 8007f26:	4638      	mov	r0, r7
 8007f28:	f7ff ffc0 	bl	8007eac <sbrk_aligned>
 8007f2c:	1c43      	adds	r3, r0, #1
 8007f2e:	4604      	mov	r4, r0
 8007f30:	d155      	bne.n	8007fde <_malloc_r+0xf2>
 8007f32:	f8d8 4000 	ldr.w	r4, [r8]
 8007f36:	4626      	mov	r6, r4
 8007f38:	2e00      	cmp	r6, #0
 8007f3a:	d145      	bne.n	8007fc8 <_malloc_r+0xdc>
 8007f3c:	2c00      	cmp	r4, #0
 8007f3e:	d048      	beq.n	8007fd2 <_malloc_r+0xe6>
 8007f40:	6823      	ldr	r3, [r4, #0]
 8007f42:	4631      	mov	r1, r6
 8007f44:	4638      	mov	r0, r7
 8007f46:	eb04 0903 	add.w	r9, r4, r3
 8007f4a:	f000 fdf7 	bl	8008b3c <_sbrk_r>
 8007f4e:	4581      	cmp	r9, r0
 8007f50:	d13f      	bne.n	8007fd2 <_malloc_r+0xe6>
 8007f52:	6821      	ldr	r1, [r4, #0]
 8007f54:	1a6d      	subs	r5, r5, r1
 8007f56:	4629      	mov	r1, r5
 8007f58:	4638      	mov	r0, r7
 8007f5a:	f7ff ffa7 	bl	8007eac <sbrk_aligned>
 8007f5e:	3001      	adds	r0, #1
 8007f60:	d037      	beq.n	8007fd2 <_malloc_r+0xe6>
 8007f62:	6823      	ldr	r3, [r4, #0]
 8007f64:	442b      	add	r3, r5
 8007f66:	6023      	str	r3, [r4, #0]
 8007f68:	f8d8 3000 	ldr.w	r3, [r8]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d038      	beq.n	8007fe2 <_malloc_r+0xf6>
 8007f70:	685a      	ldr	r2, [r3, #4]
 8007f72:	42a2      	cmp	r2, r4
 8007f74:	d12b      	bne.n	8007fce <_malloc_r+0xe2>
 8007f76:	2200      	movs	r2, #0
 8007f78:	605a      	str	r2, [r3, #4]
 8007f7a:	e00f      	b.n	8007f9c <_malloc_r+0xb0>
 8007f7c:	6822      	ldr	r2, [r4, #0]
 8007f7e:	1b52      	subs	r2, r2, r5
 8007f80:	d41f      	bmi.n	8007fc2 <_malloc_r+0xd6>
 8007f82:	2a0b      	cmp	r2, #11
 8007f84:	d917      	bls.n	8007fb6 <_malloc_r+0xca>
 8007f86:	1961      	adds	r1, r4, r5
 8007f88:	42a3      	cmp	r3, r4
 8007f8a:	6025      	str	r5, [r4, #0]
 8007f8c:	bf18      	it	ne
 8007f8e:	6059      	strne	r1, [r3, #4]
 8007f90:	6863      	ldr	r3, [r4, #4]
 8007f92:	bf08      	it	eq
 8007f94:	f8c8 1000 	streq.w	r1, [r8]
 8007f98:	5162      	str	r2, [r4, r5]
 8007f9a:	604b      	str	r3, [r1, #4]
 8007f9c:	4638      	mov	r0, r7
 8007f9e:	f104 060b 	add.w	r6, r4, #11
 8007fa2:	f000 f829 	bl	8007ff8 <__malloc_unlock>
 8007fa6:	f026 0607 	bic.w	r6, r6, #7
 8007faa:	1d23      	adds	r3, r4, #4
 8007fac:	1af2      	subs	r2, r6, r3
 8007fae:	d0ae      	beq.n	8007f0e <_malloc_r+0x22>
 8007fb0:	1b9b      	subs	r3, r3, r6
 8007fb2:	50a3      	str	r3, [r4, r2]
 8007fb4:	e7ab      	b.n	8007f0e <_malloc_r+0x22>
 8007fb6:	42a3      	cmp	r3, r4
 8007fb8:	6862      	ldr	r2, [r4, #4]
 8007fba:	d1dd      	bne.n	8007f78 <_malloc_r+0x8c>
 8007fbc:	f8c8 2000 	str.w	r2, [r8]
 8007fc0:	e7ec      	b.n	8007f9c <_malloc_r+0xb0>
 8007fc2:	4623      	mov	r3, r4
 8007fc4:	6864      	ldr	r4, [r4, #4]
 8007fc6:	e7ac      	b.n	8007f22 <_malloc_r+0x36>
 8007fc8:	4634      	mov	r4, r6
 8007fca:	6876      	ldr	r6, [r6, #4]
 8007fcc:	e7b4      	b.n	8007f38 <_malloc_r+0x4c>
 8007fce:	4613      	mov	r3, r2
 8007fd0:	e7cc      	b.n	8007f6c <_malloc_r+0x80>
 8007fd2:	230c      	movs	r3, #12
 8007fd4:	603b      	str	r3, [r7, #0]
 8007fd6:	4638      	mov	r0, r7
 8007fd8:	f000 f80e 	bl	8007ff8 <__malloc_unlock>
 8007fdc:	e797      	b.n	8007f0e <_malloc_r+0x22>
 8007fde:	6025      	str	r5, [r4, #0]
 8007fe0:	e7dc      	b.n	8007f9c <_malloc_r+0xb0>
 8007fe2:	605b      	str	r3, [r3, #4]
 8007fe4:	deff      	udf	#255	; 0xff
 8007fe6:	bf00      	nop
 8007fe8:	2000055c 	.word	0x2000055c

08007fec <__malloc_lock>:
 8007fec:	4801      	ldr	r0, [pc, #4]	; (8007ff4 <__malloc_lock+0x8>)
 8007fee:	f7ff b88c 	b.w	800710a <__retarget_lock_acquire_recursive>
 8007ff2:	bf00      	nop
 8007ff4:	20000558 	.word	0x20000558

08007ff8 <__malloc_unlock>:
 8007ff8:	4801      	ldr	r0, [pc, #4]	; (8008000 <__malloc_unlock+0x8>)
 8007ffa:	f7ff b887 	b.w	800710c <__retarget_lock_release_recursive>
 8007ffe:	bf00      	nop
 8008000:	20000558 	.word	0x20000558

08008004 <_Balloc>:
 8008004:	b570      	push	{r4, r5, r6, lr}
 8008006:	69c6      	ldr	r6, [r0, #28]
 8008008:	4604      	mov	r4, r0
 800800a:	460d      	mov	r5, r1
 800800c:	b976      	cbnz	r6, 800802c <_Balloc+0x28>
 800800e:	2010      	movs	r0, #16
 8008010:	f7ff ff44 	bl	8007e9c <malloc>
 8008014:	4602      	mov	r2, r0
 8008016:	61e0      	str	r0, [r4, #28]
 8008018:	b920      	cbnz	r0, 8008024 <_Balloc+0x20>
 800801a:	4b18      	ldr	r3, [pc, #96]	; (800807c <_Balloc+0x78>)
 800801c:	4818      	ldr	r0, [pc, #96]	; (8008080 <_Balloc+0x7c>)
 800801e:	216b      	movs	r1, #107	; 0x6b
 8008020:	f000 fdaa 	bl	8008b78 <__assert_func>
 8008024:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008028:	6006      	str	r6, [r0, #0]
 800802a:	60c6      	str	r6, [r0, #12]
 800802c:	69e6      	ldr	r6, [r4, #28]
 800802e:	68f3      	ldr	r3, [r6, #12]
 8008030:	b183      	cbz	r3, 8008054 <_Balloc+0x50>
 8008032:	69e3      	ldr	r3, [r4, #28]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800803a:	b9b8      	cbnz	r0, 800806c <_Balloc+0x68>
 800803c:	2101      	movs	r1, #1
 800803e:	fa01 f605 	lsl.w	r6, r1, r5
 8008042:	1d72      	adds	r2, r6, #5
 8008044:	0092      	lsls	r2, r2, #2
 8008046:	4620      	mov	r0, r4
 8008048:	f000 fdb4 	bl	8008bb4 <_calloc_r>
 800804c:	b160      	cbz	r0, 8008068 <_Balloc+0x64>
 800804e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008052:	e00e      	b.n	8008072 <_Balloc+0x6e>
 8008054:	2221      	movs	r2, #33	; 0x21
 8008056:	2104      	movs	r1, #4
 8008058:	4620      	mov	r0, r4
 800805a:	f000 fdab 	bl	8008bb4 <_calloc_r>
 800805e:	69e3      	ldr	r3, [r4, #28]
 8008060:	60f0      	str	r0, [r6, #12]
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d1e4      	bne.n	8008032 <_Balloc+0x2e>
 8008068:	2000      	movs	r0, #0
 800806a:	bd70      	pop	{r4, r5, r6, pc}
 800806c:	6802      	ldr	r2, [r0, #0]
 800806e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008072:	2300      	movs	r3, #0
 8008074:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008078:	e7f7      	b.n	800806a <_Balloc+0x66>
 800807a:	bf00      	nop
 800807c:	080092d1 	.word	0x080092d1
 8008080:	08009351 	.word	0x08009351

08008084 <_Bfree>:
 8008084:	b570      	push	{r4, r5, r6, lr}
 8008086:	69c6      	ldr	r6, [r0, #28]
 8008088:	4605      	mov	r5, r0
 800808a:	460c      	mov	r4, r1
 800808c:	b976      	cbnz	r6, 80080ac <_Bfree+0x28>
 800808e:	2010      	movs	r0, #16
 8008090:	f7ff ff04 	bl	8007e9c <malloc>
 8008094:	4602      	mov	r2, r0
 8008096:	61e8      	str	r0, [r5, #28]
 8008098:	b920      	cbnz	r0, 80080a4 <_Bfree+0x20>
 800809a:	4b09      	ldr	r3, [pc, #36]	; (80080c0 <_Bfree+0x3c>)
 800809c:	4809      	ldr	r0, [pc, #36]	; (80080c4 <_Bfree+0x40>)
 800809e:	218f      	movs	r1, #143	; 0x8f
 80080a0:	f000 fd6a 	bl	8008b78 <__assert_func>
 80080a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080a8:	6006      	str	r6, [r0, #0]
 80080aa:	60c6      	str	r6, [r0, #12]
 80080ac:	b13c      	cbz	r4, 80080be <_Bfree+0x3a>
 80080ae:	69eb      	ldr	r3, [r5, #28]
 80080b0:	6862      	ldr	r2, [r4, #4]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80080b8:	6021      	str	r1, [r4, #0]
 80080ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80080be:	bd70      	pop	{r4, r5, r6, pc}
 80080c0:	080092d1 	.word	0x080092d1
 80080c4:	08009351 	.word	0x08009351

080080c8 <__multadd>:
 80080c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080cc:	690d      	ldr	r5, [r1, #16]
 80080ce:	4607      	mov	r7, r0
 80080d0:	460c      	mov	r4, r1
 80080d2:	461e      	mov	r6, r3
 80080d4:	f101 0c14 	add.w	ip, r1, #20
 80080d8:	2000      	movs	r0, #0
 80080da:	f8dc 3000 	ldr.w	r3, [ip]
 80080de:	b299      	uxth	r1, r3
 80080e0:	fb02 6101 	mla	r1, r2, r1, r6
 80080e4:	0c1e      	lsrs	r6, r3, #16
 80080e6:	0c0b      	lsrs	r3, r1, #16
 80080e8:	fb02 3306 	mla	r3, r2, r6, r3
 80080ec:	b289      	uxth	r1, r1
 80080ee:	3001      	adds	r0, #1
 80080f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80080f4:	4285      	cmp	r5, r0
 80080f6:	f84c 1b04 	str.w	r1, [ip], #4
 80080fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80080fe:	dcec      	bgt.n	80080da <__multadd+0x12>
 8008100:	b30e      	cbz	r6, 8008146 <__multadd+0x7e>
 8008102:	68a3      	ldr	r3, [r4, #8]
 8008104:	42ab      	cmp	r3, r5
 8008106:	dc19      	bgt.n	800813c <__multadd+0x74>
 8008108:	6861      	ldr	r1, [r4, #4]
 800810a:	4638      	mov	r0, r7
 800810c:	3101      	adds	r1, #1
 800810e:	f7ff ff79 	bl	8008004 <_Balloc>
 8008112:	4680      	mov	r8, r0
 8008114:	b928      	cbnz	r0, 8008122 <__multadd+0x5a>
 8008116:	4602      	mov	r2, r0
 8008118:	4b0c      	ldr	r3, [pc, #48]	; (800814c <__multadd+0x84>)
 800811a:	480d      	ldr	r0, [pc, #52]	; (8008150 <__multadd+0x88>)
 800811c:	21ba      	movs	r1, #186	; 0xba
 800811e:	f000 fd2b 	bl	8008b78 <__assert_func>
 8008122:	6922      	ldr	r2, [r4, #16]
 8008124:	3202      	adds	r2, #2
 8008126:	f104 010c 	add.w	r1, r4, #12
 800812a:	0092      	lsls	r2, r2, #2
 800812c:	300c      	adds	r0, #12
 800812e:	f000 fd15 	bl	8008b5c <memcpy>
 8008132:	4621      	mov	r1, r4
 8008134:	4638      	mov	r0, r7
 8008136:	f7ff ffa5 	bl	8008084 <_Bfree>
 800813a:	4644      	mov	r4, r8
 800813c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008140:	3501      	adds	r5, #1
 8008142:	615e      	str	r6, [r3, #20]
 8008144:	6125      	str	r5, [r4, #16]
 8008146:	4620      	mov	r0, r4
 8008148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800814c:	08009340 	.word	0x08009340
 8008150:	08009351 	.word	0x08009351

08008154 <__hi0bits>:
 8008154:	0c03      	lsrs	r3, r0, #16
 8008156:	041b      	lsls	r3, r3, #16
 8008158:	b9d3      	cbnz	r3, 8008190 <__hi0bits+0x3c>
 800815a:	0400      	lsls	r0, r0, #16
 800815c:	2310      	movs	r3, #16
 800815e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008162:	bf04      	itt	eq
 8008164:	0200      	lsleq	r0, r0, #8
 8008166:	3308      	addeq	r3, #8
 8008168:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800816c:	bf04      	itt	eq
 800816e:	0100      	lsleq	r0, r0, #4
 8008170:	3304      	addeq	r3, #4
 8008172:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008176:	bf04      	itt	eq
 8008178:	0080      	lsleq	r0, r0, #2
 800817a:	3302      	addeq	r3, #2
 800817c:	2800      	cmp	r0, #0
 800817e:	db05      	blt.n	800818c <__hi0bits+0x38>
 8008180:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008184:	f103 0301 	add.w	r3, r3, #1
 8008188:	bf08      	it	eq
 800818a:	2320      	moveq	r3, #32
 800818c:	4618      	mov	r0, r3
 800818e:	4770      	bx	lr
 8008190:	2300      	movs	r3, #0
 8008192:	e7e4      	b.n	800815e <__hi0bits+0xa>

08008194 <__lo0bits>:
 8008194:	6803      	ldr	r3, [r0, #0]
 8008196:	f013 0207 	ands.w	r2, r3, #7
 800819a:	d00c      	beq.n	80081b6 <__lo0bits+0x22>
 800819c:	07d9      	lsls	r1, r3, #31
 800819e:	d422      	bmi.n	80081e6 <__lo0bits+0x52>
 80081a0:	079a      	lsls	r2, r3, #30
 80081a2:	bf49      	itett	mi
 80081a4:	085b      	lsrmi	r3, r3, #1
 80081a6:	089b      	lsrpl	r3, r3, #2
 80081a8:	6003      	strmi	r3, [r0, #0]
 80081aa:	2201      	movmi	r2, #1
 80081ac:	bf5c      	itt	pl
 80081ae:	6003      	strpl	r3, [r0, #0]
 80081b0:	2202      	movpl	r2, #2
 80081b2:	4610      	mov	r0, r2
 80081b4:	4770      	bx	lr
 80081b6:	b299      	uxth	r1, r3
 80081b8:	b909      	cbnz	r1, 80081be <__lo0bits+0x2a>
 80081ba:	0c1b      	lsrs	r3, r3, #16
 80081bc:	2210      	movs	r2, #16
 80081be:	b2d9      	uxtb	r1, r3
 80081c0:	b909      	cbnz	r1, 80081c6 <__lo0bits+0x32>
 80081c2:	3208      	adds	r2, #8
 80081c4:	0a1b      	lsrs	r3, r3, #8
 80081c6:	0719      	lsls	r1, r3, #28
 80081c8:	bf04      	itt	eq
 80081ca:	091b      	lsreq	r3, r3, #4
 80081cc:	3204      	addeq	r2, #4
 80081ce:	0799      	lsls	r1, r3, #30
 80081d0:	bf04      	itt	eq
 80081d2:	089b      	lsreq	r3, r3, #2
 80081d4:	3202      	addeq	r2, #2
 80081d6:	07d9      	lsls	r1, r3, #31
 80081d8:	d403      	bmi.n	80081e2 <__lo0bits+0x4e>
 80081da:	085b      	lsrs	r3, r3, #1
 80081dc:	f102 0201 	add.w	r2, r2, #1
 80081e0:	d003      	beq.n	80081ea <__lo0bits+0x56>
 80081e2:	6003      	str	r3, [r0, #0]
 80081e4:	e7e5      	b.n	80081b2 <__lo0bits+0x1e>
 80081e6:	2200      	movs	r2, #0
 80081e8:	e7e3      	b.n	80081b2 <__lo0bits+0x1e>
 80081ea:	2220      	movs	r2, #32
 80081ec:	e7e1      	b.n	80081b2 <__lo0bits+0x1e>
	...

080081f0 <__i2b>:
 80081f0:	b510      	push	{r4, lr}
 80081f2:	460c      	mov	r4, r1
 80081f4:	2101      	movs	r1, #1
 80081f6:	f7ff ff05 	bl	8008004 <_Balloc>
 80081fa:	4602      	mov	r2, r0
 80081fc:	b928      	cbnz	r0, 800820a <__i2b+0x1a>
 80081fe:	4b05      	ldr	r3, [pc, #20]	; (8008214 <__i2b+0x24>)
 8008200:	4805      	ldr	r0, [pc, #20]	; (8008218 <__i2b+0x28>)
 8008202:	f240 1145 	movw	r1, #325	; 0x145
 8008206:	f000 fcb7 	bl	8008b78 <__assert_func>
 800820a:	2301      	movs	r3, #1
 800820c:	6144      	str	r4, [r0, #20]
 800820e:	6103      	str	r3, [r0, #16]
 8008210:	bd10      	pop	{r4, pc}
 8008212:	bf00      	nop
 8008214:	08009340 	.word	0x08009340
 8008218:	08009351 	.word	0x08009351

0800821c <__multiply>:
 800821c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008220:	4691      	mov	r9, r2
 8008222:	690a      	ldr	r2, [r1, #16]
 8008224:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008228:	429a      	cmp	r2, r3
 800822a:	bfb8      	it	lt
 800822c:	460b      	movlt	r3, r1
 800822e:	460c      	mov	r4, r1
 8008230:	bfbc      	itt	lt
 8008232:	464c      	movlt	r4, r9
 8008234:	4699      	movlt	r9, r3
 8008236:	6927      	ldr	r7, [r4, #16]
 8008238:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800823c:	68a3      	ldr	r3, [r4, #8]
 800823e:	6861      	ldr	r1, [r4, #4]
 8008240:	eb07 060a 	add.w	r6, r7, sl
 8008244:	42b3      	cmp	r3, r6
 8008246:	b085      	sub	sp, #20
 8008248:	bfb8      	it	lt
 800824a:	3101      	addlt	r1, #1
 800824c:	f7ff feda 	bl	8008004 <_Balloc>
 8008250:	b930      	cbnz	r0, 8008260 <__multiply+0x44>
 8008252:	4602      	mov	r2, r0
 8008254:	4b44      	ldr	r3, [pc, #272]	; (8008368 <__multiply+0x14c>)
 8008256:	4845      	ldr	r0, [pc, #276]	; (800836c <__multiply+0x150>)
 8008258:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800825c:	f000 fc8c 	bl	8008b78 <__assert_func>
 8008260:	f100 0514 	add.w	r5, r0, #20
 8008264:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008268:	462b      	mov	r3, r5
 800826a:	2200      	movs	r2, #0
 800826c:	4543      	cmp	r3, r8
 800826e:	d321      	bcc.n	80082b4 <__multiply+0x98>
 8008270:	f104 0314 	add.w	r3, r4, #20
 8008274:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008278:	f109 0314 	add.w	r3, r9, #20
 800827c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008280:	9202      	str	r2, [sp, #8]
 8008282:	1b3a      	subs	r2, r7, r4
 8008284:	3a15      	subs	r2, #21
 8008286:	f022 0203 	bic.w	r2, r2, #3
 800828a:	3204      	adds	r2, #4
 800828c:	f104 0115 	add.w	r1, r4, #21
 8008290:	428f      	cmp	r7, r1
 8008292:	bf38      	it	cc
 8008294:	2204      	movcc	r2, #4
 8008296:	9201      	str	r2, [sp, #4]
 8008298:	9a02      	ldr	r2, [sp, #8]
 800829a:	9303      	str	r3, [sp, #12]
 800829c:	429a      	cmp	r2, r3
 800829e:	d80c      	bhi.n	80082ba <__multiply+0x9e>
 80082a0:	2e00      	cmp	r6, #0
 80082a2:	dd03      	ble.n	80082ac <__multiply+0x90>
 80082a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d05b      	beq.n	8008364 <__multiply+0x148>
 80082ac:	6106      	str	r6, [r0, #16]
 80082ae:	b005      	add	sp, #20
 80082b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b4:	f843 2b04 	str.w	r2, [r3], #4
 80082b8:	e7d8      	b.n	800826c <__multiply+0x50>
 80082ba:	f8b3 a000 	ldrh.w	sl, [r3]
 80082be:	f1ba 0f00 	cmp.w	sl, #0
 80082c2:	d024      	beq.n	800830e <__multiply+0xf2>
 80082c4:	f104 0e14 	add.w	lr, r4, #20
 80082c8:	46a9      	mov	r9, r5
 80082ca:	f04f 0c00 	mov.w	ip, #0
 80082ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 80082d2:	f8d9 1000 	ldr.w	r1, [r9]
 80082d6:	fa1f fb82 	uxth.w	fp, r2
 80082da:	b289      	uxth	r1, r1
 80082dc:	fb0a 110b 	mla	r1, sl, fp, r1
 80082e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80082e4:	f8d9 2000 	ldr.w	r2, [r9]
 80082e8:	4461      	add	r1, ip
 80082ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082ee:	fb0a c20b 	mla	r2, sl, fp, ip
 80082f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80082f6:	b289      	uxth	r1, r1
 80082f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082fc:	4577      	cmp	r7, lr
 80082fe:	f849 1b04 	str.w	r1, [r9], #4
 8008302:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008306:	d8e2      	bhi.n	80082ce <__multiply+0xb2>
 8008308:	9a01      	ldr	r2, [sp, #4]
 800830a:	f845 c002 	str.w	ip, [r5, r2]
 800830e:	9a03      	ldr	r2, [sp, #12]
 8008310:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008314:	3304      	adds	r3, #4
 8008316:	f1b9 0f00 	cmp.w	r9, #0
 800831a:	d021      	beq.n	8008360 <__multiply+0x144>
 800831c:	6829      	ldr	r1, [r5, #0]
 800831e:	f104 0c14 	add.w	ip, r4, #20
 8008322:	46ae      	mov	lr, r5
 8008324:	f04f 0a00 	mov.w	sl, #0
 8008328:	f8bc b000 	ldrh.w	fp, [ip]
 800832c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008330:	fb09 220b 	mla	r2, r9, fp, r2
 8008334:	4452      	add	r2, sl
 8008336:	b289      	uxth	r1, r1
 8008338:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800833c:	f84e 1b04 	str.w	r1, [lr], #4
 8008340:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008344:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008348:	f8be 1000 	ldrh.w	r1, [lr]
 800834c:	fb09 110a 	mla	r1, r9, sl, r1
 8008350:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008354:	4567      	cmp	r7, ip
 8008356:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800835a:	d8e5      	bhi.n	8008328 <__multiply+0x10c>
 800835c:	9a01      	ldr	r2, [sp, #4]
 800835e:	50a9      	str	r1, [r5, r2]
 8008360:	3504      	adds	r5, #4
 8008362:	e799      	b.n	8008298 <__multiply+0x7c>
 8008364:	3e01      	subs	r6, #1
 8008366:	e79b      	b.n	80082a0 <__multiply+0x84>
 8008368:	08009340 	.word	0x08009340
 800836c:	08009351 	.word	0x08009351

08008370 <__pow5mult>:
 8008370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008374:	4615      	mov	r5, r2
 8008376:	f012 0203 	ands.w	r2, r2, #3
 800837a:	4606      	mov	r6, r0
 800837c:	460f      	mov	r7, r1
 800837e:	d007      	beq.n	8008390 <__pow5mult+0x20>
 8008380:	4c25      	ldr	r4, [pc, #148]	; (8008418 <__pow5mult+0xa8>)
 8008382:	3a01      	subs	r2, #1
 8008384:	2300      	movs	r3, #0
 8008386:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800838a:	f7ff fe9d 	bl	80080c8 <__multadd>
 800838e:	4607      	mov	r7, r0
 8008390:	10ad      	asrs	r5, r5, #2
 8008392:	d03d      	beq.n	8008410 <__pow5mult+0xa0>
 8008394:	69f4      	ldr	r4, [r6, #28]
 8008396:	b97c      	cbnz	r4, 80083b8 <__pow5mult+0x48>
 8008398:	2010      	movs	r0, #16
 800839a:	f7ff fd7f 	bl	8007e9c <malloc>
 800839e:	4602      	mov	r2, r0
 80083a0:	61f0      	str	r0, [r6, #28]
 80083a2:	b928      	cbnz	r0, 80083b0 <__pow5mult+0x40>
 80083a4:	4b1d      	ldr	r3, [pc, #116]	; (800841c <__pow5mult+0xac>)
 80083a6:	481e      	ldr	r0, [pc, #120]	; (8008420 <__pow5mult+0xb0>)
 80083a8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80083ac:	f000 fbe4 	bl	8008b78 <__assert_func>
 80083b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80083b4:	6004      	str	r4, [r0, #0]
 80083b6:	60c4      	str	r4, [r0, #12]
 80083b8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80083bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80083c0:	b94c      	cbnz	r4, 80083d6 <__pow5mult+0x66>
 80083c2:	f240 2171 	movw	r1, #625	; 0x271
 80083c6:	4630      	mov	r0, r6
 80083c8:	f7ff ff12 	bl	80081f0 <__i2b>
 80083cc:	2300      	movs	r3, #0
 80083ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80083d2:	4604      	mov	r4, r0
 80083d4:	6003      	str	r3, [r0, #0]
 80083d6:	f04f 0900 	mov.w	r9, #0
 80083da:	07eb      	lsls	r3, r5, #31
 80083dc:	d50a      	bpl.n	80083f4 <__pow5mult+0x84>
 80083de:	4639      	mov	r1, r7
 80083e0:	4622      	mov	r2, r4
 80083e2:	4630      	mov	r0, r6
 80083e4:	f7ff ff1a 	bl	800821c <__multiply>
 80083e8:	4639      	mov	r1, r7
 80083ea:	4680      	mov	r8, r0
 80083ec:	4630      	mov	r0, r6
 80083ee:	f7ff fe49 	bl	8008084 <_Bfree>
 80083f2:	4647      	mov	r7, r8
 80083f4:	106d      	asrs	r5, r5, #1
 80083f6:	d00b      	beq.n	8008410 <__pow5mult+0xa0>
 80083f8:	6820      	ldr	r0, [r4, #0]
 80083fa:	b938      	cbnz	r0, 800840c <__pow5mult+0x9c>
 80083fc:	4622      	mov	r2, r4
 80083fe:	4621      	mov	r1, r4
 8008400:	4630      	mov	r0, r6
 8008402:	f7ff ff0b 	bl	800821c <__multiply>
 8008406:	6020      	str	r0, [r4, #0]
 8008408:	f8c0 9000 	str.w	r9, [r0]
 800840c:	4604      	mov	r4, r0
 800840e:	e7e4      	b.n	80083da <__pow5mult+0x6a>
 8008410:	4638      	mov	r0, r7
 8008412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008416:	bf00      	nop
 8008418:	080094a0 	.word	0x080094a0
 800841c:	080092d1 	.word	0x080092d1
 8008420:	08009351 	.word	0x08009351

08008424 <__lshift>:
 8008424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008428:	460c      	mov	r4, r1
 800842a:	6849      	ldr	r1, [r1, #4]
 800842c:	6923      	ldr	r3, [r4, #16]
 800842e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008432:	68a3      	ldr	r3, [r4, #8]
 8008434:	4607      	mov	r7, r0
 8008436:	4691      	mov	r9, r2
 8008438:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800843c:	f108 0601 	add.w	r6, r8, #1
 8008440:	42b3      	cmp	r3, r6
 8008442:	db0b      	blt.n	800845c <__lshift+0x38>
 8008444:	4638      	mov	r0, r7
 8008446:	f7ff fddd 	bl	8008004 <_Balloc>
 800844a:	4605      	mov	r5, r0
 800844c:	b948      	cbnz	r0, 8008462 <__lshift+0x3e>
 800844e:	4602      	mov	r2, r0
 8008450:	4b28      	ldr	r3, [pc, #160]	; (80084f4 <__lshift+0xd0>)
 8008452:	4829      	ldr	r0, [pc, #164]	; (80084f8 <__lshift+0xd4>)
 8008454:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008458:	f000 fb8e 	bl	8008b78 <__assert_func>
 800845c:	3101      	adds	r1, #1
 800845e:	005b      	lsls	r3, r3, #1
 8008460:	e7ee      	b.n	8008440 <__lshift+0x1c>
 8008462:	2300      	movs	r3, #0
 8008464:	f100 0114 	add.w	r1, r0, #20
 8008468:	f100 0210 	add.w	r2, r0, #16
 800846c:	4618      	mov	r0, r3
 800846e:	4553      	cmp	r3, sl
 8008470:	db33      	blt.n	80084da <__lshift+0xb6>
 8008472:	6920      	ldr	r0, [r4, #16]
 8008474:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008478:	f104 0314 	add.w	r3, r4, #20
 800847c:	f019 091f 	ands.w	r9, r9, #31
 8008480:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008484:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008488:	d02b      	beq.n	80084e2 <__lshift+0xbe>
 800848a:	f1c9 0e20 	rsb	lr, r9, #32
 800848e:	468a      	mov	sl, r1
 8008490:	2200      	movs	r2, #0
 8008492:	6818      	ldr	r0, [r3, #0]
 8008494:	fa00 f009 	lsl.w	r0, r0, r9
 8008498:	4310      	orrs	r0, r2
 800849a:	f84a 0b04 	str.w	r0, [sl], #4
 800849e:	f853 2b04 	ldr.w	r2, [r3], #4
 80084a2:	459c      	cmp	ip, r3
 80084a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80084a8:	d8f3      	bhi.n	8008492 <__lshift+0x6e>
 80084aa:	ebac 0304 	sub.w	r3, ip, r4
 80084ae:	3b15      	subs	r3, #21
 80084b0:	f023 0303 	bic.w	r3, r3, #3
 80084b4:	3304      	adds	r3, #4
 80084b6:	f104 0015 	add.w	r0, r4, #21
 80084ba:	4584      	cmp	ip, r0
 80084bc:	bf38      	it	cc
 80084be:	2304      	movcc	r3, #4
 80084c0:	50ca      	str	r2, [r1, r3]
 80084c2:	b10a      	cbz	r2, 80084c8 <__lshift+0xa4>
 80084c4:	f108 0602 	add.w	r6, r8, #2
 80084c8:	3e01      	subs	r6, #1
 80084ca:	4638      	mov	r0, r7
 80084cc:	612e      	str	r6, [r5, #16]
 80084ce:	4621      	mov	r1, r4
 80084d0:	f7ff fdd8 	bl	8008084 <_Bfree>
 80084d4:	4628      	mov	r0, r5
 80084d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084da:	f842 0f04 	str.w	r0, [r2, #4]!
 80084de:	3301      	adds	r3, #1
 80084e0:	e7c5      	b.n	800846e <__lshift+0x4a>
 80084e2:	3904      	subs	r1, #4
 80084e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80084e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80084ec:	459c      	cmp	ip, r3
 80084ee:	d8f9      	bhi.n	80084e4 <__lshift+0xc0>
 80084f0:	e7ea      	b.n	80084c8 <__lshift+0xa4>
 80084f2:	bf00      	nop
 80084f4:	08009340 	.word	0x08009340
 80084f8:	08009351 	.word	0x08009351

080084fc <__mcmp>:
 80084fc:	b530      	push	{r4, r5, lr}
 80084fe:	6902      	ldr	r2, [r0, #16]
 8008500:	690c      	ldr	r4, [r1, #16]
 8008502:	1b12      	subs	r2, r2, r4
 8008504:	d10e      	bne.n	8008524 <__mcmp+0x28>
 8008506:	f100 0314 	add.w	r3, r0, #20
 800850a:	3114      	adds	r1, #20
 800850c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008510:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008514:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008518:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800851c:	42a5      	cmp	r5, r4
 800851e:	d003      	beq.n	8008528 <__mcmp+0x2c>
 8008520:	d305      	bcc.n	800852e <__mcmp+0x32>
 8008522:	2201      	movs	r2, #1
 8008524:	4610      	mov	r0, r2
 8008526:	bd30      	pop	{r4, r5, pc}
 8008528:	4283      	cmp	r3, r0
 800852a:	d3f3      	bcc.n	8008514 <__mcmp+0x18>
 800852c:	e7fa      	b.n	8008524 <__mcmp+0x28>
 800852e:	f04f 32ff 	mov.w	r2, #4294967295
 8008532:	e7f7      	b.n	8008524 <__mcmp+0x28>

08008534 <__mdiff>:
 8008534:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008538:	460c      	mov	r4, r1
 800853a:	4606      	mov	r6, r0
 800853c:	4611      	mov	r1, r2
 800853e:	4620      	mov	r0, r4
 8008540:	4690      	mov	r8, r2
 8008542:	f7ff ffdb 	bl	80084fc <__mcmp>
 8008546:	1e05      	subs	r5, r0, #0
 8008548:	d110      	bne.n	800856c <__mdiff+0x38>
 800854a:	4629      	mov	r1, r5
 800854c:	4630      	mov	r0, r6
 800854e:	f7ff fd59 	bl	8008004 <_Balloc>
 8008552:	b930      	cbnz	r0, 8008562 <__mdiff+0x2e>
 8008554:	4b3a      	ldr	r3, [pc, #232]	; (8008640 <__mdiff+0x10c>)
 8008556:	4602      	mov	r2, r0
 8008558:	f240 2137 	movw	r1, #567	; 0x237
 800855c:	4839      	ldr	r0, [pc, #228]	; (8008644 <__mdiff+0x110>)
 800855e:	f000 fb0b 	bl	8008b78 <__assert_func>
 8008562:	2301      	movs	r3, #1
 8008564:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008568:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800856c:	bfa4      	itt	ge
 800856e:	4643      	movge	r3, r8
 8008570:	46a0      	movge	r8, r4
 8008572:	4630      	mov	r0, r6
 8008574:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008578:	bfa6      	itte	ge
 800857a:	461c      	movge	r4, r3
 800857c:	2500      	movge	r5, #0
 800857e:	2501      	movlt	r5, #1
 8008580:	f7ff fd40 	bl	8008004 <_Balloc>
 8008584:	b920      	cbnz	r0, 8008590 <__mdiff+0x5c>
 8008586:	4b2e      	ldr	r3, [pc, #184]	; (8008640 <__mdiff+0x10c>)
 8008588:	4602      	mov	r2, r0
 800858a:	f240 2145 	movw	r1, #581	; 0x245
 800858e:	e7e5      	b.n	800855c <__mdiff+0x28>
 8008590:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008594:	6926      	ldr	r6, [r4, #16]
 8008596:	60c5      	str	r5, [r0, #12]
 8008598:	f104 0914 	add.w	r9, r4, #20
 800859c:	f108 0514 	add.w	r5, r8, #20
 80085a0:	f100 0e14 	add.w	lr, r0, #20
 80085a4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80085a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80085ac:	f108 0210 	add.w	r2, r8, #16
 80085b0:	46f2      	mov	sl, lr
 80085b2:	2100      	movs	r1, #0
 80085b4:	f859 3b04 	ldr.w	r3, [r9], #4
 80085b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80085bc:	fa11 f88b 	uxtah	r8, r1, fp
 80085c0:	b299      	uxth	r1, r3
 80085c2:	0c1b      	lsrs	r3, r3, #16
 80085c4:	eba8 0801 	sub.w	r8, r8, r1
 80085c8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80085cc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80085d0:	fa1f f888 	uxth.w	r8, r8
 80085d4:	1419      	asrs	r1, r3, #16
 80085d6:	454e      	cmp	r6, r9
 80085d8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80085dc:	f84a 3b04 	str.w	r3, [sl], #4
 80085e0:	d8e8      	bhi.n	80085b4 <__mdiff+0x80>
 80085e2:	1b33      	subs	r3, r6, r4
 80085e4:	3b15      	subs	r3, #21
 80085e6:	f023 0303 	bic.w	r3, r3, #3
 80085ea:	3304      	adds	r3, #4
 80085ec:	3415      	adds	r4, #21
 80085ee:	42a6      	cmp	r6, r4
 80085f0:	bf38      	it	cc
 80085f2:	2304      	movcc	r3, #4
 80085f4:	441d      	add	r5, r3
 80085f6:	4473      	add	r3, lr
 80085f8:	469e      	mov	lr, r3
 80085fa:	462e      	mov	r6, r5
 80085fc:	4566      	cmp	r6, ip
 80085fe:	d30e      	bcc.n	800861e <__mdiff+0xea>
 8008600:	f10c 0203 	add.w	r2, ip, #3
 8008604:	1b52      	subs	r2, r2, r5
 8008606:	f022 0203 	bic.w	r2, r2, #3
 800860a:	3d03      	subs	r5, #3
 800860c:	45ac      	cmp	ip, r5
 800860e:	bf38      	it	cc
 8008610:	2200      	movcc	r2, #0
 8008612:	4413      	add	r3, r2
 8008614:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008618:	b17a      	cbz	r2, 800863a <__mdiff+0x106>
 800861a:	6107      	str	r7, [r0, #16]
 800861c:	e7a4      	b.n	8008568 <__mdiff+0x34>
 800861e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008622:	fa11 f288 	uxtah	r2, r1, r8
 8008626:	1414      	asrs	r4, r2, #16
 8008628:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800862c:	b292      	uxth	r2, r2
 800862e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008632:	f84e 2b04 	str.w	r2, [lr], #4
 8008636:	1421      	asrs	r1, r4, #16
 8008638:	e7e0      	b.n	80085fc <__mdiff+0xc8>
 800863a:	3f01      	subs	r7, #1
 800863c:	e7ea      	b.n	8008614 <__mdiff+0xe0>
 800863e:	bf00      	nop
 8008640:	08009340 	.word	0x08009340
 8008644:	08009351 	.word	0x08009351

08008648 <__d2b>:
 8008648:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800864c:	460f      	mov	r7, r1
 800864e:	2101      	movs	r1, #1
 8008650:	ec59 8b10 	vmov	r8, r9, d0
 8008654:	4616      	mov	r6, r2
 8008656:	f7ff fcd5 	bl	8008004 <_Balloc>
 800865a:	4604      	mov	r4, r0
 800865c:	b930      	cbnz	r0, 800866c <__d2b+0x24>
 800865e:	4602      	mov	r2, r0
 8008660:	4b24      	ldr	r3, [pc, #144]	; (80086f4 <__d2b+0xac>)
 8008662:	4825      	ldr	r0, [pc, #148]	; (80086f8 <__d2b+0xb0>)
 8008664:	f240 310f 	movw	r1, #783	; 0x30f
 8008668:	f000 fa86 	bl	8008b78 <__assert_func>
 800866c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008670:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008674:	bb2d      	cbnz	r5, 80086c2 <__d2b+0x7a>
 8008676:	9301      	str	r3, [sp, #4]
 8008678:	f1b8 0300 	subs.w	r3, r8, #0
 800867c:	d026      	beq.n	80086cc <__d2b+0x84>
 800867e:	4668      	mov	r0, sp
 8008680:	9300      	str	r3, [sp, #0]
 8008682:	f7ff fd87 	bl	8008194 <__lo0bits>
 8008686:	e9dd 1200 	ldrd	r1, r2, [sp]
 800868a:	b1e8      	cbz	r0, 80086c8 <__d2b+0x80>
 800868c:	f1c0 0320 	rsb	r3, r0, #32
 8008690:	fa02 f303 	lsl.w	r3, r2, r3
 8008694:	430b      	orrs	r3, r1
 8008696:	40c2      	lsrs	r2, r0
 8008698:	6163      	str	r3, [r4, #20]
 800869a:	9201      	str	r2, [sp, #4]
 800869c:	9b01      	ldr	r3, [sp, #4]
 800869e:	61a3      	str	r3, [r4, #24]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	bf14      	ite	ne
 80086a4:	2202      	movne	r2, #2
 80086a6:	2201      	moveq	r2, #1
 80086a8:	6122      	str	r2, [r4, #16]
 80086aa:	b1bd      	cbz	r5, 80086dc <__d2b+0x94>
 80086ac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80086b0:	4405      	add	r5, r0
 80086b2:	603d      	str	r5, [r7, #0]
 80086b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80086b8:	6030      	str	r0, [r6, #0]
 80086ba:	4620      	mov	r0, r4
 80086bc:	b003      	add	sp, #12
 80086be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80086c6:	e7d6      	b.n	8008676 <__d2b+0x2e>
 80086c8:	6161      	str	r1, [r4, #20]
 80086ca:	e7e7      	b.n	800869c <__d2b+0x54>
 80086cc:	a801      	add	r0, sp, #4
 80086ce:	f7ff fd61 	bl	8008194 <__lo0bits>
 80086d2:	9b01      	ldr	r3, [sp, #4]
 80086d4:	6163      	str	r3, [r4, #20]
 80086d6:	3020      	adds	r0, #32
 80086d8:	2201      	movs	r2, #1
 80086da:	e7e5      	b.n	80086a8 <__d2b+0x60>
 80086dc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80086e0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80086e4:	6038      	str	r0, [r7, #0]
 80086e6:	6918      	ldr	r0, [r3, #16]
 80086e8:	f7ff fd34 	bl	8008154 <__hi0bits>
 80086ec:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80086f0:	e7e2      	b.n	80086b8 <__d2b+0x70>
 80086f2:	bf00      	nop
 80086f4:	08009340 	.word	0x08009340
 80086f8:	08009351 	.word	0x08009351

080086fc <__ssputs_r>:
 80086fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008700:	688e      	ldr	r6, [r1, #8]
 8008702:	461f      	mov	r7, r3
 8008704:	42be      	cmp	r6, r7
 8008706:	680b      	ldr	r3, [r1, #0]
 8008708:	4682      	mov	sl, r0
 800870a:	460c      	mov	r4, r1
 800870c:	4690      	mov	r8, r2
 800870e:	d82c      	bhi.n	800876a <__ssputs_r+0x6e>
 8008710:	898a      	ldrh	r2, [r1, #12]
 8008712:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008716:	d026      	beq.n	8008766 <__ssputs_r+0x6a>
 8008718:	6965      	ldr	r5, [r4, #20]
 800871a:	6909      	ldr	r1, [r1, #16]
 800871c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008720:	eba3 0901 	sub.w	r9, r3, r1
 8008724:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008728:	1c7b      	adds	r3, r7, #1
 800872a:	444b      	add	r3, r9
 800872c:	106d      	asrs	r5, r5, #1
 800872e:	429d      	cmp	r5, r3
 8008730:	bf38      	it	cc
 8008732:	461d      	movcc	r5, r3
 8008734:	0553      	lsls	r3, r2, #21
 8008736:	d527      	bpl.n	8008788 <__ssputs_r+0x8c>
 8008738:	4629      	mov	r1, r5
 800873a:	f7ff fbd7 	bl	8007eec <_malloc_r>
 800873e:	4606      	mov	r6, r0
 8008740:	b360      	cbz	r0, 800879c <__ssputs_r+0xa0>
 8008742:	6921      	ldr	r1, [r4, #16]
 8008744:	464a      	mov	r2, r9
 8008746:	f000 fa09 	bl	8008b5c <memcpy>
 800874a:	89a3      	ldrh	r3, [r4, #12]
 800874c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008754:	81a3      	strh	r3, [r4, #12]
 8008756:	6126      	str	r6, [r4, #16]
 8008758:	6165      	str	r5, [r4, #20]
 800875a:	444e      	add	r6, r9
 800875c:	eba5 0509 	sub.w	r5, r5, r9
 8008760:	6026      	str	r6, [r4, #0]
 8008762:	60a5      	str	r5, [r4, #8]
 8008764:	463e      	mov	r6, r7
 8008766:	42be      	cmp	r6, r7
 8008768:	d900      	bls.n	800876c <__ssputs_r+0x70>
 800876a:	463e      	mov	r6, r7
 800876c:	6820      	ldr	r0, [r4, #0]
 800876e:	4632      	mov	r2, r6
 8008770:	4641      	mov	r1, r8
 8008772:	f000 f9c9 	bl	8008b08 <memmove>
 8008776:	68a3      	ldr	r3, [r4, #8]
 8008778:	1b9b      	subs	r3, r3, r6
 800877a:	60a3      	str	r3, [r4, #8]
 800877c:	6823      	ldr	r3, [r4, #0]
 800877e:	4433      	add	r3, r6
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	2000      	movs	r0, #0
 8008784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008788:	462a      	mov	r2, r5
 800878a:	f000 fa3b 	bl	8008c04 <_realloc_r>
 800878e:	4606      	mov	r6, r0
 8008790:	2800      	cmp	r0, #0
 8008792:	d1e0      	bne.n	8008756 <__ssputs_r+0x5a>
 8008794:	6921      	ldr	r1, [r4, #16]
 8008796:	4650      	mov	r0, sl
 8008798:	f7ff fb34 	bl	8007e04 <_free_r>
 800879c:	230c      	movs	r3, #12
 800879e:	f8ca 3000 	str.w	r3, [sl]
 80087a2:	89a3      	ldrh	r3, [r4, #12]
 80087a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087a8:	81a3      	strh	r3, [r4, #12]
 80087aa:	f04f 30ff 	mov.w	r0, #4294967295
 80087ae:	e7e9      	b.n	8008784 <__ssputs_r+0x88>

080087b0 <_svfiprintf_r>:
 80087b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b4:	4698      	mov	r8, r3
 80087b6:	898b      	ldrh	r3, [r1, #12]
 80087b8:	061b      	lsls	r3, r3, #24
 80087ba:	b09d      	sub	sp, #116	; 0x74
 80087bc:	4607      	mov	r7, r0
 80087be:	460d      	mov	r5, r1
 80087c0:	4614      	mov	r4, r2
 80087c2:	d50e      	bpl.n	80087e2 <_svfiprintf_r+0x32>
 80087c4:	690b      	ldr	r3, [r1, #16]
 80087c6:	b963      	cbnz	r3, 80087e2 <_svfiprintf_r+0x32>
 80087c8:	2140      	movs	r1, #64	; 0x40
 80087ca:	f7ff fb8f 	bl	8007eec <_malloc_r>
 80087ce:	6028      	str	r0, [r5, #0]
 80087d0:	6128      	str	r0, [r5, #16]
 80087d2:	b920      	cbnz	r0, 80087de <_svfiprintf_r+0x2e>
 80087d4:	230c      	movs	r3, #12
 80087d6:	603b      	str	r3, [r7, #0]
 80087d8:	f04f 30ff 	mov.w	r0, #4294967295
 80087dc:	e0d0      	b.n	8008980 <_svfiprintf_r+0x1d0>
 80087de:	2340      	movs	r3, #64	; 0x40
 80087e0:	616b      	str	r3, [r5, #20]
 80087e2:	2300      	movs	r3, #0
 80087e4:	9309      	str	r3, [sp, #36]	; 0x24
 80087e6:	2320      	movs	r3, #32
 80087e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80087f0:	2330      	movs	r3, #48	; 0x30
 80087f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008998 <_svfiprintf_r+0x1e8>
 80087f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087fa:	f04f 0901 	mov.w	r9, #1
 80087fe:	4623      	mov	r3, r4
 8008800:	469a      	mov	sl, r3
 8008802:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008806:	b10a      	cbz	r2, 800880c <_svfiprintf_r+0x5c>
 8008808:	2a25      	cmp	r2, #37	; 0x25
 800880a:	d1f9      	bne.n	8008800 <_svfiprintf_r+0x50>
 800880c:	ebba 0b04 	subs.w	fp, sl, r4
 8008810:	d00b      	beq.n	800882a <_svfiprintf_r+0x7a>
 8008812:	465b      	mov	r3, fp
 8008814:	4622      	mov	r2, r4
 8008816:	4629      	mov	r1, r5
 8008818:	4638      	mov	r0, r7
 800881a:	f7ff ff6f 	bl	80086fc <__ssputs_r>
 800881e:	3001      	adds	r0, #1
 8008820:	f000 80a9 	beq.w	8008976 <_svfiprintf_r+0x1c6>
 8008824:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008826:	445a      	add	r2, fp
 8008828:	9209      	str	r2, [sp, #36]	; 0x24
 800882a:	f89a 3000 	ldrb.w	r3, [sl]
 800882e:	2b00      	cmp	r3, #0
 8008830:	f000 80a1 	beq.w	8008976 <_svfiprintf_r+0x1c6>
 8008834:	2300      	movs	r3, #0
 8008836:	f04f 32ff 	mov.w	r2, #4294967295
 800883a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800883e:	f10a 0a01 	add.w	sl, sl, #1
 8008842:	9304      	str	r3, [sp, #16]
 8008844:	9307      	str	r3, [sp, #28]
 8008846:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800884a:	931a      	str	r3, [sp, #104]	; 0x68
 800884c:	4654      	mov	r4, sl
 800884e:	2205      	movs	r2, #5
 8008850:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008854:	4850      	ldr	r0, [pc, #320]	; (8008998 <_svfiprintf_r+0x1e8>)
 8008856:	f7f7 fcbb 	bl	80001d0 <memchr>
 800885a:	9a04      	ldr	r2, [sp, #16]
 800885c:	b9d8      	cbnz	r0, 8008896 <_svfiprintf_r+0xe6>
 800885e:	06d0      	lsls	r0, r2, #27
 8008860:	bf44      	itt	mi
 8008862:	2320      	movmi	r3, #32
 8008864:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008868:	0711      	lsls	r1, r2, #28
 800886a:	bf44      	itt	mi
 800886c:	232b      	movmi	r3, #43	; 0x2b
 800886e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008872:	f89a 3000 	ldrb.w	r3, [sl]
 8008876:	2b2a      	cmp	r3, #42	; 0x2a
 8008878:	d015      	beq.n	80088a6 <_svfiprintf_r+0xf6>
 800887a:	9a07      	ldr	r2, [sp, #28]
 800887c:	4654      	mov	r4, sl
 800887e:	2000      	movs	r0, #0
 8008880:	f04f 0c0a 	mov.w	ip, #10
 8008884:	4621      	mov	r1, r4
 8008886:	f811 3b01 	ldrb.w	r3, [r1], #1
 800888a:	3b30      	subs	r3, #48	; 0x30
 800888c:	2b09      	cmp	r3, #9
 800888e:	d94d      	bls.n	800892c <_svfiprintf_r+0x17c>
 8008890:	b1b0      	cbz	r0, 80088c0 <_svfiprintf_r+0x110>
 8008892:	9207      	str	r2, [sp, #28]
 8008894:	e014      	b.n	80088c0 <_svfiprintf_r+0x110>
 8008896:	eba0 0308 	sub.w	r3, r0, r8
 800889a:	fa09 f303 	lsl.w	r3, r9, r3
 800889e:	4313      	orrs	r3, r2
 80088a0:	9304      	str	r3, [sp, #16]
 80088a2:	46a2      	mov	sl, r4
 80088a4:	e7d2      	b.n	800884c <_svfiprintf_r+0x9c>
 80088a6:	9b03      	ldr	r3, [sp, #12]
 80088a8:	1d19      	adds	r1, r3, #4
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	9103      	str	r1, [sp, #12]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	bfbb      	ittet	lt
 80088b2:	425b      	neglt	r3, r3
 80088b4:	f042 0202 	orrlt.w	r2, r2, #2
 80088b8:	9307      	strge	r3, [sp, #28]
 80088ba:	9307      	strlt	r3, [sp, #28]
 80088bc:	bfb8      	it	lt
 80088be:	9204      	strlt	r2, [sp, #16]
 80088c0:	7823      	ldrb	r3, [r4, #0]
 80088c2:	2b2e      	cmp	r3, #46	; 0x2e
 80088c4:	d10c      	bne.n	80088e0 <_svfiprintf_r+0x130>
 80088c6:	7863      	ldrb	r3, [r4, #1]
 80088c8:	2b2a      	cmp	r3, #42	; 0x2a
 80088ca:	d134      	bne.n	8008936 <_svfiprintf_r+0x186>
 80088cc:	9b03      	ldr	r3, [sp, #12]
 80088ce:	1d1a      	adds	r2, r3, #4
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	9203      	str	r2, [sp, #12]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	bfb8      	it	lt
 80088d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80088dc:	3402      	adds	r4, #2
 80088de:	9305      	str	r3, [sp, #20]
 80088e0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80089a8 <_svfiprintf_r+0x1f8>
 80088e4:	7821      	ldrb	r1, [r4, #0]
 80088e6:	2203      	movs	r2, #3
 80088e8:	4650      	mov	r0, sl
 80088ea:	f7f7 fc71 	bl	80001d0 <memchr>
 80088ee:	b138      	cbz	r0, 8008900 <_svfiprintf_r+0x150>
 80088f0:	9b04      	ldr	r3, [sp, #16]
 80088f2:	eba0 000a 	sub.w	r0, r0, sl
 80088f6:	2240      	movs	r2, #64	; 0x40
 80088f8:	4082      	lsls	r2, r0
 80088fa:	4313      	orrs	r3, r2
 80088fc:	3401      	adds	r4, #1
 80088fe:	9304      	str	r3, [sp, #16]
 8008900:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008904:	4825      	ldr	r0, [pc, #148]	; (800899c <_svfiprintf_r+0x1ec>)
 8008906:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800890a:	2206      	movs	r2, #6
 800890c:	f7f7 fc60 	bl	80001d0 <memchr>
 8008910:	2800      	cmp	r0, #0
 8008912:	d038      	beq.n	8008986 <_svfiprintf_r+0x1d6>
 8008914:	4b22      	ldr	r3, [pc, #136]	; (80089a0 <_svfiprintf_r+0x1f0>)
 8008916:	bb1b      	cbnz	r3, 8008960 <_svfiprintf_r+0x1b0>
 8008918:	9b03      	ldr	r3, [sp, #12]
 800891a:	3307      	adds	r3, #7
 800891c:	f023 0307 	bic.w	r3, r3, #7
 8008920:	3308      	adds	r3, #8
 8008922:	9303      	str	r3, [sp, #12]
 8008924:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008926:	4433      	add	r3, r6
 8008928:	9309      	str	r3, [sp, #36]	; 0x24
 800892a:	e768      	b.n	80087fe <_svfiprintf_r+0x4e>
 800892c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008930:	460c      	mov	r4, r1
 8008932:	2001      	movs	r0, #1
 8008934:	e7a6      	b.n	8008884 <_svfiprintf_r+0xd4>
 8008936:	2300      	movs	r3, #0
 8008938:	3401      	adds	r4, #1
 800893a:	9305      	str	r3, [sp, #20]
 800893c:	4619      	mov	r1, r3
 800893e:	f04f 0c0a 	mov.w	ip, #10
 8008942:	4620      	mov	r0, r4
 8008944:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008948:	3a30      	subs	r2, #48	; 0x30
 800894a:	2a09      	cmp	r2, #9
 800894c:	d903      	bls.n	8008956 <_svfiprintf_r+0x1a6>
 800894e:	2b00      	cmp	r3, #0
 8008950:	d0c6      	beq.n	80088e0 <_svfiprintf_r+0x130>
 8008952:	9105      	str	r1, [sp, #20]
 8008954:	e7c4      	b.n	80088e0 <_svfiprintf_r+0x130>
 8008956:	fb0c 2101 	mla	r1, ip, r1, r2
 800895a:	4604      	mov	r4, r0
 800895c:	2301      	movs	r3, #1
 800895e:	e7f0      	b.n	8008942 <_svfiprintf_r+0x192>
 8008960:	ab03      	add	r3, sp, #12
 8008962:	9300      	str	r3, [sp, #0]
 8008964:	462a      	mov	r2, r5
 8008966:	4b0f      	ldr	r3, [pc, #60]	; (80089a4 <_svfiprintf_r+0x1f4>)
 8008968:	a904      	add	r1, sp, #16
 800896a:	4638      	mov	r0, r7
 800896c:	f7fd fe64 	bl	8006638 <_printf_float>
 8008970:	1c42      	adds	r2, r0, #1
 8008972:	4606      	mov	r6, r0
 8008974:	d1d6      	bne.n	8008924 <_svfiprintf_r+0x174>
 8008976:	89ab      	ldrh	r3, [r5, #12]
 8008978:	065b      	lsls	r3, r3, #25
 800897a:	f53f af2d 	bmi.w	80087d8 <_svfiprintf_r+0x28>
 800897e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008980:	b01d      	add	sp, #116	; 0x74
 8008982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008986:	ab03      	add	r3, sp, #12
 8008988:	9300      	str	r3, [sp, #0]
 800898a:	462a      	mov	r2, r5
 800898c:	4b05      	ldr	r3, [pc, #20]	; (80089a4 <_svfiprintf_r+0x1f4>)
 800898e:	a904      	add	r1, sp, #16
 8008990:	4638      	mov	r0, r7
 8008992:	f7fe f8f5 	bl	8006b80 <_printf_i>
 8008996:	e7eb      	b.n	8008970 <_svfiprintf_r+0x1c0>
 8008998:	080094ac 	.word	0x080094ac
 800899c:	080094b6 	.word	0x080094b6
 80089a0:	08006639 	.word	0x08006639
 80089a4:	080086fd 	.word	0x080086fd
 80089a8:	080094b2 	.word	0x080094b2

080089ac <__sflush_r>:
 80089ac:	898a      	ldrh	r2, [r1, #12]
 80089ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089b2:	4605      	mov	r5, r0
 80089b4:	0710      	lsls	r0, r2, #28
 80089b6:	460c      	mov	r4, r1
 80089b8:	d458      	bmi.n	8008a6c <__sflush_r+0xc0>
 80089ba:	684b      	ldr	r3, [r1, #4]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	dc05      	bgt.n	80089cc <__sflush_r+0x20>
 80089c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	dc02      	bgt.n	80089cc <__sflush_r+0x20>
 80089c6:	2000      	movs	r0, #0
 80089c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089ce:	2e00      	cmp	r6, #0
 80089d0:	d0f9      	beq.n	80089c6 <__sflush_r+0x1a>
 80089d2:	2300      	movs	r3, #0
 80089d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80089d8:	682f      	ldr	r7, [r5, #0]
 80089da:	6a21      	ldr	r1, [r4, #32]
 80089dc:	602b      	str	r3, [r5, #0]
 80089de:	d032      	beq.n	8008a46 <__sflush_r+0x9a>
 80089e0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	075a      	lsls	r2, r3, #29
 80089e6:	d505      	bpl.n	80089f4 <__sflush_r+0x48>
 80089e8:	6863      	ldr	r3, [r4, #4]
 80089ea:	1ac0      	subs	r0, r0, r3
 80089ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089ee:	b10b      	cbz	r3, 80089f4 <__sflush_r+0x48>
 80089f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089f2:	1ac0      	subs	r0, r0, r3
 80089f4:	2300      	movs	r3, #0
 80089f6:	4602      	mov	r2, r0
 80089f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089fa:	6a21      	ldr	r1, [r4, #32]
 80089fc:	4628      	mov	r0, r5
 80089fe:	47b0      	blx	r6
 8008a00:	1c43      	adds	r3, r0, #1
 8008a02:	89a3      	ldrh	r3, [r4, #12]
 8008a04:	d106      	bne.n	8008a14 <__sflush_r+0x68>
 8008a06:	6829      	ldr	r1, [r5, #0]
 8008a08:	291d      	cmp	r1, #29
 8008a0a:	d82b      	bhi.n	8008a64 <__sflush_r+0xb8>
 8008a0c:	4a29      	ldr	r2, [pc, #164]	; (8008ab4 <__sflush_r+0x108>)
 8008a0e:	410a      	asrs	r2, r1
 8008a10:	07d6      	lsls	r6, r2, #31
 8008a12:	d427      	bmi.n	8008a64 <__sflush_r+0xb8>
 8008a14:	2200      	movs	r2, #0
 8008a16:	6062      	str	r2, [r4, #4]
 8008a18:	04d9      	lsls	r1, r3, #19
 8008a1a:	6922      	ldr	r2, [r4, #16]
 8008a1c:	6022      	str	r2, [r4, #0]
 8008a1e:	d504      	bpl.n	8008a2a <__sflush_r+0x7e>
 8008a20:	1c42      	adds	r2, r0, #1
 8008a22:	d101      	bne.n	8008a28 <__sflush_r+0x7c>
 8008a24:	682b      	ldr	r3, [r5, #0]
 8008a26:	b903      	cbnz	r3, 8008a2a <__sflush_r+0x7e>
 8008a28:	6560      	str	r0, [r4, #84]	; 0x54
 8008a2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a2c:	602f      	str	r7, [r5, #0]
 8008a2e:	2900      	cmp	r1, #0
 8008a30:	d0c9      	beq.n	80089c6 <__sflush_r+0x1a>
 8008a32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a36:	4299      	cmp	r1, r3
 8008a38:	d002      	beq.n	8008a40 <__sflush_r+0x94>
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	f7ff f9e2 	bl	8007e04 <_free_r>
 8008a40:	2000      	movs	r0, #0
 8008a42:	6360      	str	r0, [r4, #52]	; 0x34
 8008a44:	e7c0      	b.n	80089c8 <__sflush_r+0x1c>
 8008a46:	2301      	movs	r3, #1
 8008a48:	4628      	mov	r0, r5
 8008a4a:	47b0      	blx	r6
 8008a4c:	1c41      	adds	r1, r0, #1
 8008a4e:	d1c8      	bne.n	80089e2 <__sflush_r+0x36>
 8008a50:	682b      	ldr	r3, [r5, #0]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d0c5      	beq.n	80089e2 <__sflush_r+0x36>
 8008a56:	2b1d      	cmp	r3, #29
 8008a58:	d001      	beq.n	8008a5e <__sflush_r+0xb2>
 8008a5a:	2b16      	cmp	r3, #22
 8008a5c:	d101      	bne.n	8008a62 <__sflush_r+0xb6>
 8008a5e:	602f      	str	r7, [r5, #0]
 8008a60:	e7b1      	b.n	80089c6 <__sflush_r+0x1a>
 8008a62:	89a3      	ldrh	r3, [r4, #12]
 8008a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a68:	81a3      	strh	r3, [r4, #12]
 8008a6a:	e7ad      	b.n	80089c8 <__sflush_r+0x1c>
 8008a6c:	690f      	ldr	r7, [r1, #16]
 8008a6e:	2f00      	cmp	r7, #0
 8008a70:	d0a9      	beq.n	80089c6 <__sflush_r+0x1a>
 8008a72:	0793      	lsls	r3, r2, #30
 8008a74:	680e      	ldr	r6, [r1, #0]
 8008a76:	bf08      	it	eq
 8008a78:	694b      	ldreq	r3, [r1, #20]
 8008a7a:	600f      	str	r7, [r1, #0]
 8008a7c:	bf18      	it	ne
 8008a7e:	2300      	movne	r3, #0
 8008a80:	eba6 0807 	sub.w	r8, r6, r7
 8008a84:	608b      	str	r3, [r1, #8]
 8008a86:	f1b8 0f00 	cmp.w	r8, #0
 8008a8a:	dd9c      	ble.n	80089c6 <__sflush_r+0x1a>
 8008a8c:	6a21      	ldr	r1, [r4, #32]
 8008a8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a90:	4643      	mov	r3, r8
 8008a92:	463a      	mov	r2, r7
 8008a94:	4628      	mov	r0, r5
 8008a96:	47b0      	blx	r6
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	dc06      	bgt.n	8008aaa <__sflush_r+0xfe>
 8008a9c:	89a3      	ldrh	r3, [r4, #12]
 8008a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aa2:	81a3      	strh	r3, [r4, #12]
 8008aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa8:	e78e      	b.n	80089c8 <__sflush_r+0x1c>
 8008aaa:	4407      	add	r7, r0
 8008aac:	eba8 0800 	sub.w	r8, r8, r0
 8008ab0:	e7e9      	b.n	8008a86 <__sflush_r+0xda>
 8008ab2:	bf00      	nop
 8008ab4:	dfbffffe 	.word	0xdfbffffe

08008ab8 <_fflush_r>:
 8008ab8:	b538      	push	{r3, r4, r5, lr}
 8008aba:	690b      	ldr	r3, [r1, #16]
 8008abc:	4605      	mov	r5, r0
 8008abe:	460c      	mov	r4, r1
 8008ac0:	b913      	cbnz	r3, 8008ac8 <_fflush_r+0x10>
 8008ac2:	2500      	movs	r5, #0
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	bd38      	pop	{r3, r4, r5, pc}
 8008ac8:	b118      	cbz	r0, 8008ad2 <_fflush_r+0x1a>
 8008aca:	6a03      	ldr	r3, [r0, #32]
 8008acc:	b90b      	cbnz	r3, 8008ad2 <_fflush_r+0x1a>
 8008ace:	f7fe fa05 	bl	8006edc <__sinit>
 8008ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d0f3      	beq.n	8008ac2 <_fflush_r+0xa>
 8008ada:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008adc:	07d0      	lsls	r0, r2, #31
 8008ade:	d404      	bmi.n	8008aea <_fflush_r+0x32>
 8008ae0:	0599      	lsls	r1, r3, #22
 8008ae2:	d402      	bmi.n	8008aea <_fflush_r+0x32>
 8008ae4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ae6:	f7fe fb10 	bl	800710a <__retarget_lock_acquire_recursive>
 8008aea:	4628      	mov	r0, r5
 8008aec:	4621      	mov	r1, r4
 8008aee:	f7ff ff5d 	bl	80089ac <__sflush_r>
 8008af2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008af4:	07da      	lsls	r2, r3, #31
 8008af6:	4605      	mov	r5, r0
 8008af8:	d4e4      	bmi.n	8008ac4 <_fflush_r+0xc>
 8008afa:	89a3      	ldrh	r3, [r4, #12]
 8008afc:	059b      	lsls	r3, r3, #22
 8008afe:	d4e1      	bmi.n	8008ac4 <_fflush_r+0xc>
 8008b00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b02:	f7fe fb03 	bl	800710c <__retarget_lock_release_recursive>
 8008b06:	e7dd      	b.n	8008ac4 <_fflush_r+0xc>

08008b08 <memmove>:
 8008b08:	4288      	cmp	r0, r1
 8008b0a:	b510      	push	{r4, lr}
 8008b0c:	eb01 0402 	add.w	r4, r1, r2
 8008b10:	d902      	bls.n	8008b18 <memmove+0x10>
 8008b12:	4284      	cmp	r4, r0
 8008b14:	4623      	mov	r3, r4
 8008b16:	d807      	bhi.n	8008b28 <memmove+0x20>
 8008b18:	1e43      	subs	r3, r0, #1
 8008b1a:	42a1      	cmp	r1, r4
 8008b1c:	d008      	beq.n	8008b30 <memmove+0x28>
 8008b1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b26:	e7f8      	b.n	8008b1a <memmove+0x12>
 8008b28:	4402      	add	r2, r0
 8008b2a:	4601      	mov	r1, r0
 8008b2c:	428a      	cmp	r2, r1
 8008b2e:	d100      	bne.n	8008b32 <memmove+0x2a>
 8008b30:	bd10      	pop	{r4, pc}
 8008b32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b3a:	e7f7      	b.n	8008b2c <memmove+0x24>

08008b3c <_sbrk_r>:
 8008b3c:	b538      	push	{r3, r4, r5, lr}
 8008b3e:	4d06      	ldr	r5, [pc, #24]	; (8008b58 <_sbrk_r+0x1c>)
 8008b40:	2300      	movs	r3, #0
 8008b42:	4604      	mov	r4, r0
 8008b44:	4608      	mov	r0, r1
 8008b46:	602b      	str	r3, [r5, #0]
 8008b48:	f7f9 fb74 	bl	8002234 <_sbrk>
 8008b4c:	1c43      	adds	r3, r0, #1
 8008b4e:	d102      	bne.n	8008b56 <_sbrk_r+0x1a>
 8008b50:	682b      	ldr	r3, [r5, #0]
 8008b52:	b103      	cbz	r3, 8008b56 <_sbrk_r+0x1a>
 8008b54:	6023      	str	r3, [r4, #0]
 8008b56:	bd38      	pop	{r3, r4, r5, pc}
 8008b58:	20000554 	.word	0x20000554

08008b5c <memcpy>:
 8008b5c:	440a      	add	r2, r1
 8008b5e:	4291      	cmp	r1, r2
 8008b60:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b64:	d100      	bne.n	8008b68 <memcpy+0xc>
 8008b66:	4770      	bx	lr
 8008b68:	b510      	push	{r4, lr}
 8008b6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b72:	4291      	cmp	r1, r2
 8008b74:	d1f9      	bne.n	8008b6a <memcpy+0xe>
 8008b76:	bd10      	pop	{r4, pc}

08008b78 <__assert_func>:
 8008b78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b7a:	4614      	mov	r4, r2
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	4b09      	ldr	r3, [pc, #36]	; (8008ba4 <__assert_func+0x2c>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4605      	mov	r5, r0
 8008b84:	68d8      	ldr	r0, [r3, #12]
 8008b86:	b14c      	cbz	r4, 8008b9c <__assert_func+0x24>
 8008b88:	4b07      	ldr	r3, [pc, #28]	; (8008ba8 <__assert_func+0x30>)
 8008b8a:	9100      	str	r1, [sp, #0]
 8008b8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b90:	4906      	ldr	r1, [pc, #24]	; (8008bac <__assert_func+0x34>)
 8008b92:	462b      	mov	r3, r5
 8008b94:	f000 f872 	bl	8008c7c <fiprintf>
 8008b98:	f000 f882 	bl	8008ca0 <abort>
 8008b9c:	4b04      	ldr	r3, [pc, #16]	; (8008bb0 <__assert_func+0x38>)
 8008b9e:	461c      	mov	r4, r3
 8008ba0:	e7f3      	b.n	8008b8a <__assert_func+0x12>
 8008ba2:	bf00      	nop
 8008ba4:	20000064 	.word	0x20000064
 8008ba8:	080094c7 	.word	0x080094c7
 8008bac:	080094d4 	.word	0x080094d4
 8008bb0:	08009502 	.word	0x08009502

08008bb4 <_calloc_r>:
 8008bb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008bb6:	fba1 2402 	umull	r2, r4, r1, r2
 8008bba:	b94c      	cbnz	r4, 8008bd0 <_calloc_r+0x1c>
 8008bbc:	4611      	mov	r1, r2
 8008bbe:	9201      	str	r2, [sp, #4]
 8008bc0:	f7ff f994 	bl	8007eec <_malloc_r>
 8008bc4:	9a01      	ldr	r2, [sp, #4]
 8008bc6:	4605      	mov	r5, r0
 8008bc8:	b930      	cbnz	r0, 8008bd8 <_calloc_r+0x24>
 8008bca:	4628      	mov	r0, r5
 8008bcc:	b003      	add	sp, #12
 8008bce:	bd30      	pop	{r4, r5, pc}
 8008bd0:	220c      	movs	r2, #12
 8008bd2:	6002      	str	r2, [r0, #0]
 8008bd4:	2500      	movs	r5, #0
 8008bd6:	e7f8      	b.n	8008bca <_calloc_r+0x16>
 8008bd8:	4621      	mov	r1, r4
 8008bda:	f7fe fa18 	bl	800700e <memset>
 8008bde:	e7f4      	b.n	8008bca <_calloc_r+0x16>

08008be0 <__ascii_mbtowc>:
 8008be0:	b082      	sub	sp, #8
 8008be2:	b901      	cbnz	r1, 8008be6 <__ascii_mbtowc+0x6>
 8008be4:	a901      	add	r1, sp, #4
 8008be6:	b142      	cbz	r2, 8008bfa <__ascii_mbtowc+0x1a>
 8008be8:	b14b      	cbz	r3, 8008bfe <__ascii_mbtowc+0x1e>
 8008bea:	7813      	ldrb	r3, [r2, #0]
 8008bec:	600b      	str	r3, [r1, #0]
 8008bee:	7812      	ldrb	r2, [r2, #0]
 8008bf0:	1e10      	subs	r0, r2, #0
 8008bf2:	bf18      	it	ne
 8008bf4:	2001      	movne	r0, #1
 8008bf6:	b002      	add	sp, #8
 8008bf8:	4770      	bx	lr
 8008bfa:	4610      	mov	r0, r2
 8008bfc:	e7fb      	b.n	8008bf6 <__ascii_mbtowc+0x16>
 8008bfe:	f06f 0001 	mvn.w	r0, #1
 8008c02:	e7f8      	b.n	8008bf6 <__ascii_mbtowc+0x16>

08008c04 <_realloc_r>:
 8008c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c08:	4680      	mov	r8, r0
 8008c0a:	4614      	mov	r4, r2
 8008c0c:	460e      	mov	r6, r1
 8008c0e:	b921      	cbnz	r1, 8008c1a <_realloc_r+0x16>
 8008c10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c14:	4611      	mov	r1, r2
 8008c16:	f7ff b969 	b.w	8007eec <_malloc_r>
 8008c1a:	b92a      	cbnz	r2, 8008c28 <_realloc_r+0x24>
 8008c1c:	f7ff f8f2 	bl	8007e04 <_free_r>
 8008c20:	4625      	mov	r5, r4
 8008c22:	4628      	mov	r0, r5
 8008c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c28:	f000 f841 	bl	8008cae <_malloc_usable_size_r>
 8008c2c:	4284      	cmp	r4, r0
 8008c2e:	4607      	mov	r7, r0
 8008c30:	d802      	bhi.n	8008c38 <_realloc_r+0x34>
 8008c32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c36:	d812      	bhi.n	8008c5e <_realloc_r+0x5a>
 8008c38:	4621      	mov	r1, r4
 8008c3a:	4640      	mov	r0, r8
 8008c3c:	f7ff f956 	bl	8007eec <_malloc_r>
 8008c40:	4605      	mov	r5, r0
 8008c42:	2800      	cmp	r0, #0
 8008c44:	d0ed      	beq.n	8008c22 <_realloc_r+0x1e>
 8008c46:	42bc      	cmp	r4, r7
 8008c48:	4622      	mov	r2, r4
 8008c4a:	4631      	mov	r1, r6
 8008c4c:	bf28      	it	cs
 8008c4e:	463a      	movcs	r2, r7
 8008c50:	f7ff ff84 	bl	8008b5c <memcpy>
 8008c54:	4631      	mov	r1, r6
 8008c56:	4640      	mov	r0, r8
 8008c58:	f7ff f8d4 	bl	8007e04 <_free_r>
 8008c5c:	e7e1      	b.n	8008c22 <_realloc_r+0x1e>
 8008c5e:	4635      	mov	r5, r6
 8008c60:	e7df      	b.n	8008c22 <_realloc_r+0x1e>

08008c62 <__ascii_wctomb>:
 8008c62:	b149      	cbz	r1, 8008c78 <__ascii_wctomb+0x16>
 8008c64:	2aff      	cmp	r2, #255	; 0xff
 8008c66:	bf85      	ittet	hi
 8008c68:	238a      	movhi	r3, #138	; 0x8a
 8008c6a:	6003      	strhi	r3, [r0, #0]
 8008c6c:	700a      	strbls	r2, [r1, #0]
 8008c6e:	f04f 30ff 	movhi.w	r0, #4294967295
 8008c72:	bf98      	it	ls
 8008c74:	2001      	movls	r0, #1
 8008c76:	4770      	bx	lr
 8008c78:	4608      	mov	r0, r1
 8008c7a:	4770      	bx	lr

08008c7c <fiprintf>:
 8008c7c:	b40e      	push	{r1, r2, r3}
 8008c7e:	b503      	push	{r0, r1, lr}
 8008c80:	4601      	mov	r1, r0
 8008c82:	ab03      	add	r3, sp, #12
 8008c84:	4805      	ldr	r0, [pc, #20]	; (8008c9c <fiprintf+0x20>)
 8008c86:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c8a:	6800      	ldr	r0, [r0, #0]
 8008c8c:	9301      	str	r3, [sp, #4]
 8008c8e:	f000 f83f 	bl	8008d10 <_vfiprintf_r>
 8008c92:	b002      	add	sp, #8
 8008c94:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c98:	b003      	add	sp, #12
 8008c9a:	4770      	bx	lr
 8008c9c:	20000064 	.word	0x20000064

08008ca0 <abort>:
 8008ca0:	b508      	push	{r3, lr}
 8008ca2:	2006      	movs	r0, #6
 8008ca4:	f000 fa0c 	bl	80090c0 <raise>
 8008ca8:	2001      	movs	r0, #1
 8008caa:	f7f9 fa4b 	bl	8002144 <_exit>

08008cae <_malloc_usable_size_r>:
 8008cae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cb2:	1f18      	subs	r0, r3, #4
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	bfbc      	itt	lt
 8008cb8:	580b      	ldrlt	r3, [r1, r0]
 8008cba:	18c0      	addlt	r0, r0, r3
 8008cbc:	4770      	bx	lr

08008cbe <__sfputc_r>:
 8008cbe:	6893      	ldr	r3, [r2, #8]
 8008cc0:	3b01      	subs	r3, #1
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	b410      	push	{r4}
 8008cc6:	6093      	str	r3, [r2, #8]
 8008cc8:	da08      	bge.n	8008cdc <__sfputc_r+0x1e>
 8008cca:	6994      	ldr	r4, [r2, #24]
 8008ccc:	42a3      	cmp	r3, r4
 8008cce:	db01      	blt.n	8008cd4 <__sfputc_r+0x16>
 8008cd0:	290a      	cmp	r1, #10
 8008cd2:	d103      	bne.n	8008cdc <__sfputc_r+0x1e>
 8008cd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008cd8:	f000 b934 	b.w	8008f44 <__swbuf_r>
 8008cdc:	6813      	ldr	r3, [r2, #0]
 8008cde:	1c58      	adds	r0, r3, #1
 8008ce0:	6010      	str	r0, [r2, #0]
 8008ce2:	7019      	strb	r1, [r3, #0]
 8008ce4:	4608      	mov	r0, r1
 8008ce6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <__sfputs_r>:
 8008cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cee:	4606      	mov	r6, r0
 8008cf0:	460f      	mov	r7, r1
 8008cf2:	4614      	mov	r4, r2
 8008cf4:	18d5      	adds	r5, r2, r3
 8008cf6:	42ac      	cmp	r4, r5
 8008cf8:	d101      	bne.n	8008cfe <__sfputs_r+0x12>
 8008cfa:	2000      	movs	r0, #0
 8008cfc:	e007      	b.n	8008d0e <__sfputs_r+0x22>
 8008cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d02:	463a      	mov	r2, r7
 8008d04:	4630      	mov	r0, r6
 8008d06:	f7ff ffda 	bl	8008cbe <__sfputc_r>
 8008d0a:	1c43      	adds	r3, r0, #1
 8008d0c:	d1f3      	bne.n	8008cf6 <__sfputs_r+0xa>
 8008d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008d10 <_vfiprintf_r>:
 8008d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d14:	460d      	mov	r5, r1
 8008d16:	b09d      	sub	sp, #116	; 0x74
 8008d18:	4614      	mov	r4, r2
 8008d1a:	4698      	mov	r8, r3
 8008d1c:	4606      	mov	r6, r0
 8008d1e:	b118      	cbz	r0, 8008d28 <_vfiprintf_r+0x18>
 8008d20:	6a03      	ldr	r3, [r0, #32]
 8008d22:	b90b      	cbnz	r3, 8008d28 <_vfiprintf_r+0x18>
 8008d24:	f7fe f8da 	bl	8006edc <__sinit>
 8008d28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d2a:	07d9      	lsls	r1, r3, #31
 8008d2c:	d405      	bmi.n	8008d3a <_vfiprintf_r+0x2a>
 8008d2e:	89ab      	ldrh	r3, [r5, #12]
 8008d30:	059a      	lsls	r2, r3, #22
 8008d32:	d402      	bmi.n	8008d3a <_vfiprintf_r+0x2a>
 8008d34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d36:	f7fe f9e8 	bl	800710a <__retarget_lock_acquire_recursive>
 8008d3a:	89ab      	ldrh	r3, [r5, #12]
 8008d3c:	071b      	lsls	r3, r3, #28
 8008d3e:	d501      	bpl.n	8008d44 <_vfiprintf_r+0x34>
 8008d40:	692b      	ldr	r3, [r5, #16]
 8008d42:	b99b      	cbnz	r3, 8008d6c <_vfiprintf_r+0x5c>
 8008d44:	4629      	mov	r1, r5
 8008d46:	4630      	mov	r0, r6
 8008d48:	f000 f93a 	bl	8008fc0 <__swsetup_r>
 8008d4c:	b170      	cbz	r0, 8008d6c <_vfiprintf_r+0x5c>
 8008d4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d50:	07dc      	lsls	r4, r3, #31
 8008d52:	d504      	bpl.n	8008d5e <_vfiprintf_r+0x4e>
 8008d54:	f04f 30ff 	mov.w	r0, #4294967295
 8008d58:	b01d      	add	sp, #116	; 0x74
 8008d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d5e:	89ab      	ldrh	r3, [r5, #12]
 8008d60:	0598      	lsls	r0, r3, #22
 8008d62:	d4f7      	bmi.n	8008d54 <_vfiprintf_r+0x44>
 8008d64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d66:	f7fe f9d1 	bl	800710c <__retarget_lock_release_recursive>
 8008d6a:	e7f3      	b.n	8008d54 <_vfiprintf_r+0x44>
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008d70:	2320      	movs	r3, #32
 8008d72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d76:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d7a:	2330      	movs	r3, #48	; 0x30
 8008d7c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008f30 <_vfiprintf_r+0x220>
 8008d80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d84:	f04f 0901 	mov.w	r9, #1
 8008d88:	4623      	mov	r3, r4
 8008d8a:	469a      	mov	sl, r3
 8008d8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d90:	b10a      	cbz	r2, 8008d96 <_vfiprintf_r+0x86>
 8008d92:	2a25      	cmp	r2, #37	; 0x25
 8008d94:	d1f9      	bne.n	8008d8a <_vfiprintf_r+0x7a>
 8008d96:	ebba 0b04 	subs.w	fp, sl, r4
 8008d9a:	d00b      	beq.n	8008db4 <_vfiprintf_r+0xa4>
 8008d9c:	465b      	mov	r3, fp
 8008d9e:	4622      	mov	r2, r4
 8008da0:	4629      	mov	r1, r5
 8008da2:	4630      	mov	r0, r6
 8008da4:	f7ff ffa2 	bl	8008cec <__sfputs_r>
 8008da8:	3001      	adds	r0, #1
 8008daa:	f000 80a9 	beq.w	8008f00 <_vfiprintf_r+0x1f0>
 8008dae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008db0:	445a      	add	r2, fp
 8008db2:	9209      	str	r2, [sp, #36]	; 0x24
 8008db4:	f89a 3000 	ldrb.w	r3, [sl]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	f000 80a1 	beq.w	8008f00 <_vfiprintf_r+0x1f0>
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008dc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008dc8:	f10a 0a01 	add.w	sl, sl, #1
 8008dcc:	9304      	str	r3, [sp, #16]
 8008dce:	9307      	str	r3, [sp, #28]
 8008dd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008dd4:	931a      	str	r3, [sp, #104]	; 0x68
 8008dd6:	4654      	mov	r4, sl
 8008dd8:	2205      	movs	r2, #5
 8008dda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dde:	4854      	ldr	r0, [pc, #336]	; (8008f30 <_vfiprintf_r+0x220>)
 8008de0:	f7f7 f9f6 	bl	80001d0 <memchr>
 8008de4:	9a04      	ldr	r2, [sp, #16]
 8008de6:	b9d8      	cbnz	r0, 8008e20 <_vfiprintf_r+0x110>
 8008de8:	06d1      	lsls	r1, r2, #27
 8008dea:	bf44      	itt	mi
 8008dec:	2320      	movmi	r3, #32
 8008dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008df2:	0713      	lsls	r3, r2, #28
 8008df4:	bf44      	itt	mi
 8008df6:	232b      	movmi	r3, #43	; 0x2b
 8008df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008dfc:	f89a 3000 	ldrb.w	r3, [sl]
 8008e00:	2b2a      	cmp	r3, #42	; 0x2a
 8008e02:	d015      	beq.n	8008e30 <_vfiprintf_r+0x120>
 8008e04:	9a07      	ldr	r2, [sp, #28]
 8008e06:	4654      	mov	r4, sl
 8008e08:	2000      	movs	r0, #0
 8008e0a:	f04f 0c0a 	mov.w	ip, #10
 8008e0e:	4621      	mov	r1, r4
 8008e10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e14:	3b30      	subs	r3, #48	; 0x30
 8008e16:	2b09      	cmp	r3, #9
 8008e18:	d94d      	bls.n	8008eb6 <_vfiprintf_r+0x1a6>
 8008e1a:	b1b0      	cbz	r0, 8008e4a <_vfiprintf_r+0x13a>
 8008e1c:	9207      	str	r2, [sp, #28]
 8008e1e:	e014      	b.n	8008e4a <_vfiprintf_r+0x13a>
 8008e20:	eba0 0308 	sub.w	r3, r0, r8
 8008e24:	fa09 f303 	lsl.w	r3, r9, r3
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	9304      	str	r3, [sp, #16]
 8008e2c:	46a2      	mov	sl, r4
 8008e2e:	e7d2      	b.n	8008dd6 <_vfiprintf_r+0xc6>
 8008e30:	9b03      	ldr	r3, [sp, #12]
 8008e32:	1d19      	adds	r1, r3, #4
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	9103      	str	r1, [sp, #12]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	bfbb      	ittet	lt
 8008e3c:	425b      	neglt	r3, r3
 8008e3e:	f042 0202 	orrlt.w	r2, r2, #2
 8008e42:	9307      	strge	r3, [sp, #28]
 8008e44:	9307      	strlt	r3, [sp, #28]
 8008e46:	bfb8      	it	lt
 8008e48:	9204      	strlt	r2, [sp, #16]
 8008e4a:	7823      	ldrb	r3, [r4, #0]
 8008e4c:	2b2e      	cmp	r3, #46	; 0x2e
 8008e4e:	d10c      	bne.n	8008e6a <_vfiprintf_r+0x15a>
 8008e50:	7863      	ldrb	r3, [r4, #1]
 8008e52:	2b2a      	cmp	r3, #42	; 0x2a
 8008e54:	d134      	bne.n	8008ec0 <_vfiprintf_r+0x1b0>
 8008e56:	9b03      	ldr	r3, [sp, #12]
 8008e58:	1d1a      	adds	r2, r3, #4
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	9203      	str	r2, [sp, #12]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	bfb8      	it	lt
 8008e62:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e66:	3402      	adds	r4, #2
 8008e68:	9305      	str	r3, [sp, #20]
 8008e6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008f40 <_vfiprintf_r+0x230>
 8008e6e:	7821      	ldrb	r1, [r4, #0]
 8008e70:	2203      	movs	r2, #3
 8008e72:	4650      	mov	r0, sl
 8008e74:	f7f7 f9ac 	bl	80001d0 <memchr>
 8008e78:	b138      	cbz	r0, 8008e8a <_vfiprintf_r+0x17a>
 8008e7a:	9b04      	ldr	r3, [sp, #16]
 8008e7c:	eba0 000a 	sub.w	r0, r0, sl
 8008e80:	2240      	movs	r2, #64	; 0x40
 8008e82:	4082      	lsls	r2, r0
 8008e84:	4313      	orrs	r3, r2
 8008e86:	3401      	adds	r4, #1
 8008e88:	9304      	str	r3, [sp, #16]
 8008e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e8e:	4829      	ldr	r0, [pc, #164]	; (8008f34 <_vfiprintf_r+0x224>)
 8008e90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e94:	2206      	movs	r2, #6
 8008e96:	f7f7 f99b 	bl	80001d0 <memchr>
 8008e9a:	2800      	cmp	r0, #0
 8008e9c:	d03f      	beq.n	8008f1e <_vfiprintf_r+0x20e>
 8008e9e:	4b26      	ldr	r3, [pc, #152]	; (8008f38 <_vfiprintf_r+0x228>)
 8008ea0:	bb1b      	cbnz	r3, 8008eea <_vfiprintf_r+0x1da>
 8008ea2:	9b03      	ldr	r3, [sp, #12]
 8008ea4:	3307      	adds	r3, #7
 8008ea6:	f023 0307 	bic.w	r3, r3, #7
 8008eaa:	3308      	adds	r3, #8
 8008eac:	9303      	str	r3, [sp, #12]
 8008eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eb0:	443b      	add	r3, r7
 8008eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8008eb4:	e768      	b.n	8008d88 <_vfiprintf_r+0x78>
 8008eb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008eba:	460c      	mov	r4, r1
 8008ebc:	2001      	movs	r0, #1
 8008ebe:	e7a6      	b.n	8008e0e <_vfiprintf_r+0xfe>
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	3401      	adds	r4, #1
 8008ec4:	9305      	str	r3, [sp, #20]
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	f04f 0c0a 	mov.w	ip, #10
 8008ecc:	4620      	mov	r0, r4
 8008ece:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ed2:	3a30      	subs	r2, #48	; 0x30
 8008ed4:	2a09      	cmp	r2, #9
 8008ed6:	d903      	bls.n	8008ee0 <_vfiprintf_r+0x1d0>
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d0c6      	beq.n	8008e6a <_vfiprintf_r+0x15a>
 8008edc:	9105      	str	r1, [sp, #20]
 8008ede:	e7c4      	b.n	8008e6a <_vfiprintf_r+0x15a>
 8008ee0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ee4:	4604      	mov	r4, r0
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e7f0      	b.n	8008ecc <_vfiprintf_r+0x1bc>
 8008eea:	ab03      	add	r3, sp, #12
 8008eec:	9300      	str	r3, [sp, #0]
 8008eee:	462a      	mov	r2, r5
 8008ef0:	4b12      	ldr	r3, [pc, #72]	; (8008f3c <_vfiprintf_r+0x22c>)
 8008ef2:	a904      	add	r1, sp, #16
 8008ef4:	4630      	mov	r0, r6
 8008ef6:	f7fd fb9f 	bl	8006638 <_printf_float>
 8008efa:	4607      	mov	r7, r0
 8008efc:	1c78      	adds	r0, r7, #1
 8008efe:	d1d6      	bne.n	8008eae <_vfiprintf_r+0x19e>
 8008f00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f02:	07d9      	lsls	r1, r3, #31
 8008f04:	d405      	bmi.n	8008f12 <_vfiprintf_r+0x202>
 8008f06:	89ab      	ldrh	r3, [r5, #12]
 8008f08:	059a      	lsls	r2, r3, #22
 8008f0a:	d402      	bmi.n	8008f12 <_vfiprintf_r+0x202>
 8008f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f0e:	f7fe f8fd 	bl	800710c <__retarget_lock_release_recursive>
 8008f12:	89ab      	ldrh	r3, [r5, #12]
 8008f14:	065b      	lsls	r3, r3, #25
 8008f16:	f53f af1d 	bmi.w	8008d54 <_vfiprintf_r+0x44>
 8008f1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f1c:	e71c      	b.n	8008d58 <_vfiprintf_r+0x48>
 8008f1e:	ab03      	add	r3, sp, #12
 8008f20:	9300      	str	r3, [sp, #0]
 8008f22:	462a      	mov	r2, r5
 8008f24:	4b05      	ldr	r3, [pc, #20]	; (8008f3c <_vfiprintf_r+0x22c>)
 8008f26:	a904      	add	r1, sp, #16
 8008f28:	4630      	mov	r0, r6
 8008f2a:	f7fd fe29 	bl	8006b80 <_printf_i>
 8008f2e:	e7e4      	b.n	8008efa <_vfiprintf_r+0x1ea>
 8008f30:	080094ac 	.word	0x080094ac
 8008f34:	080094b6 	.word	0x080094b6
 8008f38:	08006639 	.word	0x08006639
 8008f3c:	08008ced 	.word	0x08008ced
 8008f40:	080094b2 	.word	0x080094b2

08008f44 <__swbuf_r>:
 8008f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f46:	460e      	mov	r6, r1
 8008f48:	4614      	mov	r4, r2
 8008f4a:	4605      	mov	r5, r0
 8008f4c:	b118      	cbz	r0, 8008f56 <__swbuf_r+0x12>
 8008f4e:	6a03      	ldr	r3, [r0, #32]
 8008f50:	b90b      	cbnz	r3, 8008f56 <__swbuf_r+0x12>
 8008f52:	f7fd ffc3 	bl	8006edc <__sinit>
 8008f56:	69a3      	ldr	r3, [r4, #24]
 8008f58:	60a3      	str	r3, [r4, #8]
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	071a      	lsls	r2, r3, #28
 8008f5e:	d525      	bpl.n	8008fac <__swbuf_r+0x68>
 8008f60:	6923      	ldr	r3, [r4, #16]
 8008f62:	b31b      	cbz	r3, 8008fac <__swbuf_r+0x68>
 8008f64:	6823      	ldr	r3, [r4, #0]
 8008f66:	6922      	ldr	r2, [r4, #16]
 8008f68:	1a98      	subs	r0, r3, r2
 8008f6a:	6963      	ldr	r3, [r4, #20]
 8008f6c:	b2f6      	uxtb	r6, r6
 8008f6e:	4283      	cmp	r3, r0
 8008f70:	4637      	mov	r7, r6
 8008f72:	dc04      	bgt.n	8008f7e <__swbuf_r+0x3a>
 8008f74:	4621      	mov	r1, r4
 8008f76:	4628      	mov	r0, r5
 8008f78:	f7ff fd9e 	bl	8008ab8 <_fflush_r>
 8008f7c:	b9e0      	cbnz	r0, 8008fb8 <__swbuf_r+0x74>
 8008f7e:	68a3      	ldr	r3, [r4, #8]
 8008f80:	3b01      	subs	r3, #1
 8008f82:	60a3      	str	r3, [r4, #8]
 8008f84:	6823      	ldr	r3, [r4, #0]
 8008f86:	1c5a      	adds	r2, r3, #1
 8008f88:	6022      	str	r2, [r4, #0]
 8008f8a:	701e      	strb	r6, [r3, #0]
 8008f8c:	6962      	ldr	r2, [r4, #20]
 8008f8e:	1c43      	adds	r3, r0, #1
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d004      	beq.n	8008f9e <__swbuf_r+0x5a>
 8008f94:	89a3      	ldrh	r3, [r4, #12]
 8008f96:	07db      	lsls	r3, r3, #31
 8008f98:	d506      	bpl.n	8008fa8 <__swbuf_r+0x64>
 8008f9a:	2e0a      	cmp	r6, #10
 8008f9c:	d104      	bne.n	8008fa8 <__swbuf_r+0x64>
 8008f9e:	4621      	mov	r1, r4
 8008fa0:	4628      	mov	r0, r5
 8008fa2:	f7ff fd89 	bl	8008ab8 <_fflush_r>
 8008fa6:	b938      	cbnz	r0, 8008fb8 <__swbuf_r+0x74>
 8008fa8:	4638      	mov	r0, r7
 8008faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fac:	4621      	mov	r1, r4
 8008fae:	4628      	mov	r0, r5
 8008fb0:	f000 f806 	bl	8008fc0 <__swsetup_r>
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	d0d5      	beq.n	8008f64 <__swbuf_r+0x20>
 8008fb8:	f04f 37ff 	mov.w	r7, #4294967295
 8008fbc:	e7f4      	b.n	8008fa8 <__swbuf_r+0x64>
	...

08008fc0 <__swsetup_r>:
 8008fc0:	b538      	push	{r3, r4, r5, lr}
 8008fc2:	4b2a      	ldr	r3, [pc, #168]	; (800906c <__swsetup_r+0xac>)
 8008fc4:	4605      	mov	r5, r0
 8008fc6:	6818      	ldr	r0, [r3, #0]
 8008fc8:	460c      	mov	r4, r1
 8008fca:	b118      	cbz	r0, 8008fd4 <__swsetup_r+0x14>
 8008fcc:	6a03      	ldr	r3, [r0, #32]
 8008fce:	b90b      	cbnz	r3, 8008fd4 <__swsetup_r+0x14>
 8008fd0:	f7fd ff84 	bl	8006edc <__sinit>
 8008fd4:	89a3      	ldrh	r3, [r4, #12]
 8008fd6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008fda:	0718      	lsls	r0, r3, #28
 8008fdc:	d422      	bmi.n	8009024 <__swsetup_r+0x64>
 8008fde:	06d9      	lsls	r1, r3, #27
 8008fe0:	d407      	bmi.n	8008ff2 <__swsetup_r+0x32>
 8008fe2:	2309      	movs	r3, #9
 8008fe4:	602b      	str	r3, [r5, #0]
 8008fe6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008fea:	81a3      	strh	r3, [r4, #12]
 8008fec:	f04f 30ff 	mov.w	r0, #4294967295
 8008ff0:	e034      	b.n	800905c <__swsetup_r+0x9c>
 8008ff2:	0758      	lsls	r0, r3, #29
 8008ff4:	d512      	bpl.n	800901c <__swsetup_r+0x5c>
 8008ff6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ff8:	b141      	cbz	r1, 800900c <__swsetup_r+0x4c>
 8008ffa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ffe:	4299      	cmp	r1, r3
 8009000:	d002      	beq.n	8009008 <__swsetup_r+0x48>
 8009002:	4628      	mov	r0, r5
 8009004:	f7fe fefe 	bl	8007e04 <_free_r>
 8009008:	2300      	movs	r3, #0
 800900a:	6363      	str	r3, [r4, #52]	; 0x34
 800900c:	89a3      	ldrh	r3, [r4, #12]
 800900e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009012:	81a3      	strh	r3, [r4, #12]
 8009014:	2300      	movs	r3, #0
 8009016:	6063      	str	r3, [r4, #4]
 8009018:	6923      	ldr	r3, [r4, #16]
 800901a:	6023      	str	r3, [r4, #0]
 800901c:	89a3      	ldrh	r3, [r4, #12]
 800901e:	f043 0308 	orr.w	r3, r3, #8
 8009022:	81a3      	strh	r3, [r4, #12]
 8009024:	6923      	ldr	r3, [r4, #16]
 8009026:	b94b      	cbnz	r3, 800903c <__swsetup_r+0x7c>
 8009028:	89a3      	ldrh	r3, [r4, #12]
 800902a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800902e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009032:	d003      	beq.n	800903c <__swsetup_r+0x7c>
 8009034:	4621      	mov	r1, r4
 8009036:	4628      	mov	r0, r5
 8009038:	f000 f884 	bl	8009144 <__smakebuf_r>
 800903c:	89a0      	ldrh	r0, [r4, #12]
 800903e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009042:	f010 0301 	ands.w	r3, r0, #1
 8009046:	d00a      	beq.n	800905e <__swsetup_r+0x9e>
 8009048:	2300      	movs	r3, #0
 800904a:	60a3      	str	r3, [r4, #8]
 800904c:	6963      	ldr	r3, [r4, #20]
 800904e:	425b      	negs	r3, r3
 8009050:	61a3      	str	r3, [r4, #24]
 8009052:	6923      	ldr	r3, [r4, #16]
 8009054:	b943      	cbnz	r3, 8009068 <__swsetup_r+0xa8>
 8009056:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800905a:	d1c4      	bne.n	8008fe6 <__swsetup_r+0x26>
 800905c:	bd38      	pop	{r3, r4, r5, pc}
 800905e:	0781      	lsls	r1, r0, #30
 8009060:	bf58      	it	pl
 8009062:	6963      	ldrpl	r3, [r4, #20]
 8009064:	60a3      	str	r3, [r4, #8]
 8009066:	e7f4      	b.n	8009052 <__swsetup_r+0x92>
 8009068:	2000      	movs	r0, #0
 800906a:	e7f7      	b.n	800905c <__swsetup_r+0x9c>
 800906c:	20000064 	.word	0x20000064

08009070 <_raise_r>:
 8009070:	291f      	cmp	r1, #31
 8009072:	b538      	push	{r3, r4, r5, lr}
 8009074:	4604      	mov	r4, r0
 8009076:	460d      	mov	r5, r1
 8009078:	d904      	bls.n	8009084 <_raise_r+0x14>
 800907a:	2316      	movs	r3, #22
 800907c:	6003      	str	r3, [r0, #0]
 800907e:	f04f 30ff 	mov.w	r0, #4294967295
 8009082:	bd38      	pop	{r3, r4, r5, pc}
 8009084:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009086:	b112      	cbz	r2, 800908e <_raise_r+0x1e>
 8009088:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800908c:	b94b      	cbnz	r3, 80090a2 <_raise_r+0x32>
 800908e:	4620      	mov	r0, r4
 8009090:	f000 f830 	bl	80090f4 <_getpid_r>
 8009094:	462a      	mov	r2, r5
 8009096:	4601      	mov	r1, r0
 8009098:	4620      	mov	r0, r4
 800909a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800909e:	f000 b817 	b.w	80090d0 <_kill_r>
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d00a      	beq.n	80090bc <_raise_r+0x4c>
 80090a6:	1c59      	adds	r1, r3, #1
 80090a8:	d103      	bne.n	80090b2 <_raise_r+0x42>
 80090aa:	2316      	movs	r3, #22
 80090ac:	6003      	str	r3, [r0, #0]
 80090ae:	2001      	movs	r0, #1
 80090b0:	e7e7      	b.n	8009082 <_raise_r+0x12>
 80090b2:	2400      	movs	r4, #0
 80090b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80090b8:	4628      	mov	r0, r5
 80090ba:	4798      	blx	r3
 80090bc:	2000      	movs	r0, #0
 80090be:	e7e0      	b.n	8009082 <_raise_r+0x12>

080090c0 <raise>:
 80090c0:	4b02      	ldr	r3, [pc, #8]	; (80090cc <raise+0xc>)
 80090c2:	4601      	mov	r1, r0
 80090c4:	6818      	ldr	r0, [r3, #0]
 80090c6:	f7ff bfd3 	b.w	8009070 <_raise_r>
 80090ca:	bf00      	nop
 80090cc:	20000064 	.word	0x20000064

080090d0 <_kill_r>:
 80090d0:	b538      	push	{r3, r4, r5, lr}
 80090d2:	4d07      	ldr	r5, [pc, #28]	; (80090f0 <_kill_r+0x20>)
 80090d4:	2300      	movs	r3, #0
 80090d6:	4604      	mov	r4, r0
 80090d8:	4608      	mov	r0, r1
 80090da:	4611      	mov	r1, r2
 80090dc:	602b      	str	r3, [r5, #0]
 80090de:	f7f9 f821 	bl	8002124 <_kill>
 80090e2:	1c43      	adds	r3, r0, #1
 80090e4:	d102      	bne.n	80090ec <_kill_r+0x1c>
 80090e6:	682b      	ldr	r3, [r5, #0]
 80090e8:	b103      	cbz	r3, 80090ec <_kill_r+0x1c>
 80090ea:	6023      	str	r3, [r4, #0]
 80090ec:	bd38      	pop	{r3, r4, r5, pc}
 80090ee:	bf00      	nop
 80090f0:	20000554 	.word	0x20000554

080090f4 <_getpid_r>:
 80090f4:	f7f9 b80e 	b.w	8002114 <_getpid>

080090f8 <__swhatbuf_r>:
 80090f8:	b570      	push	{r4, r5, r6, lr}
 80090fa:	460c      	mov	r4, r1
 80090fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009100:	2900      	cmp	r1, #0
 8009102:	b096      	sub	sp, #88	; 0x58
 8009104:	4615      	mov	r5, r2
 8009106:	461e      	mov	r6, r3
 8009108:	da0d      	bge.n	8009126 <__swhatbuf_r+0x2e>
 800910a:	89a3      	ldrh	r3, [r4, #12]
 800910c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009110:	f04f 0100 	mov.w	r1, #0
 8009114:	bf0c      	ite	eq
 8009116:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800911a:	2340      	movne	r3, #64	; 0x40
 800911c:	2000      	movs	r0, #0
 800911e:	6031      	str	r1, [r6, #0]
 8009120:	602b      	str	r3, [r5, #0]
 8009122:	b016      	add	sp, #88	; 0x58
 8009124:	bd70      	pop	{r4, r5, r6, pc}
 8009126:	466a      	mov	r2, sp
 8009128:	f000 f848 	bl	80091bc <_fstat_r>
 800912c:	2800      	cmp	r0, #0
 800912e:	dbec      	blt.n	800910a <__swhatbuf_r+0x12>
 8009130:	9901      	ldr	r1, [sp, #4]
 8009132:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009136:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800913a:	4259      	negs	r1, r3
 800913c:	4159      	adcs	r1, r3
 800913e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009142:	e7eb      	b.n	800911c <__swhatbuf_r+0x24>

08009144 <__smakebuf_r>:
 8009144:	898b      	ldrh	r3, [r1, #12]
 8009146:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009148:	079d      	lsls	r5, r3, #30
 800914a:	4606      	mov	r6, r0
 800914c:	460c      	mov	r4, r1
 800914e:	d507      	bpl.n	8009160 <__smakebuf_r+0x1c>
 8009150:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009154:	6023      	str	r3, [r4, #0]
 8009156:	6123      	str	r3, [r4, #16]
 8009158:	2301      	movs	r3, #1
 800915a:	6163      	str	r3, [r4, #20]
 800915c:	b002      	add	sp, #8
 800915e:	bd70      	pop	{r4, r5, r6, pc}
 8009160:	ab01      	add	r3, sp, #4
 8009162:	466a      	mov	r2, sp
 8009164:	f7ff ffc8 	bl	80090f8 <__swhatbuf_r>
 8009168:	9900      	ldr	r1, [sp, #0]
 800916a:	4605      	mov	r5, r0
 800916c:	4630      	mov	r0, r6
 800916e:	f7fe febd 	bl	8007eec <_malloc_r>
 8009172:	b948      	cbnz	r0, 8009188 <__smakebuf_r+0x44>
 8009174:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009178:	059a      	lsls	r2, r3, #22
 800917a:	d4ef      	bmi.n	800915c <__smakebuf_r+0x18>
 800917c:	f023 0303 	bic.w	r3, r3, #3
 8009180:	f043 0302 	orr.w	r3, r3, #2
 8009184:	81a3      	strh	r3, [r4, #12]
 8009186:	e7e3      	b.n	8009150 <__smakebuf_r+0xc>
 8009188:	89a3      	ldrh	r3, [r4, #12]
 800918a:	6020      	str	r0, [r4, #0]
 800918c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009190:	81a3      	strh	r3, [r4, #12]
 8009192:	9b00      	ldr	r3, [sp, #0]
 8009194:	6163      	str	r3, [r4, #20]
 8009196:	9b01      	ldr	r3, [sp, #4]
 8009198:	6120      	str	r0, [r4, #16]
 800919a:	b15b      	cbz	r3, 80091b4 <__smakebuf_r+0x70>
 800919c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091a0:	4630      	mov	r0, r6
 80091a2:	f000 f81d 	bl	80091e0 <_isatty_r>
 80091a6:	b128      	cbz	r0, 80091b4 <__smakebuf_r+0x70>
 80091a8:	89a3      	ldrh	r3, [r4, #12]
 80091aa:	f023 0303 	bic.w	r3, r3, #3
 80091ae:	f043 0301 	orr.w	r3, r3, #1
 80091b2:	81a3      	strh	r3, [r4, #12]
 80091b4:	89a3      	ldrh	r3, [r4, #12]
 80091b6:	431d      	orrs	r5, r3
 80091b8:	81a5      	strh	r5, [r4, #12]
 80091ba:	e7cf      	b.n	800915c <__smakebuf_r+0x18>

080091bc <_fstat_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4d07      	ldr	r5, [pc, #28]	; (80091dc <_fstat_r+0x20>)
 80091c0:	2300      	movs	r3, #0
 80091c2:	4604      	mov	r4, r0
 80091c4:	4608      	mov	r0, r1
 80091c6:	4611      	mov	r1, r2
 80091c8:	602b      	str	r3, [r5, #0]
 80091ca:	f7f9 f80a 	bl	80021e2 <_fstat>
 80091ce:	1c43      	adds	r3, r0, #1
 80091d0:	d102      	bne.n	80091d8 <_fstat_r+0x1c>
 80091d2:	682b      	ldr	r3, [r5, #0]
 80091d4:	b103      	cbz	r3, 80091d8 <_fstat_r+0x1c>
 80091d6:	6023      	str	r3, [r4, #0]
 80091d8:	bd38      	pop	{r3, r4, r5, pc}
 80091da:	bf00      	nop
 80091dc:	20000554 	.word	0x20000554

080091e0 <_isatty_r>:
 80091e0:	b538      	push	{r3, r4, r5, lr}
 80091e2:	4d06      	ldr	r5, [pc, #24]	; (80091fc <_isatty_r+0x1c>)
 80091e4:	2300      	movs	r3, #0
 80091e6:	4604      	mov	r4, r0
 80091e8:	4608      	mov	r0, r1
 80091ea:	602b      	str	r3, [r5, #0]
 80091ec:	f7f9 f809 	bl	8002202 <_isatty>
 80091f0:	1c43      	adds	r3, r0, #1
 80091f2:	d102      	bne.n	80091fa <_isatty_r+0x1a>
 80091f4:	682b      	ldr	r3, [r5, #0]
 80091f6:	b103      	cbz	r3, 80091fa <_isatty_r+0x1a>
 80091f8:	6023      	str	r3, [r4, #0]
 80091fa:	bd38      	pop	{r3, r4, r5, pc}
 80091fc:	20000554 	.word	0x20000554

08009200 <_init>:
 8009200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009202:	bf00      	nop
 8009204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009206:	bc08      	pop	{r3}
 8009208:	469e      	mov	lr, r3
 800920a:	4770      	bx	lr

0800920c <_fini>:
 800920c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920e:	bf00      	nop
 8009210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009212:	bc08      	pop	{r3}
 8009214:	469e      	mov	lr, r3
 8009216:	4770      	bx	lr
