TimeQuest Timing Analyzer report for VT_Demo
Wed Dec 19 10:05:26 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VT_Demo                                                           ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16Q240C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; clk_in                                                       ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                ; { clk_in }                                                       ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.142  ; 140.02 MHz ; 0.000 ; 3.571  ; 50.00      ; 27        ; 140         ;       ;        ;           ;            ; false    ; clk_in ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0] ; { u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                 ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 132.93 MHz ; 132.93 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.381 ; -2.557        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.435 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -3.705 ; -7.410        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2.934 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.238  ; 0.000         ;
; clk_in                                                       ; 18.259 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.381 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.459      ;
; -0.337 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.415      ;
; -0.321 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.399      ;
; -0.318 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.396      ;
; -0.313 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.391      ;
; -0.277 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.355      ;
; -0.273 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.351      ;
; -0.268 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.346      ;
; -0.268 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.346      ;
; -0.261 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.778      ;
; -0.226 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.304      ;
; -0.214 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.292      ;
; -0.214 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.292      ;
; -0.211 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.289      ;
; -0.194 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.409      ; 7.746      ;
; -0.184 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.262      ;
; -0.180 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.258      ;
; -0.170 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.248      ;
; -0.168 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 7.218      ;
; -0.158 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.236      ;
; -0.157 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.653      ;
; -0.155 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.233      ;
; -0.149 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.409      ; 7.701      ;
; -0.138 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.216      ;
; -0.128 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.206      ;
; -0.125 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.203      ;
; -0.124 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.202      ;
; -0.123 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.640      ;
; -0.121 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.096     ; 7.168      ;
; -0.114 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.192      ;
; -0.113 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.191      ;
; -0.095 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.612      ;
; -0.085 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.602      ;
; -0.079 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.157      ;
; -0.076 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.154      ;
; -0.068 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.146      ;
; -0.067 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.145      ;
; -0.049 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 6.588      ;
; -0.047 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 6.586      ;
; -0.040 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 6.579      ;
; -0.025 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.103      ;
; -0.024 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.102      ;
; -0.020 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.098      ;
; -0.019 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.097      ;
; -0.017 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.095      ;
; -0.017 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.534      ;
; -0.016 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.094      ;
; -0.012 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.090      ;
; -0.011 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.089      ;
; -0.009 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.087      ;
; 0.009  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.487      ;
; 0.017  ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.409      ; 7.535      ;
; 0.019  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.477      ;
; 0.021  ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.057      ;
; 0.023  ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.409      ; 7.529      ;
; 0.023  ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.055      ;
; 0.024  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 7.026      ;
; 0.025  ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.053      ;
; 0.025  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.492      ;
; 0.027  ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.051      ;
; 0.034  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 7.016      ;
; 0.035  ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.409      ; 7.517      ;
; 0.039  ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.039      ;
; 0.043  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.474      ;
; 0.045  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.096     ; 7.002      ;
; 0.046  ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.032      ;
; 0.053  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.464      ;
; 0.055  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.096     ; 6.992      ;
; 0.057  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.362      ; 7.448      ;
; 0.063  ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.015      ;
; 0.068  ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.010      ;
; 0.069  ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.009      ;
; 0.071  ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.007      ;
; 0.079  ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.999      ;
; 0.080  ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.137     ; 6.926      ;
; 0.087  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.409      ;
; 0.093  ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 6.446      ;
; 0.098  ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.980      ;
; 0.101  ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.977      ;
; 0.101  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.604     ; 6.438      ;
; 0.102  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 6.948      ;
; 0.104  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.137     ; 6.902      ;
; 0.118  ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.409      ; 7.434      ;
; 0.118  ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.409      ; 7.434      ;
; 0.121  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.396      ;
; 0.123  ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.955      ;
; 0.123  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.096     ; 6.924      ;
; 0.126  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.391      ;
; 0.129  ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.949      ;
; 0.129  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.367      ;
; 0.144  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 6.906      ;
; 0.147  ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.371      ; 7.367      ;
; 0.163  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.354      ;
; 0.165  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.096     ; 6.882      ;
; 0.171  ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.907      ;
; 0.173  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.137     ; 6.833      ;
; 0.174  ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.904      ;
; 0.181  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.336      ;
; 0.182  ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.896      ;
; 0.195  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.374      ; 7.322      ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.435 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.454 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|b_data[7]                                ; tgen:u_tgen|b_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|flag_frm_pol                             ; tgen:u_tgen|flag_frm_pol                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u1_timer|t_cnt_en              ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u1_timer|pulse_1us             ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u1_timer|pulse_1ms             ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; uart:u_uart|rData[0]                                 ; uart:u_uart|rData[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; tgen:u_tgen|stv                                      ; tgen:u_tgen|stv                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.457 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.746      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -3.705 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.270     ; 1.600      ;
; -3.705 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.270     ; 1.600      ;
; 1.898  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_wr                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 4.643      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.608     ; 4.623      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 4.630      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 4.630      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 4.630      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 4.629      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 4.631      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.602     ; 4.629      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 4.628      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.607     ; 4.624      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.601     ; 4.630      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[6]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[7]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[8]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[11]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.613     ; 4.618      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.599     ; 4.632      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[0]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.599     ; 4.632      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[1]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[2]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[3]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[4]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[5]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[6]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[7]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[8]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[9]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[10]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[11]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[12]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[13]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[14]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[15]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.598     ; 4.633      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.599     ; 4.632      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.599     ; 4.632      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.599     ; 4.632      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.595     ; 4.636      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.595     ; 4.636      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.595     ; 4.636      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.595     ; 4.636      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.595     ; 4.636      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.595     ; 4.636      ;
; 1.912  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.595     ; 4.636      ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.934 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.655     ; 1.452      ;
; 2.934 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.655     ; 1.452      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[7]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[8]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[9]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[10]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[11]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.VFP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.IDLE                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[7]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[8]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[9]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[10]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[11]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[12]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[13]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[14]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[15]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.VBP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.442 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|grst                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.291      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.RECIEVE                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.DATADIVE                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST1                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST2                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST3                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST4                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST5                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.IDLE                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.455 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.266      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[12]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 4.266      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[43]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 4.266      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[21]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 4.266      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[8]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.402     ; 4.266      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.DISPLAY                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.267      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv3_R_pre                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.267      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv4_R_pre                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 4.267      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.285      ;
; 4.456 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da1_wr                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.277      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[16]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[17]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[18]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[19]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[20]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[21]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[22]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[23]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[24]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[25]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[26]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[27]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[28]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[29]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[30]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.457 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[31]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.306      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_out                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.389     ; 4.281      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|en_uart                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.389     ; 4.281      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[43]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.389     ; 4.281      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[12]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.389     ; 4.281      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[21]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.389     ; 4.281      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[8]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.389     ; 4.281      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.280      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.280      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.280      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.280      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.280      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.280      ;
; 4.458 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.390     ; 4.280      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.238 ; 3.458        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[2]                 ;
; 3.240 ; 3.460        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[5]                 ;
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.clear_screen         ;
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.disp_char            ;
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.idle                 ;
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.set_xy               ;
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|x_reg[0]                    ;
; 3.245 ; 3.465        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[6]                 ;
; 3.245 ; 3.465        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[7]                 ;
; 3.245 ; 3.465        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[0]                                ;
; 3.247 ; 3.467        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[3]                 ;
; 3.247 ; 3.467        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[4]                 ;
; 3.251 ; 3.471        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[1]                                ;
; 3.251 ; 3.471        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[2]                                ;
; 3.251 ; 3.471        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[6]                                ;
; 3.251 ; 3.471        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[7]                                ;
; 3.255 ; 3.475        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[0]                                ;
; 3.255 ; 3.475        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[1]                                ;
; 3.255 ; 3.475        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[6]                                ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[1]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[2]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.264 ; 3.484        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.264 ; 3.484        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.264 ; 3.484        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[3]                                ;
; 3.267 ; 3.487        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[7]                                ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[0]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[10]                                  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[11]                                  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[1]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[2]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[3]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[4]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[5]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[6]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[7]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[8]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|hcnt[9]                                   ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|cstate.DATADIVE                           ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|cstate.IDLE                               ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|cstate.RECIEVE                            ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|cstate.SENDDELAY                          ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|cstate.WAIT_TX_TEST1                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|cstate.WAIT_TX_TEST2                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|cstate.WAIT_TX_TEST3                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|cstate.WAIT_TX_TEST4                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|cstate.WAIT_TX_TEST5                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|isEn                                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|send24bitend                              ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u3_mux_decode|a[0]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u3_mux_decode|a[1]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[0]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[1]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u5_mux_decode|a[1]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[0]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[1]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[2]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en    ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|tpulse      ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv3_R_pre                                ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv4_R_pre                                ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cs_ctrl.DISPLAY                           ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_wr                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.259 ; 18.447       ; 0.188          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.367 ; 18.587       ; 0.220          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.398 ; 18.398       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.513 ; 18.513       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.522 ; 18.522       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.635 ; 18.635       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 3.096 ; 3.342 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 4.826 ; 5.016 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.304 ; 5.574 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.477 ; 5.727 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.181 ; 5.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -2.598 ; -2.835 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -3.953 ; -4.124 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -4.428 ; -4.687 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -4.578 ; -4.806 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -4.293 ; -4.514 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.165 ; 5.349 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.322 ; 5.125 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.426 ; 5.231 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.376 ; 5.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.463 ; 5.308 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 7.875 ; 7.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 7.139 ; 6.895 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 7.729 ; 7.582 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 6.988 ; 6.697 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 6.564 ; 6.269 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.875 ; 7.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.600 ; 5.484 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 6.888 ; 6.591 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 6.390 ; 6.207 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.992 ; 4.049 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 5.793 ; 5.743 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.991 ; 4.843 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.745 ; 4.656 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.895 ; 4.730 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.601 ; 4.474 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.364 ; 4.292 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 5.793 ; 5.743 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.071 ; 4.119 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.584 ; 5.658 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.185 ; 5.013 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.127 ; 5.004 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.197 ; 5.042 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.205 ; 5.066 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.584 ; 5.387 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.450 ; 5.658 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.075 ; 4.123 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 7.620 ; 7.465 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 7.283 ; 7.253 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 6.118 ; 5.859 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 5.687 ; 5.495 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 6.253 ; 5.998 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 5.954 ; 5.618 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 5.728 ; 5.457 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 6.241 ; 5.991 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 7.620 ; 7.465 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.035 ; 4.154 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.568 ; 6.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.906 ; 7.237 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.230 ; 5.362 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.362 ; 5.492 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.084 ; 6.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.664 ; 5.817 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.695 ; 5.420 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.695 ; 5.420 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.275 ; 5.051 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.275 ; 5.051 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 4.997 ; 4.845 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.941 ; 5.643 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.755 ; 5.516 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.941 ; 5.643 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 7.492 ; 7.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 7.492 ; 7.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 5.777 ; 5.538 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.945 ; 5.856 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.945 ; 5.856 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.928 ; 5.742 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 5.167 ; 5.037 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 5.035 ; 4.900 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 5.167 ; 5.037 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 5.798 ; 5.584 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 5.474 ; 5.275 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 5.798 ; 5.584 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.442 ; 5.287 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.442 ; 5.287 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.789 ; 4.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.354 ; 5.112 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.354 ; 5.112 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 7.540 ; 7.169 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 7.660 ; 7.269 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 7.103 ; 6.746 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.166 ; 5.950 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.378 ; 6.069 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.378 ; 6.076 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.395 ; 5.278 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 4.607 ; 4.786 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 4.751 ; 4.559 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 4.850 ; 4.660 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.801 ; 4.582 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.886 ; 4.734 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 5.025 ; 4.911 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 6.498 ; 6.261 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 7.069 ; 6.925 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 6.357 ; 6.076 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.950 ; 5.666 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.263 ; 7.076 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.025 ; 4.911 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 6.261 ; 5.974 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.784 ; 5.606 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.477 ; 3.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 3.839 ; 3.768 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.439 ; 4.296 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.205 ; 4.118 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.343 ; 4.183 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.065 ; 3.942 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 3.839 ; 3.768 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 5.269 ; 5.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.555 ; 3.602 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.572 ; 4.452 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 4.628 ; 4.461 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 4.572 ; 4.452 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 4.639 ; 4.490 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 4.647 ; 4.512 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.011 ; 4.821 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 4.882 ; 5.082 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.559 ; 3.606 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 5.101 ; 4.877 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 6.693 ; 6.666 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 5.516 ; 5.264 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 5.101 ; 4.914 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 5.645 ; 5.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 5.357 ; 5.032 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 5.140 ; 4.877 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 5.634 ; 5.390 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 7.016 ; 6.869 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.513 ; 3.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 5.954 ; 6.225 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.278 ; 6.597 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 4.664 ; 4.793 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 4.795 ; 4.922 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 5.485 ; 5.734 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.086 ; 5.235 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.110 ; 4.843 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.110 ; 4.843 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 4.439 ; 4.289 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.706 ; 4.487 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 4.439 ; 4.289 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.166 ; 4.933 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.166 ; 4.933 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.345 ; 5.056 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 5.188 ; 4.955 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.892 ; 6.803 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 5.188 ; 4.955 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.333 ; 5.151 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.348 ; 5.260 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.333 ; 5.151 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.473 ; 4.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.473 ; 4.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.600 ; 4.473 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.895 ; 4.701 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.895 ; 4.701 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 5.206 ; 4.998 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.238 ; 4.155 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.864 ; 4.712 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.238 ; 4.155 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 4.781 ; 4.546 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 4.781 ; 4.546 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 6.881 ; 6.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 6.996 ; 6.617 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 6.460 ; 6.115 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.561 ; 5.351 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 5.766 ; 5.465 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 5.766 ; 5.473 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 4.821 ; 4.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                  ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 140.41 MHz ; 140.41 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.020 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.384 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -3.231 ; -6.462        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2.594 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.212  ; 0.000         ;
; clk_in                                                       ; 18.207 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.020 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 7.066      ;
; 0.065 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 7.021      ;
; 0.109 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.977      ;
; 0.154 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.932      ;
; 0.166 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.920      ;
; 0.175 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.911      ;
; 0.195 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.891      ;
; 0.198 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.391      ; 7.337      ;
; 0.203 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.883      ;
; 0.203 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.883      ;
; 0.205 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.881      ;
; 0.212 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.874      ;
; 0.215 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.871      ;
; 0.219 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.867      ;
; 0.220 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.866      ;
; 0.221 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.865      ;
; 0.249 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.837      ;
; 0.256 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 7.230      ;
; 0.261 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.825      ;
; 0.273 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.813      ;
; 0.275 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.811      ;
; 0.282 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.391      ; 7.253      ;
; 0.284 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.802      ;
; 0.284 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.802      ;
; 0.313 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.773      ;
; 0.323 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 6.262      ;
; 0.325 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 6.260      ;
; 0.329 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.757      ;
; 0.330 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.756      ;
; 0.339 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 6.246      ;
; 0.344 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.085     ; 6.715      ;
; 0.350 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.736      ;
; 0.353 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.733      ;
; 0.358 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.728      ;
; 0.376 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.710      ;
; 0.382 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.325      ; 7.087      ;
; 0.387 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.699      ;
; 0.390 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.696      ;
; 0.391 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.695      ;
; 0.393 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.693      ;
; 0.402 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.684      ;
; 0.402 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 7.084      ;
; 0.403 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.683      ;
; 0.407 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 7.079      ;
; 0.408 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 7.078      ;
; 0.426 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.088     ; 6.630      ;
; 0.433 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.653      ;
; 0.448 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.638      ;
; 0.449 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.637      ;
; 0.451 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.635      ;
; 0.456 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.391      ; 7.079      ;
; 0.459 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.627      ;
; 0.465 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.621      ;
; 0.469 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.617      ;
; 0.471 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.615      ;
; 0.473 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.391      ; 7.062      ;
; 0.475 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 7.011      ;
; 0.478 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.132     ; 6.534      ;
; 0.488 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.598      ;
; 0.489 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.391      ; 7.046      ;
; 0.491 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.595      ;
; 0.493 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.593      ;
; 0.505 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.581      ;
; 0.507 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.579      ;
; 0.507 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 6.979      ;
; 0.507 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.132     ; 6.505      ;
; 0.510 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.576      ;
; 0.510 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.132     ; 6.502      ;
; 0.517 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.569      ;
; 0.527 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.085     ; 6.532      ;
; 0.528 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.325      ; 6.941      ;
; 0.530 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.391      ; 7.005      ;
; 0.533 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.325      ; 6.936      ;
; 0.544 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.542      ;
; 0.545 ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 6.040      ;
; 0.546 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.349      ; 6.947      ;
; 0.546 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.540      ;
; 0.553 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.391      ; 6.982      ;
; 0.554 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.532      ;
; 0.554 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 6.932      ;
; 0.556 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.530      ;
; 0.559 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 6.927      ;
; 0.565 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.085     ; 6.494      ;
; 0.567 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 6.018      ;
; 0.572 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.088     ; 6.484      ;
; 0.573 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.335      ; 6.906      ;
; 0.574 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.512      ;
; 0.574 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.139     ; 6.431      ;
; 0.577 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.088     ; 6.479      ;
; 0.578 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.508      ;
; 0.580 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 6.005      ;
; 0.601 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.325      ; 6.868      ;
; 0.601 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 6.885      ;
; 0.627 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 6.859      ;
; 0.632 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.139     ; 6.373      ;
; 0.633 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.325      ; 6.836      ;
; 0.635 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.349      ; 6.858      ;
; 0.638 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.391      ; 6.897      ;
; 0.640 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 6.446      ;
; 0.645 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.342      ; 6.841      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.384 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|b_data[7]                                ; tgen:u_tgen|b_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|flag_frm_pol                             ; tgen:u_tgen|flag_frm_pol                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart:u_uart|rData[0]                                 ; uart:u_uart|rData[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|t_cnt_en              ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|pulse_1us             ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|pulse_1ms             ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|stv                                      ; tgen:u_tgen|stv                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -3.231 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.958     ; 1.439      ;
; -3.231 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.958     ; 1.439      ;
; 2.290  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.564     ; 4.290      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.573     ; 4.272      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.567     ; 4.278      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.567     ; 4.278      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.567     ; 4.278      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.567     ; 4.278      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.567     ; 4.278      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_lock_timer                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.280      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|t_cnt_en               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|igr_sw                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.567     ; 4.278      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.568     ; 4.277      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.271      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
; 2.299  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.569     ; 4.276      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.594 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.415     ; 1.335      ;
; 2.594 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.415     ; 1.335      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[7]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[8]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[9]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[10]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[11]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.VFP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.IDLE                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[7]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[8]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[9]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[10]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[11]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[12]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[13]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[14]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[15]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.VBP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|grst                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.870      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 3.848      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[7]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 3.848      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[0]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[1]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[2]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[4]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[5]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[9]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[10]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[3]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|stv                                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv1_L_pre                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv2_R_pre                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv3_L_pre                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.849      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.037 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.864      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.RECIEVE                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.DATADIVE                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST1                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST2                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST3                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST4                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST5                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.IDLE                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[12]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[43]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[1]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 3.849      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[2]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 3.849      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[21]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[3]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 3.849      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[8]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 3.847      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[4]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 3.849      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[5]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 3.849      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[6]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 3.849      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[6]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
; 4.038 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[7]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 3.850      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                               ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------+
; 3.212 ; 3.428        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[7]                               ;
; 3.220 ; 3.436        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[0]                               ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.clear_screen        ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.disp_char           ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.idle                ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.set_xy              ;
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|x_reg[0]                   ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                            ;
; 3.223 ; 3.439        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                         ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[2]                ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[1]                               ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[2]                               ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[6]                               ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[0]                               ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[1]                               ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[3]                               ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[6]                               ;
; 3.226 ; 3.442        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[7]                               ;
; 3.229 ; 3.445        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[5]                ;
; 3.229 ; 3.445        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[7]                ;
; 3.230 ; 3.446        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[6]                ;
; 3.233 ; 3.449        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                ;
; 3.233 ; 3.449        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[1]                ;
; 3.233 ; 3.449        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[2]                ;
; 3.233 ; 3.449        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]                ;
; 3.233 ; 3.449        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                ;
; 3.233 ; 3.449        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                ;
; 3.233 ; 3.449        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                ;
; 3.234 ; 3.450        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[3]                ;
; 3.234 ; 3.450        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[4]                ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv1_L_pre                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv2_R_pre                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv3_L_pre                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[3]                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|stv                                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|rx_flag_test0                  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|rx_flag_test1                  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|rx_flag_test2                  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|temp_data[0]                   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|temp_data[1]                   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|temp_data[2]                   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|temp_data[3]                   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|temp_data[4]                   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|temp_data[5]                   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|temp_data[6]                   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|temp_data[7]                   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|tx_bit[0]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|tx_bit[1]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|tx_bit[2]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|tx_bit[3]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|txd                            ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[0]                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[1]                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[2]                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[3]                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[4]                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[5]                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[6]                               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[7]                               ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[0]                     ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[1]                     ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[2]                     ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[3]                     ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[4]                     ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[5]                     ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[6]                     ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[7]                     ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_clk                    ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u3_mux_decode|a[0]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u3_mux_decode|a[1]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[0]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[1]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u5_mux_decode|a[1]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u6_mux_decode|a[0]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u6_mux_decode|a[1]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u7_mux_decode|a[0]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u7_mux_decode|a[1]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u8_mux_decode|a[0]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u8_mux_decode|a[1]                        ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[0]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[1]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[2]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12] ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13] ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14] ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15] ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ;
; 3.270 ; 3.486        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[0]  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.207 ; 18.391       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.337 ; 18.337       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.426 ; 18.642       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.506 ; 18.506       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.530 ; 18.530       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.693 ; 18.693       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.763 ; 2.863 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 4.244 ; 4.274 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 4.667 ; 4.785 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 4.862 ; 4.908 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 4.572 ; 4.653 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -2.315 ; -2.413 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -3.468 ; -3.489 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -3.891 ; -4.005 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -4.062 ; -4.098 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -3.783 ; -3.854 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.060 ; 5.410 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.344 ; 5.037 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.399 ; 5.130 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.381 ; 5.054 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.474 ; 5.195 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 7.852 ; 7.510 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 7.035 ; 6.696 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 7.629 ; 7.297 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 6.958 ; 6.456 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 6.555 ; 6.076 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.852 ; 7.510 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.590 ; 5.389 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 6.842 ; 6.394 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 6.344 ; 6.056 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.018 ; 4.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 5.793 ; 5.794 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 5.032 ; 4.799 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.779 ; 4.634 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.933 ; 4.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.665 ; 4.455 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.417 ; 4.293 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 5.793 ; 5.794 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.100 ; 4.178 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.583 ; 5.655 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.201 ; 4.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.143 ; 4.956 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.214 ; 4.995 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.225 ; 5.014 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.583 ; 5.302 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.377 ; 5.655 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.101 ; 4.179 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 7.580 ; 7.319 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 7.268 ; 7.111 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 6.103 ; 5.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 5.689 ; 5.363 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 6.214 ; 5.850 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 5.963 ; 5.462 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 5.722 ; 5.325 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 6.200 ; 5.827 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 7.580 ; 7.319 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.370 ; 6.831 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.672 ; 7.193 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.120 ; 5.391 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.241 ; 5.524 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 5.900 ; 6.348 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.539 ; 5.831 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.700 ; 5.298 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.700 ; 5.298 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.298 ; 4.950 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.298 ; 4.950 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.017 ; 4.767 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.940 ; 5.474 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.742 ; 5.348 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.940 ; 5.474 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 7.491 ; 7.216 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 7.491 ; 7.216 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 5.775 ; 5.385 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.923 ; 5.662 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.923 ; 5.662 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.899 ; 5.577 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 5.171 ; 4.936 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 5.058 ; 4.817 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 5.171 ; 4.936 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 5.764 ; 5.475 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 5.483 ; 5.154 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 5.764 ; 5.475 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.425 ; 5.194 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.425 ; 5.194 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.805 ; 4.645 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.376 ; 5.015 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.376 ; 5.015 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 7.452 ; 6.912 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 7.544 ; 6.996 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 7.022 ; 6.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.113 ; 5.820 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.340 ; 5.919 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.341 ; 5.928 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.405 ; 5.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 4.570 ; 4.907 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 4.836 ; 4.538 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 4.888 ; 4.627 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.871 ; 4.554 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.959 ; 4.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 5.079 ; 4.884 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 6.463 ; 6.136 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 7.038 ; 6.717 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 6.393 ; 5.910 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 6.006 ; 5.545 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.306 ; 6.979 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.079 ; 4.884 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 6.282 ; 5.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.803 ; 5.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.565 ; 3.651 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 3.952 ; 3.832 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.543 ; 4.318 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.300 ; 4.159 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.444 ; 4.208 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.191 ; 3.988 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 3.952 ; 3.832 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 5.332 ; 5.330 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.647 ; 3.724 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.651 ; 4.470 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 4.707 ; 4.476 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 4.651 ; 4.470 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 4.719 ; 4.508 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 4.730 ; 4.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.074 ; 4.802 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 4.874 ; 5.143 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.648 ; 3.725 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 5.167 ; 4.814 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 6.741 ; 6.593 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 5.564 ; 5.180 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 5.167 ; 4.851 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 5.672 ; 5.320 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 5.429 ; 4.946 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 5.198 ; 4.814 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 5.657 ; 5.296 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 7.040 ; 6.792 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.587 ; 3.759 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 5.826 ; 6.271 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.116 ; 6.618 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 4.622 ; 4.884 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 4.742 ; 5.016 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 5.371 ; 5.803 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.029 ; 5.312 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.179 ; 4.789 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.179 ; 4.789 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 4.522 ; 4.279 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.792 ; 4.454 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 4.522 ; 4.279 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.218 ; 4.836 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.218 ; 4.836 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.407 ; 4.957 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 5.250 ; 4.872 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.956 ; 6.694 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 5.250 ; 4.872 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.369 ; 5.056 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.392 ; 5.138 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.369 ; 5.056 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.560 ; 4.326 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.560 ; 4.326 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.668 ; 4.440 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.968 ; 4.649 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.968 ; 4.649 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 5.238 ; 4.957 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.317 ; 4.161 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.912 ; 4.687 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.317 ; 4.161 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 4.866 ; 4.517 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 4.866 ; 4.517 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 6.860 ; 6.339 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 6.948 ; 6.418 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 6.446 ; 5.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.574 ; 5.289 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 5.792 ; 5.385 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 5.793 ; 5.393 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 4.894 ; 4.646 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.906 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -1.772 ; -3.544        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.481 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.350  ; 0.000         ;
; clk_in                                                       ; 18.016 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 3.906 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.196      ;
; 3.921 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.181      ;
; 3.947 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.155      ;
; 3.947 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.155      ;
; 3.951 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.151      ;
; 3.952 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.150      ;
; 3.969 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.133      ;
; 3.979 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.123      ;
; 3.981 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.899      ;
; 3.985 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.895      ;
; 3.987 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.893      ;
; 3.994 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.108      ;
; 3.994 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.108      ;
; 3.997 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.105      ;
; 3.998 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.104      ;
; 3.998 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.104      ;
; 4.001 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.101      ;
; 4.011 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.091      ;
; 4.013 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.089      ;
; 4.021 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.081      ;
; 4.028 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.074      ;
; 4.034 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.068      ;
; 4.038 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.064      ;
; 4.040 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.062      ;
; 4.042 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.060      ;
; 4.046 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 3.040      ;
; 4.049 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.053      ;
; 4.051 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.051      ;
; 4.054 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.163      ; 3.238      ;
; 4.055 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.163      ; 3.237      ;
; 4.056 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.046      ;
; 4.057 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.045      ;
; 4.058 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.220      ;
; 4.061 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.041      ;
; 4.064 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.038      ;
; 4.064 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.038      ;
; 4.067 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.046     ; 3.016      ;
; 4.070 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.032      ;
; 4.073 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.807      ;
; 4.079 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.023      ;
; 4.079 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.023      ;
; 4.083 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.019      ;
; 4.083 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.019      ;
; 4.085 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.017      ;
; 4.086 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.016      ;
; 4.086 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.181      ;
; 4.088 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.014      ;
; 4.089 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.057     ; 2.983      ;
; 4.090 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.012      ;
; 4.090 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.790      ;
; 4.091 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.011      ;
; 4.093 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.009      ;
; 4.095 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.007      ;
; 4.097 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.005      ;
; 4.097 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.005      ;
; 4.099 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.057     ; 2.973      ;
; 4.100 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.178      ;
; 4.102 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 3.000      ;
; 4.107 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.995      ;
; 4.111 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.063     ; 2.955      ;
; 4.112 ; tgen:u_tgen|hcnt[10]                  ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.990      ;
; 4.112 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.166      ;
; 4.112 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.765      ;
; 4.113 ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.249     ; 2.767      ;
; 4.114 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da4_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.988      ;
; 4.122 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.964      ;
; 4.122 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.964      ;
; 4.124 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.057     ; 2.948      ;
; 4.127 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.975      ;
; 4.127 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.975      ;
; 4.127 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.151      ;
; 4.128 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.749      ;
; 4.133 ; tgen:u_tgen|hcnt[11]                  ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.969      ;
; 4.136 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.046     ; 2.947      ;
; 4.139 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.963      ;
; 4.143 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.057     ; 2.929      ;
; 4.144 ; tgen:u_tgen|hcnt[2]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.958      ;
; 4.145 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.163      ; 3.147      ;
; 4.147 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.131      ;
; 4.149 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.953      ;
; 4.153 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.949      ;
; 4.155 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.112      ;
; 4.156 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.046     ; 2.927      ;
; 4.157 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.929      ;
; 4.163 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.163      ; 3.129      ;
; 4.165 ; tgen:u_tgen|hcnt[3]                   ; tgen:u_tgen|da4_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.937      ;
; 4.168 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.163      ; 3.124      ;
; 4.169 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.109      ;
; 4.172 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.705      ;
; 4.173 ; tgen:u_tgen|hcnt[9]                   ; tgen:u_tgen|da4_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.105      ;
; 4.173 ; tgen:u_tgen|hcnt[8]                   ; tgen:u_tgen|da4_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.027     ; 2.929      ;
; 4.173 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da4_din[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.105      ;
; 4.175 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.092      ;
; 4.178 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.100      ;
; 4.178 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.699      ;
; 4.179 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.057     ; 2.893      ;
; 4.181 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.097      ;
; 4.181 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.905      ;
; 4.184 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.149      ; 3.094      ;
; 4.187 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.068     ; 2.874      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; clkrst:u_clkrst|rst_n_sys_p1                         ; clkrst:u_clkrst|rst_n_sys                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|b_data[7]                                ; tgen:u_tgen|b_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|flag_frm_pol                             ; tgen:u_tgen|flag_frm_pol                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.772 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.212     ; 0.711      ;
; -1.772 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.212     ; 0.711      ;
; 4.686  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_wr                                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.196      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.182      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[0]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[1]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[2]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[3]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[4]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[5]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[6]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[7]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[8]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[9]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[10]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[11]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[12]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[13]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[14]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[15]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.691  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.181      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.185      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.185      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.185      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_lock_timer                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[9]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.183      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[4]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.183      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[6]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.183      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[10]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.183      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[11]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.183      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.186      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|tpulse                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.255     ; 2.182      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d1                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d2                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d3                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d1                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d2                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d3                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.253     ; 2.184      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.254     ; 2.183      ;
; 4.692  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.257     ; 2.180      ;
+--------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.481 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.917     ; 0.609      ;
; 1.481 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.917     ; 0.609      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[7]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[8]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[9]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[10]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[11]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[12]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[13]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[14]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 1.999 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[15]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.948      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[7]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[8]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[9]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[10]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[11]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.VFP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.IDLE                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.948      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.948      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.948      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.948      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.VBP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.949      ;
; 2.000 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|grst                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.948      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.943      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[16]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[17]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[18]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[19]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[20]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[21]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[22]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[23]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[24]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[25]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[26]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[27]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[28]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[29]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[30]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.006 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[31]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 1.954      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.934      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.937      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.937      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.937      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.937      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.937      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.937      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.937      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 1.937      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_lock_timer                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[9]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.935      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[4]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.935      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[6]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.935      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[10]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.935      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_ms[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[11]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.935      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[0]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[1]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[2]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[3]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[4]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[5]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[6]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[7]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[8]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[9]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
; 2.007 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[10]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.936      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                               ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------+
; 3.350 ; 3.534        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[7]                               ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                            ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                         ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[1]                ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[2]                ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]                ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[3]                               ;
; 3.355 ; 3.539        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_din[7]                               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[0]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[10]                   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[11]                   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[12]                   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[13]                   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[14]                   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[15]                   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[1]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[2]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[3]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[4]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[5]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[6]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[7]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[8]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[9]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u3_mux_decode|a[0]                        ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u3_mux_decode|a[1]                        ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[0]                        ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[1]                        ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u5_mux_decode|a[1]                        ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[0]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[1]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[2]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|tpulse     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv1_L_pre                               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv2_R_pre                               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv3_L_pre                               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv3_R_pre                               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv4_R_pre                               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[0]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[10]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[11]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[1]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[2]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[3]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[4]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[5]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[6]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[7]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[8]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vact[9]                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cs_ctrl.DISPLAY                          ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[3]                               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_wr                                   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da2_wr                                   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da4_wr                                   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|num_vdiv64[1]                            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|num_vdiv64[2]                            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|num_vdiv64[3]                            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|num_vdiv64[4]                            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|num_vdiv64[5]                            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|stv                                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|bps_clk                        ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tx_module:u_tx_module|rx_flag_test0                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.016 ; 18.200       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.137 ; 18.137       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.146 ; 18.146       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.194 ; 18.194       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.621 ; 18.837       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.841 ; 18.841       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.891 ; 18.891       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.900 ; 18.900       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 35.037 ; 37.037       ; 2.000          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 1.389 ; 2.059 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 2.345 ; 2.947 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 2.559 ; 3.184 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 2.646 ; 3.311 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 2.523 ; 3.158 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -1.169 ; -1.828 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -1.946 ; -2.532 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.157 ; -2.771 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -2.234 ; -2.880 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.117 ; -2.735 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.559 ; 2.488 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.438 ; 2.550 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.512 ; 2.611 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.446 ; 2.541 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.516 ; 2.652 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 3.837 ; 4.107 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 3.263 ; 3.448 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 3.588 ; 3.800 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 3.169 ; 3.316 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 3.027 ; 3.175 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.837 ; 4.107 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.662 ; 2.749 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 3.172 ; 3.288 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.977 ; 3.071 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.989 ; 1.935 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 3.108 ; 2.928 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.355 ; 2.413 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.273 ; 2.326 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 2.257 ; 2.352 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.181 ; 2.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.101 ; 2.135 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.108 ; 2.928 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 2.024 ; 2.006 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.774 ; 2.739 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.458 ; 2.544 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.446 ; 2.516 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.470 ; 2.545 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.477 ; 2.555 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.631 ; 2.739 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.774 ; 2.669 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 2.026 ; 2.008 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 3.727 ; 3.941 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 3.594 ; 3.800 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 2.743 ; 2.873 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 2.618 ; 2.736 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 2.831 ; 2.944 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 2.659 ; 2.788 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 2.605 ; 2.727 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 2.839 ; 2.949 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 3.727 ; 3.941 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.986 ; 1.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.311 ; 3.146 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.481 ; 3.306 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.597 ; 2.466 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 2.666 ; 2.564 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.058 ; 2.877 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 2.847 ; 2.735 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.583 ; 2.713 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.583 ; 2.713 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.398 ; 2.498 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.398 ; 2.498 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.309 ; 2.402 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.666 ; 2.792 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.591 ; 2.716 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.666 ; 2.792 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 3.680 ; 3.920 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 3.680 ; 3.920 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 2.646 ; 2.773 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.745 ; 2.919 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.745 ; 2.919 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.728 ; 2.891 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 2.387 ; 2.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 2.330 ; 2.421 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 2.387 ; 2.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 2.667 ; 2.779 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 2.477 ; 2.601 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.667 ; 2.779 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.524 ; 2.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.524 ; 2.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 2.235 ; 2.331 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.433 ; 2.538 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.433 ; 2.538 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 3.426 ; 3.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 3.476 ; 3.691 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 3.196 ; 3.370 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.854 ; 2.982 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.911 ; 3.049 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.917 ; 3.057 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.495 ; 2.603 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.291 ; 2.223 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.168 ; 2.274 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.239 ; 2.334 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.175 ; 2.266 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.242 ; 2.372 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 2.389 ; 2.472 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.962 ; 3.141 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 3.278 ; 3.481 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.875 ; 3.016 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.740 ; 2.880 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.550 ; 3.814 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.389 ; 2.472 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.878 ; 2.989 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.692 ; 2.782 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.741 ; 1.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 1.850 ; 1.881 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.093 ; 2.149 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.015 ; 2.065 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 1.996 ; 2.088 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 1.927 ; 1.960 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 1.850 ; 1.881 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 2.855 ; 2.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.775 ; 1.759 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.182 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.193 ; 2.275 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.182 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.206 ; 2.277 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.212 ; 2.286 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.359 ; 2.463 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.496 ; 2.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.778 ; 1.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 2.328 ; 2.445 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 3.316 ; 3.517 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 2.462 ; 2.586 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 2.341 ; 2.454 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 2.545 ; 2.654 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 2.380 ; 2.504 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 2.328 ; 2.445 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 2.553 ; 2.659 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 3.442 ; 3.651 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.010 ; 2.853 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.174 ; 3.007 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.323 ; 2.196 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 2.391 ; 2.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 2.766 ; 2.591 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 2.566 ; 2.460 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.307 ; 2.432 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.307 ; 2.432 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.044 ; 2.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.130 ; 2.225 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.044 ; 2.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.315 ; 2.434 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.315 ; 2.434 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.387 ; 2.507 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 2.368 ; 2.490 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 3.398 ; 3.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 2.368 ; 2.490 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.447 ; 2.603 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.463 ; 2.630 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.447 ; 2.603 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 2.063 ; 2.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 2.063 ; 2.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 2.118 ; 2.220 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 2.204 ; 2.323 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 2.204 ; 2.323 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.387 ; 2.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 1.972 ; 2.064 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.250 ; 2.350 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 1.972 ; 2.064 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.163 ; 2.263 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.163 ; 2.263 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 3.116 ; 3.314 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 3.164 ; 3.370 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.895 ; 3.061 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.566 ; 2.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.621 ; 2.754 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.628 ; 2.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.222 ; 2.326 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; -0.381 ; 0.179 ; -3.705   ; 1.481   ; 3.212               ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 18.016              ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.381 ; 0.179 ; -3.705   ; 1.481   ; 3.212               ;
; Design-wide TNS                                               ; -2.557 ; 0.0   ; -7.41    ; 0.0     ; 0.0                 ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -2.557 ; 0.000 ; -7.410   ; 0.000   ; 0.000               ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 3.096 ; 3.342 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 4.826 ; 5.016 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.304 ; 5.574 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.477 ; 5.727 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.181 ; 5.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -1.169 ; -1.828 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -1.946 ; -2.532 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.157 ; -2.771 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -2.234 ; -2.880 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.117 ; -2.735 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.165 ; 5.410 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.344 ; 5.125 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.426 ; 5.231 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.381 ; 5.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.474 ; 5.308 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 7.875 ; 7.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 7.139 ; 6.895 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 7.729 ; 7.582 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 6.988 ; 6.697 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 6.564 ; 6.269 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.875 ; 7.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.600 ; 5.484 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 6.888 ; 6.591 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 6.390 ; 6.207 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.018 ; 4.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 5.793 ; 5.794 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 5.032 ; 4.843 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.779 ; 4.656 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.933 ; 4.730 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.665 ; 4.474 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.417 ; 4.293 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 5.793 ; 5.794 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.100 ; 4.178 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.584 ; 5.658 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.201 ; 5.013 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.143 ; 5.004 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.214 ; 5.042 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.225 ; 5.066 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.584 ; 5.387 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.450 ; 5.658 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.101 ; 4.179 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 7.620 ; 7.465 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 7.283 ; 7.253 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 6.118 ; 5.859 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 5.689 ; 5.495 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 6.253 ; 5.998 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 5.963 ; 5.618 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 5.728 ; 5.457 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 6.241 ; 5.991 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 7.620 ; 7.465 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.568 ; 6.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.906 ; 7.237 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.230 ; 5.391 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.362 ; 5.524 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.084 ; 6.348 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.664 ; 5.831 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.700 ; 5.420 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.700 ; 5.420 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.298 ; 5.051 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.298 ; 5.051 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.017 ; 4.845 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.941 ; 5.643 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.755 ; 5.516 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.941 ; 5.643 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 7.492 ; 7.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 7.492 ; 7.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 5.777 ; 5.538 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.945 ; 5.856 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.945 ; 5.856 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.928 ; 5.742 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 5.171 ; 5.037 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 5.058 ; 4.900 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 5.171 ; 5.037 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 5.798 ; 5.584 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 5.483 ; 5.275 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 5.798 ; 5.584 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.442 ; 5.287 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.442 ; 5.287 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.805 ; 4.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.376 ; 5.112 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.376 ; 5.112 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 7.540 ; 7.169 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 7.660 ; 7.269 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 7.103 ; 6.746 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.166 ; 5.950 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.378 ; 6.069 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.378 ; 6.076 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.405 ; 5.278 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.291 ; 2.223 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.168 ; 2.274 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.239 ; 2.334 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.175 ; 2.266 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.242 ; 2.372 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 2.389 ; 2.472 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.962 ; 3.141 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 3.278 ; 3.481 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.875 ; 3.016 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.740 ; 2.880 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.550 ; 3.814 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.389 ; 2.472 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.878 ; 2.989 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.692 ; 2.782 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.741 ; 1.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 1.850 ; 1.881 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.093 ; 2.149 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.015 ; 2.065 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 1.996 ; 2.088 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 1.927 ; 1.960 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 1.850 ; 1.881 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 2.855 ; 2.677 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.775 ; 1.759 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.182 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.193 ; 2.275 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.182 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.206 ; 2.277 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.212 ; 2.286 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.359 ; 2.463 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.496 ; 2.397 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.778 ; 1.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_din[*]    ; clk_in     ; 2.328 ; 2.445 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[0]   ; clk_in     ; 3.316 ; 3.517 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[1]   ; clk_in     ; 2.462 ; 2.586 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[2]   ; clk_in     ; 2.341 ; 2.454 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[3]   ; clk_in     ; 2.545 ; 2.654 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[4]   ; clk_in     ; 2.380 ; 2.504 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[5]   ; clk_in     ; 2.328 ; 2.445 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[6]   ; clk_in     ; 2.553 ; 2.659 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da4_din[7]   ; clk_in     ; 3.442 ; 3.651 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.010 ; 2.853 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.174 ; 3.007 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.323 ; 2.196 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 2.391 ; 2.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 2.766 ; 2.591 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 2.566 ; 2.460 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.307 ; 2.432 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.307 ; 2.432 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.044 ; 2.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.130 ; 2.225 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.044 ; 2.134 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.315 ; 2.434 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.315 ; 2.434 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.387 ; 2.507 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 2.368 ; 2.490 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 3.398 ; 3.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 2.368 ; 2.490 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.447 ; 2.603 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.463 ; 2.630 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.447 ; 2.603 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 2.063 ; 2.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 2.063 ; 2.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 2.118 ; 2.220 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 2.204 ; 2.323 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 2.204 ; 2.323 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.387 ; 2.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 1.972 ; 2.064 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.250 ; 2.350 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 1.972 ; 2.064 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.163 ; 2.263 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.163 ; 2.263 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 3.116 ; 3.314 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 3.164 ; 3.370 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.895 ; 3.061 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.566 ; 2.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.621 ; 2.754 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.628 ; 2.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.222 ; 2.326 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED_Test ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_p14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_n14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddp      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgh        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en3       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en4       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_RST         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DIN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rxd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00861 V          ; 0.106 V                              ; 0.016 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00861 V         ; 0.106 V                             ; 0.016 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 51347    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 51347    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                      ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 528      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 528      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 19 10:05:22 2018
Info: Command: quartus_sta VT_Demo -c VT_Demo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VT_Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_in clk_in
    Info (332110): create_generated_clock -source {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 140 -duty_cycle 50.00 -name {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]} {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.381
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.381        -2.557 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.435
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.435         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.705        -7.410 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.934
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.934         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.238         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.259         0.000 clk_in 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.020
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.020         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.384         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -3.231
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.231        -6.462 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.594
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.594         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.212
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.212         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.207         0.000 clk_in 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.906
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.906         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.772
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.772        -3.544 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.481         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.350         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.016         0.000 clk_in 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 469 megabytes
    Info: Processing ended: Wed Dec 19 10:05:26 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


