
Host.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f48  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab0  08008008  08008008  00018008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ab8  08008ab8  00020388  2**0
                  CONTENTS
  4 .ARM          00000008  08008ab8  08008ab8  00018ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ac0  08008ac0  00020388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ac0  08008ac0  00018ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ac4  08008ac4  00018ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000388  20000000  08008ac8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000145c  20000388  08008e50  00020388  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200017e4  08008e50  000217e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020388  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026ab3  00000000  00000000  000203b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005003  00000000  00000000  00046e63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001758  00000000  00000000  0004be68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001580  00000000  00000000  0004d5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa1a  00000000  00000000  0004eb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ee7b  00000000  00000000  0006955a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000958bd  00000000  00000000  000883d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011dc92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005304  00000000  00000000  0011dce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000388 	.word	0x20000388
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007ff0 	.word	0x08007ff0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000038c 	.word	0x2000038c
 8000104:	08007ff0 	.word	0x08007ff0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	1c08      	adds	r0, r1, #0
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f82e 	bl	80002c0 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	0415      	lsls	r5, r2, #16
 8000274:	0c2d      	lsrs	r5, r5, #16
 8000276:	000f      	movs	r7, r1
 8000278:	0001      	movs	r1, r0
 800027a:	002e      	movs	r6, r5
 800027c:	46c6      	mov	lr, r8
 800027e:	4684      	mov	ip, r0
 8000280:	0400      	lsls	r0, r0, #16
 8000282:	0c14      	lsrs	r4, r2, #16
 8000284:	0c00      	lsrs	r0, r0, #16
 8000286:	0c09      	lsrs	r1, r1, #16
 8000288:	4346      	muls	r6, r0
 800028a:	434d      	muls	r5, r1
 800028c:	4360      	muls	r0, r4
 800028e:	4361      	muls	r1, r4
 8000290:	1940      	adds	r0, r0, r5
 8000292:	0c34      	lsrs	r4, r6, #16
 8000294:	1824      	adds	r4, r4, r0
 8000296:	b500      	push	{lr}
 8000298:	42a5      	cmp	r5, r4
 800029a:	d903      	bls.n	80002a4 <__aeabi_lmul+0x34>
 800029c:	2080      	movs	r0, #128	; 0x80
 800029e:	0240      	lsls	r0, r0, #9
 80002a0:	4680      	mov	r8, r0
 80002a2:	4441      	add	r1, r8
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	186d      	adds	r5, r5, r1
 80002a8:	4661      	mov	r1, ip
 80002aa:	4359      	muls	r1, r3
 80002ac:	437a      	muls	r2, r7
 80002ae:	0430      	lsls	r0, r6, #16
 80002b0:	1949      	adds	r1, r1, r5
 80002b2:	0424      	lsls	r4, r4, #16
 80002b4:	0c00      	lsrs	r0, r0, #16
 80002b6:	1820      	adds	r0, r4, r0
 80002b8:	1889      	adds	r1, r1, r2
 80002ba:	bc80      	pop	{r7}
 80002bc:	46b8      	mov	r8, r7
 80002be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002c0 <__udivmoddi4>:
 80002c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002c2:	4657      	mov	r7, sl
 80002c4:	464e      	mov	r6, r9
 80002c6:	4645      	mov	r5, r8
 80002c8:	46de      	mov	lr, fp
 80002ca:	b5e0      	push	{r5, r6, r7, lr}
 80002cc:	0004      	movs	r4, r0
 80002ce:	000d      	movs	r5, r1
 80002d0:	4692      	mov	sl, r2
 80002d2:	4699      	mov	r9, r3
 80002d4:	b083      	sub	sp, #12
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d830      	bhi.n	800033c <__udivmoddi4+0x7c>
 80002da:	d02d      	beq.n	8000338 <__udivmoddi4+0x78>
 80002dc:	4649      	mov	r1, r9
 80002de:	4650      	mov	r0, sl
 80002e0:	f000 f8ba 	bl	8000458 <__clzdi2>
 80002e4:	0029      	movs	r1, r5
 80002e6:	0006      	movs	r6, r0
 80002e8:	0020      	movs	r0, r4
 80002ea:	f000 f8b5 	bl	8000458 <__clzdi2>
 80002ee:	1a33      	subs	r3, r6, r0
 80002f0:	4698      	mov	r8, r3
 80002f2:	3b20      	subs	r3, #32
 80002f4:	469b      	mov	fp, r3
 80002f6:	d433      	bmi.n	8000360 <__udivmoddi4+0xa0>
 80002f8:	465a      	mov	r2, fp
 80002fa:	4653      	mov	r3, sl
 80002fc:	4093      	lsls	r3, r2
 80002fe:	4642      	mov	r2, r8
 8000300:	001f      	movs	r7, r3
 8000302:	4653      	mov	r3, sl
 8000304:	4093      	lsls	r3, r2
 8000306:	001e      	movs	r6, r3
 8000308:	42af      	cmp	r7, r5
 800030a:	d83a      	bhi.n	8000382 <__udivmoddi4+0xc2>
 800030c:	42af      	cmp	r7, r5
 800030e:	d100      	bne.n	8000312 <__udivmoddi4+0x52>
 8000310:	e078      	b.n	8000404 <__udivmoddi4+0x144>
 8000312:	465b      	mov	r3, fp
 8000314:	1ba4      	subs	r4, r4, r6
 8000316:	41bd      	sbcs	r5, r7
 8000318:	2b00      	cmp	r3, #0
 800031a:	da00      	bge.n	800031e <__udivmoddi4+0x5e>
 800031c:	e075      	b.n	800040a <__udivmoddi4+0x14a>
 800031e:	2200      	movs	r2, #0
 8000320:	2300      	movs	r3, #0
 8000322:	9200      	str	r2, [sp, #0]
 8000324:	9301      	str	r3, [sp, #4]
 8000326:	2301      	movs	r3, #1
 8000328:	465a      	mov	r2, fp
 800032a:	4093      	lsls	r3, r2
 800032c:	9301      	str	r3, [sp, #4]
 800032e:	2301      	movs	r3, #1
 8000330:	4642      	mov	r2, r8
 8000332:	4093      	lsls	r3, r2
 8000334:	9300      	str	r3, [sp, #0]
 8000336:	e028      	b.n	800038a <__udivmoddi4+0xca>
 8000338:	4282      	cmp	r2, r0
 800033a:	d9cf      	bls.n	80002dc <__udivmoddi4+0x1c>
 800033c:	2200      	movs	r2, #0
 800033e:	2300      	movs	r3, #0
 8000340:	9200      	str	r2, [sp, #0]
 8000342:	9301      	str	r3, [sp, #4]
 8000344:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <__udivmoddi4+0x8e>
 800034a:	601c      	str	r4, [r3, #0]
 800034c:	605d      	str	r5, [r3, #4]
 800034e:	9800      	ldr	r0, [sp, #0]
 8000350:	9901      	ldr	r1, [sp, #4]
 8000352:	b003      	add	sp, #12
 8000354:	bcf0      	pop	{r4, r5, r6, r7}
 8000356:	46bb      	mov	fp, r7
 8000358:	46b2      	mov	sl, r6
 800035a:	46a9      	mov	r9, r5
 800035c:	46a0      	mov	r8, r4
 800035e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000360:	4642      	mov	r2, r8
 8000362:	2320      	movs	r3, #32
 8000364:	1a9b      	subs	r3, r3, r2
 8000366:	4652      	mov	r2, sl
 8000368:	40da      	lsrs	r2, r3
 800036a:	4641      	mov	r1, r8
 800036c:	0013      	movs	r3, r2
 800036e:	464a      	mov	r2, r9
 8000370:	408a      	lsls	r2, r1
 8000372:	0017      	movs	r7, r2
 8000374:	4642      	mov	r2, r8
 8000376:	431f      	orrs	r7, r3
 8000378:	4653      	mov	r3, sl
 800037a:	4093      	lsls	r3, r2
 800037c:	001e      	movs	r6, r3
 800037e:	42af      	cmp	r7, r5
 8000380:	d9c4      	bls.n	800030c <__udivmoddi4+0x4c>
 8000382:	2200      	movs	r2, #0
 8000384:	2300      	movs	r3, #0
 8000386:	9200      	str	r2, [sp, #0]
 8000388:	9301      	str	r3, [sp, #4]
 800038a:	4643      	mov	r3, r8
 800038c:	2b00      	cmp	r3, #0
 800038e:	d0d9      	beq.n	8000344 <__udivmoddi4+0x84>
 8000390:	07fb      	lsls	r3, r7, #31
 8000392:	0872      	lsrs	r2, r6, #1
 8000394:	431a      	orrs	r2, r3
 8000396:	4646      	mov	r6, r8
 8000398:	087b      	lsrs	r3, r7, #1
 800039a:	e00e      	b.n	80003ba <__udivmoddi4+0xfa>
 800039c:	42ab      	cmp	r3, r5
 800039e:	d101      	bne.n	80003a4 <__udivmoddi4+0xe4>
 80003a0:	42a2      	cmp	r2, r4
 80003a2:	d80c      	bhi.n	80003be <__udivmoddi4+0xfe>
 80003a4:	1aa4      	subs	r4, r4, r2
 80003a6:	419d      	sbcs	r5, r3
 80003a8:	2001      	movs	r0, #1
 80003aa:	1924      	adds	r4, r4, r4
 80003ac:	416d      	adcs	r5, r5
 80003ae:	2100      	movs	r1, #0
 80003b0:	3e01      	subs	r6, #1
 80003b2:	1824      	adds	r4, r4, r0
 80003b4:	414d      	adcs	r5, r1
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d006      	beq.n	80003c8 <__udivmoddi4+0x108>
 80003ba:	42ab      	cmp	r3, r5
 80003bc:	d9ee      	bls.n	800039c <__udivmoddi4+0xdc>
 80003be:	3e01      	subs	r6, #1
 80003c0:	1924      	adds	r4, r4, r4
 80003c2:	416d      	adcs	r5, r5
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d1f8      	bne.n	80003ba <__udivmoddi4+0xfa>
 80003c8:	9800      	ldr	r0, [sp, #0]
 80003ca:	9901      	ldr	r1, [sp, #4]
 80003cc:	465b      	mov	r3, fp
 80003ce:	1900      	adds	r0, r0, r4
 80003d0:	4169      	adcs	r1, r5
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	db24      	blt.n	8000420 <__udivmoddi4+0x160>
 80003d6:	002b      	movs	r3, r5
 80003d8:	465a      	mov	r2, fp
 80003da:	4644      	mov	r4, r8
 80003dc:	40d3      	lsrs	r3, r2
 80003de:	002a      	movs	r2, r5
 80003e0:	40e2      	lsrs	r2, r4
 80003e2:	001c      	movs	r4, r3
 80003e4:	465b      	mov	r3, fp
 80003e6:	0015      	movs	r5, r2
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	db2a      	blt.n	8000442 <__udivmoddi4+0x182>
 80003ec:	0026      	movs	r6, r4
 80003ee:	409e      	lsls	r6, r3
 80003f0:	0033      	movs	r3, r6
 80003f2:	0026      	movs	r6, r4
 80003f4:	4647      	mov	r7, r8
 80003f6:	40be      	lsls	r6, r7
 80003f8:	0032      	movs	r2, r6
 80003fa:	1a80      	subs	r0, r0, r2
 80003fc:	4199      	sbcs	r1, r3
 80003fe:	9000      	str	r0, [sp, #0]
 8000400:	9101      	str	r1, [sp, #4]
 8000402:	e79f      	b.n	8000344 <__udivmoddi4+0x84>
 8000404:	42a3      	cmp	r3, r4
 8000406:	d8bc      	bhi.n	8000382 <__udivmoddi4+0xc2>
 8000408:	e783      	b.n	8000312 <__udivmoddi4+0x52>
 800040a:	4642      	mov	r2, r8
 800040c:	2320      	movs	r3, #32
 800040e:	2100      	movs	r1, #0
 8000410:	1a9b      	subs	r3, r3, r2
 8000412:	2200      	movs	r2, #0
 8000414:	9100      	str	r1, [sp, #0]
 8000416:	9201      	str	r2, [sp, #4]
 8000418:	2201      	movs	r2, #1
 800041a:	40da      	lsrs	r2, r3
 800041c:	9201      	str	r2, [sp, #4]
 800041e:	e786      	b.n	800032e <__udivmoddi4+0x6e>
 8000420:	4642      	mov	r2, r8
 8000422:	2320      	movs	r3, #32
 8000424:	1a9b      	subs	r3, r3, r2
 8000426:	002a      	movs	r2, r5
 8000428:	4646      	mov	r6, r8
 800042a:	409a      	lsls	r2, r3
 800042c:	0023      	movs	r3, r4
 800042e:	40f3      	lsrs	r3, r6
 8000430:	4644      	mov	r4, r8
 8000432:	4313      	orrs	r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	40e2      	lsrs	r2, r4
 8000438:	001c      	movs	r4, r3
 800043a:	465b      	mov	r3, fp
 800043c:	0015      	movs	r5, r2
 800043e:	2b00      	cmp	r3, #0
 8000440:	dad4      	bge.n	80003ec <__udivmoddi4+0x12c>
 8000442:	4642      	mov	r2, r8
 8000444:	002f      	movs	r7, r5
 8000446:	2320      	movs	r3, #32
 8000448:	0026      	movs	r6, r4
 800044a:	4097      	lsls	r7, r2
 800044c:	1a9b      	subs	r3, r3, r2
 800044e:	40de      	lsrs	r6, r3
 8000450:	003b      	movs	r3, r7
 8000452:	4333      	orrs	r3, r6
 8000454:	e7cd      	b.n	80003f2 <__udivmoddi4+0x132>
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__clzdi2>:
 8000458:	b510      	push	{r4, lr}
 800045a:	2900      	cmp	r1, #0
 800045c:	d103      	bne.n	8000466 <__clzdi2+0xe>
 800045e:	f000 f807 	bl	8000470 <__clzsi2>
 8000462:	3020      	adds	r0, #32
 8000464:	e002      	b.n	800046c <__clzdi2+0x14>
 8000466:	1c08      	adds	r0, r1, #0
 8000468:	f000 f802 	bl	8000470 <__clzsi2>
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__clzsi2>:
 8000470:	211c      	movs	r1, #28
 8000472:	2301      	movs	r3, #1
 8000474:	041b      	lsls	r3, r3, #16
 8000476:	4298      	cmp	r0, r3
 8000478:	d301      	bcc.n	800047e <__clzsi2+0xe>
 800047a:	0c00      	lsrs	r0, r0, #16
 800047c:	3910      	subs	r1, #16
 800047e:	0a1b      	lsrs	r3, r3, #8
 8000480:	4298      	cmp	r0, r3
 8000482:	d301      	bcc.n	8000488 <__clzsi2+0x18>
 8000484:	0a00      	lsrs	r0, r0, #8
 8000486:	3908      	subs	r1, #8
 8000488:	091b      	lsrs	r3, r3, #4
 800048a:	4298      	cmp	r0, r3
 800048c:	d301      	bcc.n	8000492 <__clzsi2+0x22>
 800048e:	0900      	lsrs	r0, r0, #4
 8000490:	3904      	subs	r1, #4
 8000492:	a202      	add	r2, pc, #8	; (adr r2, 800049c <__clzsi2+0x2c>)
 8000494:	5c10      	ldrb	r0, [r2, r0]
 8000496:	1840      	adds	r0, r0, r1
 8000498:	4770      	bx	lr
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	02020304 	.word	0x02020304
 80004a0:	01010101 	.word	0x01010101
	...

080004ac <BC66_Excute_AT_Cmd>:
  * @param   AT_command      name or number of AT command in set of AT commands ( dTypeArr_set_AT[] )
  * @retval  0  reponse AT command fail
             1  response AT sucess
*/
uint8_t BC66_Excute_AT_Cmd ( uint8_t AT_command )
{
 80004ac:	b590      	push	{r4, r7, lr}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	0002      	movs	r2, r0
 80004b4:	1dfb      	adds	r3, r7, #7
 80004b6:	701a      	strb	r2, [r3, #0]
	uint32_t time_mark = 0;
 80004b8:	2300      	movs	r3, #0
 80004ba:	60bb      	str	r3, [r7, #8]
	//uint8_t ui8_call_back_result = 0;
	dType_water_NB_IoT.dType_AT.ui8_result = NOT_MATCH;
 80004bc:	4b3f      	ldr	r3, [pc, #252]	; (80005bc <BC66_Excute_AT_Cmd+0x110>)
 80004be:	4a40      	ldr	r2, [pc, #256]	; (80005c0 <BC66_Excute_AT_Cmd+0x114>)
 80004c0:	2100      	movs	r1, #0
 80004c2:	5499      	strb	r1, [r3, r2]
    uint8_t ui8_fnc_result = 0;
 80004c4:	230f      	movs	r3, #15
 80004c6:	18fb      	adds	r3, r7, r3
 80004c8:	2200      	movs	r2, #0
 80004ca:	701a      	strb	r2, [r3, #0]
	
	if ( dTypeArr_set_AT[AT_command].dType_AT_req.data != NULL )
 80004cc:	1dfb      	adds	r3, r7, #7
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	4a3c      	ldr	r2, [pc, #240]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 80004d2:	015b      	lsls	r3, r3, #5
 80004d4:	18d3      	adds	r3, r2, r3
 80004d6:	3304      	adds	r3, #4
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d010      	beq.n	8000500 <BC66_Excute_AT_Cmd+0x54>
	 BC66_UART_Send_Data_To_BC66 ( dTypeArr_set_AT[AT_command].dType_AT_req.data , dTypeArr_set_AT[AT_command].dType_AT_req.ui16_data_len );
 80004de:	1dfb      	adds	r3, r7, #7
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	4a38      	ldr	r2, [pc, #224]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 80004e4:	015b      	lsls	r3, r3, #5
 80004e6:	18d3      	adds	r3, r2, r3
 80004e8:	3304      	adds	r3, #4
 80004ea:	6818      	ldr	r0, [r3, #0]
 80004ec:	1dfb      	adds	r3, r7, #7
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	4a34      	ldr	r2, [pc, #208]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 80004f2:	015b      	lsls	r3, r3, #5
 80004f4:	18d3      	adds	r3, r2, r3
 80004f6:	3308      	adds	r3, #8
 80004f8:	881b      	ldrh	r3, [r3, #0]
 80004fa:	0019      	movs	r1, r3
 80004fc:	f000 fbe4 	bl	8000cc8 <BC66_UART_Send_Data_To_BC66>
	 
	// ko chuoi check	 
  if (dTypeArr_set_AT[AT_command].dType_AT_res.data == NULL )
 8000500:	1dfb      	adds	r3, r7, #7
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	4a2f      	ldr	r2, [pc, #188]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 8000506:	015b      	lsls	r3, r3, #5
 8000508:	18d3      	adds	r3, r2, r3
 800050a:	3310      	adds	r3, #16
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d112      	bne.n	8000538 <BC66_Excute_AT_Cmd+0x8c>
  {
	 if ( dTypeArr_set_AT[AT_command].FUNC != NULL )
 8000512:	1dfb      	adds	r3, r7, #7
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	4a2b      	ldr	r2, [pc, #172]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 8000518:	015b      	lsls	r3, r3, #5
 800051a:	18d3      	adds	r3, r2, r3
 800051c:	331c      	adds	r3, #28
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d009      	beq.n	8000538 <BC66_Excute_AT_Cmd+0x8c>
	   return dTypeArr_set_AT[AT_command].FUNC();
 8000524:	1dfb      	adds	r3, r7, #7
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	4a26      	ldr	r2, [pc, #152]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 800052a:	015b      	lsls	r3, r3, #5
 800052c:	18d3      	adds	r3, r2, r3
 800052e:	331c      	adds	r3, #28
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4798      	blx	r3
 8000534:	0003      	movs	r3, r0
 8000536:	e03d      	b.n	80005b4 <BC66_Excute_AT_Cmd+0x108>
	}
	
	// bat dau tinh thoi gian phan hoi
  time_mark = ui32_tick_count; 
 8000538:	4b23      	ldr	r3, [pc, #140]	; (80005c8 <BC66_Excute_AT_Cmd+0x11c>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	60bb      	str	r3, [r7, #8]
	
  // doi phan hoi 
	do
	{
   if ( BC66_Check_Time_Out( time_mark , dTypeArr_set_AT[AT_command].dType_AT_req.ui32_time_res ) == TRUE )
 800053e:	1dfb      	adds	r3, r7, #7
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	4a20      	ldr	r2, [pc, #128]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 8000544:	015b      	lsls	r3, r3, #5
 8000546:	18d3      	adds	r3, r2, r3
 8000548:	330c      	adds	r3, #12
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	0011      	movs	r1, r2
 8000550:	0018      	movs	r0, r3
 8000552:	f000 f83b 	bl	80005cc <BC66_Check_Time_Out>
 8000556:	0003      	movs	r3, r0
 8000558:	2b01      	cmp	r3, #1
 800055a:	d008      	beq.n	800056e <BC66_Excute_AT_Cmd+0xc2>
	   break;
		 osDelay (5);
 800055c:	2005      	movs	r0, #5
 800055e:	f005 fd74 	bl	800604a <osDelay>
	} while ( dType_water_NB_IoT.dType_AT.ui8_result != MATCH );
 8000562:	4b16      	ldr	r3, [pc, #88]	; (80005bc <BC66_Excute_AT_Cmd+0x110>)
 8000564:	4a16      	ldr	r2, [pc, #88]	; (80005c0 <BC66_Excute_AT_Cmd+0x114>)
 8000566:	5c9b      	ldrb	r3, [r3, r2]
 8000568:	2b01      	cmp	r3, #1
 800056a:	d1e8      	bne.n	800053e <BC66_Excute_AT_Cmd+0x92>
 800056c:	e000      	b.n	8000570 <BC66_Excute_AT_Cmd+0xc4>
	   break;
 800056e:	46c0      	nop			; (mov r8, r8)
  ui8_fnc_result = dType_water_NB_IoT.dType_AT.ui8_result;
 8000570:	200f      	movs	r0, #15
 8000572:	183b      	adds	r3, r7, r0
 8000574:	4a11      	ldr	r2, [pc, #68]	; (80005bc <BC66_Excute_AT_Cmd+0x110>)
 8000576:	4912      	ldr	r1, [pc, #72]	; (80005c0 <BC66_Excute_AT_Cmd+0x114>)
 8000578:	5c52      	ldrb	r2, [r2, r1]
 800057a:	701a      	strb	r2, [r3, #0]
	
  // ket qua dung mong muon
	if ( dType_water_NB_IoT.dType_AT.ui8_result == MATCH )
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <BC66_Excute_AT_Cmd+0x110>)
 800057e:	4a10      	ldr	r2, [pc, #64]	; (80005c0 <BC66_Excute_AT_Cmd+0x114>)
 8000580:	5c9b      	ldrb	r3, [r3, r2]
 8000582:	2b01      	cmp	r3, #1
 8000584:	d113      	bne.n	80005ae <BC66_Excute_AT_Cmd+0x102>
	{
	  if ( dTypeArr_set_AT[AT_command].FUNC != NULL ) 
 8000586:	1dfb      	adds	r3, r7, #7
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	4a0e      	ldr	r2, [pc, #56]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 800058c:	015b      	lsls	r3, r3, #5
 800058e:	18d3      	adds	r3, r2, r3
 8000590:	331c      	adds	r3, #28
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d00a      	beq.n	80005ae <BC66_Excute_AT_Cmd+0x102>
      ui8_fnc_result = dTypeArr_set_AT[AT_command].FUNC();	
 8000598:	1dfb      	adds	r3, r7, #7
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	4a09      	ldr	r2, [pc, #36]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 800059e:	015b      	lsls	r3, r3, #5
 80005a0:	18d3      	adds	r3, r2, r3
 80005a2:	331c      	adds	r3, #28
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	183c      	adds	r4, r7, r0
 80005a8:	4798      	blx	r3
 80005aa:	0003      	movs	r3, r0
 80005ac:	7023      	strb	r3, [r4, #0]
	}
  return ui8_fnc_result;	 
 80005ae:	230f      	movs	r3, #15
 80005b0:	18fb      	adds	r3, r7, r3
 80005b2:	781b      	ldrb	r3, [r3, #0]
}
 80005b4:	0018      	movs	r0, r3
 80005b6:	46bd      	mov	sp, r7
 80005b8:	b005      	add	sp, #20
 80005ba:	bd90      	pop	{r4, r7, pc}
 80005bc:	20000000 	.word	0x20000000
 80005c0:	00000209 	.word	0x00000209
 80005c4:	08008460 	.word	0x08008460
 80005c8:	200014f0 	.word	0x200014f0

080005cc <BC66_Check_Time_Out>:
  *          cycle: time that event time out from mark time
  * @retval  TRUE:  time out happend
  *          FALSE: time out not happend
*/
uint8_t BC66_Check_Time_Out ( uint32_t mark , uint32_t cycle )
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6039      	str	r1, [r7, #0]
	uint32_t delta;
	delta = ui32_tick_count - mark;
 80005d6:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <BC66_Check_Time_Out+0x2c>)
 80005d8:	681a      	ldr	r2, [r3, #0]
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	60fb      	str	r3, [r7, #12]
	if ( delta >= cycle)
 80005e0:	68fa      	ldr	r2, [r7, #12]
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d301      	bcc.n	80005ec <BC66_Check_Time_Out+0x20>
		return TRUE;
 80005e8:	2301      	movs	r3, #1
 80005ea:	e000      	b.n	80005ee <BC66_Check_Time_Out+0x22>
	else 
		return FALSE;
 80005ec:	2300      	movs	r3, #0
}
 80005ee:	0018      	movs	r0, r3
 80005f0:	46bd      	mov	sp, r7
 80005f2:	b004      	add	sp, #16
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	200014f0 	.word	0x200014f0

080005fc <BC66_Check_AT_Response>:
  * @param   AT_command  number or name of AT command in set of AT commands ( dTypeArr_set_AT[] )
  * @retval  MATCH       response match with required result 
             NOT_MATCH   response not match with required result
*/
uint8_t BC66_Check_AT_Response ( uint8_t AT_command )
{
 80005fc:	b590      	push	{r4, r7, lr}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	0002      	movs	r2, r0
 8000604:	1dfb      	adds	r3, r7, #7
 8000606:	701a      	strb	r2, [r3, #0]
	if ( Search_String_In_Buffer ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 ,
 8000608:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <BC66_Check_AT_Response+0x48>)
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	b299      	uxth	r1, r3
 800060e:	1dfb      	adds	r3, r7, #7
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	4a0d      	ldr	r2, [pc, #52]	; (8000648 <BC66_Check_AT_Response+0x4c>)
 8000614:	015b      	lsls	r3, r3, #5
 8000616:	18d3      	adds	r3, r2, r3
 8000618:	3310      	adds	r3, #16
 800061a:	681c      	ldr	r4, [r3, #0]
 800061c:	1dfb      	adds	r3, r7, #7
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	4a09      	ldr	r2, [pc, #36]	; (8000648 <BC66_Check_AT_Response+0x4c>)
 8000622:	015b      	lsls	r3, r3, #5
 8000624:	18d3      	adds	r3, r2, r3
 8000626:	3314      	adds	r3, #20
 8000628:	881b      	ldrh	r3, [r3, #0]
 800062a:	4808      	ldr	r0, [pc, #32]	; (800064c <BC66_Check_AT_Response+0x50>)
 800062c:	0022      	movs	r2, r4
 800062e:	f007 fa77 	bl	8007b20 <Search_String_In_Buffer>
 8000632:	1e03      	subs	r3, r0, #0
 8000634:	d001      	beq.n	800063a <BC66_Check_AT_Response+0x3e>
		                                    dTypeArr_set_AT[AT_command].dType_AT_res.data , dTypeArr_set_AT[AT_command].dType_AT_res.ui16_data_len ) != FALSE )
		return MATCH;
 8000636:	2301      	movs	r3, #1
 8000638:	e000      	b.n	800063c <BC66_Check_AT_Response+0x40>
	else
		return NOT_MATCH;
 800063a:	2300      	movs	r3, #0
}
 800063c:	0018      	movs	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	b003      	add	sp, #12
 8000642:	bd90      	pop	{r4, r7, pc}
 8000644:	200003a4 	.word	0x200003a4
 8000648:	08008460 	.word	0x08008460
 800064c:	20000005 	.word	0x20000005

08000650 <BC66_Check_Reset>:
  * @brief   Check process to determine need to reset or not
  * @param   NULL
  * @retval  NULL
*/
void BC66_Check_Reset ( void )
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
	switch ( dType_water_NB_IoT.dType_bc66_reset.ui8_reset_flag )
 8000654:	4b1d      	ldr	r3, [pc, #116]	; (80006cc <BC66_Check_Reset+0x7c>)
 8000656:	785b      	ldrb	r3, [r3, #1]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d002      	beq.n	8000662 <BC66_Check_Reset+0x12>
 800065c:	2b01      	cmp	r3, #1
 800065e:	d020      	beq.n	80006a2 <BC66_Check_Reset+0x52>
            dType_water_NB_IoT.dType_bc66_reset.ui8_reset_flag = OFF;
            dType_water_NB_IoT.dType_AT.ui8_pointer = _SYN_BAUDRATE_BC66_;
            BC66_Reset();
			break;
	}
}
 8000660:	e030      	b.n	80006c4 <BC66_Check_Reset+0x74>
			if ( dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time == MAX_FAIL_TIME )
 8000662:	4b1a      	ldr	r3, [pc, #104]	; (80006cc <BC66_Check_Reset+0x7c>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	2b0a      	cmp	r3, #10
 8000668:	d12b      	bne.n	80006c2 <BC66_Check_Reset+0x72>
				BC66_UART_Clear_BC66_Data ();
 800066a:	f000 fb95 	bl	8000d98 <BC66_UART_Clear_BC66_Data>
				dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time = 0;
 800066e:	4b17      	ldr	r3, [pc, #92]	; (80006cc <BC66_Check_Reset+0x7c>)
 8000670:	2200      	movs	r2, #0
 8000672:	701a      	strb	r2, [r3, #0]
				dType_water_NB_IoT.dType_AT.ui8_pointer = _SYN_BAUDRATE_BC66_;
 8000674:	4a15      	ldr	r2, [pc, #84]	; (80006cc <BC66_Check_Reset+0x7c>)
 8000676:	2382      	movs	r3, #130	; 0x82
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	2101      	movs	r1, #1
 800067c:	54d1      	strb	r1, [r2, r3]
				dType_MQTT_watermetter.dType_MQTT_fail.ui8_ping = 0;
 800067e:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <BC66_Check_Reset+0x80>)
 8000680:	2200      	movs	r2, #0
 8000682:	739a      	strb	r2, [r3, #14]
				dType_MQTT_watermetter.dType_MQTT_fail.ui8_open = 0;
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <BC66_Check_Reset+0x80>)
 8000686:	2200      	movs	r2, #0
 8000688:	735a      	strb	r2, [r3, #13]
				dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub = 0;
 800068a:	4b11      	ldr	r3, [pc, #68]	; (80006d0 <BC66_Check_Reset+0x80>)
 800068c:	2200      	movs	r2, #0
 800068e:	73da      	strb	r2, [r3, #15]
				dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 8000690:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <BC66_Check_Reset+0x80>)
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
				dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 8000696:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <BC66_Check_Reset+0x80>)
 8000698:	2200      	movs	r2, #0
 800069a:	731a      	strb	r2, [r3, #12]
				BC66_Reset();
 800069c:	f000 f81a 	bl	80006d4 <BC66_Reset>
			break;
 80006a0:	e00f      	b.n	80006c2 <BC66_Check_Reset+0x72>
			BC66_UART_Clear_BC66_Data ();
 80006a2:	f000 fb79 	bl	8000d98 <BC66_UART_Clear_BC66_Data>
		    dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time = 0;
 80006a6:	4b09      	ldr	r3, [pc, #36]	; (80006cc <BC66_Check_Reset+0x7c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	701a      	strb	r2, [r3, #0]
            dType_water_NB_IoT.dType_bc66_reset.ui8_reset_flag = OFF;
 80006ac:	4b07      	ldr	r3, [pc, #28]	; (80006cc <BC66_Check_Reset+0x7c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	705a      	strb	r2, [r3, #1]
            dType_water_NB_IoT.dType_AT.ui8_pointer = _SYN_BAUDRATE_BC66_;
 80006b2:	4a06      	ldr	r2, [pc, #24]	; (80006cc <BC66_Check_Reset+0x7c>)
 80006b4:	2382      	movs	r3, #130	; 0x82
 80006b6:	009b      	lsls	r3, r3, #2
 80006b8:	2101      	movs	r1, #1
 80006ba:	54d1      	strb	r1, [r2, r3]
            BC66_Reset();
 80006bc:	f000 f80a 	bl	80006d4 <BC66_Reset>
			break;
 80006c0:	e000      	b.n	80006c4 <BC66_Check_Reset+0x74>
			break;
 80006c2:	46c0      	nop			; (mov r8, r8)
}
 80006c4:	46c0      	nop			; (mov r8, r8)
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	20000000 	.word	0x20000000
 80006d0:	200014dc 	.word	0x200014dc

080006d4 <BC66_Reset>:
  * @brief   This function was created to reset BC66
  * @param   NULL
  * @retval  NULL
*/
void BC66_Reset ( void )
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
	BC66_RESET_DOWN;
 80006d8:	4b0b      	ldr	r3, [pc, #44]	; (8000708 <BC66_Reset+0x34>)
 80006da:	2201      	movs	r2, #1
 80006dc:	2101      	movs	r1, #1
 80006de:	0018      	movs	r0, r3
 80006e0:	f001 fe52 	bl	8002388 <HAL_GPIO_WritePin>
	HAL_Delay ( RESET_KEEP_TIME );
 80006e4:	204b      	movs	r0, #75	; 0x4b
 80006e6:	f001 fb79 	bl	8001ddc <HAL_Delay>
	BC66_RESET_UP;
 80006ea:	4b07      	ldr	r3, [pc, #28]	; (8000708 <BC66_Reset+0x34>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	2101      	movs	r1, #1
 80006f0:	0018      	movs	r0, r3
 80006f2:	f001 fe49 	bl	8002388 <HAL_GPIO_WritePin>
	HAL_Delay ( 2000 );
 80006f6:	23fa      	movs	r3, #250	; 0xfa
 80006f8:	00db      	lsls	r3, r3, #3
 80006fa:	0018      	movs	r0, r3
 80006fc:	f001 fb6e 	bl	8001ddc <HAL_Delay>
}
 8000700:	46c0      	nop			; (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	50000400 	.word	0x50000400

0800070c <BC66_Power_On>:
  * @brief   This function was created to power on module BC66
  * @param   NULL
  * @retval  NULL
*/
void BC66_Power_On ( void )
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
	if ( dType_water_NB_IoT.dType_AT.ui8_pointer == _PWR_ON_ )
 8000710:	4a16      	ldr	r2, [pc, #88]	; (800076c <BC66_Power_On+0x60>)
 8000712:	2382      	movs	r3, #130	; 0x82
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	5cd3      	ldrb	r3, [r2, r3]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d123      	bne.n	8000764 <BC66_Power_On+0x58>
	{
	 BC66_PWR_KEY_DOWN;
 800071c:	23a0      	movs	r3, #160	; 0xa0
 800071e:	05db      	lsls	r3, r3, #23
 8000720:	2201      	movs	r2, #1
 8000722:	2180      	movs	r1, #128	; 0x80
 8000724:	0018      	movs	r0, r3
 8000726:	f001 fe2f 	bl	8002388 <HAL_GPIO_WritePin>
	 HAL_Delay ( POWER_ON_KEEP_TIME );
 800072a:	23af      	movs	r3, #175	; 0xaf
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	0018      	movs	r0, r3
 8000730:	f001 fb54 	bl	8001ddc <HAL_Delay>
	 BC66_PWR_KEY_UP;
 8000734:	23a0      	movs	r3, #160	; 0xa0
 8000736:	05db      	lsls	r3, r3, #23
 8000738:	2200      	movs	r2, #0
 800073a:	2180      	movs	r1, #128	; 0x80
 800073c:	0018      	movs	r0, r3
 800073e:	f001 fe23 	bl	8002388 <HAL_GPIO_WritePin>
	 BC66_Reset ();
 8000742:	f7ff ffc7 	bl	80006d4 <BC66_Reset>
	 HAL_Delay ( 2000 );
 8000746:	23fa      	movs	r3, #250	; 0xfa
 8000748:	00db      	lsls	r3, r3, #3
 800074a:	0018      	movs	r0, r3
 800074c:	f001 fb46 	bl	8001ddc <HAL_Delay>
	 //dType_water_NB_IoT.dType_AT.ui8_pointer = _CHECK_PIN_BC66_;
     event = _CHECK_PIN_BC66_;
 8000750:	4b07      	ldr	r3, [pc, #28]	; (8000770 <BC66_Power_On+0x64>)
 8000752:	2202      	movs	r2, #2
 8000754:	701a      	strb	r2, [r3, #0]
	 xQueueSendToBack(qBC66step, &event, 0);
 8000756:	4b07      	ldr	r3, [pc, #28]	; (8000774 <BC66_Power_On+0x68>)
 8000758:	6818      	ldr	r0, [r3, #0]
 800075a:	4905      	ldr	r1, [pc, #20]	; (8000770 <BC66_Power_On+0x64>)
 800075c:	2300      	movs	r3, #0
 800075e:	2200      	movs	r2, #0
 8000760:	f005 fdde 	bl	8006320 <xQueueGenericSend>
	}
}
 8000764:	46c0      	nop			; (mov r8, r8)
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	20000000 	.word	0x20000000
 8000770:	20001624 	.word	0x20001624
 8000774:	20001630 	.word	0x20001630

08000778 <BC66_Initialize_AT_Commands_Handler>:
  * @param   next_cmd: next AT command
  * @retval  NULL
*/
extern uint32_t ui32_send_cplt;
void BC66_Initialize_AT_Commands_Handler ( uint8_t current_cmd , uint8_t next_cmd )
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	0002      	movs	r2, r0
 8000780:	1dfb      	adds	r3, r7, #7
 8000782:	701a      	strb	r2, [r3, #0]
 8000784:	1dbb      	adds	r3, r7, #6
 8000786:	1c0a      	adds	r2, r1, #0
 8000788:	701a      	strb	r2, [r3, #0]
  dType_water_NB_IoT.dType_bc66_reset.ui8_reset_rx_buf_flag = NO;
 800078a:	4b93      	ldr	r3, [pc, #588]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 800078c:	2200      	movs	r2, #0
 800078e:	709a      	strb	r2, [r3, #2]
  switch ( BC66_Excute_AT_Cmd ( current_cmd ) )
 8000790:	1dfb      	adds	r3, r7, #7
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	0018      	movs	r0, r3
 8000796:	f7ff fe89 	bl	80004ac <BC66_Excute_AT_Cmd>
 800079a:	1e03      	subs	r3, r0, #0
 800079c:	d049      	beq.n	8000832 <BC66_Initialize_AT_Commands_Handler+0xba>
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d000      	beq.n	80007a4 <BC66_Initialize_AT_Commands_Handler+0x2c>
 80007a2:	e108      	b.n	80009b6 <BC66_Initialize_AT_Commands_Handler+0x23e>
  {
    case BC66_RESP_OK:
    	  event = next_cmd;
 80007a4:	4b8d      	ldr	r3, [pc, #564]	; (80009dc <BC66_Initialize_AT_Commands_Handler+0x264>)
 80007a6:	1dba      	adds	r2, r7, #6
 80007a8:	7812      	ldrb	r2, [r2, #0]
 80007aa:	701a      	strb	r2, [r3, #0]
    	  xQueueSendToBack( qBC66step, &event, 0 );
 80007ac:	4b8c      	ldr	r3, [pc, #560]	; (80009e0 <BC66_Initialize_AT_Commands_Handler+0x268>)
 80007ae:	6818      	ldr	r0, [r3, #0]
 80007b0:	498a      	ldr	r1, [pc, #552]	; (80009dc <BC66_Initialize_AT_Commands_Handler+0x264>)
 80007b2:	2300      	movs	r3, #0
 80007b4:	2200      	movs	r2, #0
 80007b6:	f005 fdb3 	bl	8006320 <xQueueGenericSend>
		  //dType_water_NB_IoT.dType_AT.ui8_pointer = next_cmd;
		  dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time = 0;
 80007ba:	4b87      	ldr	r3, [pc, #540]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]
		  switch ( dType_water_NB_IoT.dType_AT.ui8_pointer )
 80007c0:	4a85      	ldr	r2, [pc, #532]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 80007c2:	2382      	movs	r3, #130	; 0x82
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	5cd3      	ldrb	r3, [r2, r3]
 80007c8:	2b18      	cmp	r3, #24
 80007ca:	d029      	beq.n	8000820 <BC66_Initialize_AT_Commands_Handler+0xa8>
 80007cc:	dd00      	ble.n	80007d0 <BC66_Initialize_AT_Commands_Handler+0x58>
 80007ce:	e0f8      	b.n	80009c2 <BC66_Initialize_AT_Commands_Handler+0x24a>
 80007d0:	2b14      	cmp	r3, #20
 80007d2:	d002      	beq.n	80007da <BC66_Initialize_AT_Commands_Handler+0x62>
 80007d4:	2b16      	cmp	r3, #22
 80007d6:	d011      	beq.n	80007fc <BC66_Initialize_AT_Commands_Handler+0x84>
//		            }
					dType_MQTT_watermetter.ui32_keep_alive_mark_time = ui32_tick_count;
					ping_flag = OFF;
					break;
			}
			break;
 80007d8:	e0f3      	b.n	80009c2 <BC66_Initialize_AT_Commands_Handler+0x24a>
				  dType_MQTT_watermetter.ui8_start_keepalive = ON;
 80007da:	4b82      	ldr	r3, [pc, #520]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80007dc:	2201      	movs	r2, #1
 80007de:	609a      	str	r2, [r3, #8]
				  dType_MQTT_watermetter.ui32_keep_alive_mark_time = ui32_tick_count;
 80007e0:	4b81      	ldr	r3, [pc, #516]	; (80009e8 <BC66_Initialize_AT_Commands_Handler+0x270>)
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	4b7f      	ldr	r3, [pc, #508]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80007e6:	601a      	str	r2, [r3, #0]
				  dType_MQTT_watermetter.ui32_keep_alive_time = 50000;
 80007e8:	4b7e      	ldr	r3, [pc, #504]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80007ea:	4a80      	ldr	r2, [pc, #512]	; (80009ec <BC66_Initialize_AT_Commands_Handler+0x274>)
 80007ec:	605a      	str	r2, [r3, #4]
				  dType_MQTT_watermetter.dType_MQTT_fail.ui8_open = 0;
 80007ee:	4b7d      	ldr	r3, [pc, #500]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	735a      	strb	r2, [r3, #13]
				  ui8_sub_dup = 0;
 80007f4:	4b7e      	ldr	r3, [pc, #504]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
				  break;
 80007fa:	e019      	b.n	8000830 <BC66_Initialize_AT_Commands_Handler+0xb8>
				  test_pub_mes.dup = 0;
 80007fc:	4b7d      	ldr	r3, [pc, #500]	; (80009f4 <BC66_Initialize_AT_Commands_Handler+0x27c>)
 80007fe:	2200      	movs	r2, #0
 8000800:	721a      	strb	r2, [r3, #8]
				  dType_MQTT_watermetter.ui32_keep_alive_mark_time = ui32_tick_count;
 8000802:	4b79      	ldr	r3, [pc, #484]	; (80009e8 <BC66_Initialize_AT_Commands_Handler+0x270>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	4b77      	ldr	r3, [pc, #476]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000808:	601a      	str	r2, [r3, #0]
				  ui32_send_cplt++;
 800080a:	4b7b      	ldr	r3, [pc, #492]	; (80009f8 <BC66_Initialize_AT_Commands_Handler+0x280>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	1c5a      	adds	r2, r3, #1
 8000810:	4b79      	ldr	r3, [pc, #484]	; (80009f8 <BC66_Initialize_AT_Commands_Handler+0x280>)
 8000812:	601a      	str	r2, [r3, #0]
				  dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub = 0;
 8000814:	4b73      	ldr	r3, [pc, #460]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000816:	2200      	movs	r2, #0
 8000818:	73da      	strb	r2, [r3, #15]
				  Send_Debug_Infor();
 800081a:	f000 fcaf 	bl	800117c <Send_Debug_Infor>
					break;
 800081e:	e007      	b.n	8000830 <BC66_Initialize_AT_Commands_Handler+0xb8>
					dType_MQTT_watermetter.ui32_keep_alive_mark_time = ui32_tick_count;
 8000820:	4b71      	ldr	r3, [pc, #452]	; (80009e8 <BC66_Initialize_AT_Commands_Handler+0x270>)
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	4b6f      	ldr	r3, [pc, #444]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000826:	601a      	str	r2, [r3, #0]
					ping_flag = OFF;
 8000828:	4b74      	ldr	r3, [pc, #464]	; (80009fc <BC66_Initialize_AT_Commands_Handler+0x284>)
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
					break;
 800082e:	46c0      	nop			; (mov r8, r8)
			break;
 8000830:	e0c7      	b.n	80009c2 <BC66_Initialize_AT_Commands_Handler+0x24a>
		case BC66_RESP_FAIL:
			dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time++;
 8000832:	4b69      	ldr	r3, [pc, #420]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	3301      	adds	r3, #1
 8000838:	b2da      	uxtb	r2, r3
 800083a:	4b67      	ldr	r3, [pc, #412]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 800083c:	701a      	strb	r2, [r3, #0]
		    switch ( dType_water_NB_IoT.dType_AT.ui8_pointer )
 800083e:	4a66      	ldr	r2, [pc, #408]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 8000840:	2382      	movs	r3, #130	; 0x82
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	5cd3      	ldrb	r3, [r2, r3]
 8000846:	3b11      	subs	r3, #17
 8000848:	2b09      	cmp	r3, #9
 800084a:	d900      	bls.n	800084e <BC66_Initialize_AT_Commands_Handler+0xd6>
 800084c:	e0bb      	b.n	80009c6 <BC66_Initialize_AT_Commands_Handler+0x24e>
 800084e:	009a      	lsls	r2, r3, #2
 8000850:	4b6b      	ldr	r3, [pc, #428]	; (8000a00 <BC66_Initialize_AT_Commands_Handler+0x288>)
 8000852:	18d3      	adds	r3, r2, r3
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	469f      	mov	pc, r3
			{
				case _TCP_OPEN_2_:
					if ( dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time >= 3 )
 8000858:	4b5f      	ldr	r3, [pc, #380]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	2b02      	cmp	r3, #2
 800085e:	d905      	bls.n	800086c <BC66_Initialize_AT_Commands_Handler+0xf4>
					  dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_CLOSE_;
 8000860:	4a5d      	ldr	r2, [pc, #372]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 8000862:	2382      	movs	r3, #130	; 0x82
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	2112      	movs	r1, #18
 8000868:	54d1      	strb	r1, [r2, r3]
					else
					  dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
				    break;
 800086a:	e0a3      	b.n	80009b4 <BC66_Initialize_AT_Commands_Handler+0x23c>
					  dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 800086c:	4a5a      	ldr	r2, [pc, #360]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 800086e:	2382      	movs	r3, #130	; 0x82
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	2110      	movs	r1, #16
 8000874:	54d1      	strb	r1, [r2, r3]
				    break;
 8000876:	e09d      	b.n	80009b4 <BC66_Initialize_AT_Commands_Handler+0x23c>
				case _MQTT_OPEN_2_:
				    dType_MQTT_watermetter.dType_MQTT_fail.ui8_open++;
 8000878:	4b5a      	ldr	r3, [pc, #360]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 800087a:	7b5b      	ldrb	r3, [r3, #13]
 800087c:	3301      	adds	r3, #1
 800087e:	b2da      	uxtb	r2, r3
 8000880:	4b58      	ldr	r3, [pc, #352]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000882:	735a      	strb	r2, [r3, #13]
					dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_CLOSE_;
 8000884:	4a54      	ldr	r2, [pc, #336]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 8000886:	2382      	movs	r3, #130	; 0x82
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	2112      	movs	r1, #18
 800088c:	54d1      	strb	r1, [r2, r3]
					break;
 800088e:	e091      	b.n	80009b4 <BC66_Initialize_AT_Commands_Handler+0x23c>
				case _MQTT_PUB_1_:
					if ( Search_String_In_Buffer( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"closed" , 6 ) == TRUE )
 8000890:	4b5c      	ldr	r3, [pc, #368]	; (8000a04 <BC66_Initialize_AT_Commands_Handler+0x28c>)
 8000892:	881b      	ldrh	r3, [r3, #0]
 8000894:	b299      	uxth	r1, r3
 8000896:	4a5c      	ldr	r2, [pc, #368]	; (8000a08 <BC66_Initialize_AT_Commands_Handler+0x290>)
 8000898:	485c      	ldr	r0, [pc, #368]	; (8000a0c <BC66_Initialize_AT_Commands_Handler+0x294>)
 800089a:	2306      	movs	r3, #6
 800089c:	f007 f940 	bl	8007b20 <Search_String_In_Buffer>
 80008a0:	0003      	movs	r3, r0
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d000      	beq.n	80008a8 <BC66_Initialize_AT_Commands_Handler+0x130>
 80008a6:	e07e      	b.n	80009a6 <BC66_Initialize_AT_Commands_Handler+0x22e>
					{
						dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 80008a8:	4b4e      	ldr	r3, [pc, #312]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	609a      	str	r2, [r3, #8]
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 80008ae:	4a4a      	ldr	r2, [pc, #296]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 80008b0:	2382      	movs	r3, #130	; 0x82
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	2110      	movs	r1, #16
 80008b6:	54d1      	strb	r1, [r2, r3]
						dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 80008b8:	4b4a      	ldr	r3, [pc, #296]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	731a      	strb	r2, [r3, #12]
					}
					break;
 80008be:	e072      	b.n	80009a6 <BC66_Initialize_AT_Commands_Handler+0x22e>
				case _MQTT_PUB_2_:
					dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub++;
 80008c0:	4b48      	ldr	r3, [pc, #288]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80008c2:	7bdb      	ldrb	r3, [r3, #15]
 80008c4:	3301      	adds	r3, #1
 80008c6:	b2da      	uxtb	r2, r3
 80008c8:	4b46      	ldr	r3, [pc, #280]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80008ca:	73da      	strb	r2, [r3, #15]
				    test_pub_mes.dup = 1;
 80008cc:	4b49      	ldr	r3, [pc, #292]	; (80009f4 <BC66_Initialize_AT_Commands_Handler+0x27c>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	721a      	strb	r2, [r3, #8]
				    if ( dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub == 3)
 80008d2:	4b44      	ldr	r3, [pc, #272]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80008d4:	7bdb      	ldrb	r3, [r3, #15]
 80008d6:	2b03      	cmp	r3, #3
 80008d8:	d105      	bne.n	80008e6 <BC66_Initialize_AT_Commands_Handler+0x16e>
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_CLOSE_;
 80008da:	4a3f      	ldr	r2, [pc, #252]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 80008dc:	2382      	movs	r3, #130	; 0x82
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	2112      	movs	r1, #18
 80008e2:	54d1      	strb	r1, [r2, r3]
 80008e4:	e004      	b.n	80008f0 <BC66_Initialize_AT_Commands_Handler+0x178>
					else {
					  dType_water_NB_IoT.dType_AT.ui8_pointer = _MQTT_PUB_1_;
 80008e6:	4a3c      	ldr	r2, [pc, #240]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 80008e8:	2382      	movs	r3, #130	; 0x82
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	2115      	movs	r1, #21
 80008ee:	54d1      	strb	r1, [r2, r3]
					}
					  dType_MQTT_watermetter.ui8_prev_MQTT_step = _MQTT_PUB_1_;
 80008f0:	4b3c      	ldr	r3, [pc, #240]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80008f2:	2215      	movs	r2, #21
 80008f4:	731a      	strb	r2, [r3, #12]
	        // server test hay bi tu ngat ket noi them phan nay vao de xu ly viec tu ngat ket noi do 
					if ( Search_String_In_Buffer( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"closed" , 6 ) == TRUE )
 80008f6:	4b43      	ldr	r3, [pc, #268]	; (8000a04 <BC66_Initialize_AT_Commands_Handler+0x28c>)
 80008f8:	881b      	ldrh	r3, [r3, #0]
 80008fa:	b299      	uxth	r1, r3
 80008fc:	4a42      	ldr	r2, [pc, #264]	; (8000a08 <BC66_Initialize_AT_Commands_Handler+0x290>)
 80008fe:	4843      	ldr	r0, [pc, #268]	; (8000a0c <BC66_Initialize_AT_Commands_Handler+0x294>)
 8000900:	2306      	movs	r3, #6
 8000902:	f007 f90d 	bl	8007b20 <Search_String_In_Buffer>
 8000906:	0003      	movs	r3, r0
 8000908:	2b01      	cmp	r3, #1
 800090a:	d14e      	bne.n	80009aa <BC66_Initialize_AT_Commands_Handler+0x232>
					{
						dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 800090c:	4b35      	ldr	r3, [pc, #212]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 800090e:	2200      	movs	r2, #0
 8000910:	609a      	str	r2, [r3, #8]
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000912:	4a31      	ldr	r2, [pc, #196]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 8000914:	2382      	movs	r3, #130	; 0x82
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	2110      	movs	r1, #16
 800091a:	54d1      	strb	r1, [r2, r3]
						dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 800091c:	4b31      	ldr	r3, [pc, #196]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 800091e:	2200      	movs	r2, #0
 8000920:	731a      	strb	r2, [r3, #12]
					}
					break;
 8000922:	e042      	b.n	80009aa <BC66_Initialize_AT_Commands_Handler+0x232>
				case _MQTT_PINGREQ_2_:
					dType_MQTT_watermetter.dType_MQTT_fail.ui8_ping++;
 8000924:	4b2f      	ldr	r3, [pc, #188]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000926:	7b9b      	ldrb	r3, [r3, #14]
 8000928:	3301      	adds	r3, #1
 800092a:	b2da      	uxtb	r2, r3
 800092c:	4b2d      	ldr	r3, [pc, #180]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 800092e:	739a      	strb	r2, [r3, #14]
				    dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_CLOSE_;
 8000930:	4a29      	ldr	r2, [pc, #164]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 8000932:	2382      	movs	r3, #130	; 0x82
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	2112      	movs	r1, #18
 8000938:	54d1      	strb	r1, [r2, r3]
				    if ( Search_String_In_Buffer( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"closed" , 6 ) == TRUE )
 800093a:	4b32      	ldr	r3, [pc, #200]	; (8000a04 <BC66_Initialize_AT_Commands_Handler+0x28c>)
 800093c:	881b      	ldrh	r3, [r3, #0]
 800093e:	b299      	uxth	r1, r3
 8000940:	4a31      	ldr	r2, [pc, #196]	; (8000a08 <BC66_Initialize_AT_Commands_Handler+0x290>)
 8000942:	4832      	ldr	r0, [pc, #200]	; (8000a0c <BC66_Initialize_AT_Commands_Handler+0x294>)
 8000944:	2306      	movs	r3, #6
 8000946:	f007 f8eb 	bl	8007b20 <Search_String_In_Buffer>
 800094a:	0003      	movs	r3, r0
 800094c:	2b01      	cmp	r3, #1
 800094e:	d12e      	bne.n	80009ae <BC66_Initialize_AT_Commands_Handler+0x236>
					{
						dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 8000950:	4b24      	ldr	r3, [pc, #144]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000952:	2200      	movs	r2, #0
 8000954:	609a      	str	r2, [r3, #8]
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000956:	4a20      	ldr	r2, [pc, #128]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 8000958:	2382      	movs	r3, #130	; 0x82
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	2110      	movs	r1, #16
 800095e:	54d1      	strb	r1, [r2, r3]
						dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 8000960:	4b20      	ldr	r3, [pc, #128]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000962:	2200      	movs	r2, #0
 8000964:	731a      	strb	r2, [r3, #12]
					}
					break;
 8000966:	e022      	b.n	80009ae <BC66_Initialize_AT_Commands_Handler+0x236>
				case _MQTT_SUBSCRIBE_2_:
					dType_water_NB_IoT.dType_AT.ui8_pointer = _MQTT_SUBSCRIBE_1_;
 8000968:	4a1b      	ldr	r2, [pc, #108]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 800096a:	2382      	movs	r3, #130	; 0x82
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	2119      	movs	r1, #25
 8000970:	54d1      	strb	r1, [r2, r3]
					dType_MQTT_watermetter.ui8_prev_MQTT_step = _MQTT_SUBSCRIBE_1_;
 8000972:	4b1c      	ldr	r3, [pc, #112]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000974:	2219      	movs	r2, #25
 8000976:	731a      	strb	r2, [r3, #12]
	                // server test hay bi tu ngat ket noi them phan nay vao de xu ly viec tu ngat ket noi do
					if ( Search_String_In_Buffer( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"closed" , 6 ) == TRUE )
 8000978:	4b22      	ldr	r3, [pc, #136]	; (8000a04 <BC66_Initialize_AT_Commands_Handler+0x28c>)
 800097a:	881b      	ldrh	r3, [r3, #0]
 800097c:	b299      	uxth	r1, r3
 800097e:	4a22      	ldr	r2, [pc, #136]	; (8000a08 <BC66_Initialize_AT_Commands_Handler+0x290>)
 8000980:	4822      	ldr	r0, [pc, #136]	; (8000a0c <BC66_Initialize_AT_Commands_Handler+0x294>)
 8000982:	2306      	movs	r3, #6
 8000984:	f007 f8cc 	bl	8007b20 <Search_String_In_Buffer>
 8000988:	0003      	movs	r3, r0
 800098a:	2b01      	cmp	r3, #1
 800098c:	d111      	bne.n	80009b2 <BC66_Initialize_AT_Commands_Handler+0x23a>
					{
						dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 800098e:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000994:	4a10      	ldr	r2, [pc, #64]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 8000996:	2382      	movs	r3, #130	; 0x82
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	2110      	movs	r1, #16
 800099c:	54d1      	strb	r1, [r2, r3]
						dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 800099e:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	731a      	strb	r2, [r3, #12]
					}
				  break;
 80009a4:	e005      	b.n	80009b2 <BC66_Initialize_AT_Commands_Handler+0x23a>
					break;
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	e00d      	b.n	80009c6 <BC66_Initialize_AT_Commands_Handler+0x24e>
					break;
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	e00b      	b.n	80009c6 <BC66_Initialize_AT_Commands_Handler+0x24e>
					break;
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	e009      	b.n	80009c6 <BC66_Initialize_AT_Commands_Handler+0x24e>
				  break;
 80009b2:	46c0      	nop			; (mov r8, r8)
			}
			break;
 80009b4:	e007      	b.n	80009c6 <BC66_Initialize_AT_Commands_Handler+0x24e>
			
		default:
			BC66_UART_Send_Data_To_Terminal ( (uint8_t*)"nhay vao case khac\r\n" , sizeof ( (char*)"nhay vao case khac\r\n" ) );
 80009b6:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <BC66_Initialize_AT_Commands_Handler+0x298>)
 80009b8:	2104      	movs	r1, #4
 80009ba:	0018      	movs	r0, r3
 80009bc:	f000 f99a 	bl	8000cf4 <BC66_UART_Send_Data_To_Terminal>
		break;
 80009c0:	e002      	b.n	80009c8 <BC66_Initialize_AT_Commands_Handler+0x250>
			break;
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	e000      	b.n	80009c8 <BC66_Initialize_AT_Commands_Handler+0x250>
			break;
 80009c6:	46c0      	nop			; (mov r8, r8)
	}
	dType_water_NB_IoT.dType_bc66_reset.ui8_reset_rx_buf_flag = YES;
 80009c8:	4b03      	ldr	r3, [pc, #12]	; (80009d8 <BC66_Initialize_AT_Commands_Handler+0x260>)
 80009ca:	2201      	movs	r2, #1
 80009cc:	709a      	strb	r2, [r3, #2]
}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	46bd      	mov	sp, r7
 80009d2:	b002      	add	sp, #8
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	46c0      	nop			; (mov r8, r8)
 80009d8:	20000000 	.word	0x20000000
 80009dc:	20001624 	.word	0x20001624
 80009e0:	20001630 	.word	0x20001630
 80009e4:	200014dc 	.word	0x200014dc
 80009e8:	200014f0 	.word	0x200014f0
 80009ec:	0000c350 	.word	0x0000c350
 80009f0:	200003a6 	.word	0x200003a6
 80009f4:	200017a4 	.word	0x200017a4
 80009f8:	200003ac 	.word	0x200003ac
 80009fc:	200003b0 	.word	0x200003b0
 8000a00:	08008860 	.word	0x08008860
 8000a04:	200003a4 	.word	0x200003a4
 8000a08:	08008220 	.word	0x08008220
 8000a0c:	20000005 	.word	0x20000005
 8000a10:	08008228 	.word	0x08008228

08000a14 <BC66_Handle_Reason_Close_TCP>:
  * @param   internet_fail_time the INTERNET process time fail lead to _TCP_CLOSE_
  * @param   tcp_close function handle reason lead to _TCP_CLOSE_
  * @retval  NULL
*/ 
void BC66_Handle_Reason_Close_TCP ( uint8_t reason , uint8_t internet_fail_time , func_handle_error tcp_close )
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	603a      	str	r2, [r7, #0]
 8000a1c:	1dfb      	adds	r3, r7, #7
 8000a1e:	1c02      	adds	r2, r0, #0
 8000a20:	701a      	strb	r2, [r3, #0]
 8000a22:	1dbb      	adds	r3, r7, #6
 8000a24:	1c0a      	adds	r2, r1, #0
 8000a26:	701a      	strb	r2, [r3, #0]
	if ( reason >= internet_fail_time )
 8000a28:	1dfa      	adds	r2, r7, #7
 8000a2a:	1dbb      	adds	r3, r7, #6
 8000a2c:	7812      	ldrb	r2, [r2, #0]
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d301      	bcc.n	8000a38 <BC66_Handle_Reason_Close_TCP+0x24>
	{
		tcp_close();
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	4798      	blx	r3
	}
}
 8000a38:	46c0      	nop			; (mov r8, r8)
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b002      	add	sp, #8
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <BC66_Handler_TCP_Close_None_Err>:
  * @brief   Function handle when MQTT send success (no error) then closed TCP
  * @param   NULL
  * @retval  NULL
*/
void BC66_Handler_TCP_Close_None_Err (void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _REQUEST_PSM_NETWORK_;
 8000a44:	4a03      	ldr	r2, [pc, #12]	; (8000a54 <BC66_Handler_TCP_Close_None_Err+0x14>)
 8000a46:	2382      	movs	r3, #130	; 0x82
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	211c      	movs	r1, #28
 8000a4c:	54d1      	strb	r1, [r2, r3]
}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000000 	.word	0x20000000

08000a58 <BC66_Handler_TCP_Close_MQTT_Max_Open_Fail>:
  * @brief   Function handle when open MQTT max time fail lead to TCP Close
  * @param   NULL
  * @retval  NULL
*/
void BC66_Handler_TCP_Close_MQTT_Max_Open_Fail (void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000a5c:	4a05      	ldr	r2, [pc, #20]	; (8000a74 <BC66_Handler_TCP_Close_MQTT_Max_Open_Fail+0x1c>)
 8000a5e:	2382      	movs	r3, #130	; 0x82
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	2110      	movs	r1, #16
 8000a64:	54d1      	strb	r1, [r2, r3]
	dType_MQTT_watermetter.dType_MQTT_fail.ui8_open = 0;	
 8000a66:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <BC66_Handler_TCP_Close_MQTT_Max_Open_Fail+0x20>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	735a      	strb	r2, [r3, #13]
}
 8000a6c:	46c0      	nop			; (mov r8, r8)
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	46c0      	nop			; (mov r8, r8)
 8000a74:	20000000 	.word	0x20000000
 8000a78:	200014dc 	.word	0x200014dc

08000a7c <BC66_Handler_TCP_Close_MQTT_Max_Pub_Fail>:
  * @brief   Function handle when publish MQTT messeage reach max time fail lead to _TCP_CLOSE_
  * @param   NULL
  * @param   NULL
*/
void BC66_Handler_TCP_Close_MQTT_Max_Pub_Fail (void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000a80:	4a05      	ldr	r2, [pc, #20]	; (8000a98 <BC66_Handler_TCP_Close_MQTT_Max_Pub_Fail+0x1c>)
 8000a82:	2382      	movs	r3, #130	; 0x82
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	2110      	movs	r1, #16
 8000a88:	54d1      	strb	r1, [r2, r3]
	dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub = 0;
 8000a8a:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <BC66_Handler_TCP_Close_MQTT_Max_Pub_Fail+0x20>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	73da      	strb	r2, [r3, #15]
}
 8000a90:	46c0      	nop			; (mov r8, r8)
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	20000000 	.word	0x20000000
 8000a9c:	200014dc 	.word	0x200014dc

08000aa0 <BC66_Handler_TCP_Close_TCP_Max_Open_Fail>:
  * @brief    Function handle when TCP open reach max time fail lead to TCP_CLOSE
  * @param    NULL
  * @retval   NULL
*/
void BC66_Handler_TCP_Close_TCP_Max_Open_Fail (void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000aa4:	4a03      	ldr	r2, [pc, #12]	; (8000ab4 <BC66_Handler_TCP_Close_TCP_Max_Open_Fail+0x14>)
 8000aa6:	2382      	movs	r3, #130	; 0x82
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	2110      	movs	r1, #16
 8000aac:	54d1      	strb	r1, [r2, r3]
}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000000 	.word	0x20000000

08000ab8 <BC66_Handler_TCP_Close_MQTT_Max_Ping_Fail>:
  * @brief    Function handle when MQTT Ping request reach max time fail lead to TCP_CLOSE
  * @param    NULL
  * @retval   NULL
*/
void BC66_Handler_TCP_Close_MQTT_Max_Ping_Fail (void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000abc:	4a05      	ldr	r2, [pc, #20]	; (8000ad4 <BC66_Handler_TCP_Close_MQTT_Max_Ping_Fail+0x1c>)
 8000abe:	2382      	movs	r3, #130	; 0x82
 8000ac0:	009b      	lsls	r3, r3, #2
 8000ac2:	2110      	movs	r1, #16
 8000ac4:	54d1      	strb	r1, [r2, r3]
	dType_MQTT_watermetter.dType_MQTT_fail.ui8_ping = 0;
 8000ac6:	4b04      	ldr	r3, [pc, #16]	; (8000ad8 <BC66_Handler_TCP_Close_MQTT_Max_Ping_Fail+0x20>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	739a      	strb	r2, [r3, #14]
}
 8000acc:	46c0      	nop			; (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	20000000 	.word	0x20000000
 8000ad8:	200014dc 	.word	0x200014dc

08000adc <BC66_TCP_Close_Scan_And_Handler_Error>:
  * @brief    Scan and check why process lead to _TCP_CLOSE_ then handle it with the function
  * @param    NULL
  * @retval   NULL
*/
void BC66_TCP_Close_Scan_And_Handler_Error ( void )
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
	for ( uint8_t ui8_reason = _MQTT_SEND_SUCCESS_ ; ui8_reason <= _TCP_OPEN_FAIL_ ; ++ui8_reason )
 8000ae2:	1dfb      	adds	r3, r7, #7
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	701a      	strb	r2, [r3, #0]
 8000ae8:	e01a      	b.n	8000b20 <BC66_TCP_Close_Scan_And_Handler_Error+0x44>
	{
		BC66_Handle_Reason_Close_TCP ( dType_TCP_close_reason[ui8_reason].ui8_reason_fail , 
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	781a      	ldrb	r2, [r3, #0]
 8000aee:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <BC66_TCP_Close_Scan_And_Handler_Error+0x58>)
 8000af0:	00d2      	lsls	r2, r2, #3
 8000af2:	5cd0      	ldrb	r0, [r2, r3]
 8000af4:	1dfb      	adds	r3, r7, #7
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4a0e      	ldr	r2, [pc, #56]	; (8000b34 <BC66_TCP_Close_Scan_And_Handler_Error+0x58>)
 8000afa:	00db      	lsls	r3, r3, #3
 8000afc:	18d3      	adds	r3, r2, r3
 8000afe:	3301      	adds	r3, #1
 8000b00:	7819      	ldrb	r1, [r3, #0]
 8000b02:	1dfb      	adds	r3, r7, #7
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	4a0b      	ldr	r2, [pc, #44]	; (8000b34 <BC66_TCP_Close_Scan_And_Handler_Error+0x58>)
 8000b08:	00db      	lsls	r3, r3, #3
 8000b0a:	18d3      	adds	r3, r2, r3
 8000b0c:	3304      	adds	r3, #4
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	001a      	movs	r2, r3
 8000b12:	f7ff ff7f 	bl	8000a14 <BC66_Handle_Reason_Close_TCP>
	for ( uint8_t ui8_reason = _MQTT_SEND_SUCCESS_ ; ui8_reason <= _TCP_OPEN_FAIL_ ; ++ui8_reason )
 8000b16:	1dfb      	adds	r3, r7, #7
 8000b18:	1dfa      	adds	r2, r7, #7
 8000b1a:	7812      	ldrb	r2, [r2, #0]
 8000b1c:	3201      	adds	r2, #1
 8000b1e:	701a      	strb	r2, [r3, #0]
 8000b20:	1dfb      	adds	r3, r7, #7
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b04      	cmp	r3, #4
 8000b26:	d9e0      	bls.n	8000aea <BC66_TCP_Close_Scan_And_Handler_Error+0xe>
		                               dType_TCP_close_reason[ui8_reason].ui8_max_fail_time ,
		                               dType_TCP_close_reason[ui8_reason].FncHandler_Err );
	}
}
 8000b28:	46c0      	nop			; (mov r8, r8)
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	b002      	add	sp, #8
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	08008438 	.word	0x08008438

08000b38 <BC66_Check_MQTT_Receive>:
/**
  * @brief  ham check va xu ly cac thong tin nhan tu server
*/
//extern uint8_t *pointer_result;
void BC66_Check_MQTT_Receive ( void )
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
	uint8_t *pointer = NULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	613b      	str	r3, [r7, #16]
	uint8_t ui8Arr_emptyArr[8] = {0x00};
 8000b42:	1d3b      	adds	r3, r7, #4
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	2200      	movs	r2, #0
 8000b4a:	605a      	str	r2, [r3, #4]
	uint8_t *ui8Ptr_Arr = ui8Arr_emptyArr;
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	60fb      	str	r3, [r7, #12]
	pointer = Search_String_Location_In_Buffer ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , 
 8000b50:	4b1c      	ldr	r3, [pc, #112]	; (8000bc4 <BC66_Check_MQTT_Receive+0x8c>)
 8000b52:	881b      	ldrh	r3, [r3, #0]
 8000b54:	b299      	uxth	r1, r3
 8000b56:	4a1c      	ldr	r2, [pc, #112]	; (8000bc8 <BC66_Check_MQTT_Receive+0x90>)
 8000b58:	481c      	ldr	r0, [pc, #112]	; (8000bcc <BC66_Check_MQTT_Receive+0x94>)
 8000b5a:	2332      	movs	r3, #50	; 0x32
 8000b5c:	f007 f85c 	bl	8007c18 <Search_String_Location_In_Buffer>
 8000b60:	0003      	movs	r3, r0
 8000b62:	613b      	str	r3, [r7, #16]
		                                           (uint8_t*)"+QIURC: \"recv\",0,20,3212000A3038363634393536303900" , 50 );
//	pointer = pointer_result;
	if ( pointer != NULL )
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d028      	beq.n	8000bbc <BC66_Check_MQTT_Receive+0x84>
  {
//		pointer = pointer + 52;
		for ( uint8_t i = 0 ; i < 8 ; ++i )
 8000b6a:	2317      	movs	r3, #23
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
 8000b72:	e00f      	b.n	8000b94 <BC66_Check_MQTT_Receive+0x5c>
		{
			*(ui8Ptr_Arr + i) = *(pointer + i);
 8000b74:	2017      	movs	r0, #23
 8000b76:	183b      	adds	r3, r7, r0
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	18d2      	adds	r2, r2, r3
 8000b7e:	183b      	adds	r3, r7, r0
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	68f9      	ldr	r1, [r7, #12]
 8000b84:	18cb      	adds	r3, r1, r3
 8000b86:	7812      	ldrb	r2, [r2, #0]
 8000b88:	701a      	strb	r2, [r3, #0]
		for ( uint8_t i = 0 ; i < 8 ; ++i )
 8000b8a:	183b      	adds	r3, r7, r0
 8000b8c:	183a      	adds	r2, r7, r0
 8000b8e:	7812      	ldrb	r2, [r2, #0]
 8000b90:	3201      	adds	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
 8000b94:	2317      	movs	r3, #23
 8000b96:	18fb      	adds	r3, r7, r3
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	2b07      	cmp	r3, #7
 8000b9c:	d9ea      	bls.n	8000b74 <BC66_Check_MQTT_Receive+0x3c>
		}
		BC66_UART_Send_Data_To_Terminal ( (uint8_t*)"\r\n" , 2 );
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <BC66_Check_MQTT_Receive+0x98>)
 8000ba0:	2102      	movs	r1, #2
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f000 f8a6 	bl	8000cf4 <BC66_UART_Send_Data_To_Terminal>
		BC66_UART_Send_Data_To_Terminal ( (uint8_t*)ui8Arr_emptyArr , 8 );
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	2108      	movs	r1, #8
 8000bac:	0018      	movs	r0, r3
 8000bae:	f000 f8a1 	bl	8000cf4 <BC66_UART_Send_Data_To_Terminal>
		BC66_UART_Send_Data_To_Terminal ( (uint8_t*)"\r\n" , 2 ); 
 8000bb2:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <BC66_Check_MQTT_Receive+0x98>)
 8000bb4:	2102      	movs	r1, #2
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	f000 f89c 	bl	8000cf4 <BC66_UART_Send_Data_To_Terminal>
	}
}
 8000bbc:	46c0      	nop			; (mov r8, r8)
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	b006      	add	sp, #24
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	200003a4 	.word	0x200003a4
 8000bc8:	08008248 	.word	0x08008248
 8000bcc:	20000005 	.word	0x20000005
 8000bd0:	0800827c 	.word	0x0800827c

08000bd4 <HAL_UART_RxCpltCallback>:

uint16_t CountLength = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
	if (huart->Instance == uart_bc66.Instance)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b1f      	ldr	r3, [pc, #124]	; (8000c60 <HAL_UART_RxCpltCallback+0x8c>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d136      	bne.n	8000c56 <HAL_UART_RxCpltCallback+0x82>
	{
		 *( dType_water_NB_IoT.dType_bc66_receive.u8p_rx_pointer ) = dType_water_NB_IoT.dType_bc66_receive.ui8_rx_data;
 8000be8:	4a1e      	ldr	r2, [pc, #120]	; (8000c64 <HAL_UART_RxCpltCallback+0x90>)
 8000bea:	23fe      	movs	r3, #254	; 0xfe
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	58d3      	ldr	r3, [r2, r3]
 8000bf0:	4a1c      	ldr	r2, [pc, #112]	; (8000c64 <HAL_UART_RxCpltCallback+0x90>)
 8000bf2:	7912      	ldrb	r2, [r2, #4]
 8000bf4:	b2d2      	uxtb	r2, r2
 8000bf6:	701a      	strb	r2, [r3, #0]
		 dType_water_NB_IoT.dType_bc66_receive.u8p_rx_pointer++;
 8000bf8:	4a1a      	ldr	r2, [pc, #104]	; (8000c64 <HAL_UART_RxCpltCallback+0x90>)
 8000bfa:	23fe      	movs	r3, #254	; 0xfe
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	58d3      	ldr	r3, [r2, r3]
 8000c00:	1c59      	adds	r1, r3, #1
 8000c02:	4a18      	ldr	r2, [pc, #96]	; (8000c64 <HAL_UART_RxCpltCallback+0x90>)
 8000c04:	23fe      	movs	r3, #254	; 0xfe
 8000c06:	005b      	lsls	r3, r3, #1
 8000c08:	50d1      	str	r1, [r2, r3]
		 dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte++;
 8000c0a:	4a16      	ldr	r2, [pc, #88]	; (8000c64 <HAL_UART_RxCpltCallback+0x90>)
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	5ad3      	ldrh	r3, [r2, r3]
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	3301      	adds	r3, #1
 8000c16:	b299      	uxth	r1, r3
 8000c18:	4a12      	ldr	r2, [pc, #72]	; (8000c64 <HAL_UART_RxCpltCallback+0x90>)
 8000c1a:	2380      	movs	r3, #128	; 0x80
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	52d1      	strh	r1, [r2, r3]
		 if ( dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte ==  MAX_ELEMENT_RECEIVE )
 8000c20:	4a10      	ldr	r2, [pc, #64]	; (8000c64 <HAL_UART_RxCpltCallback+0x90>)
 8000c22:	2380      	movs	r3, #128	; 0x80
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	5ad3      	ldrh	r3, [r2, r3]
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	23fa      	movs	r3, #250	; 0xfa
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	d104      	bne.n	8000c3c <HAL_UART_RxCpltCallback+0x68>
		 {
			 dType_water_NB_IoT.dType_bc66_receive.ui8_rx_over_flow_flag = 1; 
 8000c32:	4a0c      	ldr	r2, [pc, #48]	; (8000c64 <HAL_UART_RxCpltCallback+0x90>)
 8000c34:	2381      	movs	r3, #129	; 0x81
 8000c36:	009b      	lsls	r3, r3, #2
 8000c38:	2101      	movs	r1, #1
 8000c3a:	54d1      	strb	r1, [r2, r3]
		 }
		CountReceive_u16++;
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <HAL_UART_RxCpltCallback+0x94>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	b29b      	uxth	r3, r3
 8000c42:	3301      	adds	r3, #1
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <HAL_UART_RxCpltCallback+0x94>)
 8000c48:	801a      	strh	r2, [r3, #0]
		 
//		 if ( dType_water_NB_IoT.dType_AT.ui8_pointer != _TCP_SEND_DATA_ ) //test case send error and out send data MQTT
			 
			 HAL_UART_Receive_IT ( &uart_bc66 , &( dType_water_NB_IoT.dType_bc66_receive.ui8_rx_data ) , 1 ); //enable receive interrupt
 8000c4a:	4908      	ldr	r1, [pc, #32]	; (8000c6c <HAL_UART_RxCpltCallback+0x98>)
 8000c4c:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <HAL_UART_RxCpltCallback+0x8c>)
 8000c4e:	2201      	movs	r2, #1
 8000c50:	0018      	movs	r0, r3
 8000c52:	f003 fa67 	bl	8004124 <HAL_UART_Receive_IT>
	}
}
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	b002      	add	sp, #8
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	20001698 	.word	0x20001698
 8000c64:	20000000 	.word	0x20000000
 8000c68:	200003a4 	.word	0x200003a4
 8000c6c:	20000004 	.word	0x20000004

08000c70 <BC66_UART_Receive_Init>:
  * @brief  Init receive BC66 uart interrupt and initialize element in dType_water_NB_IoT.dType_bc66_receive struct
  * @param  NULL
  * @retval NULL
*/
void BC66_UART_Receive_Init (void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_bc66_receive.u8p_rx_pointer = dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx;// pointer of dType_water_NB_IoT.dType_bc66_receive point to dType_bc66_receive buffer
 8000c74:	4a0f      	ldr	r2, [pc, #60]	; (8000cb4 <BC66_UART_Receive_Init+0x44>)
 8000c76:	23fe      	movs	r3, #254	; 0xfe
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	490f      	ldr	r1, [pc, #60]	; (8000cb8 <BC66_UART_Receive_Init+0x48>)
 8000c7c:	50d1      	str	r1, [r2, r3]
	dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte = 0;    //byte receive from BC66_uart
 8000c7e:	4a0d      	ldr	r2, [pc, #52]	; (8000cb4 <BC66_UART_Receive_Init+0x44>)
 8000c80:	2380      	movs	r3, #128	; 0x80
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	2100      	movs	r1, #0
 8000c86:	52d1      	strh	r1, [r2, r3]
	dType_water_NB_IoT.dType_bc66_receive.ui8_rx_data = 0; // initialize dType_water_NB_IoT.dType_bc66_receive ui8_rx_data
 8000c88:	4b0a      	ldr	r3, [pc, #40]	; (8000cb4 <BC66_UART_Receive_Init+0x44>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	711a      	strb	r2, [r3, #4]
	dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte = 0; // initialize bc66 pre receive byte
 8000c8e:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <BC66_UART_Receive_Init+0x44>)
 8000c90:	4a0a      	ldr	r2, [pc, #40]	; (8000cbc <BC66_UART_Receive_Init+0x4c>)
 8000c92:	2100      	movs	r1, #0
 8000c94:	5299      	strh	r1, [r3, r2]
	dType_water_NB_IoT.dType_bc66_receive.ui8_rx_over_flow_flag = 0; // initialize bc66 receive over flow flag
 8000c96:	4a07      	ldr	r2, [pc, #28]	; (8000cb4 <BC66_UART_Receive_Init+0x44>)
 8000c98:	2381      	movs	r3, #129	; 0x81
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Receive_IT ( &uart_bc66 , &(dType_water_NB_IoT.dType_bc66_receive.ui8_rx_data) , 1 ); //enable receive interrupt
 8000ca0:	4907      	ldr	r1, [pc, #28]	; (8000cc0 <BC66_UART_Receive_Init+0x50>)
 8000ca2:	4b08      	ldr	r3, [pc, #32]	; (8000cc4 <BC66_UART_Receive_Init+0x54>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	f003 fa3c 	bl	8004124 <HAL_UART_Receive_IT>
}
 8000cac:	46c0      	nop			; (mov r8, r8)
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	20000000 	.word	0x20000000
 8000cb8:	20000005 	.word	0x20000005
 8000cbc:	00000202 	.word	0x00000202
 8000cc0:	20000004 	.word	0x20000004
 8000cc4:	20001698 	.word	0x20001698

08000cc8 <BC66_UART_Send_Data_To_BC66>:
  * @brief  This is function was created to transmit data from MCU to BC66
  * @param  uint8_t *Data: pointer point to location that contain data need to be transmited
  * @retval NULL
*/
void BC66_UART_Send_Data_To_BC66 ( uint8_t *data , uint16_t data_len )
{
 8000cc8:	b590      	push	{r4, r7, lr}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	000a      	movs	r2, r1
 8000cd2:	1cbb      	adds	r3, r7, #2
 8000cd4:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit ( &uart_bc66 , data , data_len , 1000 );
 8000cd6:	23fa      	movs	r3, #250	; 0xfa
 8000cd8:	009c      	lsls	r4, r3, #2
 8000cda:	1cbb      	adds	r3, r7, #2
 8000cdc:	881a      	ldrh	r2, [r3, #0]
 8000cde:	6879      	ldr	r1, [r7, #4]
 8000ce0:	4803      	ldr	r0, [pc, #12]	; (8000cf0 <BC66_UART_Send_Data_To_BC66+0x28>)
 8000ce2:	0023      	movs	r3, r4
 8000ce4:	f003 f976 	bl	8003fd4 <HAL_UART_Transmit>
}
 8000ce8:	46c0      	nop			; (mov r8, r8)
 8000cea:	46bd      	mov	sp, r7
 8000cec:	b003      	add	sp, #12
 8000cee:	bd90      	pop	{r4, r7, pc}
 8000cf0:	20001698 	.word	0x20001698

08000cf4 <BC66_UART_Send_Data_To_Terminal>:
  * @brief   This function was created to transmit data from MCU to PC terminal through UART
  * @param   uint8_t *Data: pointer point to location that contain data need to be transmited
  * @retval  NULL
*/
void BC66_UART_Send_Data_To_Terminal ( uint8_t *Data , uint16_t data_length )
{
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	000a      	movs	r2, r1
 8000cfe:	1cbb      	adds	r3, r7, #2
 8000d00:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit ( &uart_debug , Data , data_length , HAL_MAX_DELAY );
 8000d02:	2301      	movs	r3, #1
 8000d04:	425c      	negs	r4, r3
 8000d06:	1cbb      	adds	r3, r7, #2
 8000d08:	881a      	ldrh	r2, [r3, #0]
 8000d0a:	6879      	ldr	r1, [r7, #4]
 8000d0c:	4803      	ldr	r0, [pc, #12]	; (8000d1c <BC66_UART_Send_Data_To_Terminal+0x28>)
 8000d0e:	0023      	movs	r3, r4
 8000d10:	f003 f960 	bl	8003fd4 <HAL_UART_Transmit>
}
 8000d14:	46c0      	nop			; (mov r8, r8)
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b003      	add	sp, #12
 8000d1a:	bd90      	pop	{r4, r7, pc}
 8000d1c:	2000171c 	.word	0x2000171c

08000d20 <BC66_UART_Check_Receive_Process_Status>:
  * @param  NULL
  * @retval DONE
            NOT_DONE
*/
uint8_t BC66_UART_Check_Receive_Process_Status (void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
	if ( dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte != 0 )
 8000d24:	4a1a      	ldr	r2, [pc, #104]	; (8000d90 <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000d26:	2380      	movs	r3, #128	; 0x80
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	5ad3      	ldrh	r3, [r2, r3]
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d021      	beq.n	8000d76 <BC66_UART_Check_Receive_Process_Status+0x56>
	{
		if ( dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte == dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte )
 8000d32:	4a17      	ldr	r2, [pc, #92]	; (8000d90 <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000d34:	2380      	movs	r3, #128	; 0x80
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	5ad3      	ldrh	r3, [r2, r3]
 8000d3a:	b29a      	uxth	r2, r3
 8000d3c:	4b14      	ldr	r3, [pc, #80]	; (8000d90 <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000d3e:	4915      	ldr	r1, [pc, #84]	; (8000d94 <BC66_UART_Check_Receive_Process_Status+0x74>)
 8000d40:	5a5b      	ldrh	r3, [r3, r1]
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d101      	bne.n	8000d4c <BC66_UART_Check_Receive_Process_Status+0x2c>
			return DONE;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	e01d      	b.n	8000d88 <BC66_UART_Check_Receive_Process_Status+0x68>
		else if ( dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte != dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte )
 8000d4c:	4a10      	ldr	r2, [pc, #64]	; (8000d90 <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000d4e:	2380      	movs	r3, #128	; 0x80
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	5ad3      	ldrh	r3, [r2, r3]
 8000d54:	b29a      	uxth	r2, r3
 8000d56:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000d58:	490e      	ldr	r1, [pc, #56]	; (8000d94 <BC66_UART_Check_Receive_Process_Status+0x74>)
 8000d5a:	5a5b      	ldrh	r3, [r3, r1]
 8000d5c:	b29b      	uxth	r3, r3
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d012      	beq.n	8000d88 <BC66_UART_Check_Receive_Process_Status+0x68>
		{
		  dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte = dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte;
 8000d62:	4a0b      	ldr	r2, [pc, #44]	; (8000d90 <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000d64:	2380      	movs	r3, #128	; 0x80
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	5ad3      	ldrh	r3, [r2, r3]
 8000d6a:	b299      	uxth	r1, r3
 8000d6c:	4b08      	ldr	r3, [pc, #32]	; (8000d90 <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000d6e:	4a09      	ldr	r2, [pc, #36]	; (8000d94 <BC66_UART_Check_Receive_Process_Status+0x74>)
 8000d70:	5299      	strh	r1, [r3, r2]
			return NOT_DONE;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e008      	b.n	8000d88 <BC66_UART_Check_Receive_Process_Status+0x68>
		}	
	}	
	else if (dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte == 0)
 8000d76:	4a06      	ldr	r2, [pc, #24]	; (8000d90 <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000d78:	2380      	movs	r3, #128	; 0x80
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	5ad3      	ldrh	r3, [r2, r3]
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d101      	bne.n	8000d88 <BC66_UART_Check_Receive_Process_Status+0x68>
	{
		return NONE;
 8000d84:	2300      	movs	r3, #0
 8000d86:	e7ff      	b.n	8000d88 <BC66_UART_Check_Receive_Process_Status+0x68>
	}
}
 8000d88:	0018      	movs	r0, r3
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	20000000 	.word	0x20000000
 8000d94:	00000202 	.word	0x00000202

08000d98 <BC66_UART_Clear_BC66_Data>:
  * @brief   Clear data in receive from BC66 and recieve process status
  * @param   NULL
  * @retval  NULL
*/
void BC66_UART_Clear_BC66_Data ( void )
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	Reset_Buffer ( ( uint8_t* )dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , 500 );
 8000d9c:	23fa      	movs	r3, #250	; 0xfa
 8000d9e:	005a      	lsls	r2, r3, #1
 8000da0:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <BC66_UART_Clear_BC66_Data+0x34>)
 8000da2:	0011      	movs	r1, r2
 8000da4:	0018      	movs	r0, r3
 8000da6:	f006 ff97 	bl	8007cd8 <Reset_Buffer>
  dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte = 0;
 8000daa:	4a09      	ldr	r2, [pc, #36]	; (8000dd0 <BC66_UART_Clear_BC66_Data+0x38>)
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	2100      	movs	r1, #0
 8000db2:	52d1      	strh	r1, [r2, r3]
  dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte = 0;  
 8000db4:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <BC66_UART_Clear_BC66_Data+0x38>)
 8000db6:	4a07      	ldr	r2, [pc, #28]	; (8000dd4 <BC66_UART_Clear_BC66_Data+0x3c>)
 8000db8:	2100      	movs	r1, #0
 8000dba:	5299      	strh	r1, [r3, r2]
	dType_water_NB_IoT.dType_bc66_receive.u8p_rx_pointer = dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx;
 8000dbc:	4a04      	ldr	r2, [pc, #16]	; (8000dd0 <BC66_UART_Clear_BC66_Data+0x38>)
 8000dbe:	23fe      	movs	r3, #254	; 0xfe
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	4902      	ldr	r1, [pc, #8]	; (8000dcc <BC66_UART_Clear_BC66_Data+0x34>)
 8000dc4:	50d1      	str	r1, [r2, r3]
}
 8000dc6:	46c0      	nop			; (mov r8, r8)
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20000005 	.word	0x20000005
 8000dd0:	20000000 	.word	0x20000000
 8000dd4:	00000202 	.word	0x00000202

08000dd8 <FncCallback_TCP_Open_1>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_TCP_Open_1 ( void )
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b09a      	sub	sp, #104	; 0x68
 8000ddc:	af00      	add	r7, sp, #0
  uint8_t ui8Arr_trans[100] = { 0x00 };
 8000dde:	1d3b      	adds	r3, r7, #4
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	3304      	adds	r3, #4
 8000de6:	2260      	movs	r2, #96	; 0x60
 8000de8:	2100      	movs	r1, #0
 8000dea:	0018      	movs	r0, r3
 8000dec:	f007 f805 	bl	8007dfa <memset>
	strcat ( (char*)ui8Arr_trans , "\"" );
 8000df0:	1d3b      	adds	r3, r7, #4
 8000df2:	0018      	movs	r0, r3
 8000df4:	f7ff f988 	bl	8000108 <strlen>
 8000df8:	0003      	movs	r3, r0
 8000dfa:	001a      	movs	r2, r3
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	189a      	adds	r2, r3, r2
 8000e00:	4b33      	ldr	r3, [pc, #204]	; (8000ed0 <FncCallback_TCP_Open_1+0xf8>)
 8000e02:	0010      	movs	r0, r2
 8000e04:	0019      	movs	r1, r3
 8000e06:	2302      	movs	r3, #2
 8000e08:	001a      	movs	r2, r3
 8000e0a:	f006 ffed 	bl	8007de8 <memcpy>
	strcat ( (char*)ui8Arr_trans , (char*)BC66_con_opt[_PROTOCOL_].choosen_type.pData );
 8000e0e:	4b31      	ldr	r3, [pc, #196]	; (8000ed4 <FncCallback_TCP_Open_1+0xfc>)
 8000e10:	685a      	ldr	r2, [r3, #4]
 8000e12:	1d3b      	adds	r3, r7, #4
 8000e14:	0011      	movs	r1, r2
 8000e16:	0018      	movs	r0, r3
 8000e18:	f006 fff7 	bl	8007e0a <strcat>
	strcat ( (char*)ui8Arr_trans , "\"," );
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f7ff f972 	bl	8000108 <strlen>
 8000e24:	0003      	movs	r3, r0
 8000e26:	001a      	movs	r2, r3
 8000e28:	1d3b      	adds	r3, r7, #4
 8000e2a:	189a      	adds	r2, r3, r2
 8000e2c:	4b2a      	ldr	r3, [pc, #168]	; (8000ed8 <FncCallback_TCP_Open_1+0x100>)
 8000e2e:	0010      	movs	r0, r2
 8000e30:	0019      	movs	r1, r3
 8000e32:	2303      	movs	r3, #3
 8000e34:	001a      	movs	r2, r3
 8000e36:	f006 ffd7 	bl	8007de8 <memcpy>
	strcat ( (char*)ui8Arr_trans , "\"" );
 8000e3a:	1d3b      	adds	r3, r7, #4
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f7ff f963 	bl	8000108 <strlen>
 8000e42:	0003      	movs	r3, r0
 8000e44:	001a      	movs	r2, r3
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	189a      	adds	r2, r3, r2
 8000e4a:	4b21      	ldr	r3, [pc, #132]	; (8000ed0 <FncCallback_TCP_Open_1+0xf8>)
 8000e4c:	0010      	movs	r0, r2
 8000e4e:	0019      	movs	r1, r3
 8000e50:	2302      	movs	r3, #2
 8000e52:	001a      	movs	r2, r3
 8000e54:	f006 ffc8 	bl	8007de8 <memcpy>
	strcat ( (char*)ui8Arr_trans , (char*)BC66_con_opt[_SERVER_].choosen_type.pData );
 8000e58:	4b1e      	ldr	r3, [pc, #120]	; (8000ed4 <FncCallback_TCP_Open_1+0xfc>)
 8000e5a:	691a      	ldr	r2, [r3, #16]
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	0011      	movs	r1, r2
 8000e60:	0018      	movs	r0, r3
 8000e62:	f006 ffd2 	bl	8007e0a <strcat>
	strcat ( (char*)ui8Arr_trans , "\"," );
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f7ff f94d 	bl	8000108 <strlen>
 8000e6e:	0003      	movs	r3, r0
 8000e70:	001a      	movs	r2, r3
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	189a      	adds	r2, r3, r2
 8000e76:	4b18      	ldr	r3, [pc, #96]	; (8000ed8 <FncCallback_TCP_Open_1+0x100>)
 8000e78:	0010      	movs	r0, r2
 8000e7a:	0019      	movs	r1, r3
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	001a      	movs	r2, r3
 8000e80:	f006 ffb2 	bl	8007de8 <memcpy>
	strcat ( (char*)ui8Arr_trans , (char*)BC66_con_opt[_PORT_].choosen_type.pData );
 8000e84:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <FncCallback_TCP_Open_1+0xfc>)
 8000e86:	69da      	ldr	r2, [r3, #28]
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	0011      	movs	r1, r2
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	f006 ffbc 	bl	8007e0a <strcat>
	strcat ( (char*)ui8Arr_trans , "," );
 8000e92:	1d3b      	adds	r3, r7, #4
 8000e94:	0018      	movs	r0, r3
 8000e96:	f7ff f937 	bl	8000108 <strlen>
 8000e9a:	0003      	movs	r3, r0
 8000e9c:	001a      	movs	r2, r3
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	189a      	adds	r2, r3, r2
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <FncCallback_TCP_Open_1+0x104>)
 8000ea4:	0010      	movs	r0, r2
 8000ea6:	0019      	movs	r1, r3
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	001a      	movs	r2, r3
 8000eac:	f006 ff9c 	bl	8007de8 <memcpy>
	BC66_UART_Send_Data_To_BC66 ( (uint8_t*)ui8Arr_trans , strlen ((char*)ui8Arr_trans) );
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f7ff f928 	bl	8000108 <strlen>
 8000eb8:	0003      	movs	r3, r0
 8000eba:	b29a      	uxth	r2, r3
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	0011      	movs	r1, r2
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f7ff ff01 	bl	8000cc8 <BC66_UART_Send_Data_To_BC66>
	return 1;
 8000ec6:	2301      	movs	r3, #1
}
 8000ec8:	0018      	movs	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	b01a      	add	sp, #104	; 0x68
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	08008280 	.word	0x08008280
 8000ed4:	2000020c 	.word	0x2000020c
 8000ed8:	08008284 	.word	0x08008284
 8000edc:	08008288 	.word	0x08008288

08000ee0 <FncCallback_TCP_Open_2>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_TCP_Open_2 ( void )
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	; 0x28
 8000ee4:	af00      	add	r7, sp, #0
	uint16_t ui16_err_code = 0;
 8000ee6:	231e      	movs	r3, #30
 8000ee8:	18fb      	adds	r3, r7, r3
 8000eea:	2200      	movs	r2, #0
 8000eec:	801a      	strh	r2, [r3, #0]
	uint8_t ui8_buf_check_TCP[30] = {0x00};
 8000eee:	003b      	movs	r3, r7
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	3304      	adds	r3, #4
 8000ef6:	221a      	movs	r2, #26
 8000ef8:	2100      	movs	r1, #0
 8000efa:	0018      	movs	r0, r3
 8000efc:	f006 ff7d 	bl	8007dfa <memset>
	uint8_t *ui8Ptr_buf = &ui8_buf_check_TCP[0];
 8000f00:	003b      	movs	r3, r7
 8000f02:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t *ui8Ptr = NULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	623b      	str	r3, [r7, #32]
	ui8Ptr = (uint8_t*)strstr ( (char*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , "+QIOPEN: 0,");
 8000f08:	4a16      	ldr	r2, [pc, #88]	; (8000f64 <FncCallback_TCP_Open_2+0x84>)
 8000f0a:	4b17      	ldr	r3, [pc, #92]	; (8000f68 <FncCallback_TCP_Open_2+0x88>)
 8000f0c:	0011      	movs	r1, r2
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f006 ff88 	bl	8007e24 <strstr>
 8000f14:	0003      	movs	r3, r0
 8000f16:	623b      	str	r3, [r7, #32]
	ui8Ptr = ui8Ptr + 11;
 8000f18:	6a3b      	ldr	r3, [r7, #32]
 8000f1a:	330b      	adds	r3, #11
 8000f1c:	623b      	str	r3, [r7, #32]
	while ( *(ui8Ptr) != 0x0D )
 8000f1e:	e009      	b.n	8000f34 <FncCallback_TCP_Open_2+0x54>
	{
		*ui8Ptr_buf = *ui8Ptr;
 8000f20:	6a3b      	ldr	r3, [r7, #32]
 8000f22:	781a      	ldrb	r2, [r3, #0]
 8000f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f26:	701a      	strb	r2, [r3, #0]
		ui8Ptr_buf++;
 8000f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
		ui8Ptr++;
 8000f2e:	6a3b      	ldr	r3, [r7, #32]
 8000f30:	3301      	adds	r3, #1
 8000f32:	623b      	str	r3, [r7, #32]
	while ( *(ui8Ptr) != 0x0D )
 8000f34:	6a3b      	ldr	r3, [r7, #32]
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b0d      	cmp	r3, #13
 8000f3a:	d1f1      	bne.n	8000f20 <FncCallback_TCP_Open_2+0x40>
	}
	ui16_err_code = atoi ( (char*)ui8_buf_check_TCP );
 8000f3c:	003b      	movs	r3, r7
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f006 ff06 	bl	8007d50 <atoi>
 8000f44:	0002      	movs	r2, r0
 8000f46:	211e      	movs	r1, #30
 8000f48:	187b      	adds	r3, r7, r1
 8000f4a:	801a      	strh	r2, [r3, #0]
	if ( ui16_err_code == 0 )
 8000f4c:	187b      	adds	r3, r7, r1
 8000f4e:	881b      	ldrh	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d101      	bne.n	8000f58 <FncCallback_TCP_Open_2+0x78>
	{
		return 1;
 8000f54:	2301      	movs	r3, #1
 8000f56:	e000      	b.n	8000f5a <FncCallback_TCP_Open_2+0x7a>
	}
	else 
		return 0;
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	b00a      	add	sp, #40	; 0x28
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	46c0      	nop			; (mov r8, r8)
 8000f64:	0800828c 	.word	0x0800828c
 8000f68:	20000005 	.word	0x20000005

08000f6c <FncCallback_MQTT_Open_1>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Open_1 ( void )
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
	//uint8_t ui8_send_result = 0;
	uint16_t ui16_test_length = 0;
 8000f72:	1dbb      	adds	r3, r7, #6
 8000f74:	2200      	movs	r2, #0
 8000f76:	801a      	strh	r2, [r3, #0]
	ui16_test_length = MQTTSerialize_connect ( ui8_Buf , ui16_Buflen , &test_conect );
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <FncCallback_MQTT_Open_1+0x40>)
 8000f7a:	881b      	ldrh	r3, [r3, #0]
 8000f7c:	0019      	movs	r1, r3
 8000f7e:	4a0c      	ldr	r2, [pc, #48]	; (8000fb0 <FncCallback_MQTT_Open_1+0x44>)
 8000f80:	4b0c      	ldr	r3, [pc, #48]	; (8000fb4 <FncCallback_MQTT_Open_1+0x48>)
 8000f82:	0018      	movs	r0, r3
 8000f84:	f004 fbd0 	bl	8005728 <MQTTSerialize_connect>
 8000f88:	0002      	movs	r2, r0
 8000f8a:	1dbb      	adds	r3, r7, #6
 8000f8c:	801a      	strh	r2, [r3, #0]
    BC66_UART_Send_Data_To_BC66 ( ui8_Buf , ui16_test_length );
 8000f8e:	1dbb      	adds	r3, r7, #6
 8000f90:	881a      	ldrh	r2, [r3, #0]
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <FncCallback_MQTT_Open_1+0x48>)
 8000f94:	0011      	movs	r1, r2
 8000f96:	0018      	movs	r0, r3
 8000f98:	f7ff fe96 	bl	8000cc8 <BC66_UART_Send_Data_To_BC66>
	osDelay (100);
 8000f9c:	2064      	movs	r0, #100	; 0x64
 8000f9e:	f005 f854 	bl	800604a <osDelay>
	return 1;
 8000fa2:	2301      	movs	r3, #1
}
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b002      	add	sp, #8
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000230 	.word	0x20000230
 8000fb0:	200002cc 	.word	0x200002cc
 8000fb4:	200014f4 	.word	0x200014f4

08000fb8 <FncCallback_MQTT_Pub_1>:
             0 function FAIL
*/
uint32_t ui32_time_send = 0;
uint32_t ui32_send_cplt = 0;
uint8_t FncCallback_MQTT_Pub_1 (void)
{
 8000fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fba:	46d6      	mov	lr, sl
 8000fbc:	464f      	mov	r7, r9
 8000fbe:	4646      	mov	r6, r8
 8000fc0:	b5c0      	push	{r6, r7, lr}
 8000fc2:	b08e      	sub	sp, #56	; 0x38
 8000fc4:	af08      	add	r7, sp, #32
	uint8_t ui8Arr_Payload[20] = {0x00};
 8000fc6:	003b      	movs	r3, r7
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	3304      	adds	r3, #4
 8000fce:	2210      	movs	r2, #16
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f006 ff11 	bl	8007dfa <memset>
	uint16_t ui16_Arr_len = 20;
 8000fd8:	2416      	movs	r4, #22
 8000fda:	193b      	adds	r3, r7, r4
 8000fdc:	2214      	movs	r2, #20
 8000fde:	801a      	strh	r2, [r3, #0]
	uint16_t ui16_serialize_len = 0;
 8000fe0:	2114      	movs	r1, #20
 8000fe2:	187b      	adds	r3, r7, r1
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	801a      	strh	r2, [r3, #0]
	ui32_time_send++;
 8000fe8:	4b37      	ldr	r3, [pc, #220]	; (80010c8 <FncCallback_MQTT_Pub_1+0x110>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	1c5a      	adds	r2, r3, #1
 8000fee:	4b36      	ldr	r3, [pc, #216]	; (80010c8 <FncCallback_MQTT_Pub_1+0x110>)
 8000ff0:	601a      	str	r2, [r3, #0]
	
	Reset_Buffer ( ui8_Buf , ui16_Buflen );
 8000ff2:	4b36      	ldr	r3, [pc, #216]	; (80010cc <FncCallback_MQTT_Pub_1+0x114>)
 8000ff4:	881a      	ldrh	r2, [r3, #0]
 8000ff6:	4b36      	ldr	r3, [pc, #216]	; (80010d0 <FncCallback_MQTT_Pub_1+0x118>)
 8000ff8:	0011      	movs	r1, r2
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	f006 fe6c 	bl	8007cd8 <Reset_Buffer>
	Interger_To_Char ( ui32_send_cplt , ui8Arr_Payload , ui16_Arr_len );
 8001000:	4b34      	ldr	r3, [pc, #208]	; (80010d4 <FncCallback_MQTT_Pub_1+0x11c>)
 8001002:	6818      	ldr	r0, [r3, #0]
 8001004:	193b      	adds	r3, r7, r4
 8001006:	881a      	ldrh	r2, [r3, #0]
 8001008:	003b      	movs	r3, r7
 800100a:	0019      	movs	r1, r3
 800100c:	f006 fe88 	bl	8007d20 <Interger_To_Char>
	
	test_pub_mes.buf = ui8_Buf;
 8001010:	4b31      	ldr	r3, [pc, #196]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001012:	4a2f      	ldr	r2, [pc, #188]	; (80010d0 <FncCallback_MQTT_Pub_1+0x118>)
 8001014:	601a      	str	r2, [r3, #0]
	test_pub_mes.buflen = ui16_Buflen;
 8001016:	4b2d      	ldr	r3, [pc, #180]	; (80010cc <FncCallback_MQTT_Pub_1+0x114>)
 8001018:	881b      	ldrh	r3, [r3, #0]
 800101a:	001a      	movs	r2, r3
 800101c:	4b2e      	ldr	r3, [pc, #184]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 800101e:	605a      	str	r2, [r3, #4]
	test_pub_mes.qos = 1;
 8001020:	4b2d      	ldr	r3, [pc, #180]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001022:	2201      	movs	r2, #1
 8001024:	60da      	str	r2, [r3, #12]
	test_pub_mes.retained = 0;
 8001026:	4b2c      	ldr	r3, [pc, #176]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001028:	2200      	movs	r2, #0
 800102a:	741a      	strb	r2, [r3, #16]
	test_pub_mes.packetid = 39;
 800102c:	4b2a      	ldr	r3, [pc, #168]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 800102e:	2227      	movs	r2, #39	; 0x27
 8001030:	825a      	strh	r2, [r3, #18]
	test_pub_mes.topicName.cstring = (char*)"0866495609";
 8001032:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001034:	4a29      	ldr	r2, [pc, #164]	; (80010dc <FncCallback_MQTT_Pub_1+0x124>)
 8001036:	615a      	str	r2, [r3, #20]
	test_pub_mes.payload = (unsigned char*)ui8Arr_Payload;
 8001038:	4b27      	ldr	r3, [pc, #156]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 800103a:	003a      	movs	r2, r7
 800103c:	621a      	str	r2, [r3, #32]
	test_pub_mes.payloadlen = strlen( (char*)ui8Arr_Payload );
 800103e:	003b      	movs	r3, r7
 8001040:	0018      	movs	r0, r3
 8001042:	f7ff f861 	bl	8000108 <strlen>
 8001046:	0003      	movs	r3, r0
 8001048:	001a      	movs	r2, r3
 800104a:	4b23      	ldr	r3, [pc, #140]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 800104c:	625a      	str	r2, [r3, #36]	; 0x24
	
    ui16_serialize_len = MQTTSerialize_publish ( test_pub_mes.buf , test_pub_mes.buflen , test_pub_mes.dup , test_pub_mes.qos , test_pub_mes.retained ,
 800104e:	4b22      	ldr	r3, [pc, #136]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4698      	mov	r8, r3
 8001054:	4b20      	ldr	r3, [pc, #128]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	4699      	mov	r9, r3
 800105a:	4b1f      	ldr	r3, [pc, #124]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 800105c:	7a1e      	ldrb	r6, [r3, #8]
 800105e:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	469c      	mov	ip, r3
 8001064:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001066:	7c19      	ldrb	r1, [r3, #16]
 8001068:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 800106a:	8a5b      	ldrh	r3, [r3, #18]
 800106c:	469a      	mov	sl, r3
 800106e:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001070:	6a1a      	ldr	r2, [r3, #32]
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 8001074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001076:	9306      	str	r3, [sp, #24]
 8001078:	9205      	str	r2, [sp, #20]
 800107a:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <FncCallback_MQTT_Pub_1+0x120>)
 800107c:	2208      	movs	r2, #8
 800107e:	446a      	add	r2, sp
 8001080:	3314      	adds	r3, #20
 8001082:	cb31      	ldmia	r3!, {r0, r4, r5}
 8001084:	c231      	stmia	r2!, {r0, r4, r5}
 8001086:	4653      	mov	r3, sl
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	9100      	str	r1, [sp, #0]
 800108c:	4663      	mov	r3, ip
 800108e:	0032      	movs	r2, r6
 8001090:	4649      	mov	r1, r9
 8001092:	4640      	mov	r0, r8
 8001094:	f004 fdfe 	bl	8005c94 <MQTTSerialize_publish>
 8001098:	0002      	movs	r2, r0
 800109a:	2114      	movs	r1, #20
 800109c:	187b      	adds	r3, r7, r1
 800109e:	801a      	strh	r2, [r3, #0]
	                                              test_pub_mes.packetid  , test_pub_mes.topicName , test_pub_mes.payload , test_pub_mes.payloadlen );	
	BC66_UART_Send_Data_To_BC66 ( ui8_Buf , ui16_serialize_len );
 80010a0:	187b      	adds	r3, r7, r1
 80010a2:	881a      	ldrh	r2, [r3, #0]
 80010a4:	4b0a      	ldr	r3, [pc, #40]	; (80010d0 <FncCallback_MQTT_Pub_1+0x118>)
 80010a6:	0011      	movs	r1, r2
 80010a8:	0018      	movs	r0, r3
 80010aa:	f7ff fe0d 	bl	8000cc8 <BC66_UART_Send_Data_To_BC66>
	osDelay (100);
 80010ae:	2064      	movs	r0, #100	; 0x64
 80010b0:	f004 ffcb 	bl	800604a <osDelay>
	return 1;
 80010b4:	2301      	movs	r3, #1
}
 80010b6:	0018      	movs	r0, r3
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b006      	add	sp, #24
 80010bc:	bce0      	pop	{r5, r6, r7}
 80010be:	46ba      	mov	sl, r7
 80010c0:	46b1      	mov	r9, r6
 80010c2:	46a8      	mov	r8, r5
 80010c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010c6:	46c0      	nop			; (mov r8, r8)
 80010c8:	200003a8 	.word	0x200003a8
 80010cc:	20000230 	.word	0x20000230
 80010d0:	200014f4 	.word	0x200014f4
 80010d4:	200003ac 	.word	0x200003ac
 80010d8:	200017a4 	.word	0x200017a4
 80010dc:	08008298 	.word	0x08008298

080010e0 <FncCallback_MQTT_Pub_2>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Pub_2 (void)
{
 80010e0:	b590      	push	{r4, r7, lr}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
	uint8_t ui8_response_receive = 0;
 80010e6:	1dfb      	adds	r3, r7, #7
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
	ui8_response_receive = Search_String_In_Buffer ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"+QIURC: \"recv\",0,4,4002" , 23 );
 80010ec:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <FncCallback_MQTT_Pub_2+0x38>)
 80010ee:	881b      	ldrh	r3, [r3, #0]
 80010f0:	b299      	uxth	r1, r3
 80010f2:	1dfc      	adds	r4, r7, #7
 80010f4:	4a09      	ldr	r2, [pc, #36]	; (800111c <FncCallback_MQTT_Pub_2+0x3c>)
 80010f6:	480a      	ldr	r0, [pc, #40]	; (8001120 <FncCallback_MQTT_Pub_2+0x40>)
 80010f8:	2317      	movs	r3, #23
 80010fa:	f006 fd11 	bl	8007b20 <Search_String_In_Buffer>
 80010fe:	0003      	movs	r3, r0
 8001100:	7023      	strb	r3, [r4, #0]
	if ( ui8_response_receive != FALSE )
 8001102:	1dfb      	adds	r3, r7, #7
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <FncCallback_MQTT_Pub_2+0x2e>
		return 1;
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <FncCallback_MQTT_Pub_2+0x30>
	else 
		return 0;
 800110e:	2300      	movs	r3, #0
}
 8001110:	0018      	movs	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	b003      	add	sp, #12
 8001116:	bd90      	pop	{r4, r7, pc}
 8001118:	200003a4 	.word	0x200003a4
 800111c:	080082a4 	.word	0x080082a4
 8001120:	20000005 	.word	0x20000005

08001124 <FncCallback_MQTT_Ping_1>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Ping_1 (void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
	uint16_t ui16_serialize_len = 0;
 800112a:	1dbb      	adds	r3, r7, #6
 800112c:	2200      	movs	r2, #0
 800112e:	801a      	strh	r2, [r3, #0]
	
	Reset_Buffer ( ui8_Buf , ui16_Buflen );
 8001130:	4b10      	ldr	r3, [pc, #64]	; (8001174 <FncCallback_MQTT_Ping_1+0x50>)
 8001132:	881a      	ldrh	r2, [r3, #0]
 8001134:	4b10      	ldr	r3, [pc, #64]	; (8001178 <FncCallback_MQTT_Ping_1+0x54>)
 8001136:	0011      	movs	r1, r2
 8001138:	0018      	movs	r0, r3
 800113a:	f006 fdcd 	bl	8007cd8 <Reset_Buffer>
	ui16_serialize_len = MQTTSerialize_pingreq ( ui8_Buf , ui16_Buflen );
 800113e:	4b0d      	ldr	r3, [pc, #52]	; (8001174 <FncCallback_MQTT_Ping_1+0x50>)
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	001a      	movs	r2, r3
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <FncCallback_MQTT_Ping_1+0x54>)
 8001146:	0011      	movs	r1, r2
 8001148:	0018      	movs	r0, r3
 800114a:	f004 fc50 	bl	80059ee <MQTTSerialize_pingreq>
 800114e:	0002      	movs	r2, r0
 8001150:	1dbb      	adds	r3, r7, #6
 8001152:	801a      	strh	r2, [r3, #0]
	BC66_UART_Send_Data_To_BC66 ( ui8_Buf , ui16_serialize_len );
 8001154:	1dbb      	adds	r3, r7, #6
 8001156:	881a      	ldrh	r2, [r3, #0]
 8001158:	4b07      	ldr	r3, [pc, #28]	; (8001178 <FncCallback_MQTT_Ping_1+0x54>)
 800115a:	0011      	movs	r1, r2
 800115c:	0018      	movs	r0, r3
 800115e:	f7ff fdb3 	bl	8000cc8 <BC66_UART_Send_Data_To_BC66>
	osDelay (100);
 8001162:	2064      	movs	r0, #100	; 0x64
 8001164:	f004 ff71 	bl	800604a <osDelay>
	return 1;
 8001168:	2301      	movs	r3, #1
}
 800116a:	0018      	movs	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	b002      	add	sp, #8
 8001170:	bd80      	pop	{r7, pc}
 8001172:	46c0      	nop			; (mov r8, r8)
 8001174:	20000230 	.word	0x20000230
 8001178:	200014f4 	.word	0x200014f4

0800117c <Send_Debug_Infor>:
  * @brief   function that send debug information of MQTT_PUB to Terminal
  * @param   NULL
  * @retval  NULL
*/
void Send_Debug_Infor (void)
{
 800117c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800117e:	b0a3      	sub	sp, #140	; 0x8c
 8001180:	af00      	add	r7, sp, #0
	uint8_t ui8Arr_nothing[30] = {0x00};
 8001182:	2468      	movs	r4, #104	; 0x68
 8001184:	193b      	adds	r3, r7, r4
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	3304      	adds	r3, #4
 800118c:	221a      	movs	r2, #26
 800118e:	2100      	movs	r1, #0
 8001190:	0018      	movs	r0, r3
 8001192:	f006 fe32 	bl	8007dfa <memset>
	uint8_t ui8Arr_debugString[100] = "so lan gui: ";
 8001196:	1d39      	adds	r1, r7, #4
 8001198:	4a2f      	ldr	r2, [pc, #188]	; (8001258 <Send_Debug_Infor+0xdc>)
 800119a:	000b      	movs	r3, r1
 800119c:	ca61      	ldmia	r2!, {r0, r5, r6}
 800119e:	c361      	stmia	r3!, {r0, r5, r6}
 80011a0:	7812      	ldrb	r2, [r2, #0]
 80011a2:	701a      	strb	r2, [r3, #0]
 80011a4:	230d      	movs	r3, #13
 80011a6:	18cb      	adds	r3, r1, r3
 80011a8:	2257      	movs	r2, #87	; 0x57
 80011aa:	2100      	movs	r1, #0
 80011ac:	0018      	movs	r0, r3
 80011ae:	f006 fe24 	bl	8007dfa <memset>
	uint16_t ui16_SendLen = 0; 
 80011b2:	2586      	movs	r5, #134	; 0x86
 80011b4:	197b      	adds	r3, r7, r5
 80011b6:	2200      	movs	r2, #0
 80011b8:	801a      	strh	r2, [r3, #0]
	
	Interger_To_Char ( ui32_time_send , ui8Arr_nothing , 30 );
 80011ba:	4b28      	ldr	r3, [pc, #160]	; (800125c <Send_Debug_Infor+0xe0>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	1939      	adds	r1, r7, r4
 80011c0:	221e      	movs	r2, #30
 80011c2:	0018      	movs	r0, r3
 80011c4:	f006 fdac 	bl	8007d20 <Interger_To_Char>
	strcat ( (char*)ui8Arr_debugString , (char*)ui8Arr_nothing );
 80011c8:	193a      	adds	r2, r7, r4
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	0011      	movs	r1, r2
 80011ce:	0018      	movs	r0, r3
 80011d0:	f006 fe1b 	bl	8007e0a <strcat>
	
	Reset_Buffer ( ui8Arr_nothing , 30 );
 80011d4:	193b      	adds	r3, r7, r4
 80011d6:	211e      	movs	r1, #30
 80011d8:	0018      	movs	r0, r3
 80011da:	f006 fd7d 	bl	8007cd8 <Reset_Buffer>
	strcat ( (char*)ui8Arr_debugString , (char*)", so lan gui thanh cong: " );
 80011de:	1d3b      	adds	r3, r7, #4
 80011e0:	0018      	movs	r0, r3
 80011e2:	f7fe ff91 	bl	8000108 <strlen>
 80011e6:	0003      	movs	r3, r0
 80011e8:	001a      	movs	r2, r3
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	189a      	adds	r2, r3, r2
 80011ee:	4b1c      	ldr	r3, [pc, #112]	; (8001260 <Send_Debug_Infor+0xe4>)
 80011f0:	0010      	movs	r0, r2
 80011f2:	0019      	movs	r1, r3
 80011f4:	231a      	movs	r3, #26
 80011f6:	001a      	movs	r2, r3
 80011f8:	f006 fdf6 	bl	8007de8 <memcpy>
	Interger_To_Char ( ui32_send_cplt , ui8Arr_nothing , 30 );
 80011fc:	4b19      	ldr	r3, [pc, #100]	; (8001264 <Send_Debug_Infor+0xe8>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	1939      	adds	r1, r7, r4
 8001202:	221e      	movs	r2, #30
 8001204:	0018      	movs	r0, r3
 8001206:	f006 fd8b 	bl	8007d20 <Interger_To_Char>
	strcat ( (char*)ui8Arr_debugString , (char*)ui8Arr_nothing );
 800120a:	193a      	adds	r2, r7, r4
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	0011      	movs	r1, r2
 8001210:	0018      	movs	r0, r3
 8001212:	f006 fdfa 	bl	8007e0a <strcat>
	strcat ( (char*)ui8Arr_debugString , "\r\n" );
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	0018      	movs	r0, r3
 800121a:	f7fe ff75 	bl	8000108 <strlen>
 800121e:	0003      	movs	r3, r0
 8001220:	001a      	movs	r2, r3
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	189a      	adds	r2, r3, r2
 8001226:	4b10      	ldr	r3, [pc, #64]	; (8001268 <Send_Debug_Infor+0xec>)
 8001228:	0010      	movs	r0, r2
 800122a:	0019      	movs	r1, r3
 800122c:	2303      	movs	r3, #3
 800122e:	001a      	movs	r2, r3
 8001230:	f006 fdda 	bl	8007de8 <memcpy>
	ui16_SendLen = strlen ( (char*)ui8Arr_debugString );
 8001234:	1d3b      	adds	r3, r7, #4
 8001236:	0018      	movs	r0, r3
 8001238:	f7fe ff66 	bl	8000108 <strlen>
 800123c:	0002      	movs	r2, r0
 800123e:	197b      	adds	r3, r7, r5
 8001240:	801a      	strh	r2, [r3, #0]
  BC66_UART_Send_Data_To_Terminal ( (uint8_t*)ui8Arr_debugString , ui16_SendLen );
 8001242:	197b      	adds	r3, r7, r5
 8001244:	881a      	ldrh	r2, [r3, #0]
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	0011      	movs	r1, r2
 800124a:	0018      	movs	r0, r3
 800124c:	f7ff fd52 	bl	8000cf4 <BC66_UART_Send_Data_To_Terminal>
}
 8001250:	46c0      	nop			; (mov r8, r8)
 8001252:	46bd      	mov	sp, r7
 8001254:	b023      	add	sp, #140	; 0x8c
 8001256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001258:	080082e4 	.word	0x080082e4
 800125c:	200003a8 	.word	0x200003a8
 8001260:	080082c4 	.word	0x080082c4
 8001264:	200003ac 	.word	0x200003ac
 8001268:	080082e0 	.word	0x080082e0

0800126c <FncCallback_MQTT_Sub_1>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Sub_1 (void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af04      	add	r7, sp, #16
	uint16_t ui16_serialize_len = 0;
 8001272:	1dbb      	adds	r3, r7, #6
 8001274:	2200      	movs	r2, #0
 8001276:	801a      	strh	r2, [r3, #0]
	Reset_Buffer ( ui8_Buf , ui16_Buflen );
 8001278:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <FncCallback_MQTT_Sub_1+0x5c>)
 800127a:	881a      	ldrh	r2, [r3, #0]
 800127c:	4b13      	ldr	r3, [pc, #76]	; (80012cc <FncCallback_MQTT_Sub_1+0x60>)
 800127e:	0011      	movs	r1, r2
 8001280:	0018      	movs	r0, r3
 8001282:	f006 fd29 	bl	8007cd8 <Reset_Buffer>
	ui16_serialize_len = MQTTSerialize_subscribe( ui8_Buf, ui16_Buflen , ui8_sub_dup , 53 , 1 , test_TopicFiltes , test_requestedQoS );
 8001286:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <FncCallback_MQTT_Sub_1+0x5c>)
 8001288:	881b      	ldrh	r3, [r3, #0]
 800128a:	0019      	movs	r1, r3
 800128c:	4b10      	ldr	r3, [pc, #64]	; (80012d0 <FncCallback_MQTT_Sub_1+0x64>)
 800128e:	781a      	ldrb	r2, [r3, #0]
 8001290:	480e      	ldr	r0, [pc, #56]	; (80012cc <FncCallback_MQTT_Sub_1+0x60>)
 8001292:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <FncCallback_MQTT_Sub_1+0x68>)
 8001294:	9302      	str	r3, [sp, #8]
 8001296:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <FncCallback_MQTT_Sub_1+0x6c>)
 8001298:	9301      	str	r3, [sp, #4]
 800129a:	2301      	movs	r3, #1
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	2335      	movs	r3, #53	; 0x35
 80012a0:	f004 fdd0 	bl	8005e44 <MQTTSerialize_subscribe>
 80012a4:	0002      	movs	r2, r0
 80012a6:	1dbb      	adds	r3, r7, #6
 80012a8:	801a      	strh	r2, [r3, #0]
	BC66_UART_Send_Data_To_BC66 ( ui8_Buf , ui16_serialize_len );
 80012aa:	1dbb      	adds	r3, r7, #6
 80012ac:	881a      	ldrh	r2, [r3, #0]
 80012ae:	4b07      	ldr	r3, [pc, #28]	; (80012cc <FncCallback_MQTT_Sub_1+0x60>)
 80012b0:	0011      	movs	r1, r2
 80012b2:	0018      	movs	r0, r3
 80012b4:	f7ff fd08 	bl	8000cc8 <BC66_UART_Send_Data_To_BC66>
	osDelay (100);
 80012b8:	2064      	movs	r0, #100	; 0x64
 80012ba:	f004 fec6 	bl	800604a <osDelay>
	return 1;
 80012be:	2301      	movs	r3, #1
}
 80012c0:	0018      	movs	r0, r3
 80012c2:	46bd      	mov	sp, r7
 80012c4:	b002      	add	sp, #8
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000230 	.word	0x20000230
 80012cc:	200014f4 	.word	0x200014f4
 80012d0:	200003a6 	.word	0x200003a6
 80012d4:	200002bc 	.word	0x200002bc
 80012d8:	200002c0 	.word	0x200002c0

080012dc <FncCallback_MQTT_Sub_2>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Sub_2 (void)
{
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
  uint8_t ui8_response_receive = 0;
 80012e2:	1dfb      	adds	r3, r7, #7
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
  ui8_response_receive = Search_String_In_Buffer ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"0,5,9003003501" , 14 );
 80012e8:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <FncCallback_MQTT_Sub_2+0x38>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	b299      	uxth	r1, r3
 80012ee:	1dfc      	adds	r4, r7, #7
 80012f0:	4a09      	ldr	r2, [pc, #36]	; (8001318 <FncCallback_MQTT_Sub_2+0x3c>)
 80012f2:	480a      	ldr	r0, [pc, #40]	; (800131c <FncCallback_MQTT_Sub_2+0x40>)
 80012f4:	230e      	movs	r3, #14
 80012f6:	f006 fc13 	bl	8007b20 <Search_String_In_Buffer>
 80012fa:	0003      	movs	r3, r0
 80012fc:	7023      	strb	r3, [r4, #0]
	if ( ui8_response_receive == TRUE )
 80012fe:	1dfb      	adds	r3, r7, #7
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d101      	bne.n	800130a <FncCallback_MQTT_Sub_2+0x2e>
		return 1;
 8001306:	2301      	movs	r3, #1
 8001308:	e000      	b.n	800130c <FncCallback_MQTT_Sub_2+0x30>
	else 
		return 0;
 800130a:	2300      	movs	r3, #0
}
 800130c:	0018      	movs	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	b003      	add	sp, #12
 8001312:	bd90      	pop	{r4, r7, pc}
 8001314:	200003a4 	.word	0x200003a4
 8001318:	08008348 	.word	0x08008348
 800131c:	20000005 	.word	0x20000005

08001320 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4a06      	ldr	r2, [pc, #24]	; (8001348 <vApplicationGetIdleTaskMemory+0x28>)
 8001330:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	4a05      	ldr	r2, [pc, #20]	; (800134c <vApplicationGetIdleTaskMemory+0x2c>)
 8001336:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2280      	movs	r2, #128	; 0x80
 800133c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800133e:	46c0      	nop			; (mov r8, r8)
 8001340:	46bd      	mov	sp, r7
 8001342:	b004      	add	sp, #16
 8001344:	bd80      	pop	{r7, pc}
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	200003b4 	.word	0x200003b4
 800134c:	20000408 	.word	0x20000408

08001350 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001350:	b5b0      	push	{r4, r5, r7, lr}
 8001352:	b096      	sub	sp, #88	; 0x58
 8001354:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
   qBC66step = xQueueCreate( 50, sizeof( uint8_t ) );
 8001356:	2200      	movs	r2, #0
 8001358:	2101      	movs	r1, #1
 800135a:	2032      	movs	r0, #50	; 0x32
 800135c:	f004 ff86 	bl	800626c <xQueueGenericCreate>
 8001360:	0002      	movs	r2, r0
 8001362:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <MX_FREERTOS_Init+0x84>)
 8001364:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of BC66_Task */
  osThreadDef(BC66_Task, Start_BC66_Task, osPriorityNormal, 0, 128);
 8001366:	213c      	movs	r1, #60	; 0x3c
 8001368:	187b      	adds	r3, r7, r1
 800136a:	4a1b      	ldr	r2, [pc, #108]	; (80013d8 <MX_FREERTOS_Init+0x88>)
 800136c:	ca31      	ldmia	r2!, {r0, r4, r5}
 800136e:	c331      	stmia	r3!, {r0, r4, r5}
 8001370:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001372:	c331      	stmia	r3!, {r0, r4, r5}
 8001374:	6812      	ldr	r2, [r2, #0]
 8001376:	601a      	str	r2, [r3, #0]
  BC66_TaskHandle = osThreadCreate(osThread(BC66_Task), NULL);
 8001378:	187b      	adds	r3, r7, r1
 800137a:	2100      	movs	r1, #0
 800137c:	0018      	movs	r0, r3
 800137e:	f004 fe17 	bl	8005fb0 <osThreadCreate>
 8001382:	0002      	movs	r2, r0
 8001384:	4b15      	ldr	r3, [pc, #84]	; (80013dc <MX_FREERTOS_Init+0x8c>)
 8001386:	601a      	str	r2, [r3, #0]

  /* definition and creation of UART_BC66 */
  osThreadDef(UART_BC66, UART_BC66_Task, osPriorityNormal, 0, 128);
 8001388:	2120      	movs	r1, #32
 800138a:	187b      	adds	r3, r7, r1
 800138c:	4a14      	ldr	r2, [pc, #80]	; (80013e0 <MX_FREERTOS_Init+0x90>)
 800138e:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001390:	c331      	stmia	r3!, {r0, r4, r5}
 8001392:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001394:	c331      	stmia	r3!, {r0, r4, r5}
 8001396:	6812      	ldr	r2, [r2, #0]
 8001398:	601a      	str	r2, [r3, #0]
  UART_BC66Handle = osThreadCreate(osThread(UART_BC66), NULL);
 800139a:	187b      	adds	r3, r7, r1
 800139c:	2100      	movs	r1, #0
 800139e:	0018      	movs	r0, r3
 80013a0:	f004 fe06 	bl	8005fb0 <osThreadCreate>
 80013a4:	0002      	movs	r2, r0
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <MX_FREERTOS_Init+0x94>)
 80013a8:	601a      	str	r2, [r3, #0]

  /* definition and creation of UART_WinApp_Tas */
  osThreadDef(UART_WinApp_Tas, StartUART_WinApp_Task, osPriorityNormal, 0, 128);
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	4a0e      	ldr	r2, [pc, #56]	; (80013e8 <MX_FREERTOS_Init+0x98>)
 80013ae:	ca13      	ldmia	r2!, {r0, r1, r4}
 80013b0:	c313      	stmia	r3!, {r0, r1, r4}
 80013b2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80013b4:	c313      	stmia	r3!, {r0, r1, r4}
 80013b6:	6812      	ldr	r2, [r2, #0]
 80013b8:	601a      	str	r2, [r3, #0]
  UART_WinApp_TasHandle = osThreadCreate(osThread(UART_WinApp_Tas), NULL);
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2100      	movs	r1, #0
 80013be:	0018      	movs	r0, r3
 80013c0:	f004 fdf6 	bl	8005fb0 <osThreadCreate>
 80013c4:	0002      	movs	r2, r0
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <MX_FREERTOS_Init+0x9c>)
 80013c8:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80013ca:	46c0      	nop			; (mov r8, r8)
 80013cc:	46bd      	mov	sp, r7
 80013ce:	b016      	add	sp, #88	; 0x58
 80013d0:	bdb0      	pop	{r4, r5, r7, pc}
 80013d2:	46c0      	nop			; (mov r8, r8)
 80013d4:	20001630 	.word	0x20001630
 80013d8:	08008380 	.word	0x08008380
 80013dc:	20001628 	.word	0x20001628
 80013e0:	0800839c 	.word	0x0800839c
 80013e4:	2000162c 	.word	0x2000162c
 80013e8:	080083b8 	.word	0x080083b8
 80013ec:	20001620 	.word	0x20001620

080013f0 <Start_BC66_Task>:
uint8_t debug_send[200] = "So lan gui di:";

uint8_t event;
/* USER CODE END Header_Start_BC66_Task */
void Start_BC66_Task(void const * argument)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_BC66_Task */
  event = _PWR_ON_;
 80013f8:	4b5c      	ldr	r3, [pc, #368]	; (800156c <Start_BC66_Task+0x17c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]
  xQueueSendToBack( qBC66step, &event, 0 );
 80013fe:	4b5c      	ldr	r3, [pc, #368]	; (8001570 <Start_BC66_Task+0x180>)
 8001400:	6818      	ldr	r0, [r3, #0]
 8001402:	495a      	ldr	r1, [pc, #360]	; (800156c <Start_BC66_Task+0x17c>)
 8001404:	2300      	movs	r3, #0
 8001406:	2200      	movs	r2, #0
 8001408:	f004 ff8a 	bl	8006320 <xQueueGenericSend>
  /* Infinite loop */
  for(;;)
  {
		BC66_Check_Reset();
 800140c:	f7ff f920 	bl	8000650 <BC66_Check_Reset>
		xQueueReceive( qBC66step, &dType_water_NB_IoT.dType_AT.ui8_pointer, 0 );
 8001410:	4b57      	ldr	r3, [pc, #348]	; (8001570 <Start_BC66_Task+0x180>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4957      	ldr	r1, [pc, #348]	; (8001574 <Start_BC66_Task+0x184>)
 8001416:	2200      	movs	r2, #0
 8001418:	0018      	movs	r0, r3
 800141a:	f005 f845 	bl	80064a8 <xQueueReceive>
		switch ( dType_water_NB_IoT.dType_AT.ui8_pointer )
 800141e:	4a56      	ldr	r2, [pc, #344]	; (8001578 <Start_BC66_Task+0x188>)
 8001420:	2382      	movs	r3, #130	; 0x82
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	5cd3      	ldrb	r3, [r2, r3]
 8001426:	2b21      	cmp	r3, #33	; 0x21
 8001428:	d900      	bls.n	800142c <Start_BC66_Task+0x3c>
 800142a:	e099      	b.n	8001560 <Start_BC66_Task+0x170>
 800142c:	009a      	lsls	r2, r3, #2
 800142e:	4b53      	ldr	r3, [pc, #332]	; (800157c <Start_BC66_Task+0x18c>)
 8001430:	18d3      	adds	r3, r2, r3
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	469f      	mov	pc, r3
		{
			case _PWR_ON_:
				BC66_Power_On ();
 8001436:	f7ff f969 	bl	800070c <BC66_Power_On>
				break;
 800143a:	e091      	b.n	8001560 <Start_BC66_Task+0x170>
			case _SYN_BAUDRATE_BC66_:
				osDelay ( 10000 );
 800143c:	4b50      	ldr	r3, [pc, #320]	; (8001580 <Start_BC66_Task+0x190>)
 800143e:	0018      	movs	r0, r3
 8001440:	f004 fe03 	bl	800604a <osDelay>
			    BC66_Initialize_AT_Commands_Handler ( _SYN_BAUDRATE_BC66_ , _CHECK_PIN_BC66_ );
 8001444:	2102      	movs	r1, #2
 8001446:	2001      	movs	r0, #1
 8001448:	f7ff f996 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 800144c:	e088      	b.n	8001560 <Start_BC66_Task+0x170>
			case _CHECK_PIN_BC66_:
				BC66_Initialize_AT_Commands_Handler ( _CHECK_PIN_BC66_ , _SET_NB_BAND_BC66_ );
 800144e:	2103      	movs	r1, #3
 8001450:	2002      	movs	r0, #2
 8001452:	f7ff f991 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 8001456:	e083      	b.n	8001560 <Start_BC66_Task+0x170>
			case _SET_NB_BAND_BC66_:
				BC66_Initialize_AT_Commands_Handler ( _SET_NB_BAND_BC66_ , _OFF_SLEEP_BC66_ );
 8001458:	2104      	movs	r1, #4
 800145a:	2003      	movs	r0, #3
 800145c:	f7ff f98c 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 8001460:	e07e      	b.n	8001560 <Start_BC66_Task+0x170>
			case _OFF_SLEEP_BC66_:
				BC66_Initialize_AT_Commands_Handler ( _OFF_SLEEP_BC66_ , _CHECK_SIM_ATTACH_BC66_ );
 8001462:	2105      	movs	r1, #5
 8001464:	2004      	movs	r0, #4
 8001466:	f7ff f987 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 800146a:	e079      	b.n	8001560 <Start_BC66_Task+0x170>
			case _CHECK_SIM_ATTACH_BC66_:
				BC66_Initialize_AT_Commands_Handler ( _CHECK_SIM_ATTACH_BC66_ , _SET_PSD_CONECTION_ );
 800146c:	2106      	movs	r1, #6
 800146e:	2005      	movs	r0, #5
 8001470:	f7ff f982 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 8001474:	e074      	b.n	8001560 <Start_BC66_Task+0x170>
			case _SET_PSD_CONECTION_:
				BC66_Initialize_AT_Commands_Handler ( _SET_PSD_CONECTION_ , _FREE_LOCK_NB_FREQUENCY_ );
 8001476:	2107      	movs	r1, #7
 8001478:	2006      	movs	r0, #6
 800147a:	f7ff f97d 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 800147e:	e06f      	b.n	8001560 <Start_BC66_Task+0x170>
			case _FREE_LOCK_NB_FREQUENCY_:
				BC66_Initialize_AT_Commands_Handler ( _FREE_LOCK_NB_FREQUENCY_ , _ENABLE_WAKEUP_INDICATION_ );
 8001480:	2108      	movs	r1, #8
 8001482:	2007      	movs	r0, #7
 8001484:	f7ff f978 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 8001488:	e06a      	b.n	8001560 <Start_BC66_Task+0x170>
			case _ENABLE_WAKEUP_INDICATION_:
                BC66_Initialize_AT_Commands_Handler ( _ENABLE_WAKEUP_INDICATION_ , _OFF_eDRX_ );
 800148a:	2109      	movs	r1, #9
 800148c:	2008      	movs	r0, #8
 800148e:	f7ff f973 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 8001492:	e065      	b.n	8001560 <Start_BC66_Task+0x170>
			case _OFF_eDRX_:
				BC66_Initialize_AT_Commands_Handler ( _OFF_eDRX_ , _SAVE_NVRAM_ );
 8001494:	210a      	movs	r1, #10
 8001496:	2009      	movs	r0, #9
 8001498:	f7ff f96e 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 800149c:	e060      	b.n	8001560 <Start_BC66_Task+0x170>
			case _SAVE_NVRAM_:
			    BC66_Initialize_AT_Commands_Handler ( _SAVE_NVRAM_ , _TCP_SET_DATA_TEXT_FORMAT_ );
 800149e:	210d      	movs	r1, #13
 80014a0:	200a      	movs	r0, #10
 80014a2:	f7ff f969 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80014a6:	e05b      	b.n	8001560 <Start_BC66_Task+0x170>
			case _TCP_SET_DATA_TEXT_FORMAT_:
				BC66_Initialize_AT_Commands_Handler ( _TCP_SET_DATA_TEXT_FORMAT_ , _TCP_SET_VIEW_MODE_ );
 80014a8:	210e      	movs	r1, #14
 80014aa:	200d      	movs	r0, #13
 80014ac:	f7ff f964 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80014b0:	e056      	b.n	8001560 <Start_BC66_Task+0x170>
			case _TCP_SET_VIEW_MODE_:
				BC66_Initialize_AT_Commands_Handler ( _TCP_SET_VIEW_MODE_ , _TCP_SET_SHOW_LENGTH_ );
 80014b2:	210f      	movs	r1, #15
 80014b4:	200e      	movs	r0, #14
 80014b6:	f7ff f95f 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80014ba:	e051      	b.n	8001560 <Start_BC66_Task+0x170>
			case _TCP_SET_SHOW_LENGTH_:
				BC66_Initialize_AT_Commands_Handler ( _TCP_SET_SHOW_LENGTH_ , _TCP_OPEN_1_ );
 80014bc:	2110      	movs	r1, #16
 80014be:	200f      	movs	r0, #15
 80014c0:	f7ff f95a 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 80014c4:	e04c      	b.n	8001560 <Start_BC66_Task+0x170>
			case _TCP_OPEN_1_:
			    BC66_Initialize_AT_Commands_Handler ( _TCP_OPEN_1_ , _TCP_OPEN_2_ );
 80014c6:	2111      	movs	r1, #17
 80014c8:	2010      	movs	r0, #16
 80014ca:	f7ff f955 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 80014ce:	e047      	b.n	8001560 <Start_BC66_Task+0x170>
			case _TCP_OPEN_2_:
			    BC66_Initialize_AT_Commands_Handler ( _TCP_OPEN_2_ , _MQTT_OPEN_1_ );
 80014d0:	2113      	movs	r1, #19
 80014d2:	2011      	movs	r0, #17
 80014d4:	f7ff f950 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 80014d8:	e042      	b.n	8001560 <Start_BC66_Task+0x170>
			case _MQTT_OPEN_1_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_OPEN_1_ , _MQTT_OPEN_2_ );
 80014da:	2114      	movs	r1, #20
 80014dc:	2013      	movs	r0, #19
 80014de:	f7ff f94b 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 80014e2:	e03d      	b.n	8001560 <Start_BC66_Task+0x170>
			case _MQTT_OPEN_2_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_OPEN_2_ , _IDLE_ );
 80014e4:	2121      	movs	r1, #33	; 0x21
 80014e6:	2014      	movs	r0, #20
 80014e8:	f7ff f946 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80014ec:	e038      	b.n	8001560 <Start_BC66_Task+0x170>
			case _MQTT_PUB_1_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_PUB_1_ , _MQTT_PUB_2_ );
 80014ee:	2116      	movs	r1, #22
 80014f0:	2015      	movs	r0, #21
 80014f2:	f7ff f941 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80014f6:	e033      	b.n	8001560 <Start_BC66_Task+0x170>
			case _MQTT_PUB_2_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_PUB_2_ , _IDLE_ );
 80014f8:	2121      	movs	r1, #33	; 0x21
 80014fa:	2016      	movs	r0, #22
 80014fc:	f7ff f93c 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 8001500:	e02e      	b.n	8001560 <Start_BC66_Task+0x170>
			case _MQTT_PINGREQ_1_:
				ping_flag = ON;
 8001502:	4b20      	ldr	r3, [pc, #128]	; (8001584 <Start_BC66_Task+0x194>)
 8001504:	2201      	movs	r2, #1
 8001506:	701a      	strb	r2, [r3, #0]
				BC66_Initialize_AT_Commands_Handler ( _MQTT_PINGREQ_1_ , _MQTT_PINGREQ_2_ );
 8001508:	2118      	movs	r1, #24
 800150a:	2017      	movs	r0, #23
 800150c:	f7ff f934 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 8001510:	e026      	b.n	8001560 <Start_BC66_Task+0x170>
			case _MQTT_PINGREQ_2_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_PINGREQ_2_ ,  _IDLE_ );
 8001512:	2121      	movs	r1, #33	; 0x21
 8001514:	2018      	movs	r0, #24
 8001516:	f7ff f92f 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 800151a:	e021      	b.n	8001560 <Start_BC66_Task+0x170>
			case _MQTT_SUBSCRIBE_1_:
			    BC66_Initialize_AT_Commands_Handler ( _MQTT_SUBSCRIBE_1_ , _MQTT_SUBSCRIBE_2_ );
 800151c:	211a      	movs	r1, #26
 800151e:	2019      	movs	r0, #25
 8001520:	f7ff f92a 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 8001524:	e01c      	b.n	8001560 <Start_BC66_Task+0x170>
			case _MQTT_SUBSCRIBE_2_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_SUBSCRIBE_2_ , _IDLE_ );
 8001526:	2121      	movs	r1, #33	; 0x21
 8001528:	201a      	movs	r0, #26
 800152a:	f7ff f925 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 800152e:	e017      	b.n	8001560 <Start_BC66_Task+0x170>
			case _TCP_CLOSE_:
			  if ( BC66_Excute_AT_Cmd ( _TCP_CLOSE_ ) == BC66_RESP_OK )
 8001530:	2012      	movs	r0, #18
 8001532:	f7fe ffbb 	bl	80004ac <BC66_Excute_AT_Cmd>
 8001536:	0003      	movs	r3, r0
 8001538:	2b01      	cmp	r3, #1
 800153a:	d10a      	bne.n	8001552 <Start_BC66_Task+0x162>
				{
					dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 800153c:	4b12      	ldr	r3, [pc, #72]	; (8001588 <Start_BC66_Task+0x198>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
					// test send stable lap gui di gui lai
                    BC66_TCP_Close_Scan_And_Handler_Error ();
 8001542:	f7ff facb 	bl	8000adc <BC66_TCP_Close_Scan_And_Handler_Error>
				    BC66_UART_Send_Data_To_Terminal ( (uint8_t*)"da vao TCP CLOSE\r\n" , strlen ( (char*)"da vao TCP CLOSE\r\n" ) );
 8001546:	4b11      	ldr	r3, [pc, #68]	; (800158c <Start_BC66_Task+0x19c>)
 8001548:	2112      	movs	r1, #18
 800154a:	0018      	movs	r0, r3
 800154c:	f7ff fbd2 	bl	8000cf4 <BC66_UART_Send_Data_To_Terminal>
				}
				else
					dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time++;
				break;
 8001550:	e005      	b.n	800155e <Start_BC66_Task+0x16e>
					dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time++;
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <Start_BC66_Task+0x188>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	3301      	adds	r3, #1
 8001558:	b2da      	uxtb	r2, r3
 800155a:	4b07      	ldr	r3, [pc, #28]	; (8001578 <Start_BC66_Task+0x188>)
 800155c:	701a      	strb	r2, [r3, #0]
				break;
 800155e:	46c0      	nop			; (mov r8, r8)
//				break;

			case _IDLE_:
				break;
		}
		MQTT_Check_Keepalive_Time();
 8001560:	f006 fab4 	bl	8007acc <MQTT_Check_Keepalive_Time>
		osDelay ( 50 );
 8001564:	2032      	movs	r0, #50	; 0x32
 8001566:	f004 fd70 	bl	800604a <osDelay>
		BC66_Check_Reset();
 800156a:	e74f      	b.n	800140c <Start_BC66_Task+0x1c>
 800156c:	20001624 	.word	0x20001624
 8001570:	20001630 	.word	0x20001630
 8001574:	20000208 	.word	0x20000208
 8001578:	20000000 	.word	0x20000000
 800157c:	08008888 	.word	0x08008888
 8001580:	00002710 	.word	0x00002710
 8001584:	200003b0 	.word	0x200003b0
 8001588:	200014dc 	.word	0x200014dc
 800158c:	080083d4 	.word	0x080083d4

08001590 <UART_BC66_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_BC66_Task */
void UART_BC66_Task(void const * argument)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_BC66_Task */
  uint32_t uart_mark_time = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]
  uart_mark_time = ui32_tick_count;
 800159c:	4b1d      	ldr	r3, [pc, #116]	; (8001614 <UART_BC66_Task+0x84>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
		if ( BC66_Check_Time_Out ( uart_mark_time , UART_CHECK_CYCLE ) == TRUE ) //xu ly uart: k bi miss du lieu -> <2 lan req tu ser
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2132      	movs	r1, #50	; 0x32
 80015a6:	0018      	movs	r0, r3
 80015a8:	f7ff f810 	bl	80005cc <BC66_Check_Time_Out>
 80015ac:	0003      	movs	r3, r0
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d1f7      	bne.n	80015a2 <UART_BC66_Task+0x12>
		{
			uart_mark_time = ui32_tick_count;
 80015b2:	4b18      	ldr	r3, [pc, #96]	; (8001614 <UART_BC66_Task+0x84>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	60fb      	str	r3, [r7, #12]
			dType_water_NB_IoT.dType_AT.ui8_result = NOT_MATCH;
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <UART_BC66_Task+0x88>)
 80015ba:	4a18      	ldr	r2, [pc, #96]	; (800161c <UART_BC66_Task+0x8c>)
 80015bc:	2100      	movs	r1, #0
 80015be:	5499      	strb	r1, [r3, r2]
		   if ( (BC66_UART_Check_Receive_Process_Status() == DONE) && (CountReceive_u16 !=0) )
 80015c0:	f7ff fbae 	bl	8000d20 <BC66_UART_Check_Receive_Process_Status>
 80015c4:	0003      	movs	r3, r0
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d1eb      	bne.n	80015a2 <UART_BC66_Task+0x12>
 80015ca:	4b15      	ldr	r3, [pc, #84]	; (8001620 <UART_BC66_Task+0x90>)
 80015cc:	881b      	ldrh	r3, [r3, #0]
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d0e6      	beq.n	80015a2 <UART_BC66_Task+0x12>
		   {
				dType_water_NB_IoT.dType_AT.ui8_result = BC66_Check_AT_Response ( dType_water_NB_IoT.dType_AT.ui8_pointer );
 80015d4:	4a10      	ldr	r2, [pc, #64]	; (8001618 <UART_BC66_Task+0x88>)
 80015d6:	2382      	movs	r3, #130	; 0x82
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	5cd3      	ldrb	r3, [r2, r3]
 80015dc:	0018      	movs	r0, r3
 80015de:	f7ff f80d 	bl	80005fc <BC66_Check_AT_Response>
 80015e2:	0003      	movs	r3, r0
 80015e4:	0019      	movs	r1, r3
 80015e6:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <UART_BC66_Task+0x88>)
 80015e8:	4a0c      	ldr	r2, [pc, #48]	; (800161c <UART_BC66_Task+0x8c>)
 80015ea:	5499      	strb	r1, [r3, r2]

		/*----------------------------------------------*/
			// kiem tra va thuc hien cac tac vu URC gui ve
				if ( dType_water_NB_IoT.dType_bc66_reset.ui8_reset_rx_buf_flag == NO )
 80015ec:	4b0a      	ldr	r3, [pc, #40]	; (8001618 <UART_BC66_Task+0x88>)
 80015ee:	789b      	ldrb	r3, [r3, #2]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d0d6      	beq.n	80015a2 <UART_BC66_Task+0x12>
//					MQTT_Check_Packages_Result ();
				}
	      /*----------------------------------------------*/
	            else
				{
				  BC66_Check_MQTT_Receive ();
 80015f4:	f7ff faa0 	bl	8000b38 <BC66_Check_MQTT_Receive>
				  BC66_UART_Send_Data_To_Terminal ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 );
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <UART_BC66_Task+0x90>)
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	b29a      	uxth	r2, r3
 80015fe:	4b09      	ldr	r3, [pc, #36]	; (8001624 <UART_BC66_Task+0x94>)
 8001600:	0011      	movs	r1, r2
 8001602:	0018      	movs	r0, r3
 8001604:	f7ff fb76 	bl	8000cf4 <BC66_UART_Send_Data_To_Terminal>
			      BC66_UART_Clear_BC66_Data ();
 8001608:	f7ff fbc6 	bl	8000d98 <BC66_UART_Clear_BC66_Data>
				  CountReceive_u16 = 0;
 800160c:	4b04      	ldr	r3, [pc, #16]	; (8001620 <UART_BC66_Task+0x90>)
 800160e:	2200      	movs	r2, #0
 8001610:	801a      	strh	r2, [r3, #0]
		if ( BC66_Check_Time_Out ( uart_mark_time , UART_CHECK_CYCLE ) == TRUE ) //xu ly uart: k bi miss du lieu -> <2 lan req tu ser
 8001612:	e7c6      	b.n	80015a2 <UART_BC66_Task+0x12>
 8001614:	200014f0 	.word	0x200014f0
 8001618:	20000000 	.word	0x20000000
 800161c:	00000209 	.word	0x00000209
 8001620:	200003a4 	.word	0x200003a4
 8001624:	20000005 	.word	0x20000005

08001628 <StartUART_WinApp_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUART_WinApp_Task */
void StartUART_WinApp_Task(void const * argument)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {

    osDelay(10);
 8001630:	200a      	movs	r0, #10
 8001632:	f004 fd0a 	bl	800604a <osDelay>
 8001636:	e7fb      	b.n	8001630 <StartUART_WinApp_Task+0x8>

08001638 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b089      	sub	sp, #36	; 0x24
 800163c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163e:	240c      	movs	r4, #12
 8001640:	193b      	adds	r3, r7, r4
 8001642:	0018      	movs	r0, r3
 8001644:	2314      	movs	r3, #20
 8001646:	001a      	movs	r2, r3
 8001648:	2100      	movs	r1, #0
 800164a:	f006 fbd6 	bl	8007dfa <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164e:	4b2e      	ldr	r3, [pc, #184]	; (8001708 <MX_GPIO_Init+0xd0>)
 8001650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001652:	4b2d      	ldr	r3, [pc, #180]	; (8001708 <MX_GPIO_Init+0xd0>)
 8001654:	2104      	movs	r1, #4
 8001656:	430a      	orrs	r2, r1
 8001658:	62da      	str	r2, [r3, #44]	; 0x2c
 800165a:	4b2b      	ldr	r3, [pc, #172]	; (8001708 <MX_GPIO_Init+0xd0>)
 800165c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800165e:	2204      	movs	r2, #4
 8001660:	4013      	ands	r3, r2
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001666:	4b28      	ldr	r3, [pc, #160]	; (8001708 <MX_GPIO_Init+0xd0>)
 8001668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800166a:	4b27      	ldr	r3, [pc, #156]	; (8001708 <MX_GPIO_Init+0xd0>)
 800166c:	2101      	movs	r1, #1
 800166e:	430a      	orrs	r2, r1
 8001670:	62da      	str	r2, [r3, #44]	; 0x2c
 8001672:	4b25      	ldr	r3, [pc, #148]	; (8001708 <MX_GPIO_Init+0xd0>)
 8001674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001676:	2201      	movs	r2, #1
 8001678:	4013      	ands	r3, r2
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167e:	4b22      	ldr	r3, [pc, #136]	; (8001708 <MX_GPIO_Init+0xd0>)
 8001680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001682:	4b21      	ldr	r3, [pc, #132]	; (8001708 <MX_GPIO_Init+0xd0>)
 8001684:	2102      	movs	r1, #2
 8001686:	430a      	orrs	r2, r1
 8001688:	62da      	str	r2, [r3, #44]	; 0x2c
 800168a:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <MX_GPIO_Init+0xd0>)
 800168c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168e:	2202      	movs	r2, #2
 8001690:	4013      	ands	r3, r2
 8001692:	603b      	str	r3, [r7, #0]
 8001694:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PW_KEY_Pin|PSM_WKUP_Pin, GPIO_PIN_RESET);
 8001696:	23c0      	movs	r3, #192	; 0xc0
 8001698:	0059      	lsls	r1, r3, #1
 800169a:	23a0      	movs	r3, #160	; 0xa0
 800169c:	05db      	lsls	r3, r3, #23
 800169e:	2200      	movs	r2, #0
 80016a0:	0018      	movs	r0, r3
 80016a2:	f000 fe71 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET_BC66_Pin|SIM_RI_Pin, GPIO_PIN_RESET);
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <MX_GPIO_Init+0xd4>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	2103      	movs	r1, #3
 80016ac:	0018      	movs	r0, r3
 80016ae:	f000 fe6b 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = PW_KEY_Pin|PSM_WKUP_Pin;
 80016b2:	193b      	adds	r3, r7, r4
 80016b4:	22c0      	movs	r2, #192	; 0xc0
 80016b6:	0052      	lsls	r2, r2, #1
 80016b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ba:	193b      	adds	r3, r7, r4
 80016bc:	2201      	movs	r2, #1
 80016be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c0:	193b      	adds	r3, r7, r4
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c6:	193b      	adds	r3, r7, r4
 80016c8:	2200      	movs	r2, #0
 80016ca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016cc:	193a      	adds	r2, r7, r4
 80016ce:	23a0      	movs	r3, #160	; 0xa0
 80016d0:	05db      	lsls	r3, r3, #23
 80016d2:	0011      	movs	r1, r2
 80016d4:	0018      	movs	r0, r3
 80016d6:	f000 fcd9 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RESET_BC66_Pin|SIM_RI_Pin;
 80016da:	0021      	movs	r1, r4
 80016dc:	187b      	adds	r3, r7, r1
 80016de:	2203      	movs	r2, #3
 80016e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e2:	187b      	adds	r3, r7, r1
 80016e4:	2201      	movs	r2, #1
 80016e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	187b      	adds	r3, r7, r1
 80016ea:	2200      	movs	r2, #0
 80016ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ee:	187b      	adds	r3, r7, r1
 80016f0:	2200      	movs	r2, #0
 80016f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f4:	187b      	adds	r3, r7, r1
 80016f6:	4a05      	ldr	r2, [pc, #20]	; (800170c <MX_GPIO_Init+0xd4>)
 80016f8:	0019      	movs	r1, r3
 80016fa:	0010      	movs	r0, r2
 80016fc:	f000 fcc6 	bl	800208c <HAL_GPIO_Init>

}
 8001700:	46c0      	nop			; (mov r8, r8)
 8001702:	46bd      	mov	sp, r7
 8001704:	b009      	add	sp, #36	; 0x24
 8001706:	bd90      	pop	{r4, r7, pc}
 8001708:	40021000 	.word	0x40021000
 800170c:	50000400 	.word	0x50000400

08001710 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001714:	f000 fb26 	bl	8001d64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001718:	f000 f81c 	bl	8001754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800171c:	f7ff ff8c 	bl	8001638 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001720:	f000 fa10 	bl	8001b44 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001724:	f000 fa3e 	bl	8001ba4 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8001728:	f000 f89c 	bl	8001864 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  BC66_UART_Receive_Init ();
 800172c:	f7ff faa0 	bl	8000c70 <BC66_UART_Receive_Init>
  BC66_UART_Send_Data_To_Terminal ( start_string , strlen ( (char*)"Staring...\r\n" ) );
 8001730:	4b07      	ldr	r3, [pc, #28]	; (8001750 <main+0x40>)
 8001732:	210c      	movs	r1, #12
 8001734:	0018      	movs	r0, r3
 8001736:	f7ff fadd 	bl	8000cf4 <BC66_UART_Send_Data_To_Terminal>
  MQTT_Init_Connect();
 800173a:	f006 f95f 	bl	80079fc <MQTT_Init_Connect>
  MQTT_Init_Pub_Opts();
 800173e:	f006 f977 	bl	8007a30 <MQTT_Init_Pub_Opts>
  MQTT_Init_Sub_Opts();
 8001742:	f006 f9a1 	bl	8007a88 <MQTT_Init_Sub_Opts>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001746:	f7ff fe03 	bl	8001350 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800174a:	f004 fc29 	bl	8005fa0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800174e:	e7fe      	b.n	800174e <main+0x3e>
 8001750:	20000234 	.word	0x20000234

08001754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001754:	b590      	push	{r4, r7, lr}
 8001756:	b09d      	sub	sp, #116	; 0x74
 8001758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800175a:	2438      	movs	r4, #56	; 0x38
 800175c:	193b      	adds	r3, r7, r4
 800175e:	0018      	movs	r0, r3
 8001760:	2338      	movs	r3, #56	; 0x38
 8001762:	001a      	movs	r2, r3
 8001764:	2100      	movs	r1, #0
 8001766:	f006 fb48 	bl	8007dfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800176a:	2324      	movs	r3, #36	; 0x24
 800176c:	18fb      	adds	r3, r7, r3
 800176e:	0018      	movs	r0, r3
 8001770:	2314      	movs	r3, #20
 8001772:	001a      	movs	r2, r3
 8001774:	2100      	movs	r1, #0
 8001776:	f006 fb40 	bl	8007dfa <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800177a:	003b      	movs	r3, r7
 800177c:	0018      	movs	r0, r3
 800177e:	2324      	movs	r3, #36	; 0x24
 8001780:	001a      	movs	r2, r3
 8001782:	2100      	movs	r1, #0
 8001784:	f006 fb39 	bl	8007dfa <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001788:	4b29      	ldr	r3, [pc, #164]	; (8001830 <SystemClock_Config+0xdc>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a29      	ldr	r2, [pc, #164]	; (8001834 <SystemClock_Config+0xe0>)
 800178e:	401a      	ands	r2, r3
 8001790:	4b27      	ldr	r3, [pc, #156]	; (8001830 <SystemClock_Config+0xdc>)
 8001792:	2180      	movs	r1, #128	; 0x80
 8001794:	0109      	lsls	r1, r1, #4
 8001796:	430a      	orrs	r2, r1
 8001798:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800179a:	0021      	movs	r1, r4
 800179c:	187b      	adds	r3, r7, r1
 800179e:	220a      	movs	r2, #10
 80017a0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a2:	187b      	adds	r3, r7, r1
 80017a4:	2201      	movs	r2, #1
 80017a6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017a8:	187b      	adds	r3, r7, r1
 80017aa:	2210      	movs	r2, #16
 80017ac:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80017ae:	187b      	adds	r3, r7, r1
 80017b0:	2201      	movs	r2, #1
 80017b2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017b4:	187b      	adds	r3, r7, r1
 80017b6:	2200      	movs	r2, #0
 80017b8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ba:	187b      	adds	r3, r7, r1
 80017bc:	0018      	movs	r0, r3
 80017be:	f000 fe01 	bl	80023c4 <HAL_RCC_OscConfig>
 80017c2:	1e03      	subs	r3, r0, #0
 80017c4:	d001      	beq.n	80017ca <SystemClock_Config+0x76>
  {
    Error_Handler();
 80017c6:	f000 f847 	bl	8001858 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ca:	2124      	movs	r1, #36	; 0x24
 80017cc:	187b      	adds	r3, r7, r1
 80017ce:	220f      	movs	r2, #15
 80017d0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80017d2:	187b      	adds	r3, r7, r1
 80017d4:	2201      	movs	r2, #1
 80017d6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d8:	187b      	adds	r3, r7, r1
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017de:	187b      	adds	r3, r7, r1
 80017e0:	2200      	movs	r2, #0
 80017e2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017e4:	187b      	adds	r3, r7, r1
 80017e6:	2200      	movs	r2, #0
 80017e8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017ea:	187b      	adds	r3, r7, r1
 80017ec:	2100      	movs	r1, #0
 80017ee:	0018      	movs	r0, r3
 80017f0:	f001 f9bc 	bl	8002b6c <HAL_RCC_ClockConfig>
 80017f4:	1e03      	subs	r3, r0, #0
 80017f6:	d001      	beq.n	80017fc <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80017f8:	f000 f82e 	bl	8001858 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80017fc:	003b      	movs	r3, r7
 80017fe:	2223      	movs	r2, #35	; 0x23
 8001800:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001802:	003b      	movs	r3, r7
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001808:	003b      	movs	r3, r7
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800180e:	003b      	movs	r3, r7
 8001810:	2280      	movs	r2, #128	; 0x80
 8001812:	0292      	lsls	r2, r2, #10
 8001814:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001816:	003b      	movs	r3, r7
 8001818:	0018      	movs	r0, r3
 800181a:	f001 fbfd 	bl	8003018 <HAL_RCCEx_PeriphCLKConfig>
 800181e:	1e03      	subs	r3, r0, #0
 8001820:	d001      	beq.n	8001826 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001822:	f000 f819 	bl	8001858 <Error_Handler>
  }
}
 8001826:	46c0      	nop			; (mov r8, r8)
 8001828:	46bd      	mov	sp, r7
 800182a:	b01d      	add	sp, #116	; 0x74
 800182c:	bd90      	pop	{r4, r7, pc}
 800182e:	46c0      	nop			; (mov r8, r8)
 8001830:	40007000 	.word	0x40007000
 8001834:	ffffe7ff 	.word	0xffffe7ff

08001838 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	2380      	movs	r3, #128	; 0x80
 8001846:	05db      	lsls	r3, r3, #23
 8001848:	429a      	cmp	r2, r3
 800184a:	d101      	bne.n	8001850 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 800184c:	f000 faaa 	bl	8001da4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001850:	46c0      	nop			; (mov r8, r8)
 8001852:	46bd      	mov	sp, r7
 8001854:	b002      	add	sp, #8
 8001856:	bd80      	pop	{r7, pc}

08001858 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800185c:	b672      	cpsid	i
}
 800185e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001860:	e7fe      	b.n	8001860 <Error_Handler+0x8>
	...

08001864 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b090      	sub	sp, #64	; 0x40
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800186a:	232c      	movs	r3, #44	; 0x2c
 800186c:	18fb      	adds	r3, r7, r3
 800186e:	0018      	movs	r0, r3
 8001870:	2314      	movs	r3, #20
 8001872:	001a      	movs	r2, r3
 8001874:	2100      	movs	r1, #0
 8001876:	f006 fac0 	bl	8007dfa <memset>
  RTC_DateTypeDef sDate = {0};
 800187a:	2328      	movs	r3, #40	; 0x28
 800187c:	18fb      	adds	r3, r7, r3
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8001882:	003b      	movs	r3, r7
 8001884:	0018      	movs	r0, r3
 8001886:	2328      	movs	r3, #40	; 0x28
 8001888:	001a      	movs	r2, r3
 800188a:	2100      	movs	r1, #0
 800188c:	f006 fab5 	bl	8007dfa <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001890:	4b41      	ldr	r3, [pc, #260]	; (8001998 <MX_RTC_Init+0x134>)
 8001892:	4a42      	ldr	r2, [pc, #264]	; (800199c <MX_RTC_Init+0x138>)
 8001894:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001896:	4b40      	ldr	r3, [pc, #256]	; (8001998 <MX_RTC_Init+0x134>)
 8001898:	2200      	movs	r2, #0
 800189a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800189c:	4b3e      	ldr	r3, [pc, #248]	; (8001998 <MX_RTC_Init+0x134>)
 800189e:	227f      	movs	r2, #127	; 0x7f
 80018a0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80018a2:	4b3d      	ldr	r3, [pc, #244]	; (8001998 <MX_RTC_Init+0x134>)
 80018a4:	22ff      	movs	r2, #255	; 0xff
 80018a6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80018a8:	4b3b      	ldr	r3, [pc, #236]	; (8001998 <MX_RTC_Init+0x134>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80018ae:	4b3a      	ldr	r3, [pc, #232]	; (8001998 <MX_RTC_Init+0x134>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80018b4:	4b38      	ldr	r3, [pc, #224]	; (8001998 <MX_RTC_Init+0x134>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80018ba:	4b37      	ldr	r3, [pc, #220]	; (8001998 <MX_RTC_Init+0x134>)
 80018bc:	2200      	movs	r2, #0
 80018be:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80018c0:	4b35      	ldr	r3, [pc, #212]	; (8001998 <MX_RTC_Init+0x134>)
 80018c2:	0018      	movs	r0, r3
 80018c4:	f001 fcfe 	bl	80032c4 <HAL_RTC_Init>
 80018c8:	1e03      	subs	r3, r0, #0
 80018ca:	d001      	beq.n	80018d0 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80018cc:	f7ff ffc4 	bl	8001858 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 10;
 80018d0:	212c      	movs	r1, #44	; 0x2c
 80018d2:	187b      	adds	r3, r7, r1
 80018d4:	220a      	movs	r2, #10
 80018d6:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 50;
 80018d8:	187b      	adds	r3, r7, r1
 80018da:	2232      	movs	r2, #50	; 0x32
 80018dc:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 80018de:	187b      	adds	r3, r7, r1
 80018e0:	2200      	movs	r2, #0
 80018e2:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80018e4:	187b      	adds	r3, r7, r1
 80018e6:	2200      	movs	r2, #0
 80018e8:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80018ea:	187b      	adds	r3, r7, r1
 80018ec:	2200      	movs	r2, #0
 80018ee:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80018f0:	1879      	adds	r1, r7, r1
 80018f2:	4b29      	ldr	r3, [pc, #164]	; (8001998 <MX_RTC_Init+0x134>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	0018      	movs	r0, r3
 80018f8:	f001 fd82 	bl	8003400 <HAL_RTC_SetTime>
 80018fc:	1e03      	subs	r3, r0, #0
 80018fe:	d001      	beq.n	8001904 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8001900:	f7ff ffaa 	bl	8001858 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001904:	2128      	movs	r1, #40	; 0x28
 8001906:	187b      	adds	r3, r7, r1
 8001908:	2201      	movs	r2, #1
 800190a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800190c:	187b      	adds	r3, r7, r1
 800190e:	2201      	movs	r2, #1
 8001910:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8001912:	187b      	adds	r3, r7, r1
 8001914:	2201      	movs	r2, #1
 8001916:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8001918:	187b      	adds	r3, r7, r1
 800191a:	2200      	movs	r2, #0
 800191c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800191e:	1879      	adds	r1, r7, r1
 8001920:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <MX_RTC_Init+0x134>)
 8001922:	2200      	movs	r2, #0
 8001924:	0018      	movs	r0, r3
 8001926:	f001 fe2f 	bl	8003588 <HAL_RTC_SetDate>
 800192a:	1e03      	subs	r3, r0, #0
 800192c:	d001      	beq.n	8001932 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 800192e:	f7ff ff93 	bl	8001858 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 10;
 8001932:	003b      	movs	r3, r7
 8001934:	220a      	movs	r2, #10
 8001936:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 50;
 8001938:	003b      	movs	r3, r7
 800193a:	2232      	movs	r2, #50	; 0x32
 800193c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 20;
 800193e:	003b      	movs	r3, r7
 8001940:	2214      	movs	r2, #20
 8001942:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8001944:	003b      	movs	r3, r7
 8001946:	2200      	movs	r2, #0
 8001948:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800194a:	003b      	movs	r3, r7
 800194c:	2200      	movs	r2, #0
 800194e:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001950:	003b      	movs	r3, r7
 8001952:	2200      	movs	r2, #0
 8001954:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8001956:	003b      	movs	r3, r7
 8001958:	2280      	movs	r2, #128	; 0x80
 800195a:	0612      	lsls	r2, r2, #24
 800195c:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800195e:	003b      	movs	r3, r7
 8001960:	2200      	movs	r2, #0
 8001962:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001964:	003b      	movs	r3, r7
 8001966:	2200      	movs	r2, #0
 8001968:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 800196a:	003b      	movs	r3, r7
 800196c:	2220      	movs	r2, #32
 800196e:	2101      	movs	r1, #1
 8001970:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8001972:	003b      	movs	r3, r7
 8001974:	2280      	movs	r2, #128	; 0x80
 8001976:	0052      	lsls	r2, r2, #1
 8001978:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800197a:	0039      	movs	r1, r7
 800197c:	4b06      	ldr	r3, [pc, #24]	; (8001998 <MX_RTC_Init+0x134>)
 800197e:	2200      	movs	r2, #0
 8001980:	0018      	movs	r0, r3
 8001982:	f001 feaf 	bl	80036e4 <HAL_RTC_SetAlarm_IT>
 8001986:	1e03      	subs	r3, r0, #0
 8001988:	d001      	beq.n	800198e <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 800198a:	f7ff ff65 	bl	8001858 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	46bd      	mov	sp, r7
 8001992:	b010      	add	sp, #64	; 0x40
 8001994:	bd80      	pop	{r7, pc}
 8001996:	46c0      	nop			; (mov r8, r8)
 8001998:	20001634 	.word	0x20001634
 800199c:	40002800 	.word	0x40002800

080019a0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a0a      	ldr	r2, [pc, #40]	; (80019d8 <HAL_RTC_MspInit+0x38>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d10e      	bne.n	80019d0 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80019b2:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <HAL_RTC_MspInit+0x3c>)
 80019b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <HAL_RTC_MspInit+0x3c>)
 80019b8:	2180      	movs	r1, #128	; 0x80
 80019ba:	02c9      	lsls	r1, r1, #11
 80019bc:	430a      	orrs	r2, r1
 80019be:	651a      	str	r2, [r3, #80]	; 0x50

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 3, 0);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2103      	movs	r1, #3
 80019c4:	2002      	movs	r0, #2
 80019c6:	f000 fab5 	bl	8001f34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80019ca:	2002      	movs	r0, #2
 80019cc:	f000 fac7 	bl	8001f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80019d0:	46c0      	nop			; (mov r8, r8)
 80019d2:	46bd      	mov	sp, r7
 80019d4:	b002      	add	sp, #8
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40002800 	.word	0x40002800
 80019dc:	40021000 	.word	0x40021000

080019e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019e4:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <HAL_MspInit+0x34>)
 80019e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019e8:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <HAL_MspInit+0x34>)
 80019ea:	2101      	movs	r1, #1
 80019ec:	430a      	orrs	r2, r1
 80019ee:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f0:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <HAL_MspInit+0x34>)
 80019f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019f4:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <HAL_MspInit+0x34>)
 80019f6:	2180      	movs	r1, #128	; 0x80
 80019f8:	0549      	lsls	r1, r1, #21
 80019fa:	430a      	orrs	r2, r1
 80019fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80019fe:	2302      	movs	r3, #2
 8001a00:	425b      	negs	r3, r3
 8001a02:	2200      	movs	r2, #0
 8001a04:	2103      	movs	r1, #3
 8001a06:	0018      	movs	r0, r3
 8001a08:	f000 fa94 	bl	8001f34 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0c:	46c0      	nop			; (mov r8, r8)
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	46c0      	nop			; (mov r8, r8)
 8001a14:	40021000 	.word	0x40021000

08001a18 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	0019      	movs	r1, r3
 8001a2e:	200f      	movs	r0, #15
 8001a30:	f000 fa80 	bl	8001f34 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a34:	200f      	movs	r0, #15
 8001a36:	f000 fa92 	bl	8001f5e <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001a3a:	4b1d      	ldr	r3, [pc, #116]	; (8001ab0 <HAL_InitTick+0x98>)
 8001a3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	; (8001ab0 <HAL_InitTick+0x98>)
 8001a40:	2101      	movs	r1, #1
 8001a42:	430a      	orrs	r2, r1
 8001a44:	639a      	str	r2, [r3, #56]	; 0x38

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a46:	2308      	movs	r3, #8
 8001a48:	18fa      	adds	r2, r7, r3
 8001a4a:	230c      	movs	r3, #12
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	0011      	movs	r1, r2
 8001a50:	0018      	movs	r0, r3
 8001a52:	f001 faaf 	bl	8002fb4 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a56:	f001 fa81 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8001a5a:	0003      	movs	r3, r0
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a60:	4914      	ldr	r1, [pc, #80]	; (8001ab4 <HAL_InitTick+0x9c>)
 8001a62:	0018      	movs	r0, r3
 8001a64:	f7fe fb58 	bl	8000118 <__udivsi3>
 8001a68:	0003      	movs	r3, r0
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	623b      	str	r3, [r7, #32]

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001a6e:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <HAL_InitTick+0xa0>)
 8001a70:	2280      	movs	r2, #128	; 0x80
 8001a72:	05d2      	lsls	r2, r2, #23
 8001a74:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001a76:	4b10      	ldr	r3, [pc, #64]	; (8001ab8 <HAL_InitTick+0xa0>)
 8001a78:	4a10      	ldr	r2, [pc, #64]	; (8001abc <HAL_InitTick+0xa4>)
 8001a7a:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001a7c:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <HAL_InitTick+0xa0>)
 8001a7e:	6a3a      	ldr	r2, [r7, #32]
 8001a80:	605a      	str	r2, [r3, #4]
  htim2.Init.ClockDivision = 0;
 8001a82:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <HAL_InitTick+0xa0>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <HAL_InitTick+0xa0>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8001a8e:	4b0a      	ldr	r3, [pc, #40]	; (8001ab8 <HAL_InitTick+0xa0>)
 8001a90:	0018      	movs	r0, r3
 8001a92:	f002 f84a 	bl	8003b2a <HAL_TIM_Base_Init>
 8001a96:	1e03      	subs	r3, r0, #0
 8001a98:	d105      	bne.n	8001aa6 <HAL_InitTick+0x8e>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8001a9a:	4b07      	ldr	r3, [pc, #28]	; (8001ab8 <HAL_InitTick+0xa0>)
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f002 f88d 	bl	8003bbc <HAL_TIM_Base_Start_IT>
 8001aa2:	0003      	movs	r3, r0
 8001aa4:	e000      	b.n	8001aa8 <HAL_InitTick+0x90>
  }

  /* Return function status */
  return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
}
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	b00a      	add	sp, #40	; 0x28
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	000f4240 	.word	0x000f4240
 8001ab8:	20001658 	.word	0x20001658
 8001abc:	000003e7 	.word	0x000003e7

08001ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <NMI_Handler+0x4>

08001ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <HardFault_Handler+0x4>

08001acc <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001ad0:	4b03      	ldr	r3, [pc, #12]	; (8001ae0 <RTC_IRQHandler+0x14>)
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	f001 ff52 	bl	800397c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001ad8:	46c0      	nop			; (mov r8, r8)
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	20001634 	.word	0x20001634

08001ae4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  ui32_tick_count++;
 8001ae8:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <TIM2_IRQHandler+0x1c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	1c5a      	adds	r2, r3, #1
 8001aee:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <TIM2_IRQHandler+0x1c>)
 8001af0:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001af2:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <TIM2_IRQHandler+0x20>)
 8001af4:	0018      	movs	r0, r3
 8001af6:	f002 f8b3 	bl	8003c60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001afa:	46c0      	nop			; (mov r8, r8)
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	200014f0 	.word	0x200014f0
 8001b04:	20001658 	.word	0x20001658

08001b08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b0c:	4b03      	ldr	r3, [pc, #12]	; (8001b1c <USART1_IRQHandler+0x14>)
 8001b0e:	0018      	movs	r0, r3
 8001b10:	f002 fb70 	bl	80041f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b14:	46c0      	nop			; (mov r8, r8)
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	20001698 	.word	0x20001698

08001b20 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b24:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <USART2_IRQHandler+0x14>)
 8001b26:	0018      	movs	r0, r3
 8001b28:	f002 fb64 	bl	80041f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b2c:	46c0      	nop			; (mov r8, r8)
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	46c0      	nop			; (mov r8, r8)
 8001b34:	2000171c 	.word	0x2000171c

08001b38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b3c:	46c0      	nop			; (mov r8, r8)
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b48:	4b14      	ldr	r3, [pc, #80]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b4a:	4a15      	ldr	r2, [pc, #84]	; (8001ba0 <MX_USART1_UART_Init+0x5c>)
 8001b4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b4e:	4b13      	ldr	r3, [pc, #76]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b50:	22e1      	movs	r2, #225	; 0xe1
 8001b52:	0252      	lsls	r2, r2, #9
 8001b54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b56:	4b11      	ldr	r3, [pc, #68]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b5c:	4b0f      	ldr	r3, [pc, #60]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b62:	4b0e      	ldr	r3, [pc, #56]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b68:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b6a:	220c      	movs	r2, #12
 8001b6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b74:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b7a:	4b08      	ldr	r3, [pc, #32]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b80:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b86:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f002 f9cf 	bl	8003f2c <HAL_UART_Init>
 8001b8e:	1e03      	subs	r3, r0, #0
 8001b90:	d001      	beq.n	8001b96 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b92:	f7ff fe61 	bl	8001858 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b96:	46c0      	nop			; (mov r8, r8)
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20001698 	.word	0x20001698
 8001ba0:	40013800 	.word	0x40013800

08001ba4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ba8:	4b14      	ldr	r3, [pc, #80]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001baa:	4a15      	ldr	r2, [pc, #84]	; (8001c00 <MX_USART2_UART_Init+0x5c>)
 8001bac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bae:	4b13      	ldr	r3, [pc, #76]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001bb0:	22e1      	movs	r2, #225	; 0xe1
 8001bb2:	0252      	lsls	r2, r2, #9
 8001bb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001bca:	220c      	movs	r2, #12
 8001bcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bce:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd4:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bda:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001be6:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <MX_USART2_UART_Init+0x58>)
 8001be8:	0018      	movs	r0, r3
 8001bea:	f002 f99f 	bl	8003f2c <HAL_UART_Init>
 8001bee:	1e03      	subs	r3, r0, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001bf2:	f7ff fe31 	bl	8001858 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bf6:	46c0      	nop			; (mov r8, r8)
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	2000171c 	.word	0x2000171c
 8001c00:	40004400 	.word	0x40004400

08001c04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c04:	b590      	push	{r4, r7, lr}
 8001c06:	b08b      	sub	sp, #44	; 0x2c
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0c:	2414      	movs	r4, #20
 8001c0e:	193b      	adds	r3, r7, r4
 8001c10:	0018      	movs	r0, r3
 8001c12:	2314      	movs	r3, #20
 8001c14:	001a      	movs	r2, r3
 8001c16:	2100      	movs	r1, #0
 8001c18:	f006 f8ef 	bl	8007dfa <memset>
  if(uartHandle->Instance==USART1)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a38      	ldr	r2, [pc, #224]	; (8001d04 <HAL_UART_MspInit+0x100>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d133      	bne.n	8001c8e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c26:	4b38      	ldr	r3, [pc, #224]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001c28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c2a:	4b37      	ldr	r3, [pc, #220]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001c2c:	2180      	movs	r1, #128	; 0x80
 8001c2e:	01c9      	lsls	r1, r1, #7
 8001c30:	430a      	orrs	r2, r1
 8001c32:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c34:	4b34      	ldr	r3, [pc, #208]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c38:	4b33      	ldr	r3, [pc, #204]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c40:	4b31      	ldr	r3, [pc, #196]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c44:	2201      	movs	r2, #1
 8001c46:	4013      	ands	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]
 8001c4a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c4c:	193b      	adds	r3, r7, r4
 8001c4e:	22c0      	movs	r2, #192	; 0xc0
 8001c50:	00d2      	lsls	r2, r2, #3
 8001c52:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c54:	0021      	movs	r1, r4
 8001c56:	187b      	adds	r3, r7, r1
 8001c58:	2202      	movs	r2, #2
 8001c5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	187b      	adds	r3, r7, r1
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c62:	187b      	adds	r3, r7, r1
 8001c64:	2203      	movs	r2, #3
 8001c66:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001c68:	187b      	adds	r3, r7, r1
 8001c6a:	2204      	movs	r2, #4
 8001c6c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6e:	187a      	adds	r2, r7, r1
 8001c70:	23a0      	movs	r3, #160	; 0xa0
 8001c72:	05db      	lsls	r3, r3, #23
 8001c74:	0011      	movs	r1, r2
 8001c76:	0018      	movs	r0, r3
 8001c78:	f000 fa08 	bl	800208c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2103      	movs	r1, #3
 8001c80:	201b      	movs	r0, #27
 8001c82:	f000 f957 	bl	8001f34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c86:	201b      	movs	r0, #27
 8001c88:	f000 f969 	bl	8001f5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c8c:	e036      	b.n	8001cfc <HAL_UART_MspInit+0xf8>
  else if(uartHandle->Instance==USART2)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a1e      	ldr	r2, [pc, #120]	; (8001d0c <HAL_UART_MspInit+0x108>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d131      	bne.n	8001cfc <HAL_UART_MspInit+0xf8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c98:	4b1b      	ldr	r3, [pc, #108]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001c9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001c9e:	2180      	movs	r1, #128	; 0x80
 8001ca0:	0289      	lsls	r1, r1, #10
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca6:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001ca8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001caa:	4b17      	ldr	r3, [pc, #92]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001cac:	2101      	movs	r1, #1
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001cb2:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <HAL_UART_MspInit+0x104>)
 8001cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	4013      	ands	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cbe:	2114      	movs	r1, #20
 8001cc0:	187b      	adds	r3, r7, r1
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc6:	187b      	adds	r3, r7, r1
 8001cc8:	2202      	movs	r2, #2
 8001cca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	187b      	adds	r3, r7, r1
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd2:	187b      	adds	r3, r7, r1
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001cd8:	187b      	adds	r3, r7, r1
 8001cda:	2204      	movs	r2, #4
 8001cdc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cde:	187a      	adds	r2, r7, r1
 8001ce0:	23a0      	movs	r3, #160	; 0xa0
 8001ce2:	05db      	lsls	r3, r3, #23
 8001ce4:	0011      	movs	r1, r2
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	f000 f9d0 	bl	800208c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8001cec:	2200      	movs	r2, #0
 8001cee:	2103      	movs	r1, #3
 8001cf0:	201c      	movs	r0, #28
 8001cf2:	f000 f91f 	bl	8001f34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001cf6:	201c      	movs	r0, #28
 8001cf8:	f000 f931 	bl	8001f5e <HAL_NVIC_EnableIRQ>
}
 8001cfc:	46c0      	nop			; (mov r8, r8)
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	b00b      	add	sp, #44	; 0x2c
 8001d02:	bd90      	pop	{r4, r7, pc}
 8001d04:	40013800 	.word	0x40013800
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	40004400 	.word	0x40004400

08001d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001d10:	480d      	ldr	r0, [pc, #52]	; (8001d48 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001d12:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d14:	480d      	ldr	r0, [pc, #52]	; (8001d4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001d16:	490e      	ldr	r1, [pc, #56]	; (8001d50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d18:	4a0e      	ldr	r2, [pc, #56]	; (8001d54 <LoopForever+0xe>)
  movs r3, #0
 8001d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d1c:	e002      	b.n	8001d24 <LoopCopyDataInit>

08001d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d22:	3304      	adds	r3, #4

08001d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d28:	d3f9      	bcc.n	8001d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d2a:	4a0b      	ldr	r2, [pc, #44]	; (8001d58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d2c:	4c0b      	ldr	r4, [pc, #44]	; (8001d5c <LoopForever+0x16>)
  movs r3, #0
 8001d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d30:	e001      	b.n	8001d36 <LoopFillZerobss>

08001d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d34:	3204      	adds	r2, #4

08001d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d38:	d3fb      	bcc.n	8001d32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001d3a:	f7ff fefd 	bl	8001b38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d3e:	f006 f813 	bl	8007d68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d42:	f7ff fce5 	bl	8001710 <main>

08001d46 <LoopForever>:

LoopForever:
    b LoopForever
 8001d46:	e7fe      	b.n	8001d46 <LoopForever>
   ldr   r0, =_estack
 8001d48:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d50:	20000388 	.word	0x20000388
  ldr r2, =_sidata
 8001d54:	08008ac8 	.word	0x08008ac8
  ldr r2, =_sbss
 8001d58:	20000388 	.word	0x20000388
  ldr r4, =_ebss
 8001d5c:	200017e4 	.word	0x200017e4

08001d60 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d60:	e7fe      	b.n	8001d60 <ADC1_COMP_IRQHandler>
	...

08001d64 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d6a:	1dfb      	adds	r3, r7, #7
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001d70:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <HAL_Init+0x3c>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4b0a      	ldr	r3, [pc, #40]	; (8001da0 <HAL_Init+0x3c>)
 8001d76:	2140      	movs	r1, #64	; 0x40
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	f7ff fe4b 	bl	8001a18 <HAL_InitTick>
 8001d82:	1e03      	subs	r3, r0, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001d86:	1dfb      	adds	r3, r7, #7
 8001d88:	2201      	movs	r2, #1
 8001d8a:	701a      	strb	r2, [r3, #0]
 8001d8c:	e001      	b.n	8001d92 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d8e:	f7ff fe27 	bl	80019e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d92:	1dfb      	adds	r3, r7, #7
 8001d94:	781b      	ldrb	r3, [r3, #0]
}
 8001d96:	0018      	movs	r0, r3
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	b002      	add	sp, #8
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	40022000 	.word	0x40022000

08001da4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001da8:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <HAL_IncTick+0x1c>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	001a      	movs	r2, r3
 8001dae:	4b05      	ldr	r3, [pc, #20]	; (8001dc4 <HAL_IncTick+0x20>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	18d2      	adds	r2, r2, r3
 8001db4:	4b03      	ldr	r3, [pc, #12]	; (8001dc4 <HAL_IncTick+0x20>)
 8001db6:	601a      	str	r2, [r3, #0]
}
 8001db8:	46c0      	nop			; (mov r8, r8)
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	46c0      	nop			; (mov r8, r8)
 8001dc0:	2000024c 	.word	0x2000024c
 8001dc4:	200017a0 	.word	0x200017a0

08001dc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  return uwTick;
 8001dcc:	4b02      	ldr	r3, [pc, #8]	; (8001dd8 <HAL_GetTick+0x10>)
 8001dce:	681b      	ldr	r3, [r3, #0]
}
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	200017a0 	.word	0x200017a0

08001ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de4:	f7ff fff0 	bl	8001dc8 <HAL_GetTick>
 8001de8:	0003      	movs	r3, r0
 8001dea:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	3301      	adds	r3, #1
 8001df4:	d005      	beq.n	8001e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <HAL_Delay+0x44>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	001a      	movs	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	189b      	adds	r3, r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e02:	46c0      	nop			; (mov r8, r8)
 8001e04:	f7ff ffe0 	bl	8001dc8 <HAL_GetTick>
 8001e08:	0002      	movs	r2, r0
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d8f7      	bhi.n	8001e04 <HAL_Delay+0x28>
  {
  }
}
 8001e14:	46c0      	nop			; (mov r8, r8)
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	b004      	add	sp, #16
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	46c0      	nop			; (mov r8, r8)
 8001e20:	2000024c 	.word	0x2000024c

08001e24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	0002      	movs	r2, r0
 8001e2c:	1dfb      	adds	r3, r7, #7
 8001e2e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e30:	1dfb      	adds	r3, r7, #7
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b7f      	cmp	r3, #127	; 0x7f
 8001e36:	d809      	bhi.n	8001e4c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e38:	1dfb      	adds	r3, r7, #7
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	001a      	movs	r2, r3
 8001e3e:	231f      	movs	r3, #31
 8001e40:	401a      	ands	r2, r3
 8001e42:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <__NVIC_EnableIRQ+0x30>)
 8001e44:	2101      	movs	r1, #1
 8001e46:	4091      	lsls	r1, r2
 8001e48:	000a      	movs	r2, r1
 8001e4a:	601a      	str	r2, [r3, #0]
  }
}
 8001e4c:	46c0      	nop			; (mov r8, r8)
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	b002      	add	sp, #8
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	e000e100 	.word	0xe000e100

08001e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e58:	b590      	push	{r4, r7, lr}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	0002      	movs	r2, r0
 8001e60:	6039      	str	r1, [r7, #0]
 8001e62:	1dfb      	adds	r3, r7, #7
 8001e64:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e66:	1dfb      	adds	r3, r7, #7
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b7f      	cmp	r3, #127	; 0x7f
 8001e6c:	d828      	bhi.n	8001ec0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e6e:	4a2f      	ldr	r2, [pc, #188]	; (8001f2c <__NVIC_SetPriority+0xd4>)
 8001e70:	1dfb      	adds	r3, r7, #7
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	b25b      	sxtb	r3, r3
 8001e76:	089b      	lsrs	r3, r3, #2
 8001e78:	33c0      	adds	r3, #192	; 0xc0
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	589b      	ldr	r3, [r3, r2]
 8001e7e:	1dfa      	adds	r2, r7, #7
 8001e80:	7812      	ldrb	r2, [r2, #0]
 8001e82:	0011      	movs	r1, r2
 8001e84:	2203      	movs	r2, #3
 8001e86:	400a      	ands	r2, r1
 8001e88:	00d2      	lsls	r2, r2, #3
 8001e8a:	21ff      	movs	r1, #255	; 0xff
 8001e8c:	4091      	lsls	r1, r2
 8001e8e:	000a      	movs	r2, r1
 8001e90:	43d2      	mvns	r2, r2
 8001e92:	401a      	ands	r2, r3
 8001e94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	019b      	lsls	r3, r3, #6
 8001e9a:	22ff      	movs	r2, #255	; 0xff
 8001e9c:	401a      	ands	r2, r3
 8001e9e:	1dfb      	adds	r3, r7, #7
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	4003      	ands	r3, r0
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001eac:	481f      	ldr	r0, [pc, #124]	; (8001f2c <__NVIC_SetPriority+0xd4>)
 8001eae:	1dfb      	adds	r3, r7, #7
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	b25b      	sxtb	r3, r3
 8001eb4:	089b      	lsrs	r3, r3, #2
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	33c0      	adds	r3, #192	; 0xc0
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001ebe:	e031      	b.n	8001f24 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ec0:	4a1b      	ldr	r2, [pc, #108]	; (8001f30 <__NVIC_SetPriority+0xd8>)
 8001ec2:	1dfb      	adds	r3, r7, #7
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	0019      	movs	r1, r3
 8001ec8:	230f      	movs	r3, #15
 8001eca:	400b      	ands	r3, r1
 8001ecc:	3b08      	subs	r3, #8
 8001ece:	089b      	lsrs	r3, r3, #2
 8001ed0:	3306      	adds	r3, #6
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	18d3      	adds	r3, r2, r3
 8001ed6:	3304      	adds	r3, #4
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	1dfa      	adds	r2, r7, #7
 8001edc:	7812      	ldrb	r2, [r2, #0]
 8001ede:	0011      	movs	r1, r2
 8001ee0:	2203      	movs	r2, #3
 8001ee2:	400a      	ands	r2, r1
 8001ee4:	00d2      	lsls	r2, r2, #3
 8001ee6:	21ff      	movs	r1, #255	; 0xff
 8001ee8:	4091      	lsls	r1, r2
 8001eea:	000a      	movs	r2, r1
 8001eec:	43d2      	mvns	r2, r2
 8001eee:	401a      	ands	r2, r3
 8001ef0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	019b      	lsls	r3, r3, #6
 8001ef6:	22ff      	movs	r2, #255	; 0xff
 8001ef8:	401a      	ands	r2, r3
 8001efa:	1dfb      	adds	r3, r7, #7
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	0018      	movs	r0, r3
 8001f00:	2303      	movs	r3, #3
 8001f02:	4003      	ands	r3, r0
 8001f04:	00db      	lsls	r3, r3, #3
 8001f06:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f08:	4809      	ldr	r0, [pc, #36]	; (8001f30 <__NVIC_SetPriority+0xd8>)
 8001f0a:	1dfb      	adds	r3, r7, #7
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	001c      	movs	r4, r3
 8001f10:	230f      	movs	r3, #15
 8001f12:	4023      	ands	r3, r4
 8001f14:	3b08      	subs	r3, #8
 8001f16:	089b      	lsrs	r3, r3, #2
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	3306      	adds	r3, #6
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	18c3      	adds	r3, r0, r3
 8001f20:	3304      	adds	r3, #4
 8001f22:	601a      	str	r2, [r3, #0]
}
 8001f24:	46c0      	nop			; (mov r8, r8)
 8001f26:	46bd      	mov	sp, r7
 8001f28:	b003      	add	sp, #12
 8001f2a:	bd90      	pop	{r4, r7, pc}
 8001f2c:	e000e100 	.word	0xe000e100
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
 8001f3e:	210f      	movs	r1, #15
 8001f40:	187b      	adds	r3, r7, r1
 8001f42:	1c02      	adds	r2, r0, #0
 8001f44:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	187b      	adds	r3, r7, r1
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	b25b      	sxtb	r3, r3
 8001f4e:	0011      	movs	r1, r2
 8001f50:	0018      	movs	r0, r3
 8001f52:	f7ff ff81 	bl	8001e58 <__NVIC_SetPriority>
}
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	b004      	add	sp, #16
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b082      	sub	sp, #8
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	0002      	movs	r2, r0
 8001f66:	1dfb      	adds	r3, r7, #7
 8001f68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f6a:	1dfb      	adds	r3, r7, #7
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	b25b      	sxtb	r3, r3
 8001f70:	0018      	movs	r0, r3
 8001f72:	f7ff ff57 	bl	8001e24 <__NVIC_EnableIRQ>
}
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	b002      	add	sp, #8
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b084      	sub	sp, #16
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f86:	230f      	movs	r3, #15
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2225      	movs	r2, #37	; 0x25
 8001f92:	5c9b      	ldrb	r3, [r3, r2]
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d008      	beq.n	8001fac <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2204      	movs	r2, #4
 8001f9e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2224      	movs	r2, #36	; 0x24
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e024      	b.n	8001ff6 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	210e      	movs	r1, #14
 8001fb8:	438a      	bics	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	438a      	bics	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd0:	221c      	movs	r2, #28
 8001fd2:	401a      	ands	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	2101      	movs	r1, #1
 8001fda:	4091      	lsls	r1, r2
 8001fdc:	000a      	movs	r2, r1
 8001fde:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2225      	movs	r2, #37	; 0x25
 8001fe4:	2101      	movs	r1, #1
 8001fe6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2224      	movs	r2, #36	; 0x24
 8001fec:	2100      	movs	r1, #0
 8001fee:	5499      	strb	r1, [r3, r2]

    return status;
 8001ff0:	230f      	movs	r3, #15
 8001ff2:	18fb      	adds	r3, r7, r3
 8001ff4:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b004      	add	sp, #16
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b084      	sub	sp, #16
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002006:	210f      	movs	r1, #15
 8002008:	187b      	adds	r3, r7, r1
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2225      	movs	r2, #37	; 0x25
 8002012:	5c9b      	ldrb	r3, [r3, r2]
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d006      	beq.n	8002028 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2204      	movs	r2, #4
 800201e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002020:	187b      	adds	r3, r7, r1
 8002022:	2201      	movs	r2, #1
 8002024:	701a      	strb	r2, [r3, #0]
 8002026:	e02a      	b.n	800207e <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	210e      	movs	r1, #14
 8002034:	438a      	bics	r2, r1
 8002036:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2101      	movs	r1, #1
 8002044:	438a      	bics	r2, r1
 8002046:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204c:	221c      	movs	r2, #28
 800204e:	401a      	ands	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002054:	2101      	movs	r1, #1
 8002056:	4091      	lsls	r1, r2
 8002058:	000a      	movs	r2, r1
 800205a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2225      	movs	r2, #37	; 0x25
 8002060:	2101      	movs	r1, #1
 8002062:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2224      	movs	r2, #36	; 0x24
 8002068:	2100      	movs	r1, #0
 800206a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002070:	2b00      	cmp	r3, #0
 8002072:	d004      	beq.n	800207e <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	0010      	movs	r0, r2
 800207c:	4798      	blx	r3
    }
  }
  return status;
 800207e:	230f      	movs	r3, #15
 8002080:	18fb      	adds	r3, r7, r3
 8002082:	781b      	ldrb	r3, [r3, #0]
}
 8002084:	0018      	movs	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	b004      	add	sp, #16
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800209a:	2300      	movs	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80020a2:	e155      	b.n	8002350 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2101      	movs	r1, #1
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	4091      	lsls	r1, r2
 80020ae:	000a      	movs	r2, r1
 80020b0:	4013      	ands	r3, r2
 80020b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d100      	bne.n	80020bc <HAL_GPIO_Init+0x30>
 80020ba:	e146      	b.n	800234a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	2203      	movs	r2, #3
 80020c2:	4013      	ands	r3, r2
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d005      	beq.n	80020d4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2203      	movs	r2, #3
 80020ce:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d130      	bne.n	8002136 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	2203      	movs	r2, #3
 80020e0:	409a      	lsls	r2, r3
 80020e2:	0013      	movs	r3, r2
 80020e4:	43da      	mvns	r2, r3
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	4013      	ands	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	68da      	ldr	r2, [r3, #12]
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	409a      	lsls	r2, r3
 80020f6:	0013      	movs	r3, r2
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800210a:	2201      	movs	r2, #1
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	409a      	lsls	r2, r3
 8002110:	0013      	movs	r3, r2
 8002112:	43da      	mvns	r2, r3
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4013      	ands	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	091b      	lsrs	r3, r3, #4
 8002120:	2201      	movs	r2, #1
 8002122:	401a      	ands	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	409a      	lsls	r2, r3
 8002128:	0013      	movs	r3, r2
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4313      	orrs	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2203      	movs	r2, #3
 800213c:	4013      	ands	r3, r2
 800213e:	2b03      	cmp	r3, #3
 8002140:	d017      	beq.n	8002172 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	2203      	movs	r2, #3
 800214e:	409a      	lsls	r2, r3
 8002150:	0013      	movs	r3, r2
 8002152:	43da      	mvns	r2, r3
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4013      	ands	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	689a      	ldr	r2, [r3, #8]
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	409a      	lsls	r2, r3
 8002164:	0013      	movs	r3, r2
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	4313      	orrs	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2203      	movs	r2, #3
 8002178:	4013      	ands	r3, r2
 800217a:	2b02      	cmp	r3, #2
 800217c:	d123      	bne.n	80021c6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	08da      	lsrs	r2, r3, #3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3208      	adds	r2, #8
 8002186:	0092      	lsls	r2, r2, #2
 8002188:	58d3      	ldr	r3, [r2, r3]
 800218a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	2207      	movs	r2, #7
 8002190:	4013      	ands	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	220f      	movs	r2, #15
 8002196:	409a      	lsls	r2, r3
 8002198:	0013      	movs	r3, r2
 800219a:	43da      	mvns	r2, r3
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	4013      	ands	r3, r2
 80021a0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	691a      	ldr	r2, [r3, #16]
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	2107      	movs	r1, #7
 80021aa:	400b      	ands	r3, r1
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	409a      	lsls	r2, r3
 80021b0:	0013      	movs	r3, r2
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	08da      	lsrs	r2, r3, #3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3208      	adds	r2, #8
 80021c0:	0092      	lsls	r2, r2, #2
 80021c2:	6939      	ldr	r1, [r7, #16]
 80021c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	2203      	movs	r2, #3
 80021d2:	409a      	lsls	r2, r3
 80021d4:	0013      	movs	r3, r2
 80021d6:	43da      	mvns	r2, r3
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	4013      	ands	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2203      	movs	r2, #3
 80021e4:	401a      	ands	r2, r3
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	409a      	lsls	r2, r3
 80021ec:	0013      	movs	r3, r2
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	23c0      	movs	r3, #192	; 0xc0
 8002200:	029b      	lsls	r3, r3, #10
 8002202:	4013      	ands	r3, r2
 8002204:	d100      	bne.n	8002208 <HAL_GPIO_Init+0x17c>
 8002206:	e0a0      	b.n	800234a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002208:	4b57      	ldr	r3, [pc, #348]	; (8002368 <HAL_GPIO_Init+0x2dc>)
 800220a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800220c:	4b56      	ldr	r3, [pc, #344]	; (8002368 <HAL_GPIO_Init+0x2dc>)
 800220e:	2101      	movs	r1, #1
 8002210:	430a      	orrs	r2, r1
 8002212:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002214:	4a55      	ldr	r2, [pc, #340]	; (800236c <HAL_GPIO_Init+0x2e0>)
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	089b      	lsrs	r3, r3, #2
 800221a:	3302      	adds	r3, #2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	589b      	ldr	r3, [r3, r2]
 8002220:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	2203      	movs	r2, #3
 8002226:	4013      	ands	r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	220f      	movs	r2, #15
 800222c:	409a      	lsls	r2, r3
 800222e:	0013      	movs	r3, r2
 8002230:	43da      	mvns	r2, r3
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4013      	ands	r3, r2
 8002236:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	23a0      	movs	r3, #160	; 0xa0
 800223c:	05db      	lsls	r3, r3, #23
 800223e:	429a      	cmp	r2, r3
 8002240:	d01f      	beq.n	8002282 <HAL_GPIO_Init+0x1f6>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4a      	ldr	r2, [pc, #296]	; (8002370 <HAL_GPIO_Init+0x2e4>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d019      	beq.n	800227e <HAL_GPIO_Init+0x1f2>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a49      	ldr	r2, [pc, #292]	; (8002374 <HAL_GPIO_Init+0x2e8>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d013      	beq.n	800227a <HAL_GPIO_Init+0x1ee>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a48      	ldr	r2, [pc, #288]	; (8002378 <HAL_GPIO_Init+0x2ec>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d00d      	beq.n	8002276 <HAL_GPIO_Init+0x1ea>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a47      	ldr	r2, [pc, #284]	; (800237c <HAL_GPIO_Init+0x2f0>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d007      	beq.n	8002272 <HAL_GPIO_Init+0x1e6>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a46      	ldr	r2, [pc, #280]	; (8002380 <HAL_GPIO_Init+0x2f4>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d101      	bne.n	800226e <HAL_GPIO_Init+0x1e2>
 800226a:	2305      	movs	r3, #5
 800226c:	e00a      	b.n	8002284 <HAL_GPIO_Init+0x1f8>
 800226e:	2306      	movs	r3, #6
 8002270:	e008      	b.n	8002284 <HAL_GPIO_Init+0x1f8>
 8002272:	2304      	movs	r3, #4
 8002274:	e006      	b.n	8002284 <HAL_GPIO_Init+0x1f8>
 8002276:	2303      	movs	r3, #3
 8002278:	e004      	b.n	8002284 <HAL_GPIO_Init+0x1f8>
 800227a:	2302      	movs	r3, #2
 800227c:	e002      	b.n	8002284 <HAL_GPIO_Init+0x1f8>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <HAL_GPIO_Init+0x1f8>
 8002282:	2300      	movs	r3, #0
 8002284:	697a      	ldr	r2, [r7, #20]
 8002286:	2103      	movs	r1, #3
 8002288:	400a      	ands	r2, r1
 800228a:	0092      	lsls	r2, r2, #2
 800228c:	4093      	lsls	r3, r2
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	4313      	orrs	r3, r2
 8002292:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002294:	4935      	ldr	r1, [pc, #212]	; (800236c <HAL_GPIO_Init+0x2e0>)
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	089b      	lsrs	r3, r3, #2
 800229a:	3302      	adds	r3, #2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022a2:	4b38      	ldr	r3, [pc, #224]	; (8002384 <HAL_GPIO_Init+0x2f8>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	43da      	mvns	r2, r3
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	4013      	ands	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	2380      	movs	r3, #128	; 0x80
 80022b8:	025b      	lsls	r3, r3, #9
 80022ba:	4013      	ands	r3, r2
 80022bc:	d003      	beq.n	80022c6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80022c6:	4b2f      	ldr	r3, [pc, #188]	; (8002384 <HAL_GPIO_Init+0x2f8>)
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80022cc:	4b2d      	ldr	r3, [pc, #180]	; (8002384 <HAL_GPIO_Init+0x2f8>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	43da      	mvns	r2, r3
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4013      	ands	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	2380      	movs	r3, #128	; 0x80
 80022e2:	029b      	lsls	r3, r3, #10
 80022e4:	4013      	ands	r3, r2
 80022e6:	d003      	beq.n	80022f0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022f0:	4b24      	ldr	r3, [pc, #144]	; (8002384 <HAL_GPIO_Init+0x2f8>)
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022f6:	4b23      	ldr	r3, [pc, #140]	; (8002384 <HAL_GPIO_Init+0x2f8>)
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	43da      	mvns	r2, r3
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	4013      	ands	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	2380      	movs	r3, #128	; 0x80
 800230c:	035b      	lsls	r3, r3, #13
 800230e:	4013      	ands	r3, r2
 8002310:	d003      	beq.n	800231a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4313      	orrs	r3, r2
 8002318:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800231a:	4b1a      	ldr	r3, [pc, #104]	; (8002384 <HAL_GPIO_Init+0x2f8>)
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002320:	4b18      	ldr	r3, [pc, #96]	; (8002384 <HAL_GPIO_Init+0x2f8>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	43da      	mvns	r2, r3
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	4013      	ands	r3, r2
 800232e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	039b      	lsls	r3, r3, #14
 8002338:	4013      	ands	r3, r2
 800233a:	d003      	beq.n	8002344 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002344:	4b0f      	ldr	r3, [pc, #60]	; (8002384 <HAL_GPIO_Init+0x2f8>)
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	3301      	adds	r3, #1
 800234e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	40da      	lsrs	r2, r3
 8002358:	1e13      	subs	r3, r2, #0
 800235a:	d000      	beq.n	800235e <HAL_GPIO_Init+0x2d2>
 800235c:	e6a2      	b.n	80020a4 <HAL_GPIO_Init+0x18>
  }
}
 800235e:	46c0      	nop			; (mov r8, r8)
 8002360:	46c0      	nop			; (mov r8, r8)
 8002362:	46bd      	mov	sp, r7
 8002364:	b006      	add	sp, #24
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40021000 	.word	0x40021000
 800236c:	40010000 	.word	0x40010000
 8002370:	50000400 	.word	0x50000400
 8002374:	50000800 	.word	0x50000800
 8002378:	50000c00 	.word	0x50000c00
 800237c:	50001000 	.word	0x50001000
 8002380:	50001c00 	.word	0x50001c00
 8002384:	40010400 	.word	0x40010400

08002388 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	0008      	movs	r0, r1
 8002392:	0011      	movs	r1, r2
 8002394:	1cbb      	adds	r3, r7, #2
 8002396:	1c02      	adds	r2, r0, #0
 8002398:	801a      	strh	r2, [r3, #0]
 800239a:	1c7b      	adds	r3, r7, #1
 800239c:	1c0a      	adds	r2, r1, #0
 800239e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023a0:	1c7b      	adds	r3, r7, #1
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d004      	beq.n	80023b2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023a8:	1cbb      	adds	r3, r7, #2
 80023aa:	881a      	ldrh	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80023b0:	e003      	b.n	80023ba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80023b2:	1cbb      	adds	r3, r7, #2
 80023b4:	881a      	ldrh	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023ba:	46c0      	nop			; (mov r8, r8)
 80023bc:	46bd      	mov	sp, r7
 80023be:	b002      	add	sp, #8
 80023c0:	bd80      	pop	{r7, pc}
	...

080023c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023c4:	b5b0      	push	{r4, r5, r7, lr}
 80023c6:	b08a      	sub	sp, #40	; 0x28
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d102      	bne.n	80023d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	f000 fbbf 	bl	8002b56 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023d8:	4bc9      	ldr	r3, [pc, #804]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	220c      	movs	r2, #12
 80023de:	4013      	ands	r3, r2
 80023e0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023e2:	4bc7      	ldr	r3, [pc, #796]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80023e4:	68da      	ldr	r2, [r3, #12]
 80023e6:	2380      	movs	r3, #128	; 0x80
 80023e8:	025b      	lsls	r3, r3, #9
 80023ea:	4013      	ands	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2201      	movs	r2, #1
 80023f4:	4013      	ands	r3, r2
 80023f6:	d100      	bne.n	80023fa <HAL_RCC_OscConfig+0x36>
 80023f8:	e07e      	b.n	80024f8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	2b08      	cmp	r3, #8
 80023fe:	d007      	beq.n	8002410 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	2b0c      	cmp	r3, #12
 8002404:	d112      	bne.n	800242c <HAL_RCC_OscConfig+0x68>
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	2380      	movs	r3, #128	; 0x80
 800240a:	025b      	lsls	r3, r3, #9
 800240c:	429a      	cmp	r2, r3
 800240e:	d10d      	bne.n	800242c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002410:	4bbb      	ldr	r3, [pc, #748]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	2380      	movs	r3, #128	; 0x80
 8002416:	029b      	lsls	r3, r3, #10
 8002418:	4013      	ands	r3, r2
 800241a:	d100      	bne.n	800241e <HAL_RCC_OscConfig+0x5a>
 800241c:	e06b      	b.n	80024f6 <HAL_RCC_OscConfig+0x132>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d167      	bne.n	80024f6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	f000 fb95 	bl	8002b56 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	025b      	lsls	r3, r3, #9
 8002434:	429a      	cmp	r2, r3
 8002436:	d107      	bne.n	8002448 <HAL_RCC_OscConfig+0x84>
 8002438:	4bb1      	ldr	r3, [pc, #708]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	4bb0      	ldr	r3, [pc, #704]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800243e:	2180      	movs	r1, #128	; 0x80
 8002440:	0249      	lsls	r1, r1, #9
 8002442:	430a      	orrs	r2, r1
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	e027      	b.n	8002498 <HAL_RCC_OscConfig+0xd4>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	23a0      	movs	r3, #160	; 0xa0
 800244e:	02db      	lsls	r3, r3, #11
 8002450:	429a      	cmp	r2, r3
 8002452:	d10e      	bne.n	8002472 <HAL_RCC_OscConfig+0xae>
 8002454:	4baa      	ldr	r3, [pc, #680]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	4ba9      	ldr	r3, [pc, #676]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800245a:	2180      	movs	r1, #128	; 0x80
 800245c:	02c9      	lsls	r1, r1, #11
 800245e:	430a      	orrs	r2, r1
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	4ba7      	ldr	r3, [pc, #668]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	4ba6      	ldr	r3, [pc, #664]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002468:	2180      	movs	r1, #128	; 0x80
 800246a:	0249      	lsls	r1, r1, #9
 800246c:	430a      	orrs	r2, r1
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	e012      	b.n	8002498 <HAL_RCC_OscConfig+0xd4>
 8002472:	4ba3      	ldr	r3, [pc, #652]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	4ba2      	ldr	r3, [pc, #648]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002478:	49a2      	ldr	r1, [pc, #648]	; (8002704 <HAL_RCC_OscConfig+0x340>)
 800247a:	400a      	ands	r2, r1
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	4ba0      	ldr	r3, [pc, #640]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	2380      	movs	r3, #128	; 0x80
 8002484:	025b      	lsls	r3, r3, #9
 8002486:	4013      	ands	r3, r2
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	4b9c      	ldr	r3, [pc, #624]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4b9b      	ldr	r3, [pc, #620]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002492:	499d      	ldr	r1, [pc, #628]	; (8002708 <HAL_RCC_OscConfig+0x344>)
 8002494:	400a      	ands	r2, r1
 8002496:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d015      	beq.n	80024cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a0:	f7ff fc92 	bl	8001dc8 <HAL_GetTick>
 80024a4:	0003      	movs	r3, r0
 80024a6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024a8:	e009      	b.n	80024be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024aa:	f7ff fc8d 	bl	8001dc8 <HAL_GetTick>
 80024ae:	0002      	movs	r2, r0
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b64      	cmp	r3, #100	; 0x64
 80024b6:	d902      	bls.n	80024be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	f000 fb4c 	bl	8002b56 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024be:	4b90      	ldr	r3, [pc, #576]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	2380      	movs	r3, #128	; 0x80
 80024c4:	029b      	lsls	r3, r3, #10
 80024c6:	4013      	ands	r3, r2
 80024c8:	d0ef      	beq.n	80024aa <HAL_RCC_OscConfig+0xe6>
 80024ca:	e015      	b.n	80024f8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024cc:	f7ff fc7c 	bl	8001dc8 <HAL_GetTick>
 80024d0:	0003      	movs	r3, r0
 80024d2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024d4:	e008      	b.n	80024e8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024d6:	f7ff fc77 	bl	8001dc8 <HAL_GetTick>
 80024da:	0002      	movs	r2, r0
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b64      	cmp	r3, #100	; 0x64
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e336      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024e8:	4b85      	ldr	r3, [pc, #532]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	2380      	movs	r3, #128	; 0x80
 80024ee:	029b      	lsls	r3, r3, #10
 80024f0:	4013      	ands	r3, r2
 80024f2:	d1f0      	bne.n	80024d6 <HAL_RCC_OscConfig+0x112>
 80024f4:	e000      	b.n	80024f8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2202      	movs	r2, #2
 80024fe:	4013      	ands	r3, r2
 8002500:	d100      	bne.n	8002504 <HAL_RCC_OscConfig+0x140>
 8002502:	e099      	b.n	8002638 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800250a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250c:	2220      	movs	r2, #32
 800250e:	4013      	ands	r3, r2
 8002510:	d009      	beq.n	8002526 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002512:	4b7b      	ldr	r3, [pc, #492]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	4b7a      	ldr	r3, [pc, #488]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002518:	2120      	movs	r1, #32
 800251a:	430a      	orrs	r2, r1
 800251c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800251e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002520:	2220      	movs	r2, #32
 8002522:	4393      	bics	r3, r2
 8002524:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	2b04      	cmp	r3, #4
 800252a:	d005      	beq.n	8002538 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	2b0c      	cmp	r3, #12
 8002530:	d13e      	bne.n	80025b0 <HAL_RCC_OscConfig+0x1ec>
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d13b      	bne.n	80025b0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002538:	4b71      	ldr	r3, [pc, #452]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2204      	movs	r2, #4
 800253e:	4013      	ands	r3, r2
 8002540:	d004      	beq.n	800254c <HAL_RCC_OscConfig+0x188>
 8002542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e304      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254c:	4b6c      	ldr	r3, [pc, #432]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	4a6e      	ldr	r2, [pc, #440]	; (800270c <HAL_RCC_OscConfig+0x348>)
 8002552:	4013      	ands	r3, r2
 8002554:	0019      	movs	r1, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	021a      	lsls	r2, r3, #8
 800255c:	4b68      	ldr	r3, [pc, #416]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800255e:	430a      	orrs	r2, r1
 8002560:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002562:	4b67      	ldr	r3, [pc, #412]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2209      	movs	r2, #9
 8002568:	4393      	bics	r3, r2
 800256a:	0019      	movs	r1, r3
 800256c:	4b64      	ldr	r3, [pc, #400]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800256e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002570:	430a      	orrs	r2, r1
 8002572:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002574:	f000 fc42 	bl	8002dfc <HAL_RCC_GetSysClockFreq>
 8002578:	0001      	movs	r1, r0
 800257a:	4b61      	ldr	r3, [pc, #388]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	091b      	lsrs	r3, r3, #4
 8002580:	220f      	movs	r2, #15
 8002582:	4013      	ands	r3, r2
 8002584:	4a62      	ldr	r2, [pc, #392]	; (8002710 <HAL_RCC_OscConfig+0x34c>)
 8002586:	5cd3      	ldrb	r3, [r2, r3]
 8002588:	000a      	movs	r2, r1
 800258a:	40da      	lsrs	r2, r3
 800258c:	4b61      	ldr	r3, [pc, #388]	; (8002714 <HAL_RCC_OscConfig+0x350>)
 800258e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002590:	4b61      	ldr	r3, [pc, #388]	; (8002718 <HAL_RCC_OscConfig+0x354>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2513      	movs	r5, #19
 8002596:	197c      	adds	r4, r7, r5
 8002598:	0018      	movs	r0, r3
 800259a:	f7ff fa3d 	bl	8001a18 <HAL_InitTick>
 800259e:	0003      	movs	r3, r0
 80025a0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80025a2:	197b      	adds	r3, r7, r5
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d046      	beq.n	8002638 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80025aa:	197b      	adds	r3, r7, r5
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	e2d2      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80025b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d027      	beq.n	8002606 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80025b6:	4b52      	ldr	r3, [pc, #328]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2209      	movs	r2, #9
 80025bc:	4393      	bics	r3, r2
 80025be:	0019      	movs	r1, r3
 80025c0:	4b4f      	ldr	r3, [pc, #316]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80025c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025c4:	430a      	orrs	r2, r1
 80025c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c8:	f7ff fbfe 	bl	8001dc8 <HAL_GetTick>
 80025cc:	0003      	movs	r3, r0
 80025ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025d2:	f7ff fbf9 	bl	8001dc8 <HAL_GetTick>
 80025d6:	0002      	movs	r2, r0
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e2b8      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025e4:	4b46      	ldr	r3, [pc, #280]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2204      	movs	r2, #4
 80025ea:	4013      	ands	r3, r2
 80025ec:	d0f1      	beq.n	80025d2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ee:	4b44      	ldr	r3, [pc, #272]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	4a46      	ldr	r2, [pc, #280]	; (800270c <HAL_RCC_OscConfig+0x348>)
 80025f4:	4013      	ands	r3, r2
 80025f6:	0019      	movs	r1, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	021a      	lsls	r2, r3, #8
 80025fe:	4b40      	ldr	r3, [pc, #256]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002600:	430a      	orrs	r2, r1
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	e018      	b.n	8002638 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002606:	4b3e      	ldr	r3, [pc, #248]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	4b3d      	ldr	r3, [pc, #244]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800260c:	2101      	movs	r1, #1
 800260e:	438a      	bics	r2, r1
 8002610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002612:	f7ff fbd9 	bl	8001dc8 <HAL_GetTick>
 8002616:	0003      	movs	r3, r0
 8002618:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800261c:	f7ff fbd4 	bl	8001dc8 <HAL_GetTick>
 8002620:	0002      	movs	r2, r0
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e293      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800262e:	4b34      	ldr	r3, [pc, #208]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2204      	movs	r2, #4
 8002634:	4013      	ands	r3, r2
 8002636:	d1f1      	bne.n	800261c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2210      	movs	r2, #16
 800263e:	4013      	ands	r3, r2
 8002640:	d100      	bne.n	8002644 <HAL_RCC_OscConfig+0x280>
 8002642:	e0a2      	b.n	800278a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d140      	bne.n	80026cc <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800264a:	4b2d      	ldr	r3, [pc, #180]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	2380      	movs	r3, #128	; 0x80
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4013      	ands	r3, r2
 8002654:	d005      	beq.n	8002662 <HAL_RCC_OscConfig+0x29e>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e279      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002662:	4b27      	ldr	r3, [pc, #156]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	4a2d      	ldr	r2, [pc, #180]	; (800271c <HAL_RCC_OscConfig+0x358>)
 8002668:	4013      	ands	r3, r2
 800266a:	0019      	movs	r1, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002670:	4b23      	ldr	r3, [pc, #140]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002672:	430a      	orrs	r2, r1
 8002674:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002676:	4b22      	ldr	r3, [pc, #136]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	021b      	lsls	r3, r3, #8
 800267c:	0a19      	lsrs	r1, r3, #8
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a1b      	ldr	r3, [r3, #32]
 8002682:	061a      	lsls	r2, r3, #24
 8002684:	4b1e      	ldr	r3, [pc, #120]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 8002686:	430a      	orrs	r2, r1
 8002688:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268e:	0b5b      	lsrs	r3, r3, #13
 8002690:	3301      	adds	r3, #1
 8002692:	2280      	movs	r2, #128	; 0x80
 8002694:	0212      	lsls	r2, r2, #8
 8002696:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002698:	4b19      	ldr	r3, [pc, #100]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	091b      	lsrs	r3, r3, #4
 800269e:	210f      	movs	r1, #15
 80026a0:	400b      	ands	r3, r1
 80026a2:	491b      	ldr	r1, [pc, #108]	; (8002710 <HAL_RCC_OscConfig+0x34c>)
 80026a4:	5ccb      	ldrb	r3, [r1, r3]
 80026a6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80026a8:	4b1a      	ldr	r3, [pc, #104]	; (8002714 <HAL_RCC_OscConfig+0x350>)
 80026aa:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80026ac:	4b1a      	ldr	r3, [pc, #104]	; (8002718 <HAL_RCC_OscConfig+0x354>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2513      	movs	r5, #19
 80026b2:	197c      	adds	r4, r7, r5
 80026b4:	0018      	movs	r0, r3
 80026b6:	f7ff f9af 	bl	8001a18 <HAL_InitTick>
 80026ba:	0003      	movs	r3, r0
 80026bc:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80026be:	197b      	adds	r3, r7, r5
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d061      	beq.n	800278a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80026c6:	197b      	adds	r3, r7, r5
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	e244      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	69db      	ldr	r3, [r3, #28]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d040      	beq.n	8002756 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80026d4:	4b0a      	ldr	r3, [pc, #40]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	4b09      	ldr	r3, [pc, #36]	; (8002700 <HAL_RCC_OscConfig+0x33c>)
 80026da:	2180      	movs	r1, #128	; 0x80
 80026dc:	0049      	lsls	r1, r1, #1
 80026de:	430a      	orrs	r2, r1
 80026e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e2:	f7ff fb71 	bl	8001dc8 <HAL_GetTick>
 80026e6:	0003      	movs	r3, r0
 80026e8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80026ea:	e019      	b.n	8002720 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026ec:	f7ff fb6c 	bl	8001dc8 <HAL_GetTick>
 80026f0:	0002      	movs	r2, r0
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d912      	bls.n	8002720 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e22b      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
 80026fe:	46c0      	nop			; (mov r8, r8)
 8002700:	40021000 	.word	0x40021000
 8002704:	fffeffff 	.word	0xfffeffff
 8002708:	fffbffff 	.word	0xfffbffff
 800270c:	ffffe0ff 	.word	0xffffe0ff
 8002710:	08008910 	.word	0x08008910
 8002714:	20000244 	.word	0x20000244
 8002718:	20000248 	.word	0x20000248
 800271c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002720:	4bca      	ldr	r3, [pc, #808]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	2380      	movs	r3, #128	; 0x80
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4013      	ands	r3, r2
 800272a:	d0df      	beq.n	80026ec <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800272c:	4bc7      	ldr	r3, [pc, #796]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	4ac7      	ldr	r2, [pc, #796]	; (8002a50 <HAL_RCC_OscConfig+0x68c>)
 8002732:	4013      	ands	r3, r2
 8002734:	0019      	movs	r1, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800273a:	4bc4      	ldr	r3, [pc, #784]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 800273c:	430a      	orrs	r2, r1
 800273e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002740:	4bc2      	ldr	r3, [pc, #776]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	021b      	lsls	r3, r3, #8
 8002746:	0a19      	lsrs	r1, r3, #8
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	061a      	lsls	r2, r3, #24
 800274e:	4bbf      	ldr	r3, [pc, #764]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002750:	430a      	orrs	r2, r1
 8002752:	605a      	str	r2, [r3, #4]
 8002754:	e019      	b.n	800278a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002756:	4bbd      	ldr	r3, [pc, #756]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	4bbc      	ldr	r3, [pc, #752]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 800275c:	49bd      	ldr	r1, [pc, #756]	; (8002a54 <HAL_RCC_OscConfig+0x690>)
 800275e:	400a      	ands	r2, r1
 8002760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002762:	f7ff fb31 	bl	8001dc8 <HAL_GetTick>
 8002766:	0003      	movs	r3, r0
 8002768:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800276a:	e008      	b.n	800277e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800276c:	f7ff fb2c 	bl	8001dc8 <HAL_GetTick>
 8002770:	0002      	movs	r2, r0
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d901      	bls.n	800277e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e1eb      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800277e:	4bb3      	ldr	r3, [pc, #716]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	2380      	movs	r3, #128	; 0x80
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4013      	ands	r3, r2
 8002788:	d1f0      	bne.n	800276c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2208      	movs	r2, #8
 8002790:	4013      	ands	r3, r2
 8002792:	d036      	beq.n	8002802 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	695b      	ldr	r3, [r3, #20]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d019      	beq.n	80027d0 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800279c:	4bab      	ldr	r3, [pc, #684]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 800279e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027a0:	4baa      	ldr	r3, [pc, #680]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80027a2:	2101      	movs	r1, #1
 80027a4:	430a      	orrs	r2, r1
 80027a6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a8:	f7ff fb0e 	bl	8001dc8 <HAL_GetTick>
 80027ac:	0003      	movs	r3, r0
 80027ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027b2:	f7ff fb09 	bl	8001dc8 <HAL_GetTick>
 80027b6:	0002      	movs	r2, r0
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e1c8      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80027c4:	4ba1      	ldr	r3, [pc, #644]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80027c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027c8:	2202      	movs	r2, #2
 80027ca:	4013      	ands	r3, r2
 80027cc:	d0f1      	beq.n	80027b2 <HAL_RCC_OscConfig+0x3ee>
 80027ce:	e018      	b.n	8002802 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027d0:	4b9e      	ldr	r3, [pc, #632]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80027d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027d4:	4b9d      	ldr	r3, [pc, #628]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80027d6:	2101      	movs	r1, #1
 80027d8:	438a      	bics	r2, r1
 80027da:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027dc:	f7ff faf4 	bl	8001dc8 <HAL_GetTick>
 80027e0:	0003      	movs	r3, r0
 80027e2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027e4:	e008      	b.n	80027f8 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027e6:	f7ff faef 	bl	8001dc8 <HAL_GetTick>
 80027ea:	0002      	movs	r2, r0
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d901      	bls.n	80027f8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80027f4:	2303      	movs	r3, #3
 80027f6:	e1ae      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027f8:	4b94      	ldr	r3, [pc, #592]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80027fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027fc:	2202      	movs	r2, #2
 80027fe:	4013      	ands	r3, r2
 8002800:	d1f1      	bne.n	80027e6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2204      	movs	r2, #4
 8002808:	4013      	ands	r3, r2
 800280a:	d100      	bne.n	800280e <HAL_RCC_OscConfig+0x44a>
 800280c:	e0ae      	b.n	800296c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800280e:	2023      	movs	r0, #35	; 0x23
 8002810:	183b      	adds	r3, r7, r0
 8002812:	2200      	movs	r2, #0
 8002814:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002816:	4b8d      	ldr	r3, [pc, #564]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002818:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800281a:	2380      	movs	r3, #128	; 0x80
 800281c:	055b      	lsls	r3, r3, #21
 800281e:	4013      	ands	r3, r2
 8002820:	d109      	bne.n	8002836 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002822:	4b8a      	ldr	r3, [pc, #552]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002824:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002826:	4b89      	ldr	r3, [pc, #548]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002828:	2180      	movs	r1, #128	; 0x80
 800282a:	0549      	lsls	r1, r1, #21
 800282c:	430a      	orrs	r2, r1
 800282e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002830:	183b      	adds	r3, r7, r0
 8002832:	2201      	movs	r2, #1
 8002834:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002836:	4b88      	ldr	r3, [pc, #544]	; (8002a58 <HAL_RCC_OscConfig+0x694>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	2380      	movs	r3, #128	; 0x80
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	4013      	ands	r3, r2
 8002840:	d11a      	bne.n	8002878 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002842:	4b85      	ldr	r3, [pc, #532]	; (8002a58 <HAL_RCC_OscConfig+0x694>)
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	4b84      	ldr	r3, [pc, #528]	; (8002a58 <HAL_RCC_OscConfig+0x694>)
 8002848:	2180      	movs	r1, #128	; 0x80
 800284a:	0049      	lsls	r1, r1, #1
 800284c:	430a      	orrs	r2, r1
 800284e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002850:	f7ff faba 	bl	8001dc8 <HAL_GetTick>
 8002854:	0003      	movs	r3, r0
 8002856:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800285a:	f7ff fab5 	bl	8001dc8 <HAL_GetTick>
 800285e:	0002      	movs	r2, r0
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b64      	cmp	r3, #100	; 0x64
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e174      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286c:	4b7a      	ldr	r3, [pc, #488]	; (8002a58 <HAL_RCC_OscConfig+0x694>)
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	2380      	movs	r3, #128	; 0x80
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4013      	ands	r3, r2
 8002876:	d0f0      	beq.n	800285a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	2380      	movs	r3, #128	; 0x80
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	429a      	cmp	r2, r3
 8002882:	d107      	bne.n	8002894 <HAL_RCC_OscConfig+0x4d0>
 8002884:	4b71      	ldr	r3, [pc, #452]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002886:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002888:	4b70      	ldr	r3, [pc, #448]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 800288a:	2180      	movs	r1, #128	; 0x80
 800288c:	0049      	lsls	r1, r1, #1
 800288e:	430a      	orrs	r2, r1
 8002890:	651a      	str	r2, [r3, #80]	; 0x50
 8002892:	e031      	b.n	80028f8 <HAL_RCC_OscConfig+0x534>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d10c      	bne.n	80028b6 <HAL_RCC_OscConfig+0x4f2>
 800289c:	4b6b      	ldr	r3, [pc, #428]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 800289e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028a0:	4b6a      	ldr	r3, [pc, #424]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028a2:	496c      	ldr	r1, [pc, #432]	; (8002a54 <HAL_RCC_OscConfig+0x690>)
 80028a4:	400a      	ands	r2, r1
 80028a6:	651a      	str	r2, [r3, #80]	; 0x50
 80028a8:	4b68      	ldr	r3, [pc, #416]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028ac:	4b67      	ldr	r3, [pc, #412]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028ae:	496b      	ldr	r1, [pc, #428]	; (8002a5c <HAL_RCC_OscConfig+0x698>)
 80028b0:	400a      	ands	r2, r1
 80028b2:	651a      	str	r2, [r3, #80]	; 0x50
 80028b4:	e020      	b.n	80028f8 <HAL_RCC_OscConfig+0x534>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	689a      	ldr	r2, [r3, #8]
 80028ba:	23a0      	movs	r3, #160	; 0xa0
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	429a      	cmp	r2, r3
 80028c0:	d10e      	bne.n	80028e0 <HAL_RCC_OscConfig+0x51c>
 80028c2:	4b62      	ldr	r3, [pc, #392]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028c6:	4b61      	ldr	r3, [pc, #388]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028c8:	2180      	movs	r1, #128	; 0x80
 80028ca:	00c9      	lsls	r1, r1, #3
 80028cc:	430a      	orrs	r2, r1
 80028ce:	651a      	str	r2, [r3, #80]	; 0x50
 80028d0:	4b5e      	ldr	r3, [pc, #376]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028d4:	4b5d      	ldr	r3, [pc, #372]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028d6:	2180      	movs	r1, #128	; 0x80
 80028d8:	0049      	lsls	r1, r1, #1
 80028da:	430a      	orrs	r2, r1
 80028dc:	651a      	str	r2, [r3, #80]	; 0x50
 80028de:	e00b      	b.n	80028f8 <HAL_RCC_OscConfig+0x534>
 80028e0:	4b5a      	ldr	r3, [pc, #360]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028e4:	4b59      	ldr	r3, [pc, #356]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028e6:	495b      	ldr	r1, [pc, #364]	; (8002a54 <HAL_RCC_OscConfig+0x690>)
 80028e8:	400a      	ands	r2, r1
 80028ea:	651a      	str	r2, [r3, #80]	; 0x50
 80028ec:	4b57      	ldr	r3, [pc, #348]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028f0:	4b56      	ldr	r3, [pc, #344]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80028f2:	495a      	ldr	r1, [pc, #360]	; (8002a5c <HAL_RCC_OscConfig+0x698>)
 80028f4:	400a      	ands	r2, r1
 80028f6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d015      	beq.n	800292c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002900:	f7ff fa62 	bl	8001dc8 <HAL_GetTick>
 8002904:	0003      	movs	r3, r0
 8002906:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002908:	e009      	b.n	800291e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800290a:	f7ff fa5d 	bl	8001dc8 <HAL_GetTick>
 800290e:	0002      	movs	r2, r0
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	4a52      	ldr	r2, [pc, #328]	; (8002a60 <HAL_RCC_OscConfig+0x69c>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e11b      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800291e:	4b4b      	ldr	r3, [pc, #300]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002920:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002922:	2380      	movs	r3, #128	; 0x80
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4013      	ands	r3, r2
 8002928:	d0ef      	beq.n	800290a <HAL_RCC_OscConfig+0x546>
 800292a:	e014      	b.n	8002956 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292c:	f7ff fa4c 	bl	8001dc8 <HAL_GetTick>
 8002930:	0003      	movs	r3, r0
 8002932:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002934:	e009      	b.n	800294a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002936:	f7ff fa47 	bl	8001dc8 <HAL_GetTick>
 800293a:	0002      	movs	r2, r0
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	4a47      	ldr	r2, [pc, #284]	; (8002a60 <HAL_RCC_OscConfig+0x69c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e105      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800294a:	4b40      	ldr	r3, [pc, #256]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 800294c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800294e:	2380      	movs	r3, #128	; 0x80
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	4013      	ands	r3, r2
 8002954:	d1ef      	bne.n	8002936 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002956:	2323      	movs	r3, #35	; 0x23
 8002958:	18fb      	adds	r3, r7, r3
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d105      	bne.n	800296c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002960:	4b3a      	ldr	r3, [pc, #232]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002962:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002964:	4b39      	ldr	r3, [pc, #228]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002966:	493f      	ldr	r1, [pc, #252]	; (8002a64 <HAL_RCC_OscConfig+0x6a0>)
 8002968:	400a      	ands	r2, r1
 800296a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2220      	movs	r2, #32
 8002972:	4013      	ands	r3, r2
 8002974:	d049      	beq.n	8002a0a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d026      	beq.n	80029cc <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800297e:	4b33      	ldr	r3, [pc, #204]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	4b32      	ldr	r3, [pc, #200]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002984:	2101      	movs	r1, #1
 8002986:	430a      	orrs	r2, r1
 8002988:	609a      	str	r2, [r3, #8]
 800298a:	4b30      	ldr	r3, [pc, #192]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 800298c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800298e:	4b2f      	ldr	r3, [pc, #188]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002990:	2101      	movs	r1, #1
 8002992:	430a      	orrs	r2, r1
 8002994:	635a      	str	r2, [r3, #52]	; 0x34
 8002996:	4b34      	ldr	r3, [pc, #208]	; (8002a68 <HAL_RCC_OscConfig+0x6a4>)
 8002998:	6a1a      	ldr	r2, [r3, #32]
 800299a:	4b33      	ldr	r3, [pc, #204]	; (8002a68 <HAL_RCC_OscConfig+0x6a4>)
 800299c:	2180      	movs	r1, #128	; 0x80
 800299e:	0189      	lsls	r1, r1, #6
 80029a0:	430a      	orrs	r2, r1
 80029a2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a4:	f7ff fa10 	bl	8001dc8 <HAL_GetTick>
 80029a8:	0003      	movs	r3, r0
 80029aa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029ae:	f7ff fa0b 	bl	8001dc8 <HAL_GetTick>
 80029b2:	0002      	movs	r2, r0
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e0ca      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80029c0:	4b22      	ldr	r3, [pc, #136]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	2202      	movs	r2, #2
 80029c6:	4013      	ands	r3, r2
 80029c8:	d0f1      	beq.n	80029ae <HAL_RCC_OscConfig+0x5ea>
 80029ca:	e01e      	b.n	8002a0a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80029cc:	4b1f      	ldr	r3, [pc, #124]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	4b1e      	ldr	r3, [pc, #120]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 80029d2:	2101      	movs	r1, #1
 80029d4:	438a      	bics	r2, r1
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	4b23      	ldr	r3, [pc, #140]	; (8002a68 <HAL_RCC_OscConfig+0x6a4>)
 80029da:	6a1a      	ldr	r2, [r3, #32]
 80029dc:	4b22      	ldr	r3, [pc, #136]	; (8002a68 <HAL_RCC_OscConfig+0x6a4>)
 80029de:	4923      	ldr	r1, [pc, #140]	; (8002a6c <HAL_RCC_OscConfig+0x6a8>)
 80029e0:	400a      	ands	r2, r1
 80029e2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e4:	f7ff f9f0 	bl	8001dc8 <HAL_GetTick>
 80029e8:	0003      	movs	r3, r0
 80029ea:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80029ec:	e008      	b.n	8002a00 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029ee:	f7ff f9eb 	bl	8001dc8 <HAL_GetTick>
 80029f2:	0002      	movs	r2, r0
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e0aa      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a00:	4b12      	ldr	r3, [pc, #72]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	2202      	movs	r2, #2
 8002a06:	4013      	ands	r3, r2
 8002a08:	d1f1      	bne.n	80029ee <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d100      	bne.n	8002a14 <HAL_RCC_OscConfig+0x650>
 8002a12:	e09f      	b.n	8002b54 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	2b0c      	cmp	r3, #12
 8002a18:	d100      	bne.n	8002a1c <HAL_RCC_OscConfig+0x658>
 8002a1a:	e078      	b.n	8002b0e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d159      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a24:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <HAL_RCC_OscConfig+0x688>)
 8002a2a:	4911      	ldr	r1, [pc, #68]	; (8002a70 <HAL_RCC_OscConfig+0x6ac>)
 8002a2c:	400a      	ands	r2, r1
 8002a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a30:	f7ff f9ca 	bl	8001dc8 <HAL_GetTick>
 8002a34:	0003      	movs	r3, r0
 8002a36:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002a38:	e01c      	b.n	8002a74 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a3a:	f7ff f9c5 	bl	8001dc8 <HAL_GetTick>
 8002a3e:	0002      	movs	r2, r0
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d915      	bls.n	8002a74 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e084      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	ffff1fff 	.word	0xffff1fff
 8002a54:	fffffeff 	.word	0xfffffeff
 8002a58:	40007000 	.word	0x40007000
 8002a5c:	fffffbff 	.word	0xfffffbff
 8002a60:	00001388 	.word	0x00001388
 8002a64:	efffffff 	.word	0xefffffff
 8002a68:	40010000 	.word	0x40010000
 8002a6c:	ffffdfff 	.word	0xffffdfff
 8002a70:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002a74:	4b3a      	ldr	r3, [pc, #232]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	2380      	movs	r3, #128	; 0x80
 8002a7a:	049b      	lsls	r3, r3, #18
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	d1dc      	bne.n	8002a3a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a80:	4b37      	ldr	r3, [pc, #220]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	4a37      	ldr	r2, [pc, #220]	; (8002b64 <HAL_RCC_OscConfig+0x7a0>)
 8002a86:	4013      	ands	r3, r2
 8002a88:	0019      	movs	r1, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a98:	431a      	orrs	r2, r3
 8002a9a:	4b31      	ldr	r3, [pc, #196]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aa0:	4b2f      	ldr	r3, [pc, #188]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4b2e      	ldr	r3, [pc, #184]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002aa6:	2180      	movs	r1, #128	; 0x80
 8002aa8:	0449      	lsls	r1, r1, #17
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aae:	f7ff f98b 	bl	8001dc8 <HAL_GetTick>
 8002ab2:	0003      	movs	r3, r0
 8002ab4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ab8:	f7ff f986 	bl	8001dc8 <HAL_GetTick>
 8002abc:	0002      	movs	r2, r0
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e045      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002aca:	4b25      	ldr	r3, [pc, #148]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	2380      	movs	r3, #128	; 0x80
 8002ad0:	049b      	lsls	r3, r3, #18
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d0f0      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x6f4>
 8002ad6:	e03d      	b.n	8002b54 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ad8:	4b21      	ldr	r3, [pc, #132]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	4b20      	ldr	r3, [pc, #128]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002ade:	4922      	ldr	r1, [pc, #136]	; (8002b68 <HAL_RCC_OscConfig+0x7a4>)
 8002ae0:	400a      	ands	r2, r1
 8002ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae4:	f7ff f970 	bl	8001dc8 <HAL_GetTick>
 8002ae8:	0003      	movs	r3, r0
 8002aea:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002aec:	e008      	b.n	8002b00 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aee:	f7ff f96b 	bl	8001dc8 <HAL_GetTick>
 8002af2:	0002      	movs	r2, r0
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d901      	bls.n	8002b00 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e02a      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002b00:	4b17      	ldr	r3, [pc, #92]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	2380      	movs	r3, #128	; 0x80
 8002b06:	049b      	lsls	r3, r3, #18
 8002b08:	4013      	ands	r3, r2
 8002b0a:	d1f0      	bne.n	8002aee <HAL_RCC_OscConfig+0x72a>
 8002b0c:	e022      	b.n	8002b54 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d101      	bne.n	8002b1a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e01d      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b1a:	4b11      	ldr	r3, [pc, #68]	; (8002b60 <HAL_RCC_OscConfig+0x79c>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	2380      	movs	r3, #128	; 0x80
 8002b24:	025b      	lsls	r3, r3, #9
 8002b26:	401a      	ands	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d10f      	bne.n	8002b50 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	23f0      	movs	r3, #240	; 0xf0
 8002b34:	039b      	lsls	r3, r3, #14
 8002b36:	401a      	ands	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d107      	bne.n	8002b50 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	23c0      	movs	r3, #192	; 0xc0
 8002b44:	041b      	lsls	r3, r3, #16
 8002b46:	401a      	ands	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d001      	beq.n	8002b54 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	0018      	movs	r0, r3
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	b00a      	add	sp, #40	; 0x28
 8002b5c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	40021000 	.word	0x40021000
 8002b64:	ff02ffff 	.word	0xff02ffff
 8002b68:	feffffff 	.word	0xfeffffff

08002b6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b6c:	b5b0      	push	{r4, r5, r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d101      	bne.n	8002b80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e128      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b80:	4b96      	ldr	r3, [pc, #600]	; (8002ddc <HAL_RCC_ClockConfig+0x270>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2201      	movs	r2, #1
 8002b86:	4013      	ands	r3, r2
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d91e      	bls.n	8002bcc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8e:	4b93      	ldr	r3, [pc, #588]	; (8002ddc <HAL_RCC_ClockConfig+0x270>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2201      	movs	r2, #1
 8002b94:	4393      	bics	r3, r2
 8002b96:	0019      	movs	r1, r3
 8002b98:	4b90      	ldr	r3, [pc, #576]	; (8002ddc <HAL_RCC_ClockConfig+0x270>)
 8002b9a:	683a      	ldr	r2, [r7, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ba0:	f7ff f912 	bl	8001dc8 <HAL_GetTick>
 8002ba4:	0003      	movs	r3, r0
 8002ba6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ba8:	e009      	b.n	8002bbe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002baa:	f7ff f90d 	bl	8001dc8 <HAL_GetTick>
 8002bae:	0002      	movs	r2, r0
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	4a8a      	ldr	r2, [pc, #552]	; (8002de0 <HAL_RCC_ClockConfig+0x274>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e109      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bbe:	4b87      	ldr	r3, [pc, #540]	; (8002ddc <HAL_RCC_ClockConfig+0x270>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d1ee      	bne.n	8002baa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d009      	beq.n	8002bea <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bd6:	4b83      	ldr	r3, [pc, #524]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	22f0      	movs	r2, #240	; 0xf0
 8002bdc:	4393      	bics	r3, r2
 8002bde:	0019      	movs	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	4b7f      	ldr	r3, [pc, #508]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002be6:	430a      	orrs	r2, r1
 8002be8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	d100      	bne.n	8002bf6 <HAL_RCC_ClockConfig+0x8a>
 8002bf4:	e089      	b.n	8002d0a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d107      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bfe:	4b79      	ldr	r3, [pc, #484]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	2380      	movs	r3, #128	; 0x80
 8002c04:	029b      	lsls	r3, r3, #10
 8002c06:	4013      	ands	r3, r2
 8002c08:	d120      	bne.n	8002c4c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e0e1      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d107      	bne.n	8002c26 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c16:	4b73      	ldr	r3, [pc, #460]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	2380      	movs	r3, #128	; 0x80
 8002c1c:	049b      	lsls	r3, r3, #18
 8002c1e:	4013      	ands	r3, r2
 8002c20:	d114      	bne.n	8002c4c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e0d5      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d106      	bne.n	8002c3c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c2e:	4b6d      	ldr	r3, [pc, #436]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2204      	movs	r2, #4
 8002c34:	4013      	ands	r3, r2
 8002c36:	d109      	bne.n	8002c4c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e0ca      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c3c:	4b69      	ldr	r3, [pc, #420]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	4013      	ands	r3, r2
 8002c46:	d101      	bne.n	8002c4c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e0c2      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c4c:	4b65      	ldr	r3, [pc, #404]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	2203      	movs	r2, #3
 8002c52:	4393      	bics	r3, r2
 8002c54:	0019      	movs	r1, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	4b62      	ldr	r3, [pc, #392]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c60:	f7ff f8b2 	bl	8001dc8 <HAL_GetTick>
 8002c64:	0003      	movs	r3, r0
 8002c66:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d111      	bne.n	8002c94 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c70:	e009      	b.n	8002c86 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c72:	f7ff f8a9 	bl	8001dc8 <HAL_GetTick>
 8002c76:	0002      	movs	r2, r0
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	4a58      	ldr	r2, [pc, #352]	; (8002de0 <HAL_RCC_ClockConfig+0x274>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e0a5      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c86:	4b57      	ldr	r3, [pc, #348]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	220c      	movs	r2, #12
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2b08      	cmp	r3, #8
 8002c90:	d1ef      	bne.n	8002c72 <HAL_RCC_ClockConfig+0x106>
 8002c92:	e03a      	b.n	8002d0a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b03      	cmp	r3, #3
 8002c9a:	d111      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c9c:	e009      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c9e:	f7ff f893 	bl	8001dc8 <HAL_GetTick>
 8002ca2:	0002      	movs	r2, r0
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	4a4d      	ldr	r2, [pc, #308]	; (8002de0 <HAL_RCC_ClockConfig+0x274>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e08f      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cb2:	4b4c      	ldr	r3, [pc, #304]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	220c      	movs	r2, #12
 8002cb8:	4013      	ands	r3, r2
 8002cba:	2b0c      	cmp	r3, #12
 8002cbc:	d1ef      	bne.n	8002c9e <HAL_RCC_ClockConfig+0x132>
 8002cbe:	e024      	b.n	8002d0a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d11b      	bne.n	8002d00 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cc8:	e009      	b.n	8002cde <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cca:	f7ff f87d 	bl	8001dc8 <HAL_GetTick>
 8002cce:	0002      	movs	r2, r0
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	4a42      	ldr	r2, [pc, #264]	; (8002de0 <HAL_RCC_ClockConfig+0x274>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e079      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cde:	4b41      	ldr	r3, [pc, #260]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	220c      	movs	r2, #12
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d1ef      	bne.n	8002cca <HAL_RCC_ClockConfig+0x15e>
 8002cea:	e00e      	b.n	8002d0a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cec:	f7ff f86c 	bl	8001dc8 <HAL_GetTick>
 8002cf0:	0002      	movs	r2, r0
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	4a3a      	ldr	r2, [pc, #232]	; (8002de0 <HAL_RCC_ClockConfig+0x274>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d901      	bls.n	8002d00 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e068      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d00:	4b38      	ldr	r3, [pc, #224]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	220c      	movs	r2, #12
 8002d06:	4013      	ands	r3, r2
 8002d08:	d1f0      	bne.n	8002cec <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d0a:	4b34      	ldr	r3, [pc, #208]	; (8002ddc <HAL_RCC_ClockConfig+0x270>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	4013      	ands	r3, r2
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d21e      	bcs.n	8002d56 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d18:	4b30      	ldr	r3, [pc, #192]	; (8002ddc <HAL_RCC_ClockConfig+0x270>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	4393      	bics	r3, r2
 8002d20:	0019      	movs	r1, r3
 8002d22:	4b2e      	ldr	r3, [pc, #184]	; (8002ddc <HAL_RCC_ClockConfig+0x270>)
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	430a      	orrs	r2, r1
 8002d28:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d2a:	f7ff f84d 	bl	8001dc8 <HAL_GetTick>
 8002d2e:	0003      	movs	r3, r0
 8002d30:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d32:	e009      	b.n	8002d48 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d34:	f7ff f848 	bl	8001dc8 <HAL_GetTick>
 8002d38:	0002      	movs	r2, r0
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	4a28      	ldr	r2, [pc, #160]	; (8002de0 <HAL_RCC_ClockConfig+0x274>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e044      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d48:	4b24      	ldr	r3, [pc, #144]	; (8002ddc <HAL_RCC_ClockConfig+0x270>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	4013      	ands	r3, r2
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d1ee      	bne.n	8002d34 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2204      	movs	r2, #4
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d009      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d60:	4b20      	ldr	r3, [pc, #128]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	4a20      	ldr	r2, [pc, #128]	; (8002de8 <HAL_RCC_ClockConfig+0x27c>)
 8002d66:	4013      	ands	r3, r2
 8002d68:	0019      	movs	r1, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68da      	ldr	r2, [r3, #12]
 8002d6e:	4b1d      	ldr	r3, [pc, #116]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002d70:	430a      	orrs	r2, r1
 8002d72:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2208      	movs	r2, #8
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	d00a      	beq.n	8002d94 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d7e:	4b19      	ldr	r3, [pc, #100]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	4a1a      	ldr	r2, [pc, #104]	; (8002dec <HAL_RCC_ClockConfig+0x280>)
 8002d84:	4013      	ands	r3, r2
 8002d86:	0019      	movs	r1, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	00da      	lsls	r2, r3, #3
 8002d8e:	4b15      	ldr	r3, [pc, #84]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002d90:	430a      	orrs	r2, r1
 8002d92:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d94:	f000 f832 	bl	8002dfc <HAL_RCC_GetSysClockFreq>
 8002d98:	0001      	movs	r1, r0
 8002d9a:	4b12      	ldr	r3, [pc, #72]	; (8002de4 <HAL_RCC_ClockConfig+0x278>)
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	091b      	lsrs	r3, r3, #4
 8002da0:	220f      	movs	r2, #15
 8002da2:	4013      	ands	r3, r2
 8002da4:	4a12      	ldr	r2, [pc, #72]	; (8002df0 <HAL_RCC_ClockConfig+0x284>)
 8002da6:	5cd3      	ldrb	r3, [r2, r3]
 8002da8:	000a      	movs	r2, r1
 8002daa:	40da      	lsrs	r2, r3
 8002dac:	4b11      	ldr	r3, [pc, #68]	; (8002df4 <HAL_RCC_ClockConfig+0x288>)
 8002dae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002db0:	4b11      	ldr	r3, [pc, #68]	; (8002df8 <HAL_RCC_ClockConfig+0x28c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	250b      	movs	r5, #11
 8002db6:	197c      	adds	r4, r7, r5
 8002db8:	0018      	movs	r0, r3
 8002dba:	f7fe fe2d 	bl	8001a18 <HAL_InitTick>
 8002dbe:	0003      	movs	r3, r0
 8002dc0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002dc2:	197b      	adds	r3, r7, r5
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d002      	beq.n	8002dd0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002dca:	197b      	adds	r3, r7, r5
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	e000      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	b004      	add	sp, #16
 8002dd8:	bdb0      	pop	{r4, r5, r7, pc}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	40022000 	.word	0x40022000
 8002de0:	00001388 	.word	0x00001388
 8002de4:	40021000 	.word	0x40021000
 8002de8:	fffff8ff 	.word	0xfffff8ff
 8002dec:	ffffc7ff 	.word	0xffffc7ff
 8002df0:	08008910 	.word	0x08008910
 8002df4:	20000244 	.word	0x20000244
 8002df8:	20000248 	.word	0x20000248

08002dfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dfc:	b5b0      	push	{r4, r5, r7, lr}
 8002dfe:	b08e      	sub	sp, #56	; 0x38
 8002e00:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002e02:	4b4c      	ldr	r3, [pc, #304]	; (8002f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e0a:	230c      	movs	r3, #12
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	2b0c      	cmp	r3, #12
 8002e10:	d014      	beq.n	8002e3c <HAL_RCC_GetSysClockFreq+0x40>
 8002e12:	d900      	bls.n	8002e16 <HAL_RCC_GetSysClockFreq+0x1a>
 8002e14:	e07b      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0x112>
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	d002      	beq.n	8002e20 <HAL_RCC_GetSysClockFreq+0x24>
 8002e1a:	2b08      	cmp	r3, #8
 8002e1c:	d00b      	beq.n	8002e36 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e1e:	e076      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002e20:	4b44      	ldr	r3, [pc, #272]	; (8002f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	2210      	movs	r2, #16
 8002e26:	4013      	ands	r3, r2
 8002e28:	d002      	beq.n	8002e30 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002e2a:	4b43      	ldr	r3, [pc, #268]	; (8002f38 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002e2c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002e2e:	e07c      	b.n	8002f2a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002e30:	4b42      	ldr	r3, [pc, #264]	; (8002f3c <HAL_RCC_GetSysClockFreq+0x140>)
 8002e32:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e34:	e079      	b.n	8002f2a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e36:	4b42      	ldr	r3, [pc, #264]	; (8002f40 <HAL_RCC_GetSysClockFreq+0x144>)
 8002e38:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e3a:	e076      	b.n	8002f2a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e3e:	0c9a      	lsrs	r2, r3, #18
 8002e40:	230f      	movs	r3, #15
 8002e42:	401a      	ands	r2, r3
 8002e44:	4b3f      	ldr	r3, [pc, #252]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x148>)
 8002e46:	5c9b      	ldrb	r3, [r3, r2]
 8002e48:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e4c:	0d9a      	lsrs	r2, r3, #22
 8002e4e:	2303      	movs	r3, #3
 8002e50:	4013      	ands	r3, r2
 8002e52:	3301      	adds	r3, #1
 8002e54:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e56:	4b37      	ldr	r3, [pc, #220]	; (8002f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8002e58:	68da      	ldr	r2, [r3, #12]
 8002e5a:	2380      	movs	r3, #128	; 0x80
 8002e5c:	025b      	lsls	r3, r3, #9
 8002e5e:	4013      	ands	r3, r2
 8002e60:	d01a      	beq.n	8002e98 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e64:	61bb      	str	r3, [r7, #24]
 8002e66:	2300      	movs	r3, #0
 8002e68:	61fb      	str	r3, [r7, #28]
 8002e6a:	4a35      	ldr	r2, [pc, #212]	; (8002f40 <HAL_RCC_GetSysClockFreq+0x144>)
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	69b8      	ldr	r0, [r7, #24]
 8002e70:	69f9      	ldr	r1, [r7, #28]
 8002e72:	f7fd f9fd 	bl	8000270 <__aeabi_lmul>
 8002e76:	0002      	movs	r2, r0
 8002e78:	000b      	movs	r3, r1
 8002e7a:	0010      	movs	r0, r2
 8002e7c:	0019      	movs	r1, r3
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	2300      	movs	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	f7fd f9d1 	bl	8000230 <__aeabi_uldivmod>
 8002e8e:	0002      	movs	r2, r0
 8002e90:	000b      	movs	r3, r1
 8002e92:	0013      	movs	r3, r2
 8002e94:	637b      	str	r3, [r7, #52]	; 0x34
 8002e96:	e037      	b.n	8002f08 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002e98:	4b26      	ldr	r3, [pc, #152]	; (8002f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2210      	movs	r2, #16
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	d01a      	beq.n	8002ed8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea4:	60bb      	str	r3, [r7, #8]
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	4a23      	ldr	r2, [pc, #140]	; (8002f38 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002eac:	2300      	movs	r3, #0
 8002eae:	68b8      	ldr	r0, [r7, #8]
 8002eb0:	68f9      	ldr	r1, [r7, #12]
 8002eb2:	f7fd f9dd 	bl	8000270 <__aeabi_lmul>
 8002eb6:	0002      	movs	r2, r0
 8002eb8:	000b      	movs	r3, r1
 8002eba:	0010      	movs	r0, r2
 8002ebc:	0019      	movs	r1, r3
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	603b      	str	r3, [r7, #0]
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	607b      	str	r3, [r7, #4]
 8002ec6:	683a      	ldr	r2, [r7, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f7fd f9b1 	bl	8000230 <__aeabi_uldivmod>
 8002ece:	0002      	movs	r2, r0
 8002ed0:	000b      	movs	r3, r1
 8002ed2:	0013      	movs	r3, r2
 8002ed4:	637b      	str	r3, [r7, #52]	; 0x34
 8002ed6:	e017      	b.n	8002f08 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eda:	0018      	movs	r0, r3
 8002edc:	2300      	movs	r3, #0
 8002ede:	0019      	movs	r1, r3
 8002ee0:	4a16      	ldr	r2, [pc, #88]	; (8002f3c <HAL_RCC_GetSysClockFreq+0x140>)
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	f7fd f9c4 	bl	8000270 <__aeabi_lmul>
 8002ee8:	0002      	movs	r2, r0
 8002eea:	000b      	movs	r3, r1
 8002eec:	0010      	movs	r0, r2
 8002eee:	0019      	movs	r1, r3
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef2:	001c      	movs	r4, r3
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	001d      	movs	r5, r3
 8002ef8:	0022      	movs	r2, r4
 8002efa:	002b      	movs	r3, r5
 8002efc:	f7fd f998 	bl	8000230 <__aeabi_uldivmod>
 8002f00:	0002      	movs	r2, r0
 8002f02:	000b      	movs	r3, r1
 8002f04:	0013      	movs	r3, r2
 8002f06:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f0a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f0c:	e00d      	b.n	8002f2a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002f0e:	4b09      	ldr	r3, [pc, #36]	; (8002f34 <HAL_RCC_GetSysClockFreq+0x138>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	0b5b      	lsrs	r3, r3, #13
 8002f14:	2207      	movs	r2, #7
 8002f16:	4013      	ands	r3, r2
 8002f18:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f1a:	6a3b      	ldr	r3, [r7, #32]
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	2280      	movs	r2, #128	; 0x80
 8002f20:	0212      	lsls	r2, r2, #8
 8002f22:	409a      	lsls	r2, r3
 8002f24:	0013      	movs	r3, r2
 8002f26:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f28:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	b00e      	add	sp, #56	; 0x38
 8002f32:	bdb0      	pop	{r4, r5, r7, pc}
 8002f34:	40021000 	.word	0x40021000
 8002f38:	003d0900 	.word	0x003d0900
 8002f3c:	00f42400 	.word	0x00f42400
 8002f40:	007a1200 	.word	0x007a1200
 8002f44:	08008928 	.word	0x08008928

08002f48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f4c:	4b02      	ldr	r3, [pc, #8]	; (8002f58 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
}
 8002f50:	0018      	movs	r0, r3
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	20000244 	.word	0x20000244

08002f5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f60:	f7ff fff2 	bl	8002f48 <HAL_RCC_GetHCLKFreq>
 8002f64:	0001      	movs	r1, r0
 8002f66:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	0a1b      	lsrs	r3, r3, #8
 8002f6c:	2207      	movs	r2, #7
 8002f6e:	4013      	ands	r3, r2
 8002f70:	4a04      	ldr	r2, [pc, #16]	; (8002f84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f72:	5cd3      	ldrb	r3, [r2, r3]
 8002f74:	40d9      	lsrs	r1, r3
 8002f76:	000b      	movs	r3, r1
}
 8002f78:	0018      	movs	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	40021000 	.word	0x40021000
 8002f84:	08008920 	.word	0x08008920

08002f88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f8c:	f7ff ffdc 	bl	8002f48 <HAL_RCC_GetHCLKFreq>
 8002f90:	0001      	movs	r1, r0
 8002f92:	4b06      	ldr	r3, [pc, #24]	; (8002fac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	0adb      	lsrs	r3, r3, #11
 8002f98:	2207      	movs	r2, #7
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	4a04      	ldr	r2, [pc, #16]	; (8002fb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f9e:	5cd3      	ldrb	r3, [r2, r3]
 8002fa0:	40d9      	lsrs	r1, r3
 8002fa2:	000b      	movs	r3, r1
}
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	46c0      	nop			; (mov r8, r8)
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	08008920 	.word	0x08008920

08002fb4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	220f      	movs	r2, #15
 8002fc2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002fc4:	4b12      	ldr	r3, [pc, #72]	; (8003010 <HAL_RCC_GetClockConfig+0x5c>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	2203      	movs	r2, #3
 8002fca:	401a      	ands	r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002fd0:	4b0f      	ldr	r3, [pc, #60]	; (8003010 <HAL_RCC_GetClockConfig+0x5c>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	22f0      	movs	r2, #240	; 0xf0
 8002fd6:	401a      	ands	r2, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	; (8003010 <HAL_RCC_GetClockConfig+0x5c>)
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	23e0      	movs	r3, #224	; 0xe0
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	401a      	ands	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002fea:	4b09      	ldr	r3, [pc, #36]	; (8003010 <HAL_RCC_GetClockConfig+0x5c>)
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	08da      	lsrs	r2, r3, #3
 8002ff0:	23e0      	movs	r3, #224	; 0xe0
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	401a      	ands	r2, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002ffa:	4b06      	ldr	r3, [pc, #24]	; (8003014 <HAL_RCC_GetClockConfig+0x60>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2201      	movs	r2, #1
 8003000:	401a      	ands	r2, r3
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	601a      	str	r2, [r3, #0]
}
 8003006:	46c0      	nop			; (mov r8, r8)
 8003008:	46bd      	mov	sp, r7
 800300a:	b002      	add	sp, #8
 800300c:	bd80      	pop	{r7, pc}
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	40021000 	.word	0x40021000
 8003014:	40022000 	.word	0x40022000

08003018 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003020:	2017      	movs	r0, #23
 8003022:	183b      	adds	r3, r7, r0
 8003024:	2200      	movs	r2, #0
 8003026:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2220      	movs	r2, #32
 800302e:	4013      	ands	r3, r2
 8003030:	d100      	bne.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003032:	e0c2      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003034:	4b98      	ldr	r3, [pc, #608]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003036:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003038:	2380      	movs	r3, #128	; 0x80
 800303a:	055b      	lsls	r3, r3, #21
 800303c:	4013      	ands	r3, r2
 800303e:	d109      	bne.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003040:	4b95      	ldr	r3, [pc, #596]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003042:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003044:	4b94      	ldr	r3, [pc, #592]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003046:	2180      	movs	r1, #128	; 0x80
 8003048:	0549      	lsls	r1, r1, #21
 800304a:	430a      	orrs	r2, r1
 800304c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800304e:	183b      	adds	r3, r7, r0
 8003050:	2201      	movs	r2, #1
 8003052:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003054:	4b91      	ldr	r3, [pc, #580]	; (800329c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	2380      	movs	r3, #128	; 0x80
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	4013      	ands	r3, r2
 800305e:	d11a      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003060:	4b8e      	ldr	r3, [pc, #568]	; (800329c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	4b8d      	ldr	r3, [pc, #564]	; (800329c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003066:	2180      	movs	r1, #128	; 0x80
 8003068:	0049      	lsls	r1, r1, #1
 800306a:	430a      	orrs	r2, r1
 800306c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800306e:	f7fe feab 	bl	8001dc8 <HAL_GetTick>
 8003072:	0003      	movs	r3, r0
 8003074:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003076:	e008      	b.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003078:	f7fe fea6 	bl	8001dc8 <HAL_GetTick>
 800307c:	0002      	movs	r2, r0
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b64      	cmp	r3, #100	; 0x64
 8003084:	d901      	bls.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e102      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x278>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800308a:	4b84      	ldr	r3, [pc, #528]	; (800329c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	2380      	movs	r3, #128	; 0x80
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	4013      	ands	r3, r2
 8003094:	d0f0      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003096:	4b80      	ldr	r3, [pc, #512]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	23c0      	movs	r3, #192	; 0xc0
 800309c:	039b      	lsls	r3, r3, #14
 800309e:	4013      	ands	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	23c0      	movs	r3, #192	; 0xc0
 80030a8:	039b      	lsls	r3, r3, #14
 80030aa:	4013      	ands	r3, r2
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d013      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	23c0      	movs	r3, #192	; 0xc0
 80030b8:	029b      	lsls	r3, r3, #10
 80030ba:	401a      	ands	r2, r3
 80030bc:	23c0      	movs	r3, #192	; 0xc0
 80030be:	029b      	lsls	r3, r3, #10
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d10a      	bne.n	80030da <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80030c4:	4b74      	ldr	r3, [pc, #464]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	2380      	movs	r3, #128	; 0x80
 80030ca:	029b      	lsls	r3, r3, #10
 80030cc:	401a      	ands	r2, r3
 80030ce:	2380      	movs	r3, #128	; 0x80
 80030d0:	029b      	lsls	r3, r3, #10
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d101      	bne.n	80030da <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e0da      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x278>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80030da:	4b6f      	ldr	r3, [pc, #444]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80030dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80030de:	23c0      	movs	r3, #192	; 0xc0
 80030e0:	029b      	lsls	r3, r3, #10
 80030e2:	4013      	ands	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d03b      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	23c0      	movs	r3, #192	; 0xc0
 80030f2:	029b      	lsls	r3, r3, #10
 80030f4:	4013      	ands	r3, r2
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d033      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2220      	movs	r2, #32
 8003102:	4013      	ands	r3, r2
 8003104:	d02e      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003106:	4b64      	ldr	r3, [pc, #400]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800310a:	4a65      	ldr	r2, [pc, #404]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800310c:	4013      	ands	r3, r2
 800310e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003110:	4b61      	ldr	r3, [pc, #388]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003112:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003114:	4b60      	ldr	r3, [pc, #384]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003116:	2180      	movs	r1, #128	; 0x80
 8003118:	0309      	lsls	r1, r1, #12
 800311a:	430a      	orrs	r2, r1
 800311c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800311e:	4b5e      	ldr	r3, [pc, #376]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003120:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003122:	4b5d      	ldr	r3, [pc, #372]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003124:	495f      	ldr	r1, [pc, #380]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003126:	400a      	ands	r2, r1
 8003128:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800312a:	4b5b      	ldr	r3, [pc, #364]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	2380      	movs	r3, #128	; 0x80
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	4013      	ands	r3, r2
 8003138:	d014      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313a:	f7fe fe45 	bl	8001dc8 <HAL_GetTick>
 800313e:	0003      	movs	r3, r0
 8003140:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003142:	e009      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003144:	f7fe fe40 	bl	8001dc8 <HAL_GetTick>
 8003148:	0002      	movs	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	4a56      	ldr	r2, [pc, #344]	; (80032a8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d901      	bls.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e09b      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x278>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003158:	4b4f      	ldr	r3, [pc, #316]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800315a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800315c:	2380      	movs	r3, #128	; 0x80
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	4013      	ands	r3, r2
 8003162:	d0ef      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	23c0      	movs	r3, #192	; 0xc0
 800316a:	029b      	lsls	r3, r3, #10
 800316c:	401a      	ands	r2, r3
 800316e:	23c0      	movs	r3, #192	; 0xc0
 8003170:	029b      	lsls	r3, r3, #10
 8003172:	429a      	cmp	r2, r3
 8003174:	d10c      	bne.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003176:	4b48      	ldr	r3, [pc, #288]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a4c      	ldr	r2, [pc, #304]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800317c:	4013      	ands	r3, r2
 800317e:	0019      	movs	r1, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	23c0      	movs	r3, #192	; 0xc0
 8003186:	039b      	lsls	r3, r3, #14
 8003188:	401a      	ands	r2, r3
 800318a:	4b43      	ldr	r3, [pc, #268]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800318c:	430a      	orrs	r2, r1
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	4b41      	ldr	r3, [pc, #260]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003192:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685a      	ldr	r2, [r3, #4]
 8003198:	23c0      	movs	r3, #192	; 0xc0
 800319a:	029b      	lsls	r3, r3, #10
 800319c:	401a      	ands	r2, r3
 800319e:	4b3e      	ldr	r3, [pc, #248]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031a0:	430a      	orrs	r2, r1
 80031a2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031a4:	2317      	movs	r3, #23
 80031a6:	18fb      	adds	r3, r7, r3
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d105      	bne.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ae:	4b3a      	ldr	r3, [pc, #232]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031b2:	4b39      	ldr	r3, [pc, #228]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031b4:	493e      	ldr	r1, [pc, #248]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80031b6:	400a      	ands	r2, r1
 80031b8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2201      	movs	r2, #1
 80031c0:	4013      	ands	r3, r2
 80031c2:	d009      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031c4:	4b34      	ldr	r3, [pc, #208]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c8:	2203      	movs	r2, #3
 80031ca:	4393      	bics	r3, r2
 80031cc:	0019      	movs	r1, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	689a      	ldr	r2, [r3, #8]
 80031d2:	4b31      	ldr	r3, [pc, #196]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031d4:	430a      	orrs	r2, r1
 80031d6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2202      	movs	r2, #2
 80031de:	4013      	ands	r3, r2
 80031e0:	d009      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031e2:	4b2d      	ldr	r3, [pc, #180]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031e6:	220c      	movs	r2, #12
 80031e8:	4393      	bics	r3, r2
 80031ea:	0019      	movs	r1, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68da      	ldr	r2, [r3, #12]
 80031f0:	4b29      	ldr	r3, [pc, #164]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031f2:	430a      	orrs	r2, r1
 80031f4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2204      	movs	r2, #4
 80031fc:	4013      	ands	r3, r2
 80031fe:	d009      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003200:	4b25      	ldr	r3, [pc, #148]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003204:	4a2b      	ldr	r2, [pc, #172]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003206:	4013      	ands	r3, r2
 8003208:	0019      	movs	r1, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	691a      	ldr	r2, [r3, #16]
 800320e:	4b22      	ldr	r3, [pc, #136]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003210:	430a      	orrs	r2, r1
 8003212:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2208      	movs	r2, #8
 800321a:	4013      	ands	r3, r2
 800321c:	d009      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800321e:	4b1e      	ldr	r3, [pc, #120]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003222:	4a25      	ldr	r2, [pc, #148]	; (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003224:	4013      	ands	r3, r2
 8003226:	0019      	movs	r1, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	695a      	ldr	r2, [r3, #20]
 800322c:	4b1a      	ldr	r3, [pc, #104]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800322e:	430a      	orrs	r2, r1
 8003230:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	2380      	movs	r3, #128	; 0x80
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	4013      	ands	r3, r2
 800323c:	d009      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800323e:	4b16      	ldr	r3, [pc, #88]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003242:	4a17      	ldr	r2, [pc, #92]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003244:	4013      	ands	r3, r2
 8003246:	0019      	movs	r1, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	699a      	ldr	r2, [r3, #24]
 800324c:	4b12      	ldr	r3, [pc, #72]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800324e:	430a      	orrs	r2, r1
 8003250:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2240      	movs	r2, #64	; 0x40
 8003258:	4013      	ands	r3, r2
 800325a:	d009      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800325c:	4b0e      	ldr	r3, [pc, #56]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800325e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003260:	4a16      	ldr	r2, [pc, #88]	; (80032bc <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003262:	4013      	ands	r3, r2
 8003264:	0019      	movs	r1, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a1a      	ldr	r2, [r3, #32]
 800326a:	4b0b      	ldr	r3, [pc, #44]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800326c:	430a      	orrs	r2, r1
 800326e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2280      	movs	r2, #128	; 0x80
 8003276:	4013      	ands	r3, r2
 8003278:	d009      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800327a:	4b07      	ldr	r3, [pc, #28]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800327c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800327e:	4a10      	ldr	r2, [pc, #64]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8003280:	4013      	ands	r3, r2
 8003282:	0019      	movs	r1, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	69da      	ldr	r2, [r3, #28]
 8003288:	4b03      	ldr	r3, [pc, #12]	; (8003298 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800328a:	430a      	orrs	r2, r1
 800328c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800328e:	2300      	movs	r3, #0
}
 8003290:	0018      	movs	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	b006      	add	sp, #24
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40021000 	.word	0x40021000
 800329c:	40007000 	.word	0x40007000
 80032a0:	fffcffff 	.word	0xfffcffff
 80032a4:	fff7ffff 	.word	0xfff7ffff
 80032a8:	00001388 	.word	0x00001388
 80032ac:	ffcfffff 	.word	0xffcfffff
 80032b0:	efffffff 	.word	0xefffffff
 80032b4:	fffff3ff 	.word	0xfffff3ff
 80032b8:	ffffcfff 	.word	0xffffcfff
 80032bc:	fbffffff 	.word	0xfbffffff
 80032c0:	fff3ffff 	.word	0xfff3ffff

080032c4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e08e      	b.n	80033f4 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2221      	movs	r2, #33	; 0x21
 80032da:	5c9b      	ldrb	r3, [r3, r2]
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d107      	bne.n	80032f2 <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2220      	movs	r2, #32
 80032e6:	2100      	movs	r1, #0
 80032e8:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7fe fb57 	bl	80019a0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2221      	movs	r2, #33	; 0x21
 80032f6:	2102      	movs	r1, #2
 80032f8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	22ca      	movs	r2, #202	; 0xca
 8003300:	625a      	str	r2, [r3, #36]	; 0x24
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2253      	movs	r2, #83	; 0x53
 8003308:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	0018      	movs	r0, r3
 800330e:	f000 fbb2 	bl	8003a76 <RTC_EnterInitMode>
 8003312:	1e03      	subs	r3, r0, #0
 8003314:	d009      	beq.n	800332a <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	22ff      	movs	r2, #255	; 0xff
 800331c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2221      	movs	r2, #33	; 0x21
 8003322:	2104      	movs	r1, #4
 8003324:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e064      	b.n	80033f4 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689a      	ldr	r2, [r3, #8]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4931      	ldr	r1, [pc, #196]	; (80033fc <HAL_RTC_Init+0x138>)
 8003336:	400a      	ands	r2, r1
 8003338:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6899      	ldr	r1, [r3, #8]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	431a      	orrs	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	68d2      	ldr	r2, [r2, #12]
 8003360:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6919      	ldr	r1, [r3, #16]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	041a      	lsls	r2, r3, #16
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68da      	ldr	r2, [r3, #12]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2180      	movs	r1, #128	; 0x80
 8003382:	438a      	bics	r2, r1
 8003384:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2103      	movs	r1, #3
 8003392:	438a      	bics	r2, r1
 8003394:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69da      	ldr	r2, [r3, #28]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	431a      	orrs	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	430a      	orrs	r2, r1
 80033ac:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	2220      	movs	r2, #32
 80033b6:	4013      	ands	r3, r2
 80033b8:	d113      	bne.n	80033e2 <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	0018      	movs	r0, r3
 80033be:	f000 fb33 	bl	8003a28 <HAL_RTC_WaitForSynchro>
 80033c2:	1e03      	subs	r3, r0, #0
 80033c4:	d00d      	beq.n	80033e2 <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	22ff      	movs	r2, #255	; 0xff
 80033cc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2221      	movs	r2, #33	; 0x21
 80033d2:	2104      	movs	r1, #4
 80033d4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2220      	movs	r2, #32
 80033da:	2100      	movs	r1, #0
 80033dc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e008      	b.n	80033f4 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	22ff      	movs	r2, #255	; 0xff
 80033e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2221      	movs	r2, #33	; 0x21
 80033ee:	2101      	movs	r1, #1
 80033f0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80033f2:	2300      	movs	r3, #0
  }
}
 80033f4:	0018      	movs	r0, r3
 80033f6:	46bd      	mov	sp, r7
 80033f8:	b002      	add	sp, #8
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	ff8fffbf 	.word	0xff8fffbf

08003400 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003400:	b590      	push	{r4, r7, lr}
 8003402:	b087      	sub	sp, #28
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2220      	movs	r2, #32
 8003410:	5c9b      	ldrb	r3, [r3, r2]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d101      	bne.n	800341a <HAL_RTC_SetTime+0x1a>
 8003416:	2302      	movs	r3, #2
 8003418:	e0ad      	b.n	8003576 <HAL_RTC_SetTime+0x176>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2220      	movs	r2, #32
 800341e:	2101      	movs	r1, #1
 8003420:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2221      	movs	r2, #33	; 0x21
 8003426:	2102      	movs	r1, #2
 8003428:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d125      	bne.n	800347c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	2240      	movs	r2, #64	; 0x40
 8003438:	4013      	ands	r3, r2
 800343a:	d102      	bne.n	8003442 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	2200      	movs	r2, #0
 8003440:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	0018      	movs	r0, r3
 8003448:	f000 fb3f 	bl	8003aca <RTC_ByteToBcd2>
 800344c:	0003      	movs	r3, r0
 800344e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	785b      	ldrb	r3, [r3, #1]
 8003454:	0018      	movs	r0, r3
 8003456:	f000 fb38 	bl	8003aca <RTC_ByteToBcd2>
 800345a:	0003      	movs	r3, r0
 800345c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800345e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	789b      	ldrb	r3, [r3, #2]
 8003464:	0018      	movs	r0, r3
 8003466:	f000 fb30 	bl	8003aca <RTC_ByteToBcd2>
 800346a:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800346c:	0022      	movs	r2, r4
 800346e:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	78db      	ldrb	r3, [r3, #3]
 8003474:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003476:	4313      	orrs	r3, r2
 8003478:	617b      	str	r3, [r7, #20]
 800347a:	e017      	b.n	80034ac <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2240      	movs	r2, #64	; 0x40
 8003484:	4013      	ands	r3, r2
 8003486:	d102      	bne.n	800348e <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2200      	movs	r2, #0
 800348c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	785b      	ldrb	r3, [r3, #1]
 8003498:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800349a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80034a0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	78db      	ldrb	r3, [r3, #3]
 80034a6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	22ca      	movs	r2, #202	; 0xca
 80034b2:	625a      	str	r2, [r3, #36]	; 0x24
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2253      	movs	r2, #83	; 0x53
 80034ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	0018      	movs	r0, r3
 80034c0:	f000 fad9 	bl	8003a76 <RTC_EnterInitMode>
 80034c4:	1e03      	subs	r3, r0, #0
 80034c6:	d00d      	beq.n	80034e4 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	22ff      	movs	r2, #255	; 0xff
 80034ce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2221      	movs	r2, #33	; 0x21
 80034d4:	2104      	movs	r1, #4
 80034d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2220      	movs	r2, #32
 80034dc:	2100      	movs	r1, #0
 80034de:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e048      	b.n	8003576 <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	4925      	ldr	r1, [pc, #148]	; (8003580 <HAL_RTC_SetTime+0x180>)
 80034ec:	400a      	ands	r2, r1
 80034ee:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4922      	ldr	r1, [pc, #136]	; (8003584 <HAL_RTC_SetTime+0x184>)
 80034fc:	400a      	ands	r2, r1
 80034fe:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6899      	ldr	r1, [r3, #8]
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	68da      	ldr	r2, [r3, #12]
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	431a      	orrs	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	68da      	ldr	r2, [r3, #12]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2180      	movs	r1, #128	; 0x80
 8003524:	438a      	bics	r2, r1
 8003526:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	2220      	movs	r2, #32
 8003530:	4013      	ands	r3, r2
 8003532:	d113      	bne.n	800355c <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	0018      	movs	r0, r3
 8003538:	f000 fa76 	bl	8003a28 <HAL_RTC_WaitForSynchro>
 800353c:	1e03      	subs	r3, r0, #0
 800353e:	d00d      	beq.n	800355c <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	22ff      	movs	r2, #255	; 0xff
 8003546:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2221      	movs	r2, #33	; 0x21
 800354c:	2104      	movs	r1, #4
 800354e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2220      	movs	r2, #32
 8003554:	2100      	movs	r1, #0
 8003556:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e00c      	b.n	8003576 <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	22ff      	movs	r2, #255	; 0xff
 8003562:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2221      	movs	r2, #33	; 0x21
 8003568:	2101      	movs	r1, #1
 800356a:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2220      	movs	r2, #32
 8003570:	2100      	movs	r1, #0
 8003572:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003574:	2300      	movs	r3, #0
  }
}
 8003576:	0018      	movs	r0, r3
 8003578:	46bd      	mov	sp, r7
 800357a:	b007      	add	sp, #28
 800357c:	bd90      	pop	{r4, r7, pc}
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	007f7f7f 	.word	0x007f7f7f
 8003584:	fffbffff 	.word	0xfffbffff

08003588 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003588:	b590      	push	{r4, r7, lr}
 800358a:	b087      	sub	sp, #28
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2220      	movs	r2, #32
 8003598:	5c9b      	ldrb	r3, [r3, r2]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d101      	bne.n	80035a2 <HAL_RTC_SetDate+0x1a>
 800359e:	2302      	movs	r3, #2
 80035a0:	e099      	b.n	80036d6 <HAL_RTC_SetDate+0x14e>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2220      	movs	r2, #32
 80035a6:	2101      	movs	r1, #1
 80035a8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2221      	movs	r2, #33	; 0x21
 80035ae:	2102      	movs	r1, #2
 80035b0:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10e      	bne.n	80035d6 <HAL_RTC_SetDate+0x4e>
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	785b      	ldrb	r3, [r3, #1]
 80035bc:	001a      	movs	r2, r3
 80035be:	2310      	movs	r3, #16
 80035c0:	4013      	ands	r3, r2
 80035c2:	d008      	beq.n	80035d6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	785b      	ldrb	r3, [r3, #1]
 80035c8:	2210      	movs	r2, #16
 80035ca:	4393      	bics	r3, r2
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	330a      	adds	r3, #10
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d11c      	bne.n	8003616 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	78db      	ldrb	r3, [r3, #3]
 80035e0:	0018      	movs	r0, r3
 80035e2:	f000 fa72 	bl	8003aca <RTC_ByteToBcd2>
 80035e6:	0003      	movs	r3, r0
 80035e8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	785b      	ldrb	r3, [r3, #1]
 80035ee:	0018      	movs	r0, r3
 80035f0:	f000 fa6b 	bl	8003aca <RTC_ByteToBcd2>
 80035f4:	0003      	movs	r3, r0
 80035f6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80035f8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	789b      	ldrb	r3, [r3, #2]
 80035fe:	0018      	movs	r0, r3
 8003600:	f000 fa63 	bl	8003aca <RTC_ByteToBcd2>
 8003604:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003606:	0022      	movs	r2, r4
 8003608:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003610:	4313      	orrs	r3, r2
 8003612:	617b      	str	r3, [r7, #20]
 8003614:	e00e      	b.n	8003634 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	78db      	ldrb	r3, [r3, #3]
 800361a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	785b      	ldrb	r3, [r3, #1]
 8003620:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003622:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8003624:	68ba      	ldr	r2, [r7, #8]
 8003626:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003628:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003630:	4313      	orrs	r3, r2
 8003632:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	22ca      	movs	r2, #202	; 0xca
 800363a:	625a      	str	r2, [r3, #36]	; 0x24
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2253      	movs	r2, #83	; 0x53
 8003642:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	0018      	movs	r0, r3
 8003648:	f000 fa15 	bl	8003a76 <RTC_EnterInitMode>
 800364c:	1e03      	subs	r3, r0, #0
 800364e:	d00d      	beq.n	800366c <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	22ff      	movs	r2, #255	; 0xff
 8003656:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2221      	movs	r2, #33	; 0x21
 800365c:	2104      	movs	r1, #4
 800365e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2220      	movs	r2, #32
 8003664:	2100      	movs	r1, #0
 8003666:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e034      	b.n	80036d6 <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	697a      	ldr	r2, [r7, #20]
 8003672:	491b      	ldr	r1, [pc, #108]	; (80036e0 <HAL_RTC_SetDate+0x158>)
 8003674:	400a      	ands	r2, r1
 8003676:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68da      	ldr	r2, [r3, #12]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2180      	movs	r1, #128	; 0x80
 8003684:	438a      	bics	r2, r1
 8003686:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	2220      	movs	r2, #32
 8003690:	4013      	ands	r3, r2
 8003692:	d113      	bne.n	80036bc <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	0018      	movs	r0, r3
 8003698:	f000 f9c6 	bl	8003a28 <HAL_RTC_WaitForSynchro>
 800369c:	1e03      	subs	r3, r0, #0
 800369e:	d00d      	beq.n	80036bc <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	22ff      	movs	r2, #255	; 0xff
 80036a6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2221      	movs	r2, #33	; 0x21
 80036ac:	2104      	movs	r1, #4
 80036ae:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2220      	movs	r2, #32
 80036b4:	2100      	movs	r1, #0
 80036b6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e00c      	b.n	80036d6 <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	22ff      	movs	r2, #255	; 0xff
 80036c2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2221      	movs	r2, #33	; 0x21
 80036c8:	2101      	movs	r1, #1
 80036ca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2220      	movs	r2, #32
 80036d0:	2100      	movs	r1, #0
 80036d2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80036d4:	2300      	movs	r3, #0
  }
}
 80036d6:	0018      	movs	r0, r3
 80036d8:	46bd      	mov	sp, r7
 80036da:	b007      	add	sp, #28
 80036dc:	bd90      	pop	{r4, r7, pc}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	00ffff3f 	.word	0x00ffff3f

080036e4 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80036e4:	b590      	push	{r4, r7, lr}
 80036e6:	b089      	sub	sp, #36	; 0x24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2220      	movs	r2, #32
 80036f4:	5c9b      	ldrb	r3, [r3, r2]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d101      	bne.n	80036fe <HAL_RTC_SetAlarm_IT+0x1a>
 80036fa:	2302      	movs	r3, #2
 80036fc:	e130      	b.n	8003960 <HAL_RTC_SetAlarm_IT+0x27c>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2220      	movs	r2, #32
 8003702:	2101      	movs	r1, #1
 8003704:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2221      	movs	r2, #33	; 0x21
 800370a:	2102      	movs	r1, #2
 800370c:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d136      	bne.n	8003782 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	2240      	movs	r2, #64	; 0x40
 800371c:	4013      	ands	r3, r2
 800371e:	d102      	bne.n	8003726 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	2200      	movs	r2, #0
 8003724:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	0018      	movs	r0, r3
 800372c:	f000 f9cd 	bl	8003aca <RTC_ByteToBcd2>
 8003730:	0003      	movs	r3, r0
 8003732:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	785b      	ldrb	r3, [r3, #1]
 8003738:	0018      	movs	r0, r3
 800373a:	f000 f9c6 	bl	8003aca <RTC_ByteToBcd2>
 800373e:	0003      	movs	r3, r0
 8003740:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003742:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	789b      	ldrb	r3, [r3, #2]
 8003748:	0018      	movs	r0, r3
 800374a:	f000 f9be 	bl	8003aca <RTC_ByteToBcd2>
 800374e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003750:	0022      	movs	r2, r4
 8003752:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	78db      	ldrb	r3, [r3, #3]
 8003758:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800375a:	431a      	orrs	r2, r3
 800375c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2220      	movs	r2, #32
 8003762:	5c9b      	ldrb	r3, [r3, r2]
 8003764:	0018      	movs	r0, r3
 8003766:	f000 f9b0 	bl	8003aca <RTC_ByteToBcd2>
 800376a:	0003      	movs	r3, r0
 800376c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800376e:	0022      	movs	r2, r4
 8003770:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003776:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800377c:	4313      	orrs	r3, r2
 800377e:	61fb      	str	r3, [r7, #28]
 8003780:	e022      	b.n	80037c8 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	2240      	movs	r2, #64	; 0x40
 800378a:	4013      	ands	r3, r2
 800378c:	d102      	bne.n	8003794 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	2200      	movs	r2, #0
 8003792:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	785b      	ldrb	r3, [r3, #1]
 800379e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80037a0:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80037a6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	78db      	ldrb	r3, [r3, #3]
 80037ac:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80037ae:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	2120      	movs	r1, #32
 80037b4:	5c5b      	ldrb	r3, [r3, r1]
 80037b6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80037b8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80037be:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80037c4:	4313      	orrs	r3, r2
 80037c6:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	685a      	ldr	r2, [r3, #4]
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	22ca      	movs	r2, #202	; 0xca
 80037da:	625a      	str	r2, [r3, #36]	; 0x24
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2253      	movs	r2, #83	; 0x53
 80037e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037e8:	2380      	movs	r3, #128	; 0x80
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d14e      	bne.n	800388e <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	495b      	ldr	r1, [pc, #364]	; (8003968 <HAL_RTC_SetAlarm_IT+0x284>)
 80037fc:	400a      	ands	r2, r1
 80037fe:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	22ff      	movs	r2, #255	; 0xff
 8003808:	401a      	ands	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4957      	ldr	r1, [pc, #348]	; (800396c <HAL_RTC_SetAlarm_IT+0x288>)
 8003810:	430a      	orrs	r2, r1
 8003812:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003814:	f7fe fad8 	bl	8001dc8 <HAL_GetTick>
 8003818:	0003      	movs	r3, r0
 800381a:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800381c:	e016      	b.n	800384c <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800381e:	f7fe fad3 	bl	8001dc8 <HAL_GetTick>
 8003822:	0002      	movs	r2, r0
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	1ad2      	subs	r2, r2, r3
 8003828:	23fa      	movs	r3, #250	; 0xfa
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	429a      	cmp	r2, r3
 800382e:	d90d      	bls.n	800384c <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	22ff      	movs	r2, #255	; 0xff
 8003836:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2221      	movs	r2, #33	; 0x21
 800383c:	2103      	movs	r1, #3
 800383e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2220      	movs	r2, #32
 8003844:	2100      	movs	r1, #0
 8003846:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e089      	b.n	8003960 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	2201      	movs	r2, #1
 8003854:	4013      	ands	r3, r2
 8003856:	d0e2      	beq.n	800381e <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	69fa      	ldr	r2, [r7, #28]
 800385e:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2180      	movs	r1, #128	; 0x80
 8003874:	0049      	lsls	r1, r1, #1
 8003876:	430a      	orrs	r2, r1
 8003878:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2180      	movs	r1, #128	; 0x80
 8003886:	0149      	lsls	r1, r1, #5
 8003888:	430a      	orrs	r2, r1
 800388a:	609a      	str	r2, [r3, #8]
 800388c:	e04d      	b.n	800392a <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4935      	ldr	r1, [pc, #212]	; (8003970 <HAL_RTC_SetAlarm_IT+0x28c>)
 800389a:	400a      	ands	r2, r1
 800389c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	22ff      	movs	r2, #255	; 0xff
 80038a6:	401a      	ands	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4931      	ldr	r1, [pc, #196]	; (8003974 <HAL_RTC_SetAlarm_IT+0x290>)
 80038ae:	430a      	orrs	r2, r1
 80038b0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80038b2:	f7fe fa89 	bl	8001dc8 <HAL_GetTick>
 80038b6:	0003      	movs	r3, r0
 80038b8:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80038ba:	e016      	b.n	80038ea <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80038bc:	f7fe fa84 	bl	8001dc8 <HAL_GetTick>
 80038c0:	0002      	movs	r2, r0
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	1ad2      	subs	r2, r2, r3
 80038c6:	23fa      	movs	r3, #250	; 0xfa
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d90d      	bls.n	80038ea <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	22ff      	movs	r2, #255	; 0xff
 80038d4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2221      	movs	r2, #33	; 0x21
 80038da:	2103      	movs	r1, #3
 80038dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2220      	movs	r2, #32
 80038e2:	2100      	movs	r1, #0
 80038e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e03a      	b.n	8003960 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	2202      	movs	r2, #2
 80038f2:	4013      	ands	r3, r2
 80038f4:	d0e2      	beq.n	80038bc <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	69fa      	ldr	r2, [r7, #28]
 80038fc:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2180      	movs	r1, #128	; 0x80
 8003912:	0089      	lsls	r1, r1, #2
 8003914:	430a      	orrs	r2, r1
 8003916:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689a      	ldr	r2, [r3, #8]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2180      	movs	r1, #128	; 0x80
 8003924:	0189      	lsls	r1, r1, #6
 8003926:	430a      	orrs	r2, r1
 8003928:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800392a:	4b13      	ldr	r3, [pc, #76]	; (8003978 <HAL_RTC_SetAlarm_IT+0x294>)
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	4b12      	ldr	r3, [pc, #72]	; (8003978 <HAL_RTC_SetAlarm_IT+0x294>)
 8003930:	2180      	movs	r1, #128	; 0x80
 8003932:	0289      	lsls	r1, r1, #10
 8003934:	430a      	orrs	r2, r1
 8003936:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8003938:	4b0f      	ldr	r3, [pc, #60]	; (8003978 <HAL_RTC_SetAlarm_IT+0x294>)
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	4b0e      	ldr	r3, [pc, #56]	; (8003978 <HAL_RTC_SetAlarm_IT+0x294>)
 800393e:	2180      	movs	r1, #128	; 0x80
 8003940:	0289      	lsls	r1, r1, #10
 8003942:	430a      	orrs	r2, r1
 8003944:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	22ff      	movs	r2, #255	; 0xff
 800394c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2221      	movs	r2, #33	; 0x21
 8003952:	2101      	movs	r1, #1
 8003954:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2220      	movs	r2, #32
 800395a:	2100      	movs	r1, #0
 800395c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800395e:	2300      	movs	r3, #0
}
 8003960:	0018      	movs	r0, r3
 8003962:	46bd      	mov	sp, r7
 8003964:	b009      	add	sp, #36	; 0x24
 8003966:	bd90      	pop	{r4, r7, pc}
 8003968:	fffffeff 	.word	0xfffffeff
 800396c:	fffffe7f 	.word	0xfffffe7f
 8003970:	fffffdff 	.word	0xfffffdff
 8003974:	fffffd7f 	.word	0xfffffd7f
 8003978:	40010400 	.word	0x40010400

0800397c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689a      	ldr	r2, [r3, #8]
 800398a:	2380      	movs	r3, #128	; 0x80
 800398c:	015b      	lsls	r3, r3, #5
 800398e:	4013      	ands	r3, r2
 8003990:	d014      	beq.n	80039bc <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68da      	ldr	r2, [r3, #12]
 8003998:	2380      	movs	r3, #128	; 0x80
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	4013      	ands	r3, r2
 800399e:	d00d      	beq.n	80039bc <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	0018      	movs	r0, r3
 80039a4:	f000 f838 	bl	8003a18 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	22ff      	movs	r2, #255	; 0xff
 80039b0:	401a      	ands	r2, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4915      	ldr	r1, [pc, #84]	; (8003a0c <HAL_RTC_AlarmIRQHandler+0x90>)
 80039b8:	430a      	orrs	r2, r1
 80039ba:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	2380      	movs	r3, #128	; 0x80
 80039c4:	019b      	lsls	r3, r3, #6
 80039c6:	4013      	ands	r3, r2
 80039c8:	d014      	beq.n	80039f4 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68da      	ldr	r2, [r3, #12]
 80039d0:	2380      	movs	r3, #128	; 0x80
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4013      	ands	r3, r2
 80039d6:	d00d      	beq.n	80039f4 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	0018      	movs	r0, r3
 80039dc:	f000 f89d 	bl	8003b1a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	22ff      	movs	r2, #255	; 0xff
 80039e8:	401a      	ands	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4908      	ldr	r1, [pc, #32]	; (8003a10 <HAL_RTC_AlarmIRQHandler+0x94>)
 80039f0:	430a      	orrs	r2, r1
 80039f2:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80039f4:	4b07      	ldr	r3, [pc, #28]	; (8003a14 <HAL_RTC_AlarmIRQHandler+0x98>)
 80039f6:	2280      	movs	r2, #128	; 0x80
 80039f8:	0292      	lsls	r2, r2, #10
 80039fa:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2221      	movs	r2, #33	; 0x21
 8003a00:	2101      	movs	r1, #1
 8003a02:	5499      	strb	r1, [r3, r2]
}
 8003a04:	46c0      	nop			; (mov r8, r8)
 8003a06:	46bd      	mov	sp, r7
 8003a08:	b002      	add	sp, #8
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	fffffe7f 	.word	0xfffffe7f
 8003a10:	fffffd7f 	.word	0xfffffd7f
 8003a14:	40010400 	.word	0x40010400

08003a18 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8003a20:	46c0      	nop			; (mov r8, r8)
 8003a22:	46bd      	mov	sp, r7
 8003a24:	b002      	add	sp, #8
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68da      	ldr	r2, [r3, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	21a0      	movs	r1, #160	; 0xa0
 8003a3c:	438a      	bics	r2, r1
 8003a3e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003a40:	f7fe f9c2 	bl	8001dc8 <HAL_GetTick>
 8003a44:	0003      	movs	r3, r0
 8003a46:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003a48:	e00a      	b.n	8003a60 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003a4a:	f7fe f9bd 	bl	8001dc8 <HAL_GetTick>
 8003a4e:	0002      	movs	r2, r0
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	1ad2      	subs	r2, r2, r3
 8003a54:	23fa      	movs	r3, #250	; 0xfa
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d901      	bls.n	8003a60 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e006      	b.n	8003a6e <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	2220      	movs	r2, #32
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d0ee      	beq.n	8003a4a <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b004      	add	sp, #16
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b084      	sub	sp, #16
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	2240      	movs	r2, #64	; 0x40
 8003a86:	4013      	ands	r3, r2
 8003a88:	d11a      	bne.n	8003ac0 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	4252      	negs	r2, r2
 8003a92:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003a94:	f7fe f998 	bl	8001dc8 <HAL_GetTick>
 8003a98:	0003      	movs	r3, r0
 8003a9a:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003a9c:	e00a      	b.n	8003ab4 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003a9e:	f7fe f993 	bl	8001dc8 <HAL_GetTick>
 8003aa2:	0002      	movs	r2, r0
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	1ad2      	subs	r2, r2, r3
 8003aa8:	23fa      	movs	r3, #250	; 0xfa
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d901      	bls.n	8003ab4 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e006      	b.n	8003ac2 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	2240      	movs	r2, #64	; 0x40
 8003abc:	4013      	ands	r3, r2
 8003abe:	d0ee      	beq.n	8003a9e <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	b004      	add	sp, #16
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b084      	sub	sp, #16
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	0002      	movs	r2, r0
 8003ad2:	1dfb      	adds	r3, r7, #7
 8003ad4:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003ada:	230b      	movs	r3, #11
 8003adc:	18fb      	adds	r3, r7, r3
 8003ade:	1dfa      	adds	r2, r7, #7
 8003ae0:	7812      	ldrb	r2, [r2, #0]
 8003ae2:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 8003ae4:	e008      	b.n	8003af8 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8003aec:	220b      	movs	r2, #11
 8003aee:	18bb      	adds	r3, r7, r2
 8003af0:	18ba      	adds	r2, r7, r2
 8003af2:	7812      	ldrb	r2, [r2, #0]
 8003af4:	3a0a      	subs	r2, #10
 8003af6:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 8003af8:	210b      	movs	r1, #11
 8003afa:	187b      	adds	r3, r7, r1
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b09      	cmp	r3, #9
 8003b00:	d8f1      	bhi.n	8003ae6 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	011b      	lsls	r3, r3, #4
 8003b08:	b2da      	uxtb	r2, r3
 8003b0a:	187b      	adds	r3, r7, r1
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	b2db      	uxtb	r3, r3
}
 8003b12:	0018      	movs	r0, r3
 8003b14:	46bd      	mov	sp, r7
 8003b16:	b004      	add	sp, #16
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003b1a:	b580      	push	{r7, lr}
 8003b1c:	b082      	sub	sp, #8
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003b22:	46c0      	nop			; (mov r8, r8)
 8003b24:	46bd      	mov	sp, r7
 8003b26:	b002      	add	sp, #8
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b082      	sub	sp, #8
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d101      	bne.n	8003b3c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e032      	b.n	8003ba2 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2239      	movs	r2, #57	; 0x39
 8003b40:	5c9b      	ldrb	r3, [r3, r2]
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d107      	bne.n	8003b58 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2238      	movs	r2, #56	; 0x38
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	0018      	movs	r0, r3
 8003b54:	f000 f829 	bl	8003baa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2239      	movs	r2, #57	; 0x39
 8003b5c:	2102      	movs	r1, #2
 8003b5e:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3304      	adds	r3, #4
 8003b68:	0019      	movs	r1, r3
 8003b6a:	0010      	movs	r0, r2
 8003b6c:	f000 f980 	bl	8003e70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	223e      	movs	r2, #62	; 0x3e
 8003b74:	2101      	movs	r1, #1
 8003b76:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	223a      	movs	r2, #58	; 0x3a
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	5499      	strb	r1, [r3, r2]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	223b      	movs	r2, #59	; 0x3b
 8003b84:	2101      	movs	r1, #1
 8003b86:	5499      	strb	r1, [r3, r2]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	223c      	movs	r2, #60	; 0x3c
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	5499      	strb	r1, [r3, r2]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	223d      	movs	r2, #61	; 0x3d
 8003b94:	2101      	movs	r1, #1
 8003b96:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2239      	movs	r2, #57	; 0x39
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	b002      	add	sp, #8
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b082      	sub	sp, #8
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003bb2:	46c0      	nop			; (mov r8, r8)
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	b002      	add	sp, #8
 8003bb8:	bd80      	pop	{r7, pc}
	...

08003bbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2239      	movs	r2, #57	; 0x39
 8003bc8:	5c9b      	ldrb	r3, [r3, r2]
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d001      	beq.n	8003bd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e03b      	b.n	8003c4c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2239      	movs	r2, #57	; 0x39
 8003bd8:	2102      	movs	r1, #2
 8003bda:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68da      	ldr	r2, [r3, #12]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2101      	movs	r1, #1
 8003be8:	430a      	orrs	r2, r1
 8003bea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	2380      	movs	r3, #128	; 0x80
 8003bf2:	05db      	lsls	r3, r3, #23
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d00e      	beq.n	8003c16 <HAL_TIM_Base_Start_IT+0x5a>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a15      	ldr	r2, [pc, #84]	; (8003c54 <HAL_TIM_Base_Start_IT+0x98>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d009      	beq.n	8003c16 <HAL_TIM_Base_Start_IT+0x5a>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a14      	ldr	r2, [pc, #80]	; (8003c58 <HAL_TIM_Base_Start_IT+0x9c>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d004      	beq.n	8003c16 <HAL_TIM_Base_Start_IT+0x5a>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a12      	ldr	r2, [pc, #72]	; (8003c5c <HAL_TIM_Base_Start_IT+0xa0>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d111      	bne.n	8003c3a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	2207      	movs	r2, #7
 8003c1e:	4013      	ands	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2b06      	cmp	r3, #6
 8003c26:	d010      	beq.n	8003c4a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2101      	movs	r1, #1
 8003c34:	430a      	orrs	r2, r1
 8003c36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c38:	e007      	b.n	8003c4a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2101      	movs	r1, #1
 8003c46:	430a      	orrs	r2, r1
 8003c48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	b004      	add	sp, #16
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	40000400 	.word	0x40000400
 8003c58:	40010800 	.word	0x40010800
 8003c5c:	40011400 	.word	0x40011400

08003c60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	2202      	movs	r2, #2
 8003c70:	4013      	ands	r3, r2
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d124      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	4013      	ands	r3, r2
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d11d      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2203      	movs	r2, #3
 8003c8a:	4252      	negs	r2, r2
 8003c8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	2203      	movs	r2, #3
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	d004      	beq.n	8003caa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f000 f8cc 	bl	8003e40 <HAL_TIM_IC_CaptureCallback>
 8003ca8:	e007      	b.n	8003cba <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	0018      	movs	r0, r3
 8003cae:	f000 f8bf 	bl	8003e30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f000 f8cb 	bl	8003e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2204      	movs	r2, #4
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d125      	bne.n	8003d1a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	2204      	movs	r2, #4
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d11e      	bne.n	8003d1a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2205      	movs	r2, #5
 8003ce2:	4252      	negs	r2, r2
 8003ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2202      	movs	r2, #2
 8003cea:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699a      	ldr	r2, [r3, #24]
 8003cf2:	23c0      	movs	r3, #192	; 0xc0
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	d004      	beq.n	8003d04 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f000 f89f 	bl	8003e40 <HAL_TIM_IC_CaptureCallback>
 8003d02:	e007      	b.n	8003d14 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	0018      	movs	r0, r3
 8003d08:	f000 f892 	bl	8003e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	0018      	movs	r0, r3
 8003d10:	f000 f89e 	bl	8003e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	2208      	movs	r2, #8
 8003d22:	4013      	ands	r3, r2
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d124      	bne.n	8003d72 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	2208      	movs	r2, #8
 8003d30:	4013      	ands	r3, r2
 8003d32:	2b08      	cmp	r3, #8
 8003d34:	d11d      	bne.n	8003d72 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2209      	movs	r2, #9
 8003d3c:	4252      	negs	r2, r2
 8003d3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2204      	movs	r2, #4
 8003d44:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	2203      	movs	r2, #3
 8003d4e:	4013      	ands	r3, r2
 8003d50:	d004      	beq.n	8003d5c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	0018      	movs	r0, r3
 8003d56:	f000 f873 	bl	8003e40 <HAL_TIM_IC_CaptureCallback>
 8003d5a:	e007      	b.n	8003d6c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	0018      	movs	r0, r3
 8003d60:	f000 f866 	bl	8003e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	0018      	movs	r0, r3
 8003d68:	f000 f872 	bl	8003e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	2210      	movs	r2, #16
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	2b10      	cmp	r3, #16
 8003d7e:	d125      	bne.n	8003dcc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	2210      	movs	r2, #16
 8003d88:	4013      	ands	r3, r2
 8003d8a:	2b10      	cmp	r3, #16
 8003d8c:	d11e      	bne.n	8003dcc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2211      	movs	r2, #17
 8003d94:	4252      	negs	r2, r2
 8003d96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2208      	movs	r2, #8
 8003d9c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	69da      	ldr	r2, [r3, #28]
 8003da4:	23c0      	movs	r3, #192	; 0xc0
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4013      	ands	r3, r2
 8003daa:	d004      	beq.n	8003db6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	0018      	movs	r0, r3
 8003db0:	f000 f846 	bl	8003e40 <HAL_TIM_IC_CaptureCallback>
 8003db4:	e007      	b.n	8003dc6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	0018      	movs	r0, r3
 8003dba:	f000 f839 	bl	8003e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	f000 f845 	bl	8003e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d10f      	bne.n	8003dfa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	2201      	movs	r2, #1
 8003de2:	4013      	ands	r3, r2
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d108      	bne.n	8003dfa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2202      	movs	r2, #2
 8003dee:	4252      	negs	r2, r2
 8003df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	0018      	movs	r0, r3
 8003df6:	f7fd fd1f 	bl	8001838 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	2240      	movs	r2, #64	; 0x40
 8003e02:	4013      	ands	r3, r2
 8003e04:	2b40      	cmp	r3, #64	; 0x40
 8003e06:	d10f      	bne.n	8003e28 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	2240      	movs	r2, #64	; 0x40
 8003e10:	4013      	ands	r3, r2
 8003e12:	2b40      	cmp	r3, #64	; 0x40
 8003e14:	d108      	bne.n	8003e28 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2241      	movs	r2, #65	; 0x41
 8003e1c:	4252      	negs	r2, r2
 8003e1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	0018      	movs	r0, r3
 8003e24:	f000 f81c 	bl	8003e60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e28:	46c0      	nop			; (mov r8, r8)
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b002      	add	sp, #8
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e38:	46c0      	nop			; (mov r8, r8)
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	b002      	add	sp, #8
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e48:	46c0      	nop			; (mov r8, r8)
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	b002      	add	sp, #8
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e58:	46c0      	nop			; (mov r8, r8)
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	b002      	add	sp, #8
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e68:	46c0      	nop			; (mov r8, r8)
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	b002      	add	sp, #8
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	2380      	movs	r3, #128	; 0x80
 8003e84:	05db      	lsls	r3, r3, #23
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d00b      	beq.n	8003ea2 <TIM_Base_SetConfig+0x32>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a23      	ldr	r2, [pc, #140]	; (8003f1c <TIM_Base_SetConfig+0xac>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d007      	beq.n	8003ea2 <TIM_Base_SetConfig+0x32>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a22      	ldr	r2, [pc, #136]	; (8003f20 <TIM_Base_SetConfig+0xb0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d003      	beq.n	8003ea2 <TIM_Base_SetConfig+0x32>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a21      	ldr	r2, [pc, #132]	; (8003f24 <TIM_Base_SetConfig+0xb4>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d108      	bne.n	8003eb4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2270      	movs	r2, #112	; 0x70
 8003ea6:	4393      	bics	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	2380      	movs	r3, #128	; 0x80
 8003eb8:	05db      	lsls	r3, r3, #23
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d00b      	beq.n	8003ed6 <TIM_Base_SetConfig+0x66>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a16      	ldr	r2, [pc, #88]	; (8003f1c <TIM_Base_SetConfig+0xac>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d007      	beq.n	8003ed6 <TIM_Base_SetConfig+0x66>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a15      	ldr	r2, [pc, #84]	; (8003f20 <TIM_Base_SetConfig+0xb0>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d003      	beq.n	8003ed6 <TIM_Base_SetConfig+0x66>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a14      	ldr	r2, [pc, #80]	; (8003f24 <TIM_Base_SetConfig+0xb4>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d108      	bne.n	8003ee8 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	4a13      	ldr	r2, [pc, #76]	; (8003f28 <TIM_Base_SetConfig+0xb8>)
 8003eda:	4013      	ands	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2280      	movs	r2, #128	; 0x80
 8003eec:	4393      	bics	r3, r2
 8003eee:	001a      	movs	r2, r3
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	689a      	ldr	r2, [r3, #8]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	615a      	str	r2, [r3, #20]
}
 8003f14:	46c0      	nop			; (mov r8, r8)
 8003f16:	46bd      	mov	sp, r7
 8003f18:	b004      	add	sp, #16
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	40000400 	.word	0x40000400
 8003f20:	40010800 	.word	0x40010800
 8003f24:	40011400 	.word	0x40011400
 8003f28:	fffffcff 	.word	0xfffffcff

08003f2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e044      	b.n	8003fc8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d107      	bne.n	8003f56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2274      	movs	r2, #116	; 0x74
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	0018      	movs	r0, r3
 8003f52:	f7fd fe57 	bl	8001c04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2224      	movs	r2, #36	; 0x24
 8003f5a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2101      	movs	r1, #1
 8003f68:	438a      	bics	r2, r1
 8003f6a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	0018      	movs	r0, r3
 8003f70:	f000 fc36 	bl	80047e0 <UART_SetConfig>
 8003f74:	0003      	movs	r3, r0
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d101      	bne.n	8003f7e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e024      	b.n	8003fc8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d003      	beq.n	8003f8e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	0018      	movs	r0, r3
 8003f8a:	f000 fee7 	bl	8004d5c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	490d      	ldr	r1, [pc, #52]	; (8003fd0 <HAL_UART_Init+0xa4>)
 8003f9a:	400a      	ands	r2, r1
 8003f9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689a      	ldr	r2, [r3, #8]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	212a      	movs	r1, #42	; 0x2a
 8003faa:	438a      	bics	r2, r1
 8003fac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2101      	movs	r1, #1
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	f000 ff7f 	bl	8004ec4 <UART_CheckIdleState>
 8003fc6:	0003      	movs	r3, r0
}
 8003fc8:	0018      	movs	r0, r3
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b002      	add	sp, #8
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	ffffb7ff 	.word	0xffffb7ff

08003fd4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b08a      	sub	sp, #40	; 0x28
 8003fd8:	af02      	add	r7, sp, #8
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	603b      	str	r3, [r7, #0]
 8003fe0:	1dbb      	adds	r3, r7, #6
 8003fe2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fe8:	2b20      	cmp	r3, #32
 8003fea:	d000      	beq.n	8003fee <HAL_UART_Transmit+0x1a>
 8003fec:	e095      	b.n	800411a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <HAL_UART_Transmit+0x28>
 8003ff4:	1dbb      	adds	r3, r7, #6
 8003ff6:	881b      	ldrh	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e08d      	b.n	800411c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	2380      	movs	r3, #128	; 0x80
 8004006:	015b      	lsls	r3, r3, #5
 8004008:	429a      	cmp	r2, r3
 800400a:	d109      	bne.n	8004020 <HAL_UART_Transmit+0x4c>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d105      	bne.n	8004020 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	2201      	movs	r2, #1
 8004018:	4013      	ands	r3, r2
 800401a:	d001      	beq.n	8004020 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e07d      	b.n	800411c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2274      	movs	r2, #116	; 0x74
 8004024:	5c9b      	ldrb	r3, [r3, r2]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d101      	bne.n	800402e <HAL_UART_Transmit+0x5a>
 800402a:	2302      	movs	r3, #2
 800402c:	e076      	b.n	800411c <HAL_UART_Transmit+0x148>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2274      	movs	r2, #116	; 0x74
 8004032:	2101      	movs	r1, #1
 8004034:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2280      	movs	r2, #128	; 0x80
 800403a:	2100      	movs	r1, #0
 800403c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2221      	movs	r2, #33	; 0x21
 8004042:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004044:	f7fd fec0 	bl	8001dc8 <HAL_GetTick>
 8004048:	0003      	movs	r3, r0
 800404a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	1dba      	adds	r2, r7, #6
 8004050:	2150      	movs	r1, #80	; 0x50
 8004052:	8812      	ldrh	r2, [r2, #0]
 8004054:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	1dba      	adds	r2, r7, #6
 800405a:	2152      	movs	r1, #82	; 0x52
 800405c:	8812      	ldrh	r2, [r2, #0]
 800405e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	2380      	movs	r3, #128	; 0x80
 8004066:	015b      	lsls	r3, r3, #5
 8004068:	429a      	cmp	r2, r3
 800406a:	d108      	bne.n	800407e <HAL_UART_Transmit+0xaa>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d104      	bne.n	800407e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8004074:	2300      	movs	r3, #0
 8004076:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	61bb      	str	r3, [r7, #24]
 800407c:	e003      	b.n	8004086 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004082:	2300      	movs	r3, #0
 8004084:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2274      	movs	r2, #116	; 0x74
 800408a:	2100      	movs	r1, #0
 800408c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800408e:	e02c      	b.n	80040ea <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	0013      	movs	r3, r2
 800409a:	2200      	movs	r2, #0
 800409c:	2180      	movs	r1, #128	; 0x80
 800409e:	f000 ff59 	bl	8004f54 <UART_WaitOnFlagUntilTimeout>
 80040a2:	1e03      	subs	r3, r0, #0
 80040a4:	d001      	beq.n	80040aa <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e038      	b.n	800411c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10b      	bne.n	80040c8 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	881b      	ldrh	r3, [r3, #0]
 80040b4:	001a      	movs	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	05d2      	lsls	r2, r2, #23
 80040bc:	0dd2      	lsrs	r2, r2, #23
 80040be:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	3302      	adds	r3, #2
 80040c4:	61bb      	str	r3, [r7, #24]
 80040c6:	e007      	b.n	80040d8 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	781a      	ldrb	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	3301      	adds	r3, #1
 80040d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2252      	movs	r2, #82	; 0x52
 80040dc:	5a9b      	ldrh	r3, [r3, r2]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	3b01      	subs	r3, #1
 80040e2:	b299      	uxth	r1, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2252      	movs	r2, #82	; 0x52
 80040e8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2252      	movs	r2, #82	; 0x52
 80040ee:	5a9b      	ldrh	r3, [r3, r2]
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1cc      	bne.n	8004090 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	0013      	movs	r3, r2
 8004100:	2200      	movs	r2, #0
 8004102:	2140      	movs	r1, #64	; 0x40
 8004104:	f000 ff26 	bl	8004f54 <UART_WaitOnFlagUntilTimeout>
 8004108:	1e03      	subs	r3, r0, #0
 800410a:	d001      	beq.n	8004110 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e005      	b.n	800411c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2220      	movs	r2, #32
 8004114:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004116:	2300      	movs	r3, #0
 8004118:	e000      	b.n	800411c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800411a:	2302      	movs	r3, #2
  }
}
 800411c:	0018      	movs	r0, r3
 800411e:	46bd      	mov	sp, r7
 8004120:	b008      	add	sp, #32
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b088      	sub	sp, #32
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	1dbb      	adds	r3, r7, #6
 8004130:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004136:	2b20      	cmp	r3, #32
 8004138:	d155      	bne.n	80041e6 <HAL_UART_Receive_IT+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d003      	beq.n	8004148 <HAL_UART_Receive_IT+0x24>
 8004140:	1dbb      	adds	r3, r7, #6
 8004142:	881b      	ldrh	r3, [r3, #0]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e04d      	b.n	80041e8 <HAL_UART_Receive_IT+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	2380      	movs	r3, #128	; 0x80
 8004152:	015b      	lsls	r3, r3, #5
 8004154:	429a      	cmp	r2, r3
 8004156:	d109      	bne.n	800416c <HAL_UART_Receive_IT+0x48>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d105      	bne.n	800416c <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	2201      	movs	r2, #1
 8004164:	4013      	ands	r3, r2
 8004166:	d001      	beq.n	800416c <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e03d      	b.n	80041e8 <HAL_UART_Receive_IT+0xc4>
      }
    }

    __HAL_LOCK(huart);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2274      	movs	r2, #116	; 0x74
 8004170:	5c9b      	ldrb	r3, [r3, r2]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d101      	bne.n	800417a <HAL_UART_Receive_IT+0x56>
 8004176:	2302      	movs	r3, #2
 8004178:	e036      	b.n	80041e8 <HAL_UART_Receive_IT+0xc4>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2274      	movs	r2, #116	; 0x74
 800417e:	2101      	movs	r1, #1
 8004180:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a18      	ldr	r2, [pc, #96]	; (80041f0 <HAL_UART_Receive_IT+0xcc>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d020      	beq.n	80041d4 <HAL_UART_Receive_IT+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	2380      	movs	r3, #128	; 0x80
 800419a:	041b      	lsls	r3, r3, #16
 800419c:	4013      	ands	r3, r2
 800419e:	d019      	beq.n	80041d4 <HAL_UART_Receive_IT+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041a0:	f3ef 8310 	mrs	r3, PRIMASK
 80041a4:	613b      	str	r3, [r7, #16]
  return(result);
 80041a6:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80041a8:	61fb      	str	r3, [r7, #28]
 80041aa:	2301      	movs	r3, #1
 80041ac:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f383 8810 	msr	PRIMASK, r3
}
 80041b4:	46c0      	nop			; (mov r8, r8)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2180      	movs	r1, #128	; 0x80
 80041c2:	04c9      	lsls	r1, r1, #19
 80041c4:	430a      	orrs	r2, r1
 80041c6:	601a      	str	r2, [r3, #0]
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	f383 8810 	msr	PRIMASK, r3
}
 80041d2:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80041d4:	1dbb      	adds	r3, r7, #6
 80041d6:	881a      	ldrh	r2, [r3, #0]
 80041d8:	68b9      	ldr	r1, [r7, #8]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	0018      	movs	r0, r3
 80041de:	f000 ff7d 	bl	80050dc <UART_Start_Receive_IT>
 80041e2:	0003      	movs	r3, r0
 80041e4:	e000      	b.n	80041e8 <HAL_UART_Receive_IT+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80041e6:	2302      	movs	r3, #2
  }
}
 80041e8:	0018      	movs	r0, r3
 80041ea:	46bd      	mov	sp, r7
 80041ec:	b008      	add	sp, #32
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	40004800 	.word	0x40004800

080041f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041f4:	b590      	push	{r4, r7, lr}
 80041f6:	b0ab      	sub	sp, #172	; 0xac
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	69db      	ldr	r3, [r3, #28]
 8004202:	22a4      	movs	r2, #164	; 0xa4
 8004204:	18b9      	adds	r1, r7, r2
 8004206:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	20a0      	movs	r0, #160	; 0xa0
 8004210:	1839      	adds	r1, r7, r0
 8004212:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	219c      	movs	r1, #156	; 0x9c
 800421c:	1879      	adds	r1, r7, r1
 800421e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004220:	0011      	movs	r1, r2
 8004222:	18bb      	adds	r3, r7, r2
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a99      	ldr	r2, [pc, #612]	; (800448c <HAL_UART_IRQHandler+0x298>)
 8004228:	4013      	ands	r3, r2
 800422a:	2298      	movs	r2, #152	; 0x98
 800422c:	18bc      	adds	r4, r7, r2
 800422e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004230:	18bb      	adds	r3, r7, r2
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d114      	bne.n	8004262 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004238:	187b      	adds	r3, r7, r1
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2220      	movs	r2, #32
 800423e:	4013      	ands	r3, r2
 8004240:	d00f      	beq.n	8004262 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004242:	183b      	adds	r3, r7, r0
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2220      	movs	r2, #32
 8004248:	4013      	ands	r3, r2
 800424a:	d00a      	beq.n	8004262 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004250:	2b00      	cmp	r3, #0
 8004252:	d100      	bne.n	8004256 <HAL_UART_IRQHandler+0x62>
 8004254:	e298      	b.n	8004788 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	0010      	movs	r0, r2
 800425e:	4798      	blx	r3
      }
      return;
 8004260:	e292      	b.n	8004788 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004262:	2398      	movs	r3, #152	; 0x98
 8004264:	18fb      	adds	r3, r7, r3
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d100      	bne.n	800426e <HAL_UART_IRQHandler+0x7a>
 800426c:	e114      	b.n	8004498 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800426e:	239c      	movs	r3, #156	; 0x9c
 8004270:	18fb      	adds	r3, r7, r3
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2201      	movs	r2, #1
 8004276:	4013      	ands	r3, r2
 8004278:	d106      	bne.n	8004288 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800427a:	23a0      	movs	r3, #160	; 0xa0
 800427c:	18fb      	adds	r3, r7, r3
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a83      	ldr	r2, [pc, #524]	; (8004490 <HAL_UART_IRQHandler+0x29c>)
 8004282:	4013      	ands	r3, r2
 8004284:	d100      	bne.n	8004288 <HAL_UART_IRQHandler+0x94>
 8004286:	e107      	b.n	8004498 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004288:	23a4      	movs	r3, #164	; 0xa4
 800428a:	18fb      	adds	r3, r7, r3
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2201      	movs	r2, #1
 8004290:	4013      	ands	r3, r2
 8004292:	d012      	beq.n	80042ba <HAL_UART_IRQHandler+0xc6>
 8004294:	23a0      	movs	r3, #160	; 0xa0
 8004296:	18fb      	adds	r3, r7, r3
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	2380      	movs	r3, #128	; 0x80
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	4013      	ands	r3, r2
 80042a0:	d00b      	beq.n	80042ba <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2201      	movs	r2, #1
 80042a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2280      	movs	r2, #128	; 0x80
 80042ae:	589b      	ldr	r3, [r3, r2]
 80042b0:	2201      	movs	r2, #1
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2180      	movs	r1, #128	; 0x80
 80042b8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80042ba:	23a4      	movs	r3, #164	; 0xa4
 80042bc:	18fb      	adds	r3, r7, r3
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2202      	movs	r2, #2
 80042c2:	4013      	ands	r3, r2
 80042c4:	d011      	beq.n	80042ea <HAL_UART_IRQHandler+0xf6>
 80042c6:	239c      	movs	r3, #156	; 0x9c
 80042c8:	18fb      	adds	r3, r7, r3
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2201      	movs	r2, #1
 80042ce:	4013      	ands	r3, r2
 80042d0:	d00b      	beq.n	80042ea <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2202      	movs	r2, #2
 80042d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2280      	movs	r2, #128	; 0x80
 80042de:	589b      	ldr	r3, [r3, r2]
 80042e0:	2204      	movs	r2, #4
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2180      	movs	r1, #128	; 0x80
 80042e8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80042ea:	23a4      	movs	r3, #164	; 0xa4
 80042ec:	18fb      	adds	r3, r7, r3
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2204      	movs	r2, #4
 80042f2:	4013      	ands	r3, r2
 80042f4:	d011      	beq.n	800431a <HAL_UART_IRQHandler+0x126>
 80042f6:	239c      	movs	r3, #156	; 0x9c
 80042f8:	18fb      	adds	r3, r7, r3
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2201      	movs	r2, #1
 80042fe:	4013      	ands	r3, r2
 8004300:	d00b      	beq.n	800431a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2204      	movs	r2, #4
 8004308:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2280      	movs	r2, #128	; 0x80
 800430e:	589b      	ldr	r3, [r3, r2]
 8004310:	2202      	movs	r2, #2
 8004312:	431a      	orrs	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2180      	movs	r1, #128	; 0x80
 8004318:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800431a:	23a4      	movs	r3, #164	; 0xa4
 800431c:	18fb      	adds	r3, r7, r3
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2208      	movs	r2, #8
 8004322:	4013      	ands	r3, r2
 8004324:	d017      	beq.n	8004356 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004326:	23a0      	movs	r3, #160	; 0xa0
 8004328:	18fb      	adds	r3, r7, r3
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2220      	movs	r2, #32
 800432e:	4013      	ands	r3, r2
 8004330:	d105      	bne.n	800433e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004332:	239c      	movs	r3, #156	; 0x9c
 8004334:	18fb      	adds	r3, r7, r3
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2201      	movs	r2, #1
 800433a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800433c:	d00b      	beq.n	8004356 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2208      	movs	r2, #8
 8004344:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2280      	movs	r2, #128	; 0x80
 800434a:	589b      	ldr	r3, [r3, r2]
 800434c:	2208      	movs	r2, #8
 800434e:	431a      	orrs	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2180      	movs	r1, #128	; 0x80
 8004354:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004356:	23a4      	movs	r3, #164	; 0xa4
 8004358:	18fb      	adds	r3, r7, r3
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	2380      	movs	r3, #128	; 0x80
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	4013      	ands	r3, r2
 8004362:	d013      	beq.n	800438c <HAL_UART_IRQHandler+0x198>
 8004364:	23a0      	movs	r3, #160	; 0xa0
 8004366:	18fb      	adds	r3, r7, r3
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	2380      	movs	r3, #128	; 0x80
 800436c:	04db      	lsls	r3, r3, #19
 800436e:	4013      	ands	r3, r2
 8004370:	d00c      	beq.n	800438c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2280      	movs	r2, #128	; 0x80
 8004378:	0112      	lsls	r2, r2, #4
 800437a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2280      	movs	r2, #128	; 0x80
 8004380:	589b      	ldr	r3, [r3, r2]
 8004382:	2220      	movs	r2, #32
 8004384:	431a      	orrs	r2, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2180      	movs	r1, #128	; 0x80
 800438a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2280      	movs	r2, #128	; 0x80
 8004390:	589b      	ldr	r3, [r3, r2]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d100      	bne.n	8004398 <HAL_UART_IRQHandler+0x1a4>
 8004396:	e1f9      	b.n	800478c <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004398:	23a4      	movs	r3, #164	; 0xa4
 800439a:	18fb      	adds	r3, r7, r3
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2220      	movs	r2, #32
 80043a0:	4013      	ands	r3, r2
 80043a2:	d00e      	beq.n	80043c2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80043a4:	23a0      	movs	r3, #160	; 0xa0
 80043a6:	18fb      	adds	r3, r7, r3
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2220      	movs	r2, #32
 80043ac:	4013      	ands	r3, r2
 80043ae:	d008      	beq.n	80043c2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d004      	beq.n	80043c2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	0010      	movs	r0, r2
 80043c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2280      	movs	r2, #128	; 0x80
 80043c6:	589b      	ldr	r3, [r3, r2]
 80043c8:	2194      	movs	r1, #148	; 0x94
 80043ca:	187a      	adds	r2, r7, r1
 80043cc:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	2240      	movs	r2, #64	; 0x40
 80043d6:	4013      	ands	r3, r2
 80043d8:	2b40      	cmp	r3, #64	; 0x40
 80043da:	d004      	beq.n	80043e6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80043dc:	187b      	adds	r3, r7, r1
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2228      	movs	r2, #40	; 0x28
 80043e2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80043e4:	d047      	beq.n	8004476 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	0018      	movs	r0, r3
 80043ea:	f000 ff27 	bl	800523c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2240      	movs	r2, #64	; 0x40
 80043f6:	4013      	ands	r3, r2
 80043f8:	2b40      	cmp	r3, #64	; 0x40
 80043fa:	d137      	bne.n	800446c <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043fc:	f3ef 8310 	mrs	r3, PRIMASK
 8004400:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004402:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004404:	2090      	movs	r0, #144	; 0x90
 8004406:	183a      	adds	r2, r7, r0
 8004408:	6013      	str	r3, [r2, #0]
 800440a:	2301      	movs	r3, #1
 800440c:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800440e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004410:	f383 8810 	msr	PRIMASK, r3
}
 8004414:	46c0      	nop			; (mov r8, r8)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2140      	movs	r1, #64	; 0x40
 8004422:	438a      	bics	r2, r1
 8004424:	609a      	str	r2, [r3, #8]
 8004426:	183b      	adds	r3, r7, r0
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800442c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800442e:	f383 8810 	msr	PRIMASK, r3
}
 8004432:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004438:	2b00      	cmp	r3, #0
 800443a:	d012      	beq.n	8004462 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004440:	4a14      	ldr	r2, [pc, #80]	; (8004494 <HAL_UART_IRQHandler+0x2a0>)
 8004442:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004448:	0018      	movs	r0, r3
 800444a:	f7fd fdd8 	bl	8001ffe <HAL_DMA_Abort_IT>
 800444e:	1e03      	subs	r3, r0, #0
 8004450:	d01a      	beq.n	8004488 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004456:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800445c:	0018      	movs	r0, r3
 800445e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004460:	e012      	b.n	8004488 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	0018      	movs	r0, r3
 8004466:	f000 f9a7 	bl	80047b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800446a:	e00d      	b.n	8004488 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	0018      	movs	r0, r3
 8004470:	f000 f9a2 	bl	80047b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004474:	e008      	b.n	8004488 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	0018      	movs	r0, r3
 800447a:	f000 f99d 	bl	80047b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2280      	movs	r2, #128	; 0x80
 8004482:	2100      	movs	r1, #0
 8004484:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004486:	e181      	b.n	800478c <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004488:	46c0      	nop			; (mov r8, r8)
    return;
 800448a:	e17f      	b.n	800478c <HAL_UART_IRQHandler+0x598>
 800448c:	0000080f 	.word	0x0000080f
 8004490:	04000120 	.word	0x04000120
 8004494:	08005301 	.word	0x08005301

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800449c:	2b01      	cmp	r3, #1
 800449e:	d000      	beq.n	80044a2 <HAL_UART_IRQHandler+0x2ae>
 80044a0:	e133      	b.n	800470a <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80044a2:	23a4      	movs	r3, #164	; 0xa4
 80044a4:	18fb      	adds	r3, r7, r3
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2210      	movs	r2, #16
 80044aa:	4013      	ands	r3, r2
 80044ac:	d100      	bne.n	80044b0 <HAL_UART_IRQHandler+0x2bc>
 80044ae:	e12c      	b.n	800470a <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80044b0:	23a0      	movs	r3, #160	; 0xa0
 80044b2:	18fb      	adds	r3, r7, r3
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2210      	movs	r2, #16
 80044b8:	4013      	ands	r3, r2
 80044ba:	d100      	bne.n	80044be <HAL_UART_IRQHandler+0x2ca>
 80044bc:	e125      	b.n	800470a <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2210      	movs	r2, #16
 80044c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	2240      	movs	r2, #64	; 0x40
 80044ce:	4013      	ands	r3, r2
 80044d0:	2b40      	cmp	r3, #64	; 0x40
 80044d2:	d000      	beq.n	80044d6 <HAL_UART_IRQHandler+0x2e2>
 80044d4:	e09d      	b.n	8004612 <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	685a      	ldr	r2, [r3, #4]
 80044de:	217e      	movs	r1, #126	; 0x7e
 80044e0:	187b      	adds	r3, r7, r1
 80044e2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80044e4:	187b      	adds	r3, r7, r1
 80044e6:	881b      	ldrh	r3, [r3, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d100      	bne.n	80044ee <HAL_UART_IRQHandler+0x2fa>
 80044ec:	e150      	b.n	8004790 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2258      	movs	r2, #88	; 0x58
 80044f2:	5a9b      	ldrh	r3, [r3, r2]
 80044f4:	187a      	adds	r2, r7, r1
 80044f6:	8812      	ldrh	r2, [r2, #0]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d300      	bcc.n	80044fe <HAL_UART_IRQHandler+0x30a>
 80044fc:	e148      	b.n	8004790 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	187a      	adds	r2, r7, r1
 8004502:	215a      	movs	r1, #90	; 0x5a
 8004504:	8812      	ldrh	r2, [r2, #0]
 8004506:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2220      	movs	r2, #32
 8004512:	4013      	ands	r3, r2
 8004514:	d16e      	bne.n	80045f4 <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004516:	f3ef 8310 	mrs	r3, PRIMASK
 800451a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800451c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800451e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004520:	2301      	movs	r3, #1
 8004522:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004526:	f383 8810 	msr	PRIMASK, r3
}
 800452a:	46c0      	nop			; (mov r8, r8)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	499a      	ldr	r1, [pc, #616]	; (80047a0 <HAL_UART_IRQHandler+0x5ac>)
 8004538:	400a      	ands	r2, r1
 800453a:	601a      	str	r2, [r3, #0]
 800453c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800453e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004542:	f383 8810 	msr	PRIMASK, r3
}
 8004546:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004548:	f3ef 8310 	mrs	r3, PRIMASK
 800454c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800454e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004550:	677b      	str	r3, [r7, #116]	; 0x74
 8004552:	2301      	movs	r3, #1
 8004554:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004556:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004558:	f383 8810 	msr	PRIMASK, r3
}
 800455c:	46c0      	nop			; (mov r8, r8)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689a      	ldr	r2, [r3, #8]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2101      	movs	r1, #1
 800456a:	438a      	bics	r2, r1
 800456c:	609a      	str	r2, [r3, #8]
 800456e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004570:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004572:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004574:	f383 8810 	msr	PRIMASK, r3
}
 8004578:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800457a:	f3ef 8310 	mrs	r3, PRIMASK
 800457e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004580:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004582:	673b      	str	r3, [r7, #112]	; 0x70
 8004584:	2301      	movs	r3, #1
 8004586:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800458a:	f383 8810 	msr	PRIMASK, r3
}
 800458e:	46c0      	nop			; (mov r8, r8)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689a      	ldr	r2, [r3, #8]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2140      	movs	r1, #64	; 0x40
 800459c:	438a      	bics	r2, r1
 800459e:	609a      	str	r2, [r3, #8]
 80045a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80045a2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045a6:	f383 8810 	msr	PRIMASK, r3
}
 80045aa:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2220      	movs	r2, #32
 80045b0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045b8:	f3ef 8310 	mrs	r3, PRIMASK
 80045bc:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80045be:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045c0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80045c2:	2301      	movs	r3, #1
 80045c4:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80045c8:	f383 8810 	msr	PRIMASK, r3
}
 80045cc:	46c0      	nop			; (mov r8, r8)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2110      	movs	r1, #16
 80045da:	438a      	bics	r2, r1
 80045dc:	601a      	str	r2, [r3, #0]
 80045de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045e0:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045e4:	f383 8810 	msr	PRIMASK, r3
}
 80045e8:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ee:	0018      	movs	r0, r3
 80045f0:	f7fd fcc5 	bl	8001f7e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2258      	movs	r2, #88	; 0x58
 80045f8:	5a9a      	ldrh	r2, [r3, r2]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	215a      	movs	r1, #90	; 0x5a
 80045fe:	5a5b      	ldrh	r3, [r3, r1]
 8004600:	b29b      	uxth	r3, r3
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	b29a      	uxth	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	0011      	movs	r1, r2
 800460a:	0018      	movs	r0, r3
 800460c:	f000 f8dc 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004610:	e0be      	b.n	8004790 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2258      	movs	r2, #88	; 0x58
 8004616:	5a99      	ldrh	r1, [r3, r2]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	225a      	movs	r2, #90	; 0x5a
 800461c:	5a9b      	ldrh	r3, [r3, r2]
 800461e:	b29a      	uxth	r2, r3
 8004620:	208e      	movs	r0, #142	; 0x8e
 8004622:	183b      	adds	r3, r7, r0
 8004624:	1a8a      	subs	r2, r1, r2
 8004626:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	225a      	movs	r2, #90	; 0x5a
 800462c:	5a9b      	ldrh	r3, [r3, r2]
 800462e:	b29b      	uxth	r3, r3
 8004630:	2b00      	cmp	r3, #0
 8004632:	d100      	bne.n	8004636 <HAL_UART_IRQHandler+0x442>
 8004634:	e0ae      	b.n	8004794 <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 8004636:	183b      	adds	r3, r7, r0
 8004638:	881b      	ldrh	r3, [r3, #0]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d100      	bne.n	8004640 <HAL_UART_IRQHandler+0x44c>
 800463e:	e0a9      	b.n	8004794 <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004640:	f3ef 8310 	mrs	r3, PRIMASK
 8004644:	60fb      	str	r3, [r7, #12]
  return(result);
 8004646:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004648:	2488      	movs	r4, #136	; 0x88
 800464a:	193a      	adds	r2, r7, r4
 800464c:	6013      	str	r3, [r2, #0]
 800464e:	2301      	movs	r3, #1
 8004650:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	f383 8810 	msr	PRIMASK, r3
}
 8004658:	46c0      	nop			; (mov r8, r8)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	494f      	ldr	r1, [pc, #316]	; (80047a4 <HAL_UART_IRQHandler+0x5b0>)
 8004666:	400a      	ands	r2, r1
 8004668:	601a      	str	r2, [r3, #0]
 800466a:	193b      	adds	r3, r7, r4
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	f383 8810 	msr	PRIMASK, r3
}
 8004676:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004678:	f3ef 8310 	mrs	r3, PRIMASK
 800467c:	61bb      	str	r3, [r7, #24]
  return(result);
 800467e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004680:	2484      	movs	r4, #132	; 0x84
 8004682:	193a      	adds	r2, r7, r4
 8004684:	6013      	str	r3, [r2, #0]
 8004686:	2301      	movs	r3, #1
 8004688:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	f383 8810 	msr	PRIMASK, r3
}
 8004690:	46c0      	nop			; (mov r8, r8)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689a      	ldr	r2, [r3, #8]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2101      	movs	r1, #1
 800469e:	438a      	bics	r2, r1
 80046a0:	609a      	str	r2, [r3, #8]
 80046a2:	193b      	adds	r3, r7, r4
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046a8:	6a3b      	ldr	r3, [r7, #32]
 80046aa:	f383 8810 	msr	PRIMASK, r3
}
 80046ae:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2220      	movs	r2, #32
 80046b4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c2:	f3ef 8310 	mrs	r3, PRIMASK
 80046c6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80046c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046ca:	2480      	movs	r4, #128	; 0x80
 80046cc:	193a      	adds	r2, r7, r4
 80046ce:	6013      	str	r3, [r2, #0]
 80046d0:	2301      	movs	r3, #1
 80046d2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d6:	f383 8810 	msr	PRIMASK, r3
}
 80046da:	46c0      	nop			; (mov r8, r8)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2110      	movs	r1, #16
 80046e8:	438a      	bics	r2, r1
 80046ea:	601a      	str	r2, [r3, #0]
 80046ec:	193b      	adds	r3, r7, r4
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046f4:	f383 8810 	msr	PRIMASK, r3
}
 80046f8:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80046fa:	183b      	adds	r3, r7, r0
 80046fc:	881a      	ldrh	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	0011      	movs	r1, r2
 8004702:	0018      	movs	r0, r3
 8004704:	f000 f860 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004708:	e044      	b.n	8004794 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800470a:	23a4      	movs	r3, #164	; 0xa4
 800470c:	18fb      	adds	r3, r7, r3
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	2380      	movs	r3, #128	; 0x80
 8004712:	035b      	lsls	r3, r3, #13
 8004714:	4013      	ands	r3, r2
 8004716:	d010      	beq.n	800473a <HAL_UART_IRQHandler+0x546>
 8004718:	239c      	movs	r3, #156	; 0x9c
 800471a:	18fb      	adds	r3, r7, r3
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	2380      	movs	r3, #128	; 0x80
 8004720:	03db      	lsls	r3, r3, #15
 8004722:	4013      	ands	r3, r2
 8004724:	d009      	beq.n	800473a <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2280      	movs	r2, #128	; 0x80
 800472c:	0352      	lsls	r2, r2, #13
 800472e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	0018      	movs	r0, r3
 8004734:	f000 ff8e 	bl	8005654 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004738:	e02f      	b.n	800479a <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800473a:	23a4      	movs	r3, #164	; 0xa4
 800473c:	18fb      	adds	r3, r7, r3
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2280      	movs	r2, #128	; 0x80
 8004742:	4013      	ands	r3, r2
 8004744:	d00f      	beq.n	8004766 <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004746:	23a0      	movs	r3, #160	; 0xa0
 8004748:	18fb      	adds	r3, r7, r3
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2280      	movs	r2, #128	; 0x80
 800474e:	4013      	ands	r3, r2
 8004750:	d009      	beq.n	8004766 <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004756:	2b00      	cmp	r3, #0
 8004758:	d01e      	beq.n	8004798 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	0010      	movs	r0, r2
 8004762:	4798      	blx	r3
    }
    return;
 8004764:	e018      	b.n	8004798 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004766:	23a4      	movs	r3, #164	; 0xa4
 8004768:	18fb      	adds	r3, r7, r3
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2240      	movs	r2, #64	; 0x40
 800476e:	4013      	ands	r3, r2
 8004770:	d013      	beq.n	800479a <HAL_UART_IRQHandler+0x5a6>
 8004772:	23a0      	movs	r3, #160	; 0xa0
 8004774:	18fb      	adds	r3, r7, r3
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2240      	movs	r2, #64	; 0x40
 800477a:	4013      	ands	r3, r2
 800477c:	d00d      	beq.n	800479a <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	0018      	movs	r0, r3
 8004782:	f000 fdd4 	bl	800532e <UART_EndTransmit_IT>
    return;
 8004786:	e008      	b.n	800479a <HAL_UART_IRQHandler+0x5a6>
      return;
 8004788:	46c0      	nop			; (mov r8, r8)
 800478a:	e006      	b.n	800479a <HAL_UART_IRQHandler+0x5a6>
    return;
 800478c:	46c0      	nop			; (mov r8, r8)
 800478e:	e004      	b.n	800479a <HAL_UART_IRQHandler+0x5a6>
      return;
 8004790:	46c0      	nop			; (mov r8, r8)
 8004792:	e002      	b.n	800479a <HAL_UART_IRQHandler+0x5a6>
      return;
 8004794:	46c0      	nop			; (mov r8, r8)
 8004796:	e000      	b.n	800479a <HAL_UART_IRQHandler+0x5a6>
    return;
 8004798:	46c0      	nop			; (mov r8, r8)
  }

}
 800479a:	46bd      	mov	sp, r7
 800479c:	b02b      	add	sp, #172	; 0xac
 800479e:	bd90      	pop	{r4, r7, pc}
 80047a0:	fffffeff 	.word	0xfffffeff
 80047a4:	fffffedf 	.word	0xfffffedf

080047a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80047b0:	46c0      	nop			; (mov r8, r8)
 80047b2:	46bd      	mov	sp, r7
 80047b4:	b002      	add	sp, #8
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80047c0:	46c0      	nop			; (mov r8, r8)
 80047c2:	46bd      	mov	sp, r7
 80047c4:	b002      	add	sp, #8
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	000a      	movs	r2, r1
 80047d2:	1cbb      	adds	r3, r7, #2
 80047d4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047d6:	46c0      	nop			; (mov r8, r8)
 80047d8:	46bd      	mov	sp, r7
 80047da:	b002      	add	sp, #8
 80047dc:	bd80      	pop	{r7, pc}
	...

080047e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047e0:	b5b0      	push	{r4, r5, r7, lr}
 80047e2:	b08e      	sub	sp, #56	; 0x38
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80047e8:	231a      	movs	r3, #26
 80047ea:	2218      	movs	r2, #24
 80047ec:	4694      	mov	ip, r2
 80047ee:	44bc      	add	ip, r7
 80047f0:	4463      	add	r3, ip
 80047f2:	2200      	movs	r2, #0
 80047f4:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	689a      	ldr	r2, [r3, #8]
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	431a      	orrs	r2, r3
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	431a      	orrs	r2, r3
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	69db      	ldr	r3, [r3, #28]
 800480a:	4313      	orrs	r3, r2
 800480c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4ab0      	ldr	r2, [pc, #704]	; (8004ad8 <UART_SetConfig+0x2f8>)
 8004816:	4013      	ands	r3, r2
 8004818:	0019      	movs	r1, r3
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004820:	430a      	orrs	r2, r1
 8004822:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	4aac      	ldr	r2, [pc, #688]	; (8004adc <UART_SetConfig+0x2fc>)
 800482c:	4013      	ands	r3, r2
 800482e:	0019      	movs	r1, r3
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	68da      	ldr	r2, [r3, #12]
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	430a      	orrs	r2, r1
 800483a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4aa6      	ldr	r2, [pc, #664]	; (8004ae0 <UART_SetConfig+0x300>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d004      	beq.n	8004856 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004852:	4313      	orrs	r3, r2
 8004854:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	4aa1      	ldr	r2, [pc, #644]	; (8004ae4 <UART_SetConfig+0x304>)
 800485e:	4013      	ands	r3, r2
 8004860:	0019      	movs	r1, r3
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004868:	430a      	orrs	r2, r1
 800486a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a9d      	ldr	r2, [pc, #628]	; (8004ae8 <UART_SetConfig+0x308>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d136      	bne.n	80048e4 <UART_SetConfig+0x104>
 8004876:	4b9d      	ldr	r3, [pc, #628]	; (8004aec <UART_SetConfig+0x30c>)
 8004878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487a:	2203      	movs	r2, #3
 800487c:	4013      	ands	r3, r2
 800487e:	2b03      	cmp	r3, #3
 8004880:	d020      	beq.n	80048c4 <UART_SetConfig+0xe4>
 8004882:	d827      	bhi.n	80048d4 <UART_SetConfig+0xf4>
 8004884:	2b02      	cmp	r3, #2
 8004886:	d00d      	beq.n	80048a4 <UART_SetConfig+0xc4>
 8004888:	d824      	bhi.n	80048d4 <UART_SetConfig+0xf4>
 800488a:	2b00      	cmp	r3, #0
 800488c:	d002      	beq.n	8004894 <UART_SetConfig+0xb4>
 800488e:	2b01      	cmp	r3, #1
 8004890:	d010      	beq.n	80048b4 <UART_SetConfig+0xd4>
 8004892:	e01f      	b.n	80048d4 <UART_SetConfig+0xf4>
 8004894:	231b      	movs	r3, #27
 8004896:	2218      	movs	r2, #24
 8004898:	4694      	mov	ip, r2
 800489a:	44bc      	add	ip, r7
 800489c:	4463      	add	r3, ip
 800489e:	2201      	movs	r2, #1
 80048a0:	701a      	strb	r2, [r3, #0]
 80048a2:	e0c5      	b.n	8004a30 <UART_SetConfig+0x250>
 80048a4:	231b      	movs	r3, #27
 80048a6:	2218      	movs	r2, #24
 80048a8:	4694      	mov	ip, r2
 80048aa:	44bc      	add	ip, r7
 80048ac:	4463      	add	r3, ip
 80048ae:	2202      	movs	r2, #2
 80048b0:	701a      	strb	r2, [r3, #0]
 80048b2:	e0bd      	b.n	8004a30 <UART_SetConfig+0x250>
 80048b4:	231b      	movs	r3, #27
 80048b6:	2218      	movs	r2, #24
 80048b8:	4694      	mov	ip, r2
 80048ba:	44bc      	add	ip, r7
 80048bc:	4463      	add	r3, ip
 80048be:	2204      	movs	r2, #4
 80048c0:	701a      	strb	r2, [r3, #0]
 80048c2:	e0b5      	b.n	8004a30 <UART_SetConfig+0x250>
 80048c4:	231b      	movs	r3, #27
 80048c6:	2218      	movs	r2, #24
 80048c8:	4694      	mov	ip, r2
 80048ca:	44bc      	add	ip, r7
 80048cc:	4463      	add	r3, ip
 80048ce:	2208      	movs	r2, #8
 80048d0:	701a      	strb	r2, [r3, #0]
 80048d2:	e0ad      	b.n	8004a30 <UART_SetConfig+0x250>
 80048d4:	231b      	movs	r3, #27
 80048d6:	2218      	movs	r2, #24
 80048d8:	4694      	mov	ip, r2
 80048da:	44bc      	add	ip, r7
 80048dc:	4463      	add	r3, ip
 80048de:	2210      	movs	r2, #16
 80048e0:	701a      	strb	r2, [r3, #0]
 80048e2:	e0a5      	b.n	8004a30 <UART_SetConfig+0x250>
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a81      	ldr	r2, [pc, #516]	; (8004af0 <UART_SetConfig+0x310>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d136      	bne.n	800495c <UART_SetConfig+0x17c>
 80048ee:	4b7f      	ldr	r3, [pc, #508]	; (8004aec <UART_SetConfig+0x30c>)
 80048f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048f2:	220c      	movs	r2, #12
 80048f4:	4013      	ands	r3, r2
 80048f6:	2b0c      	cmp	r3, #12
 80048f8:	d020      	beq.n	800493c <UART_SetConfig+0x15c>
 80048fa:	d827      	bhi.n	800494c <UART_SetConfig+0x16c>
 80048fc:	2b08      	cmp	r3, #8
 80048fe:	d00d      	beq.n	800491c <UART_SetConfig+0x13c>
 8004900:	d824      	bhi.n	800494c <UART_SetConfig+0x16c>
 8004902:	2b00      	cmp	r3, #0
 8004904:	d002      	beq.n	800490c <UART_SetConfig+0x12c>
 8004906:	2b04      	cmp	r3, #4
 8004908:	d010      	beq.n	800492c <UART_SetConfig+0x14c>
 800490a:	e01f      	b.n	800494c <UART_SetConfig+0x16c>
 800490c:	231b      	movs	r3, #27
 800490e:	2218      	movs	r2, #24
 8004910:	4694      	mov	ip, r2
 8004912:	44bc      	add	ip, r7
 8004914:	4463      	add	r3, ip
 8004916:	2200      	movs	r2, #0
 8004918:	701a      	strb	r2, [r3, #0]
 800491a:	e089      	b.n	8004a30 <UART_SetConfig+0x250>
 800491c:	231b      	movs	r3, #27
 800491e:	2218      	movs	r2, #24
 8004920:	4694      	mov	ip, r2
 8004922:	44bc      	add	ip, r7
 8004924:	4463      	add	r3, ip
 8004926:	2202      	movs	r2, #2
 8004928:	701a      	strb	r2, [r3, #0]
 800492a:	e081      	b.n	8004a30 <UART_SetConfig+0x250>
 800492c:	231b      	movs	r3, #27
 800492e:	2218      	movs	r2, #24
 8004930:	4694      	mov	ip, r2
 8004932:	44bc      	add	ip, r7
 8004934:	4463      	add	r3, ip
 8004936:	2204      	movs	r2, #4
 8004938:	701a      	strb	r2, [r3, #0]
 800493a:	e079      	b.n	8004a30 <UART_SetConfig+0x250>
 800493c:	231b      	movs	r3, #27
 800493e:	2218      	movs	r2, #24
 8004940:	4694      	mov	ip, r2
 8004942:	44bc      	add	ip, r7
 8004944:	4463      	add	r3, ip
 8004946:	2208      	movs	r2, #8
 8004948:	701a      	strb	r2, [r3, #0]
 800494a:	e071      	b.n	8004a30 <UART_SetConfig+0x250>
 800494c:	231b      	movs	r3, #27
 800494e:	2218      	movs	r2, #24
 8004950:	4694      	mov	ip, r2
 8004952:	44bc      	add	ip, r7
 8004954:	4463      	add	r3, ip
 8004956:	2210      	movs	r2, #16
 8004958:	701a      	strb	r2, [r3, #0]
 800495a:	e069      	b.n	8004a30 <UART_SetConfig+0x250>
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a64      	ldr	r2, [pc, #400]	; (8004af4 <UART_SetConfig+0x314>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d107      	bne.n	8004976 <UART_SetConfig+0x196>
 8004966:	231b      	movs	r3, #27
 8004968:	2218      	movs	r2, #24
 800496a:	4694      	mov	ip, r2
 800496c:	44bc      	add	ip, r7
 800496e:	4463      	add	r3, ip
 8004970:	2200      	movs	r2, #0
 8004972:	701a      	strb	r2, [r3, #0]
 8004974:	e05c      	b.n	8004a30 <UART_SetConfig+0x250>
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a5f      	ldr	r2, [pc, #380]	; (8004af8 <UART_SetConfig+0x318>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d107      	bne.n	8004990 <UART_SetConfig+0x1b0>
 8004980:	231b      	movs	r3, #27
 8004982:	2218      	movs	r2, #24
 8004984:	4694      	mov	ip, r2
 8004986:	44bc      	add	ip, r7
 8004988:	4463      	add	r3, ip
 800498a:	2200      	movs	r2, #0
 800498c:	701a      	strb	r2, [r3, #0]
 800498e:	e04f      	b.n	8004a30 <UART_SetConfig+0x250>
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a52      	ldr	r2, [pc, #328]	; (8004ae0 <UART_SetConfig+0x300>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d143      	bne.n	8004a22 <UART_SetConfig+0x242>
 800499a:	4b54      	ldr	r3, [pc, #336]	; (8004aec <UART_SetConfig+0x30c>)
 800499c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800499e:	23c0      	movs	r3, #192	; 0xc0
 80049a0:	011b      	lsls	r3, r3, #4
 80049a2:	4013      	ands	r3, r2
 80049a4:	22c0      	movs	r2, #192	; 0xc0
 80049a6:	0112      	lsls	r2, r2, #4
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d02a      	beq.n	8004a02 <UART_SetConfig+0x222>
 80049ac:	22c0      	movs	r2, #192	; 0xc0
 80049ae:	0112      	lsls	r2, r2, #4
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d82e      	bhi.n	8004a12 <UART_SetConfig+0x232>
 80049b4:	2280      	movs	r2, #128	; 0x80
 80049b6:	0112      	lsls	r2, r2, #4
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d012      	beq.n	80049e2 <UART_SetConfig+0x202>
 80049bc:	2280      	movs	r2, #128	; 0x80
 80049be:	0112      	lsls	r2, r2, #4
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d826      	bhi.n	8004a12 <UART_SetConfig+0x232>
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d004      	beq.n	80049d2 <UART_SetConfig+0x1f2>
 80049c8:	2280      	movs	r2, #128	; 0x80
 80049ca:	00d2      	lsls	r2, r2, #3
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d010      	beq.n	80049f2 <UART_SetConfig+0x212>
 80049d0:	e01f      	b.n	8004a12 <UART_SetConfig+0x232>
 80049d2:	231b      	movs	r3, #27
 80049d4:	2218      	movs	r2, #24
 80049d6:	4694      	mov	ip, r2
 80049d8:	44bc      	add	ip, r7
 80049da:	4463      	add	r3, ip
 80049dc:	2200      	movs	r2, #0
 80049de:	701a      	strb	r2, [r3, #0]
 80049e0:	e026      	b.n	8004a30 <UART_SetConfig+0x250>
 80049e2:	231b      	movs	r3, #27
 80049e4:	2218      	movs	r2, #24
 80049e6:	4694      	mov	ip, r2
 80049e8:	44bc      	add	ip, r7
 80049ea:	4463      	add	r3, ip
 80049ec:	2202      	movs	r2, #2
 80049ee:	701a      	strb	r2, [r3, #0]
 80049f0:	e01e      	b.n	8004a30 <UART_SetConfig+0x250>
 80049f2:	231b      	movs	r3, #27
 80049f4:	2218      	movs	r2, #24
 80049f6:	4694      	mov	ip, r2
 80049f8:	44bc      	add	ip, r7
 80049fa:	4463      	add	r3, ip
 80049fc:	2204      	movs	r2, #4
 80049fe:	701a      	strb	r2, [r3, #0]
 8004a00:	e016      	b.n	8004a30 <UART_SetConfig+0x250>
 8004a02:	231b      	movs	r3, #27
 8004a04:	2218      	movs	r2, #24
 8004a06:	4694      	mov	ip, r2
 8004a08:	44bc      	add	ip, r7
 8004a0a:	4463      	add	r3, ip
 8004a0c:	2208      	movs	r2, #8
 8004a0e:	701a      	strb	r2, [r3, #0]
 8004a10:	e00e      	b.n	8004a30 <UART_SetConfig+0x250>
 8004a12:	231b      	movs	r3, #27
 8004a14:	2218      	movs	r2, #24
 8004a16:	4694      	mov	ip, r2
 8004a18:	44bc      	add	ip, r7
 8004a1a:	4463      	add	r3, ip
 8004a1c:	2210      	movs	r2, #16
 8004a1e:	701a      	strb	r2, [r3, #0]
 8004a20:	e006      	b.n	8004a30 <UART_SetConfig+0x250>
 8004a22:	231b      	movs	r3, #27
 8004a24:	2218      	movs	r2, #24
 8004a26:	4694      	mov	ip, r2
 8004a28:	44bc      	add	ip, r7
 8004a2a:	4463      	add	r3, ip
 8004a2c:	2210      	movs	r2, #16
 8004a2e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a2a      	ldr	r2, [pc, #168]	; (8004ae0 <UART_SetConfig+0x300>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d000      	beq.n	8004a3c <UART_SetConfig+0x25c>
 8004a3a:	e09e      	b.n	8004b7a <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a3c:	231b      	movs	r3, #27
 8004a3e:	2218      	movs	r2, #24
 8004a40:	4694      	mov	ip, r2
 8004a42:	44bc      	add	ip, r7
 8004a44:	4463      	add	r3, ip
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	2b08      	cmp	r3, #8
 8004a4a:	d01d      	beq.n	8004a88 <UART_SetConfig+0x2a8>
 8004a4c:	dc20      	bgt.n	8004a90 <UART_SetConfig+0x2b0>
 8004a4e:	2b04      	cmp	r3, #4
 8004a50:	d015      	beq.n	8004a7e <UART_SetConfig+0x29e>
 8004a52:	dc1d      	bgt.n	8004a90 <UART_SetConfig+0x2b0>
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d002      	beq.n	8004a5e <UART_SetConfig+0x27e>
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d005      	beq.n	8004a68 <UART_SetConfig+0x288>
 8004a5c:	e018      	b.n	8004a90 <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a5e:	f7fe fa7d 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8004a62:	0003      	movs	r3, r0
 8004a64:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a66:	e01d      	b.n	8004aa4 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a68:	4b20      	ldr	r3, [pc, #128]	; (8004aec <UART_SetConfig+0x30c>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2210      	movs	r2, #16
 8004a6e:	4013      	ands	r3, r2
 8004a70:	d002      	beq.n	8004a78 <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004a72:	4b22      	ldr	r3, [pc, #136]	; (8004afc <UART_SetConfig+0x31c>)
 8004a74:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004a76:	e015      	b.n	8004aa4 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 8004a78:	4b21      	ldr	r3, [pc, #132]	; (8004b00 <UART_SetConfig+0x320>)
 8004a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a7c:	e012      	b.n	8004aa4 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a7e:	f7fe f9bd 	bl	8002dfc <HAL_RCC_GetSysClockFreq>
 8004a82:	0003      	movs	r3, r0
 8004a84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a86:	e00d      	b.n	8004aa4 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a88:	2380      	movs	r3, #128	; 0x80
 8004a8a:	021b      	lsls	r3, r3, #8
 8004a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a8e:	e009      	b.n	8004aa4 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004a94:	231a      	movs	r3, #26
 8004a96:	2218      	movs	r2, #24
 8004a98:	4694      	mov	ip, r2
 8004a9a:	44bc      	add	ip, r7
 8004a9c:	4463      	add	r3, ip
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	701a      	strb	r2, [r3, #0]
        break;
 8004aa2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d100      	bne.n	8004aac <UART_SetConfig+0x2cc>
 8004aaa:	e13c      	b.n	8004d26 <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	0013      	movs	r3, r2
 8004ab2:	005b      	lsls	r3, r3, #1
 8004ab4:	189b      	adds	r3, r3, r2
 8004ab6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d305      	bcc.n	8004ac8 <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ac2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d91d      	bls.n	8004b04 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 8004ac8:	231a      	movs	r3, #26
 8004aca:	2218      	movs	r2, #24
 8004acc:	4694      	mov	ip, r2
 8004ace:	44bc      	add	ip, r7
 8004ad0:	4463      	add	r3, ip
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	701a      	strb	r2, [r3, #0]
 8004ad6:	e126      	b.n	8004d26 <UART_SetConfig+0x546>
 8004ad8:	efff69f3 	.word	0xefff69f3
 8004adc:	ffffcfff 	.word	0xffffcfff
 8004ae0:	40004800 	.word	0x40004800
 8004ae4:	fffff4ff 	.word	0xfffff4ff
 8004ae8:	40013800 	.word	0x40013800
 8004aec:	40021000 	.word	0x40021000
 8004af0:	40004400 	.word	0x40004400
 8004af4:	40004c00 	.word	0x40004c00
 8004af8:	40005000 	.word	0x40005000
 8004afc:	003d0900 	.word	0x003d0900
 8004b00:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b06:	613b      	str	r3, [r7, #16]
 8004b08:	2300      	movs	r3, #0
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	6939      	ldr	r1, [r7, #16]
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	000b      	movs	r3, r1
 8004b12:	0e1b      	lsrs	r3, r3, #24
 8004b14:	0010      	movs	r0, r2
 8004b16:	0205      	lsls	r5, r0, #8
 8004b18:	431d      	orrs	r5, r3
 8004b1a:	000b      	movs	r3, r1
 8004b1c:	021c      	lsls	r4, r3, #8
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	085b      	lsrs	r3, r3, #1
 8004b24:	60bb      	str	r3, [r7, #8]
 8004b26:	2300      	movs	r3, #0
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	68b8      	ldr	r0, [r7, #8]
 8004b2c:	68f9      	ldr	r1, [r7, #12]
 8004b2e:	1900      	adds	r0, r0, r4
 8004b30:	4169      	adcs	r1, r5
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	603b      	str	r3, [r7, #0]
 8004b38:	2300      	movs	r3, #0
 8004b3a:	607b      	str	r3, [r7, #4]
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f7fb fb76 	bl	8000230 <__aeabi_uldivmod>
 8004b44:	0002      	movs	r2, r0
 8004b46:	000b      	movs	r3, r1
 8004b48:	0013      	movs	r3, r2
 8004b4a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b4e:	23c0      	movs	r3, #192	; 0xc0
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d309      	bcc.n	8004b6a <UART_SetConfig+0x38a>
 8004b56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b58:	2380      	movs	r3, #128	; 0x80
 8004b5a:	035b      	lsls	r3, r3, #13
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d204      	bcs.n	8004b6a <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b66:	60da      	str	r2, [r3, #12]
 8004b68:	e0dd      	b.n	8004d26 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8004b6a:	231a      	movs	r3, #26
 8004b6c:	2218      	movs	r2, #24
 8004b6e:	4694      	mov	ip, r2
 8004b70:	44bc      	add	ip, r7
 8004b72:	4463      	add	r3, ip
 8004b74:	2201      	movs	r2, #1
 8004b76:	701a      	strb	r2, [r3, #0]
 8004b78:	e0d5      	b.n	8004d26 <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	69da      	ldr	r2, [r3, #28]
 8004b7e:	2380      	movs	r3, #128	; 0x80
 8004b80:	021b      	lsls	r3, r3, #8
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d000      	beq.n	8004b88 <UART_SetConfig+0x3a8>
 8004b86:	e074      	b.n	8004c72 <UART_SetConfig+0x492>
  {
    switch (clocksource)
 8004b88:	231b      	movs	r3, #27
 8004b8a:	2218      	movs	r2, #24
 8004b8c:	4694      	mov	ip, r2
 8004b8e:	44bc      	add	ip, r7
 8004b90:	4463      	add	r3, ip
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d822      	bhi.n	8004bde <UART_SetConfig+0x3fe>
 8004b98:	009a      	lsls	r2, r3, #2
 8004b9a:	4b6b      	ldr	r3, [pc, #428]	; (8004d48 <UART_SetConfig+0x568>)
 8004b9c:	18d3      	adds	r3, r2, r3
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ba2:	f7fe f9db 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8004ba6:	0003      	movs	r3, r0
 8004ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004baa:	e022      	b.n	8004bf2 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bac:	f7fe f9ec 	bl	8002f88 <HAL_RCC_GetPCLK2Freq>
 8004bb0:	0003      	movs	r3, r0
 8004bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004bb4:	e01d      	b.n	8004bf2 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bb6:	4b65      	ldr	r3, [pc, #404]	; (8004d4c <UART_SetConfig+0x56c>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2210      	movs	r2, #16
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	d002      	beq.n	8004bc6 <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004bc0:	4b63      	ldr	r3, [pc, #396]	; (8004d50 <UART_SetConfig+0x570>)
 8004bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004bc4:	e015      	b.n	8004bf2 <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 8004bc6:	4b63      	ldr	r3, [pc, #396]	; (8004d54 <UART_SetConfig+0x574>)
 8004bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004bca:	e012      	b.n	8004bf2 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bcc:	f7fe f916 	bl	8002dfc <HAL_RCC_GetSysClockFreq>
 8004bd0:	0003      	movs	r3, r0
 8004bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004bd4:	e00d      	b.n	8004bf2 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bd6:	2380      	movs	r3, #128	; 0x80
 8004bd8:	021b      	lsls	r3, r3, #8
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004bdc:	e009      	b.n	8004bf2 <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 8004bde:	2300      	movs	r3, #0
 8004be0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004be2:	231a      	movs	r3, #26
 8004be4:	2218      	movs	r2, #24
 8004be6:	4694      	mov	ip, r2
 8004be8:	44bc      	add	ip, r7
 8004bea:	4463      	add	r3, ip
 8004bec:	2201      	movs	r2, #1
 8004bee:	701a      	strb	r2, [r3, #0]
        break;
 8004bf0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d100      	bne.n	8004bfa <UART_SetConfig+0x41a>
 8004bf8:	e095      	b.n	8004d26 <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bfc:	005a      	lsls	r2, r3, #1
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	085b      	lsrs	r3, r3, #1
 8004c04:	18d2      	adds	r2, r2, r3
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	0019      	movs	r1, r3
 8004c0c:	0010      	movs	r0, r2
 8004c0e:	f7fb fa83 	bl	8000118 <__udivsi3>
 8004c12:	0003      	movs	r3, r0
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1a:	2b0f      	cmp	r3, #15
 8004c1c:	d921      	bls.n	8004c62 <UART_SetConfig+0x482>
 8004c1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c20:	2380      	movs	r3, #128	; 0x80
 8004c22:	025b      	lsls	r3, r3, #9
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d21c      	bcs.n	8004c62 <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	200e      	movs	r0, #14
 8004c2e:	2418      	movs	r4, #24
 8004c30:	193b      	adds	r3, r7, r4
 8004c32:	181b      	adds	r3, r3, r0
 8004c34:	210f      	movs	r1, #15
 8004c36:	438a      	bics	r2, r1
 8004c38:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c3c:	085b      	lsrs	r3, r3, #1
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2207      	movs	r2, #7
 8004c42:	4013      	ands	r3, r2
 8004c44:	b299      	uxth	r1, r3
 8004c46:	193b      	adds	r3, r7, r4
 8004c48:	181b      	adds	r3, r3, r0
 8004c4a:	193a      	adds	r2, r7, r4
 8004c4c:	1812      	adds	r2, r2, r0
 8004c4e:	8812      	ldrh	r2, [r2, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	193a      	adds	r2, r7, r4
 8004c5a:	1812      	adds	r2, r2, r0
 8004c5c:	8812      	ldrh	r2, [r2, #0]
 8004c5e:	60da      	str	r2, [r3, #12]
 8004c60:	e061      	b.n	8004d26 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004c62:	231a      	movs	r3, #26
 8004c64:	2218      	movs	r2, #24
 8004c66:	4694      	mov	ip, r2
 8004c68:	44bc      	add	ip, r7
 8004c6a:	4463      	add	r3, ip
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	701a      	strb	r2, [r3, #0]
 8004c70:	e059      	b.n	8004d26 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c72:	231b      	movs	r3, #27
 8004c74:	2218      	movs	r2, #24
 8004c76:	4694      	mov	ip, r2
 8004c78:	44bc      	add	ip, r7
 8004c7a:	4463      	add	r3, ip
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	2b08      	cmp	r3, #8
 8004c80:	d822      	bhi.n	8004cc8 <UART_SetConfig+0x4e8>
 8004c82:	009a      	lsls	r2, r3, #2
 8004c84:	4b34      	ldr	r3, [pc, #208]	; (8004d58 <UART_SetConfig+0x578>)
 8004c86:	18d3      	adds	r3, r2, r3
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c8c:	f7fe f966 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8004c90:	0003      	movs	r3, r0
 8004c92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c94:	e022      	b.n	8004cdc <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c96:	f7fe f977 	bl	8002f88 <HAL_RCC_GetPCLK2Freq>
 8004c9a:	0003      	movs	r3, r0
 8004c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c9e:	e01d      	b.n	8004cdc <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ca0:	4b2a      	ldr	r3, [pc, #168]	; (8004d4c <UART_SetConfig+0x56c>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2210      	movs	r2, #16
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	d002      	beq.n	8004cb0 <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004caa:	4b29      	ldr	r3, [pc, #164]	; (8004d50 <UART_SetConfig+0x570>)
 8004cac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004cae:	e015      	b.n	8004cdc <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 8004cb0:	4b28      	ldr	r3, [pc, #160]	; (8004d54 <UART_SetConfig+0x574>)
 8004cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cb4:	e012      	b.n	8004cdc <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cb6:	f7fe f8a1 	bl	8002dfc <HAL_RCC_GetSysClockFreq>
 8004cba:	0003      	movs	r3, r0
 8004cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cbe:	e00d      	b.n	8004cdc <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cc0:	2380      	movs	r3, #128	; 0x80
 8004cc2:	021b      	lsls	r3, r3, #8
 8004cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004cc6:	e009      	b.n	8004cdc <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004ccc:	231a      	movs	r3, #26
 8004cce:	2218      	movs	r2, #24
 8004cd0:	4694      	mov	ip, r2
 8004cd2:	44bc      	add	ip, r7
 8004cd4:	4463      	add	r3, ip
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	701a      	strb	r2, [r3, #0]
        break;
 8004cda:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d021      	beq.n	8004d26 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	085a      	lsrs	r2, r3, #1
 8004ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cea:	18d2      	adds	r2, r2, r3
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	0019      	movs	r1, r3
 8004cf2:	0010      	movs	r0, r2
 8004cf4:	f7fb fa10 	bl	8000118 <__udivsi3>
 8004cf8:	0003      	movs	r3, r0
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d00:	2b0f      	cmp	r3, #15
 8004d02:	d909      	bls.n	8004d18 <UART_SetConfig+0x538>
 8004d04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d06:	2380      	movs	r3, #128	; 0x80
 8004d08:	025b      	lsls	r3, r3, #9
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d204      	bcs.n	8004d18 <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d14:	60da      	str	r2, [r3, #12]
 8004d16:	e006      	b.n	8004d26 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004d18:	231a      	movs	r3, #26
 8004d1a:	2218      	movs	r2, #24
 8004d1c:	4694      	mov	ip, r2
 8004d1e:	44bc      	add	ip, r7
 8004d20:	4463      	add	r3, ip
 8004d22:	2201      	movs	r2, #1
 8004d24:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004d32:	231a      	movs	r3, #26
 8004d34:	2218      	movs	r2, #24
 8004d36:	4694      	mov	ip, r2
 8004d38:	44bc      	add	ip, r7
 8004d3a:	4463      	add	r3, ip
 8004d3c:	781b      	ldrb	r3, [r3, #0]
}
 8004d3e:	0018      	movs	r0, r3
 8004d40:	46bd      	mov	sp, r7
 8004d42:	b00e      	add	sp, #56	; 0x38
 8004d44:	bdb0      	pop	{r4, r5, r7, pc}
 8004d46:	46c0      	nop			; (mov r8, r8)
 8004d48:	08008934 	.word	0x08008934
 8004d4c:	40021000 	.word	0x40021000
 8004d50:	003d0900 	.word	0x003d0900
 8004d54:	00f42400 	.word	0x00f42400
 8004d58:	08008958 	.word	0x08008958

08004d5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b082      	sub	sp, #8
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d68:	2201      	movs	r2, #1
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	d00b      	beq.n	8004d86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	4a4a      	ldr	r2, [pc, #296]	; (8004ea0 <UART_AdvFeatureConfig+0x144>)
 8004d76:	4013      	ands	r3, r2
 8004d78:	0019      	movs	r1, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	430a      	orrs	r2, r1
 8004d84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8a:	2202      	movs	r2, #2
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	d00b      	beq.n	8004da8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	4a43      	ldr	r2, [pc, #268]	; (8004ea4 <UART_AdvFeatureConfig+0x148>)
 8004d98:	4013      	ands	r3, r2
 8004d9a:	0019      	movs	r1, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dac:	2204      	movs	r2, #4
 8004dae:	4013      	ands	r3, r2
 8004db0:	d00b      	beq.n	8004dca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	4a3b      	ldr	r2, [pc, #236]	; (8004ea8 <UART_AdvFeatureConfig+0x14c>)
 8004dba:	4013      	ands	r3, r2
 8004dbc:	0019      	movs	r1, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dce:	2208      	movs	r2, #8
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	d00b      	beq.n	8004dec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	4a34      	ldr	r2, [pc, #208]	; (8004eac <UART_AdvFeatureConfig+0x150>)
 8004ddc:	4013      	ands	r3, r2
 8004dde:	0019      	movs	r1, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df0:	2210      	movs	r2, #16
 8004df2:	4013      	ands	r3, r2
 8004df4:	d00b      	beq.n	8004e0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	4a2c      	ldr	r2, [pc, #176]	; (8004eb0 <UART_AdvFeatureConfig+0x154>)
 8004dfe:	4013      	ands	r3, r2
 8004e00:	0019      	movs	r1, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	2220      	movs	r2, #32
 8004e14:	4013      	ands	r3, r2
 8004e16:	d00b      	beq.n	8004e30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	4a25      	ldr	r2, [pc, #148]	; (8004eb4 <UART_AdvFeatureConfig+0x158>)
 8004e20:	4013      	ands	r3, r2
 8004e22:	0019      	movs	r1, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e34:	2240      	movs	r2, #64	; 0x40
 8004e36:	4013      	ands	r3, r2
 8004e38:	d01d      	beq.n	8004e76 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	4a1d      	ldr	r2, [pc, #116]	; (8004eb8 <UART_AdvFeatureConfig+0x15c>)
 8004e42:	4013      	ands	r3, r2
 8004e44:	0019      	movs	r1, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e56:	2380      	movs	r3, #128	; 0x80
 8004e58:	035b      	lsls	r3, r3, #13
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d10b      	bne.n	8004e76 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	4a15      	ldr	r2, [pc, #84]	; (8004ebc <UART_AdvFeatureConfig+0x160>)
 8004e66:	4013      	ands	r3, r2
 8004e68:	0019      	movs	r1, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7a:	2280      	movs	r2, #128	; 0x80
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	d00b      	beq.n	8004e98 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	4a0e      	ldr	r2, [pc, #56]	; (8004ec0 <UART_AdvFeatureConfig+0x164>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	0019      	movs	r1, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	605a      	str	r2, [r3, #4]
  }
}
 8004e98:	46c0      	nop			; (mov r8, r8)
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	b002      	add	sp, #8
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	fffdffff 	.word	0xfffdffff
 8004ea4:	fffeffff 	.word	0xfffeffff
 8004ea8:	fffbffff 	.word	0xfffbffff
 8004eac:	ffff7fff 	.word	0xffff7fff
 8004eb0:	ffffefff 	.word	0xffffefff
 8004eb4:	ffffdfff 	.word	0xffffdfff
 8004eb8:	ffefffff 	.word	0xffefffff
 8004ebc:	ff9fffff 	.word	0xff9fffff
 8004ec0:	fff7ffff 	.word	0xfff7ffff

08004ec4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af02      	add	r7, sp, #8
 8004eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2280      	movs	r2, #128	; 0x80
 8004ed0:	2100      	movs	r1, #0
 8004ed2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ed4:	f7fc ff78 	bl	8001dc8 <HAL_GetTick>
 8004ed8:	0003      	movs	r3, r0
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2208      	movs	r2, #8
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	2b08      	cmp	r3, #8
 8004ee8:	d10c      	bne.n	8004f04 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2280      	movs	r2, #128	; 0x80
 8004eee:	0391      	lsls	r1, r2, #14
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	4a17      	ldr	r2, [pc, #92]	; (8004f50 <UART_CheckIdleState+0x8c>)
 8004ef4:	9200      	str	r2, [sp, #0]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f000 f82c 	bl	8004f54 <UART_WaitOnFlagUntilTimeout>
 8004efc:	1e03      	subs	r3, r0, #0
 8004efe:	d001      	beq.n	8004f04 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e021      	b.n	8004f48 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2204      	movs	r2, #4
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	2b04      	cmp	r3, #4
 8004f10:	d10c      	bne.n	8004f2c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2280      	movs	r2, #128	; 0x80
 8004f16:	03d1      	lsls	r1, r2, #15
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	4a0d      	ldr	r2, [pc, #52]	; (8004f50 <UART_CheckIdleState+0x8c>)
 8004f1c:	9200      	str	r2, [sp, #0]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f000 f818 	bl	8004f54 <UART_WaitOnFlagUntilTimeout>
 8004f24:	1e03      	subs	r3, r0, #0
 8004f26:	d001      	beq.n	8004f2c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e00d      	b.n	8004f48 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2274      	movs	r2, #116	; 0x74
 8004f42:	2100      	movs	r1, #0
 8004f44:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	0018      	movs	r0, r3
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	b004      	add	sp, #16
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	01ffffff 	.word	0x01ffffff

08004f54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b094      	sub	sp, #80	; 0x50
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	603b      	str	r3, [r7, #0]
 8004f60:	1dfb      	adds	r3, r7, #7
 8004f62:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f64:	e0a3      	b.n	80050ae <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f68:	3301      	adds	r3, #1
 8004f6a:	d100      	bne.n	8004f6e <UART_WaitOnFlagUntilTimeout+0x1a>
 8004f6c:	e09f      	b.n	80050ae <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f6e:	f7fc ff2b 	bl	8001dc8 <HAL_GetTick>
 8004f72:	0002      	movs	r2, r0
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d302      	bcc.n	8004f84 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d13d      	bne.n	8005000 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f84:	f3ef 8310 	mrs	r3, PRIMASK
 8004f88:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f8c:	647b      	str	r3, [r7, #68]	; 0x44
 8004f8e:	2301      	movs	r3, #1
 8004f90:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f94:	f383 8810 	msr	PRIMASK, r3
}
 8004f98:	46c0      	nop			; (mov r8, r8)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	494c      	ldr	r1, [pc, #304]	; (80050d8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004fa6:	400a      	ands	r2, r1
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fac:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb0:	f383 8810 	msr	PRIMASK, r3
}
 8004fb4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fb6:	f3ef 8310 	mrs	r3, PRIMASK
 8004fba:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fbe:	643b      	str	r3, [r7, #64]	; 0x40
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc6:	f383 8810 	msr	PRIMASK, r3
}
 8004fca:	46c0      	nop			; (mov r8, r8)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689a      	ldr	r2, [r3, #8]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2101      	movs	r1, #1
 8004fd8:	438a      	bics	r2, r1
 8004fda:	609a      	str	r2, [r3, #8]
 8004fdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fde:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fe2:	f383 8810 	msr	PRIMASK, r3
}
 8004fe6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2220      	movs	r2, #32
 8004fec:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2274      	movs	r2, #116	; 0x74
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e067      	b.n	80050d0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2204      	movs	r2, #4
 8005008:	4013      	ands	r3, r2
 800500a:	d050      	beq.n	80050ae <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	69da      	ldr	r2, [r3, #28]
 8005012:	2380      	movs	r3, #128	; 0x80
 8005014:	011b      	lsls	r3, r3, #4
 8005016:	401a      	ands	r2, r3
 8005018:	2380      	movs	r3, #128	; 0x80
 800501a:	011b      	lsls	r3, r3, #4
 800501c:	429a      	cmp	r2, r3
 800501e:	d146      	bne.n	80050ae <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2280      	movs	r2, #128	; 0x80
 8005026:	0112      	lsls	r2, r2, #4
 8005028:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800502a:	f3ef 8310 	mrs	r3, PRIMASK
 800502e:	613b      	str	r3, [r7, #16]
  return(result);
 8005030:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005032:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005034:	2301      	movs	r3, #1
 8005036:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f383 8810 	msr	PRIMASK, r3
}
 800503e:	46c0      	nop			; (mov r8, r8)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4923      	ldr	r1, [pc, #140]	; (80050d8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800504c:	400a      	ands	r2, r1
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005052:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	f383 8810 	msr	PRIMASK, r3
}
 800505a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800505c:	f3ef 8310 	mrs	r3, PRIMASK
 8005060:	61fb      	str	r3, [r7, #28]
  return(result);
 8005062:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005064:	64bb      	str	r3, [r7, #72]	; 0x48
 8005066:	2301      	movs	r3, #1
 8005068:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800506a:	6a3b      	ldr	r3, [r7, #32]
 800506c:	f383 8810 	msr	PRIMASK, r3
}
 8005070:	46c0      	nop			; (mov r8, r8)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	689a      	ldr	r2, [r3, #8]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2101      	movs	r1, #1
 800507e:	438a      	bics	r2, r1
 8005080:	609a      	str	r2, [r3, #8]
 8005082:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005084:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005088:	f383 8810 	msr	PRIMASK, r3
}
 800508c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2220      	movs	r2, #32
 8005092:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2220      	movs	r2, #32
 8005098:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2280      	movs	r2, #128	; 0x80
 800509e:	2120      	movs	r1, #32
 80050a0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2274      	movs	r2, #116	; 0x74
 80050a6:	2100      	movs	r1, #0
 80050a8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e010      	b.n	80050d0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	69db      	ldr	r3, [r3, #28]
 80050b4:	68ba      	ldr	r2, [r7, #8]
 80050b6:	4013      	ands	r3, r2
 80050b8:	68ba      	ldr	r2, [r7, #8]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	425a      	negs	r2, r3
 80050be:	4153      	adcs	r3, r2
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	001a      	movs	r2, r3
 80050c4:	1dfb      	adds	r3, r7, #7
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d100      	bne.n	80050ce <UART_WaitOnFlagUntilTimeout+0x17a>
 80050cc:	e74b      	b.n	8004f66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	0018      	movs	r0, r3
 80050d2:	46bd      	mov	sp, r7
 80050d4:	b014      	add	sp, #80	; 0x50
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	fffffe5f 	.word	0xfffffe5f

080050dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b08c      	sub	sp, #48	; 0x30
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	1dbb      	adds	r3, r7, #6
 80050e8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	1dba      	adds	r2, r7, #6
 80050f4:	2158      	movs	r1, #88	; 0x58
 80050f6:	8812      	ldrh	r2, [r2, #0]
 80050f8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	1dba      	adds	r2, r7, #6
 80050fe:	215a      	movs	r1, #90	; 0x5a
 8005100:	8812      	ldrh	r2, [r2, #0]
 8005102:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	689a      	ldr	r2, [r3, #8]
 800510e:	2380      	movs	r3, #128	; 0x80
 8005110:	015b      	lsls	r3, r3, #5
 8005112:	429a      	cmp	r2, r3
 8005114:	d10d      	bne.n	8005132 <UART_Start_Receive_IT+0x56>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d104      	bne.n	8005128 <UART_Start_Receive_IT+0x4c>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	225c      	movs	r2, #92	; 0x5c
 8005122:	4943      	ldr	r1, [pc, #268]	; (8005230 <UART_Start_Receive_IT+0x154>)
 8005124:	5299      	strh	r1, [r3, r2]
 8005126:	e02e      	b.n	8005186 <UART_Start_Receive_IT+0xaa>
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	225c      	movs	r2, #92	; 0x5c
 800512c:	21ff      	movs	r1, #255	; 0xff
 800512e:	5299      	strh	r1, [r3, r2]
 8005130:	e029      	b.n	8005186 <UART_Start_Receive_IT+0xaa>
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10d      	bne.n	8005156 <UART_Start_Receive_IT+0x7a>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d104      	bne.n	800514c <UART_Start_Receive_IT+0x70>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	225c      	movs	r2, #92	; 0x5c
 8005146:	21ff      	movs	r1, #255	; 0xff
 8005148:	5299      	strh	r1, [r3, r2]
 800514a:	e01c      	b.n	8005186 <UART_Start_Receive_IT+0xaa>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	225c      	movs	r2, #92	; 0x5c
 8005150:	217f      	movs	r1, #127	; 0x7f
 8005152:	5299      	strh	r1, [r3, r2]
 8005154:	e017      	b.n	8005186 <UART_Start_Receive_IT+0xaa>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	689a      	ldr	r2, [r3, #8]
 800515a:	2380      	movs	r3, #128	; 0x80
 800515c:	055b      	lsls	r3, r3, #21
 800515e:	429a      	cmp	r2, r3
 8005160:	d10d      	bne.n	800517e <UART_Start_Receive_IT+0xa2>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d104      	bne.n	8005174 <UART_Start_Receive_IT+0x98>
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	225c      	movs	r2, #92	; 0x5c
 800516e:	217f      	movs	r1, #127	; 0x7f
 8005170:	5299      	strh	r1, [r3, r2]
 8005172:	e008      	b.n	8005186 <UART_Start_Receive_IT+0xaa>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	225c      	movs	r2, #92	; 0x5c
 8005178:	213f      	movs	r1, #63	; 0x3f
 800517a:	5299      	strh	r1, [r3, r2]
 800517c:	e003      	b.n	8005186 <UART_Start_Receive_IT+0xaa>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	225c      	movs	r2, #92	; 0x5c
 8005182:	2100      	movs	r1, #0
 8005184:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2280      	movs	r2, #128	; 0x80
 800518a:	2100      	movs	r1, #0
 800518c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2222      	movs	r2, #34	; 0x22
 8005192:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005194:	f3ef 8310 	mrs	r3, PRIMASK
 8005198:	61fb      	str	r3, [r7, #28]
  return(result);
 800519a:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800519c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800519e:	2301      	movs	r3, #1
 80051a0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051a2:	6a3b      	ldr	r3, [r7, #32]
 80051a4:	f383 8810 	msr	PRIMASK, r3
}
 80051a8:	46c0      	nop			; (mov r8, r8)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689a      	ldr	r2, [r3, #8]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2101      	movs	r1, #1
 80051b6:	430a      	orrs	r2, r1
 80051b8:	609a      	str	r2, [r3, #8]
 80051ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051bc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c0:	f383 8810 	msr	PRIMASK, r3
}
 80051c4:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	689a      	ldr	r2, [r3, #8]
 80051ca:	2380      	movs	r3, #128	; 0x80
 80051cc:	015b      	lsls	r3, r3, #5
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d107      	bne.n	80051e2 <UART_Start_Receive_IT+0x106>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d103      	bne.n	80051e2 <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	4a15      	ldr	r2, [pc, #84]	; (8005234 <UART_Start_Receive_IT+0x158>)
 80051de:	665a      	str	r2, [r3, #100]	; 0x64
 80051e0:	e002      	b.n	80051e8 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	4a14      	ldr	r2, [pc, #80]	; (8005238 <UART_Start_Receive_IT+0x15c>)
 80051e6:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2274      	movs	r2, #116	; 0x74
 80051ec:	2100      	movs	r1, #0
 80051ee:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051f0:	f3ef 8310 	mrs	r3, PRIMASK
 80051f4:	613b      	str	r3, [r7, #16]
  return(result);
 80051f6:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80051f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80051fa:	2301      	movs	r3, #1
 80051fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f383 8810 	msr	PRIMASK, r3
}
 8005204:	46c0      	nop			; (mov r8, r8)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2190      	movs	r1, #144	; 0x90
 8005212:	0049      	lsls	r1, r1, #1
 8005214:	430a      	orrs	r2, r1
 8005216:	601a      	str	r2, [r3, #0]
 8005218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	f383 8810 	msr	PRIMASK, r3
}
 8005222:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	0018      	movs	r0, r3
 8005228:	46bd      	mov	sp, r7
 800522a:	b00c      	add	sp, #48	; 0x30
 800522c:	bd80      	pop	{r7, pc}
 800522e:	46c0      	nop			; (mov r8, r8)
 8005230:	000001ff 	.word	0x000001ff
 8005234:	080054ed 	.word	0x080054ed
 8005238:	08005385 	.word	0x08005385

0800523c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b08e      	sub	sp, #56	; 0x38
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005244:	f3ef 8310 	mrs	r3, PRIMASK
 8005248:	617b      	str	r3, [r7, #20]
  return(result);
 800524a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800524c:	637b      	str	r3, [r7, #52]	; 0x34
 800524e:	2301      	movs	r3, #1
 8005250:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	f383 8810 	msr	PRIMASK, r3
}
 8005258:	46c0      	nop			; (mov r8, r8)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4925      	ldr	r1, [pc, #148]	; (80052fc <UART_EndRxTransfer+0xc0>)
 8005266:	400a      	ands	r2, r1
 8005268:	601a      	str	r2, [r3, #0]
 800526a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800526c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	f383 8810 	msr	PRIMASK, r3
}
 8005274:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005276:	f3ef 8310 	mrs	r3, PRIMASK
 800527a:	623b      	str	r3, [r7, #32]
  return(result);
 800527c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800527e:	633b      	str	r3, [r7, #48]	; 0x30
 8005280:	2301      	movs	r3, #1
 8005282:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005286:	f383 8810 	msr	PRIMASK, r3
}
 800528a:	46c0      	nop			; (mov r8, r8)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689a      	ldr	r2, [r3, #8]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2101      	movs	r1, #1
 8005298:	438a      	bics	r2, r1
 800529a:	609a      	str	r2, [r3, #8]
 800529c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a2:	f383 8810 	msr	PRIMASK, r3
}
 80052a6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d118      	bne.n	80052e2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052b0:	f3ef 8310 	mrs	r3, PRIMASK
 80052b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80052b6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052ba:	2301      	movs	r3, #1
 80052bc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f383 8810 	msr	PRIMASK, r3
}
 80052c4:	46c0      	nop			; (mov r8, r8)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2110      	movs	r1, #16
 80052d2:	438a      	bics	r2, r1
 80052d4:	601a      	str	r2, [r3, #0]
 80052d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	f383 8810 	msr	PRIMASK, r3
}
 80052e0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2220      	movs	r2, #32
 80052e6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	665a      	str	r2, [r3, #100]	; 0x64
}
 80052f4:	46c0      	nop			; (mov r8, r8)
 80052f6:	46bd      	mov	sp, r7
 80052f8:	b00e      	add	sp, #56	; 0x38
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	fffffedf 	.word	0xfffffedf

08005300 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800530c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	225a      	movs	r2, #90	; 0x5a
 8005312:	2100      	movs	r1, #0
 8005314:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2252      	movs	r2, #82	; 0x52
 800531a:	2100      	movs	r1, #0
 800531c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	0018      	movs	r0, r3
 8005322:	f7ff fa49 	bl	80047b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005326:	46c0      	nop			; (mov r8, r8)
 8005328:	46bd      	mov	sp, r7
 800532a:	b004      	add	sp, #16
 800532c:	bd80      	pop	{r7, pc}

0800532e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	b086      	sub	sp, #24
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005336:	f3ef 8310 	mrs	r3, PRIMASK
 800533a:	60bb      	str	r3, [r7, #8]
  return(result);
 800533c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800533e:	617b      	str	r3, [r7, #20]
 8005340:	2301      	movs	r3, #1
 8005342:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f383 8810 	msr	PRIMASK, r3
}
 800534a:	46c0      	nop			; (mov r8, r8)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2140      	movs	r1, #64	; 0x40
 8005358:	438a      	bics	r2, r1
 800535a:	601a      	str	r2, [r3, #0]
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	f383 8810 	msr	PRIMASK, r3
}
 8005366:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2220      	movs	r2, #32
 800536c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	0018      	movs	r0, r3
 8005378:	f7ff fa16 	bl	80047a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800537c:	46c0      	nop			; (mov r8, r8)
 800537e:	46bd      	mov	sp, r7
 8005380:	b006      	add	sp, #24
 8005382:	bd80      	pop	{r7, pc}

08005384 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b090      	sub	sp, #64	; 0x40
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800538c:	203e      	movs	r0, #62	; 0x3e
 800538e:	183b      	adds	r3, r7, r0
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	215c      	movs	r1, #92	; 0x5c
 8005394:	5a52      	ldrh	r2, [r2, r1]
 8005396:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800539c:	2b22      	cmp	r3, #34	; 0x22
 800539e:	d000      	beq.n	80053a2 <UART_RxISR_8BIT+0x1e>
 80053a0:	e095      	b.n	80054ce <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053a8:	213c      	movs	r1, #60	; 0x3c
 80053aa:	187b      	adds	r3, r7, r1
 80053ac:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80053ae:	187b      	adds	r3, r7, r1
 80053b0:	881b      	ldrh	r3, [r3, #0]
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	183b      	adds	r3, r7, r0
 80053b6:	881b      	ldrh	r3, [r3, #0]
 80053b8:	b2d9      	uxtb	r1, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053be:	400a      	ands	r2, r1
 80053c0:	b2d2      	uxtb	r2, r2
 80053c2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c8:	1c5a      	adds	r2, r3, #1
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	225a      	movs	r2, #90	; 0x5a
 80053d2:	5a9b      	ldrh	r3, [r3, r2]
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	3b01      	subs	r3, #1
 80053d8:	b299      	uxth	r1, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	225a      	movs	r2, #90	; 0x5a
 80053de:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	225a      	movs	r2, #90	; 0x5a
 80053e4:	5a9b      	ldrh	r3, [r3, r2]
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d178      	bne.n	80054de <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053ec:	f3ef 8310 	mrs	r3, PRIMASK
 80053f0:	61bb      	str	r3, [r7, #24]
  return(result);
 80053f2:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80053f6:	2301      	movs	r3, #1
 80053f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	f383 8810 	msr	PRIMASK, r3
}
 8005400:	46c0      	nop			; (mov r8, r8)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4936      	ldr	r1, [pc, #216]	; (80054e8 <UART_RxISR_8BIT+0x164>)
 800540e:	400a      	ands	r2, r1
 8005410:	601a      	str	r2, [r3, #0]
 8005412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005414:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005416:	6a3b      	ldr	r3, [r7, #32]
 8005418:	f383 8810 	msr	PRIMASK, r3
}
 800541c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800541e:	f3ef 8310 	mrs	r3, PRIMASK
 8005422:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005424:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005426:	637b      	str	r3, [r7, #52]	; 0x34
 8005428:	2301      	movs	r3, #1
 800542a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800542c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800542e:	f383 8810 	msr	PRIMASK, r3
}
 8005432:	46c0      	nop			; (mov r8, r8)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	689a      	ldr	r2, [r3, #8]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2101      	movs	r1, #1
 8005440:	438a      	bics	r2, r1
 8005442:	609a      	str	r2, [r3, #8]
 8005444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005446:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800544a:	f383 8810 	msr	PRIMASK, r3
}
 800544e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2220      	movs	r2, #32
 8005454:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005460:	2b01      	cmp	r3, #1
 8005462:	d12f      	bne.n	80054c4 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800546a:	f3ef 8310 	mrs	r3, PRIMASK
 800546e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005470:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005472:	633b      	str	r3, [r7, #48]	; 0x30
 8005474:	2301      	movs	r3, #1
 8005476:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	f383 8810 	msr	PRIMASK, r3
}
 800547e:	46c0      	nop			; (mov r8, r8)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2110      	movs	r1, #16
 800548c:	438a      	bics	r2, r1
 800548e:	601a      	str	r2, [r3, #0]
 8005490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005492:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	f383 8810 	msr	PRIMASK, r3
}
 800549a:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	2210      	movs	r2, #16
 80054a4:	4013      	ands	r3, r2
 80054a6:	2b10      	cmp	r3, #16
 80054a8:	d103      	bne.n	80054b2 <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2210      	movs	r2, #16
 80054b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2258      	movs	r2, #88	; 0x58
 80054b6:	5a9a      	ldrh	r2, [r3, r2]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	0011      	movs	r1, r2
 80054bc:	0018      	movs	r0, r3
 80054be:	f7ff f983 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80054c2:	e00c      	b.n	80054de <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	0018      	movs	r0, r3
 80054c8:	f7fb fb84 	bl	8000bd4 <HAL_UART_RxCpltCallback>
}
 80054cc:	e007      	b.n	80054de <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	699a      	ldr	r2, [r3, #24]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2108      	movs	r1, #8
 80054da:	430a      	orrs	r2, r1
 80054dc:	619a      	str	r2, [r3, #24]
}
 80054de:	46c0      	nop			; (mov r8, r8)
 80054e0:	46bd      	mov	sp, r7
 80054e2:	b010      	add	sp, #64	; 0x40
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	46c0      	nop			; (mov r8, r8)
 80054e8:	fffffedf 	.word	0xfffffedf

080054ec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b090      	sub	sp, #64	; 0x40
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80054f4:	203e      	movs	r0, #62	; 0x3e
 80054f6:	183b      	adds	r3, r7, r0
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	215c      	movs	r1, #92	; 0x5c
 80054fc:	5a52      	ldrh	r2, [r2, r1]
 80054fe:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005504:	2b22      	cmp	r3, #34	; 0x22
 8005506:	d000      	beq.n	800550a <UART_RxISR_16BIT+0x1e>
 8005508:	e095      	b.n	8005636 <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005510:	213c      	movs	r1, #60	; 0x3c
 8005512:	187b      	adds	r3, r7, r1
 8005514:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800551a:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 800551c:	187b      	adds	r3, r7, r1
 800551e:	183a      	adds	r2, r7, r0
 8005520:	881b      	ldrh	r3, [r3, #0]
 8005522:	8812      	ldrh	r2, [r2, #0]
 8005524:	4013      	ands	r3, r2
 8005526:	b29a      	uxth	r2, r3
 8005528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800552a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005530:	1c9a      	adds	r2, r3, #2
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	225a      	movs	r2, #90	; 0x5a
 800553a:	5a9b      	ldrh	r3, [r3, r2]
 800553c:	b29b      	uxth	r3, r3
 800553e:	3b01      	subs	r3, #1
 8005540:	b299      	uxth	r1, r3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	225a      	movs	r2, #90	; 0x5a
 8005546:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	225a      	movs	r2, #90	; 0x5a
 800554c:	5a9b      	ldrh	r3, [r3, r2]
 800554e:	b29b      	uxth	r3, r3
 8005550:	2b00      	cmp	r3, #0
 8005552:	d178      	bne.n	8005646 <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005554:	f3ef 8310 	mrs	r3, PRIMASK
 8005558:	617b      	str	r3, [r7, #20]
  return(result);
 800555a:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800555c:	637b      	str	r3, [r7, #52]	; 0x34
 800555e:	2301      	movs	r3, #1
 8005560:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	f383 8810 	msr	PRIMASK, r3
}
 8005568:	46c0      	nop			; (mov r8, r8)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4936      	ldr	r1, [pc, #216]	; (8005650 <UART_RxISR_16BIT+0x164>)
 8005576:	400a      	ands	r2, r1
 8005578:	601a      	str	r2, [r3, #0]
 800557a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800557c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	f383 8810 	msr	PRIMASK, r3
}
 8005584:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005586:	f3ef 8310 	mrs	r3, PRIMASK
 800558a:	623b      	str	r3, [r7, #32]
  return(result);
 800558c:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800558e:	633b      	str	r3, [r7, #48]	; 0x30
 8005590:	2301      	movs	r3, #1
 8005592:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005596:	f383 8810 	msr	PRIMASK, r3
}
 800559a:	46c0      	nop			; (mov r8, r8)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	689a      	ldr	r2, [r3, #8]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2101      	movs	r1, #1
 80055a8:	438a      	bics	r2, r1
 80055aa:	609a      	str	r2, [r3, #8]
 80055ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ae:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b2:	f383 8810 	msr	PRIMASK, r3
}
 80055b6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2220      	movs	r2, #32
 80055bc:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2200      	movs	r2, #0
 80055c2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d12f      	bne.n	800562c <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055d2:	f3ef 8310 	mrs	r3, PRIMASK
 80055d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80055d8:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055dc:	2301      	movs	r3, #1
 80055de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f383 8810 	msr	PRIMASK, r3
}
 80055e6:	46c0      	nop			; (mov r8, r8)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2110      	movs	r1, #16
 80055f4:	438a      	bics	r2, r1
 80055f6:	601a      	str	r2, [r3, #0]
 80055f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	f383 8810 	msr	PRIMASK, r3
}
 8005602:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	2210      	movs	r2, #16
 800560c:	4013      	ands	r3, r2
 800560e:	2b10      	cmp	r3, #16
 8005610:	d103      	bne.n	800561a <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2210      	movs	r2, #16
 8005618:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2258      	movs	r2, #88	; 0x58
 800561e:	5a9a      	ldrh	r2, [r3, r2]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	0011      	movs	r1, r2
 8005624:	0018      	movs	r0, r3
 8005626:	f7ff f8cf 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800562a:	e00c      	b.n	8005646 <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	0018      	movs	r0, r3
 8005630:	f7fb fad0 	bl	8000bd4 <HAL_UART_RxCpltCallback>
}
 8005634:	e007      	b.n	8005646 <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	699a      	ldr	r2, [r3, #24]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2108      	movs	r1, #8
 8005642:	430a      	orrs	r2, r1
 8005644:	619a      	str	r2, [r3, #24]
}
 8005646:	46c0      	nop			; (mov r8, r8)
 8005648:	46bd      	mov	sp, r7
 800564a:	b010      	add	sp, #64	; 0x40
 800564c:	bd80      	pop	{r7, pc}
 800564e:	46c0      	nop			; (mov r8, r8)
 8005650:	fffffedf 	.word	0xfffffedf

08005654 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800565c:	46c0      	nop			; (mov r8, r8)
 800565e:	46bd      	mov	sp, r7
 8005660:	b002      	add	sp, #8
 8005662:	bd80      	pop	{r7, pc}

08005664 <MQTTSerialize_connectLength>:
  * Determines the length of the MQTT connect packet that would be produced using the supplied connect options.
  * @param options the options to be used to build the connect packet
  * @return the length of buffer needed to contain the serialized version of the packet
 */
int MQTTSerialize_connectLength(MQTTPacket_connectData* options)
{
 8005664:	b590      	push	{r4, r7, lr}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
	int len = 0;
 800566c:	2300      	movs	r3, #0
 800566e:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;

	if (options->MQTTVersion == 3)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	7a1b      	ldrb	r3, [r3, #8]
 8005674:	2b03      	cmp	r3, #3
 8005676:	d102      	bne.n	800567e <MQTTSerialize_connectLength+0x1a>
		len = 12; /* variable depending on MQTT or MQIsdp */
 8005678:	230c      	movs	r3, #12
 800567a:	60fb      	str	r3, [r7, #12]
 800567c:	e005      	b.n	800568a <MQTTSerialize_connectLength+0x26>
	else if (options->MQTTVersion == 4)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	7a1b      	ldrb	r3, [r3, #8]
 8005682:	2b04      	cmp	r3, #4
 8005684:	d101      	bne.n	800568a <MQTTSerialize_connectLength+0x26>
		len = 10;
 8005686:	230a      	movs	r3, #10
 8005688:	60fb      	str	r3, [r7, #12]

	len += MQTTstrlen(options->clientID)+2;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	68d8      	ldr	r0, [r3, #12]
 800568e:	6919      	ldr	r1, [r3, #16]
 8005690:	695a      	ldr	r2, [r3, #20]
 8005692:	f000 fac0 	bl	8005c16 <MQTTstrlen>
 8005696:	0003      	movs	r3, r0
 8005698:	3302      	adds	r3, #2
 800569a:	68fa      	ldr	r2, [r7, #12]
 800569c:	18d3      	adds	r3, r2, r3
 800569e:	60fb      	str	r3, [r7, #12]
	if (options->willFlag)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	7edb      	ldrb	r3, [r3, #27]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d013      	beq.n	80056d0 <MQTTSerialize_connectLength+0x6c>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80056ac:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80056ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b0:	f000 fab1 	bl	8005c16 <MQTTstrlen>
 80056b4:	0003      	movs	r3, r0
 80056b6:	1c9c      	adds	r4, r3, #2
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80056bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80056be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056c0:	f000 faa9 	bl	8005c16 <MQTTstrlen>
 80056c4:	0003      	movs	r3, r0
 80056c6:	18e3      	adds	r3, r4, r3
 80056c8:	3302      	adds	r3, #2
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	18d3      	adds	r3, r2, r3
 80056ce:	60fb      	str	r3, [r7, #12]
	if (options->username.cstring || options->username.lenstring.data)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d103      	bne.n	80056e0 <MQTTSerialize_connectLength+0x7c>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00a      	beq.n	80056f6 <MQTTSerialize_connectLength+0x92>
		len += MQTTstrlen(options->username)+2;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80056e4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80056e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80056e8:	f000 fa95 	bl	8005c16 <MQTTstrlen>
 80056ec:	0003      	movs	r3, r0
 80056ee:	3302      	adds	r3, #2
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	18d3      	adds	r3, r2, r3
 80056f4:	60fb      	str	r3, [r7, #12]
	if (options->password.cstring || options->password.lenstring.data)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d103      	bne.n	8005706 <MQTTSerialize_connectLength+0xa2>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00a      	beq.n	800571c <MQTTSerialize_connectLength+0xb8>
		len += MQTTstrlen(options->password)+2;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800570a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800570c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800570e:	f000 fa82 	bl	8005c16 <MQTTstrlen>
 8005712:	0003      	movs	r3, r0
 8005714:	3302      	adds	r3, #2
 8005716:	68fa      	ldr	r2, [r7, #12]
 8005718:	18d3      	adds	r3, r2, r3
 800571a:	60fb      	str	r3, [r7, #12]

	FUNC_EXIT_RC(len);
	return len;
 800571c:	68fb      	ldr	r3, [r7, #12]
}
 800571e:	0018      	movs	r0, r3
 8005720:	46bd      	mov	sp, r7
 8005722:	b005      	add	sp, #20
 8005724:	bd90      	pop	{r4, r7, pc}
	...

08005728 <MQTTSerialize_connect>:
  * @param len the length in bytes of the supplied buffer
  * @param options the options to be used to build the connect packet
  * @return serialized length, or error if 0
  */
int MQTTSerialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options)
{
 8005728:	b590      	push	{r4, r7, lr}
 800572a:	b08b      	sub	sp, #44	; 0x2c
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	607a      	str	r2, [r7, #4]
	unsigned char *ptr = buf;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 8005738:	2300      	movs	r3, #0
 800573a:	61bb      	str	r3, [r7, #24]
	MQTTConnectFlags flags = {0};
 800573c:	2300      	movs	r3, #0
 800573e:	617b      	str	r3, [r7, #20]
	int len = 0;
 8005740:	2300      	movs	r3, #0
 8005742:	623b      	str	r3, [r7, #32]
	int rc = -1;
 8005744:	2301      	movs	r3, #1
 8005746:	425b      	negs	r3, r3
 8005748:	627b      	str	r3, [r7, #36]	; 0x24

	FUNC_ENTRY;
    // do dai cua goi ban tin
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options)) > buflen)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	0018      	movs	r0, r3
 800574e:	f7ff ff89 	bl	8005664 <MQTTSerialize_connectLength>
 8005752:	0003      	movs	r3, r0
 8005754:	623b      	str	r3, [r7, #32]
 8005756:	6a3b      	ldr	r3, [r7, #32]
 8005758:	0018      	movs	r0, r3
 800575a:	f000 f993 	bl	8005a84 <MQTTPacket_len>
 800575e:	0002      	movs	r2, r0
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	4293      	cmp	r3, r2
 8005764:	da03      	bge.n	800576e <MQTTSerialize_connect+0x46>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8005766:	2302      	movs	r3, #2
 8005768:	425b      	negs	r3, r3
 800576a:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 800576c:	e0f6      	b.n	800595c <MQTTSerialize_connect+0x234>
	}

	header.byte = 0;
 800576e:	2018      	movs	r0, #24
 8005770:	183b      	adds	r3, r7, r0
 8005772:	2200      	movs	r2, #0
 8005774:	701a      	strb	r2, [r3, #0]
	header.bits.type = CONNECT;
 8005776:	183b      	adds	r3, r7, r0
 8005778:	781a      	ldrb	r2, [r3, #0]
 800577a:	210f      	movs	r1, #15
 800577c:	400a      	ands	r2, r1
 800577e:	1c11      	adds	r1, r2, #0
 8005780:	2210      	movs	r2, #16
 8005782:	430a      	orrs	r2, r1
 8005784:	701a      	strb	r2, [r3, #0]
	writeChar(&ptr, header.byte); /* write header */
 8005786:	183b      	adds	r3, r7, r0
 8005788:	781a      	ldrb	r2, [r3, #0]
 800578a:	241c      	movs	r4, #28
 800578c:	193b      	adds	r3, r7, r4
 800578e:	0011      	movs	r1, r2
 8005790:	0018      	movs	r0, r3
 8005792:	f000 f9a1 	bl	8005ad8 <writeChar>
    //M ha d? di tin nh?n theo thu?t ton MQTT
	ptr += MQTTPacket_encode(ptr, len); /* write remaining length: tang con tro ln so byte d dung ghi remain */
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	6a3a      	ldr	r2, [r7, #32]
 800579a:	0011      	movs	r1, r2
 800579c:	0018      	movs	r0, r3
 800579e:	f000 f937 	bl	8005a10 <MQTTPacket_encode>
 80057a2:	0002      	movs	r2, r0
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	189b      	adds	r3, r3, r2
 80057a8:	61fb      	str	r3, [r7, #28]

	if (options->MQTTVersion == 4)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	7a1b      	ldrb	r3, [r3, #8]
 80057ae:	2b04      	cmp	r3, #4
 80057b0:	d10d      	bne.n	80057ce <MQTTSerialize_connect+0xa6>
	{
        writeCString(&ptr,options->struct_id);
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	193b      	adds	r3, r7, r4
 80057b6:	0011      	movs	r1, r2
 80057b8:	0018      	movs	r0, r3
 80057ba:	f000 f9d1 	bl	8005b60 <writeCString>
        writeChar(&ptr,options->MQTTVersion);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	7a1a      	ldrb	r2, [r3, #8]
 80057c2:	193b      	adds	r3, r7, r4
 80057c4:	0011      	movs	r1, r2
 80057c6:	0018      	movs	r0, r3
 80057c8:	f000 f986 	bl	8005ad8 <writeChar>
 80057cc:	e00b      	b.n	80057e6 <MQTTSerialize_connect+0xbe>
		//writeCString(&ptr, "MQTT");
		//writeChar(&ptr, (char) 4);
	}
	else
	{
		writeCString(&ptr, "MQIsdp");
 80057ce:	4a66      	ldr	r2, [pc, #408]	; (8005968 <MQTTSerialize_connect+0x240>)
 80057d0:	241c      	movs	r4, #28
 80057d2:	193b      	adds	r3, r7, r4
 80057d4:	0011      	movs	r1, r2
 80057d6:	0018      	movs	r0, r3
 80057d8:	f000 f9c2 	bl	8005b60 <writeCString>
		writeChar(&ptr, (char) 3);
 80057dc:	193b      	adds	r3, r7, r4
 80057de:	2103      	movs	r1, #3
 80057e0:	0018      	movs	r0, r3
 80057e2:	f000 f979 	bl	8005ad8 <writeChar>
	}

	flags.all = 0;
 80057e6:	2414      	movs	r4, #20
 80057e8:	193b      	adds	r3, r7, r4
 80057ea:	2200      	movs	r2, #0
 80057ec:	701a      	strb	r2, [r3, #0]
	flags.bits.cleansession = options->cleansession;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	7e9b      	ldrb	r3, [r3, #26]
 80057f2:	1c1a      	adds	r2, r3, #0
 80057f4:	2301      	movs	r3, #1
 80057f6:	4013      	ands	r3, r2
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	193b      	adds	r3, r7, r4
 80057fc:	2101      	movs	r1, #1
 80057fe:	400a      	ands	r2, r1
 8005800:	1890      	adds	r0, r2, r2
 8005802:	781a      	ldrb	r2, [r3, #0]
 8005804:	2102      	movs	r1, #2
 8005806:	438a      	bics	r2, r1
 8005808:	1c11      	adds	r1, r2, #0
 800580a:	1c02      	adds	r2, r0, #0
 800580c:	430a      	orrs	r2, r1
 800580e:	701a      	strb	r2, [r3, #0]
	flags.bits.will = (options->willFlag) ? 1 : 0;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	7edb      	ldrb	r3, [r3, #27]
 8005814:	1e5a      	subs	r2, r3, #1
 8005816:	4193      	sbcs	r3, r2
 8005818:	b2da      	uxtb	r2, r3
 800581a:	193b      	adds	r3, r7, r4
 800581c:	2101      	movs	r1, #1
 800581e:	400a      	ands	r2, r1
 8005820:	0090      	lsls	r0, r2, #2
 8005822:	781a      	ldrb	r2, [r3, #0]
 8005824:	2104      	movs	r1, #4
 8005826:	438a      	bics	r2, r1
 8005828:	1c11      	adds	r1, r2, #0
 800582a:	1c02      	adds	r2, r0, #0
 800582c:	430a      	orrs	r2, r1
 800582e:	701a      	strb	r2, [r3, #0]
	if (flags.bits.will)
 8005830:	193b      	adds	r3, r7, r4
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	2204      	movs	r2, #4
 8005836:	4013      	ands	r3, r2
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d023      	beq.n	8005886 <MQTTSerialize_connect+0x15e>
	{
		flags.bits.willQoS = options->will.qos;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	223d      	movs	r2, #61	; 0x3d
 8005842:	5c9b      	ldrb	r3, [r3, r2]
 8005844:	1c1a      	adds	r2, r3, #0
 8005846:	2303      	movs	r3, #3
 8005848:	4013      	ands	r3, r2
 800584a:	b2da      	uxtb	r2, r3
 800584c:	193b      	adds	r3, r7, r4
 800584e:	2103      	movs	r1, #3
 8005850:	400a      	ands	r2, r1
 8005852:	00d0      	lsls	r0, r2, #3
 8005854:	781a      	ldrb	r2, [r3, #0]
 8005856:	2118      	movs	r1, #24
 8005858:	438a      	bics	r2, r1
 800585a:	1c11      	adds	r1, r2, #0
 800585c:	1c02      	adds	r2, r0, #0
 800585e:	430a      	orrs	r2, r1
 8005860:	701a      	strb	r2, [r3, #0]
		flags.bits.willRetain = options->will.retained;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	223c      	movs	r2, #60	; 0x3c
 8005866:	5c9b      	ldrb	r3, [r3, r2]
 8005868:	1c1a      	adds	r2, r3, #0
 800586a:	2301      	movs	r3, #1
 800586c:	4013      	ands	r3, r2
 800586e:	b2da      	uxtb	r2, r3
 8005870:	193b      	adds	r3, r7, r4
 8005872:	2101      	movs	r1, #1
 8005874:	400a      	ands	r2, r1
 8005876:	0150      	lsls	r0, r2, #5
 8005878:	781a      	ldrb	r2, [r3, #0]
 800587a:	2120      	movs	r1, #32
 800587c:	438a      	bics	r2, r1
 800587e:	1c11      	adds	r1, r2, #0
 8005880:	1c02      	adds	r2, r0, #0
 8005882:	430a      	orrs	r2, r1
 8005884:	701a      	strb	r2, [r3, #0]
	}

	if (options->username.cstring || options->username.lenstring.data)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588a:	2b00      	cmp	r3, #0
 800588c:	d103      	bne.n	8005896 <MQTTSerialize_connect+0x16e>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005892:	2b00      	cmp	r3, #0
 8005894:	d006      	beq.n	80058a4 <MQTTSerialize_connect+0x17c>
		flags.bits.username = 1;
 8005896:	2314      	movs	r3, #20
 8005898:	18fb      	adds	r3, r7, r3
 800589a:	781a      	ldrb	r2, [r3, #0]
 800589c:	2180      	movs	r1, #128	; 0x80
 800589e:	4249      	negs	r1, r1
 80058a0:	430a      	orrs	r2, r1
 80058a2:	701a      	strb	r2, [r3, #0]
	if (options->password.cstring || options->password.lenstring.data)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d103      	bne.n	80058b4 <MQTTSerialize_connect+0x18c>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d005      	beq.n	80058c0 <MQTTSerialize_connect+0x198>
		flags.bits.password = 1;
 80058b4:	2314      	movs	r3, #20
 80058b6:	18fb      	adds	r3, r7, r3
 80058b8:	781a      	ldrb	r2, [r3, #0]
 80058ba:	2140      	movs	r1, #64	; 0x40
 80058bc:	430a      	orrs	r2, r1
 80058be:	701a      	strb	r2, [r3, #0]

	writeChar(&ptr, flags.all);
 80058c0:	2314      	movs	r3, #20
 80058c2:	18fb      	adds	r3, r7, r3
 80058c4:	781a      	ldrb	r2, [r3, #0]
 80058c6:	241c      	movs	r4, #28
 80058c8:	193b      	adds	r3, r7, r4
 80058ca:	0011      	movs	r1, r2
 80058cc:	0018      	movs	r0, r3
 80058ce:	f000 f903 	bl	8005ad8 <writeChar>
	writeInt(&ptr, options->keepAliveInterval);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	8b1b      	ldrh	r3, [r3, #24]
 80058d6:	001a      	movs	r2, r3
 80058d8:	193b      	adds	r3, r7, r4
 80058da:	0011      	movs	r1, r2
 80058dc:	0018      	movs	r0, r3
 80058de:	f000 f911 	bl	8005b04 <writeInt>
	writeMQTTString(&ptr, options->clientID);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	1938      	adds	r0, r7, r4
 80058e6:	68d9      	ldr	r1, [r3, #12]
 80058e8:	691a      	ldr	r2, [r3, #16]
 80058ea:	695b      	ldr	r3, [r3, #20]
 80058ec:	f000 f95a 	bl	8005ba4 <writeMQTTString>
    //bnh thuong k c
	if (options->willFlag)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	7edb      	ldrb	r3, [r3, #27]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00d      	beq.n	8005914 <MQTTSerialize_connect+0x1ec>
	{
		writeMQTTString(&ptr, options->will.topicName);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	1938      	adds	r0, r7, r4
 80058fc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80058fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005902:	f000 f94f 	bl	8005ba4 <writeMQTTString>
		writeMQTTString(&ptr, options->will.message);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	1938      	adds	r0, r7, r4
 800590a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800590c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800590e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005910:	f000 f948 	bl	8005ba4 <writeMQTTString>
	}
	if (flags.bits.username)
 8005914:	2314      	movs	r3, #20
 8005916:	18fb      	adds	r3, r7, r3
 8005918:	781b      	ldrb	r3, [r3, #0]
 800591a:	227f      	movs	r2, #127	; 0x7f
 800591c:	4393      	bics	r3, r2
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b00      	cmp	r3, #0
 8005922:	d007      	beq.n	8005934 <MQTTSerialize_connect+0x20c>
		writeMQTTString(&ptr, options->username);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	221c      	movs	r2, #28
 8005928:	18b8      	adds	r0, r7, r2
 800592a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800592c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800592e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005930:	f000 f938 	bl	8005ba4 <writeMQTTString>
	if (flags.bits.password)
 8005934:	2314      	movs	r3, #20
 8005936:	18fb      	adds	r3, r7, r3
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	2240      	movs	r2, #64	; 0x40
 800593c:	4013      	ands	r3, r2
 800593e:	b2db      	uxtb	r3, r3
 8005940:	2b00      	cmp	r3, #0
 8005942:	d007      	beq.n	8005954 <MQTTSerialize_connect+0x22c>
		writeMQTTString(&ptr, options->password);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	221c      	movs	r2, #28
 8005948:	18b8      	adds	r0, r7, r2
 800594a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800594c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800594e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005950:	f000 f928 	bl	8005ba4 <writeMQTTString>

	rc = ptr - buf;
 8005954:	69fa      	ldr	r2, [r7, #28]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	627b      	str	r3, [r7, #36]	; 0x24

	exit: FUNC_EXIT_RC(rc);
	return rc;
 800595c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800595e:	0018      	movs	r0, r3
 8005960:	46bd      	mov	sp, r7
 8005962:	b00b      	add	sp, #44	; 0x2c
 8005964:	bd90      	pop	{r4, r7, pc}
 8005966:	46c0      	nop			; (mov r8, r8)
 8005968:	080083e8 	.word	0x080083e8

0800596c <MQTTSerialize_zero>:
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @param packettype the message type
  * @return serialized length, or error if 0
 */
int MQTTSerialize_zero(unsigned char* buf, int buflen, unsigned char packettype)
{
 800596c:	b590      	push	{r4, r7, lr}
 800596e:	b089      	sub	sp, #36	; 0x24
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	1dfb      	adds	r3, r7, #7
 8005978:	701a      	strb	r2, [r3, #0]
	MQTTHeader header = {0};
 800597a:	2300      	movs	r3, #0
 800597c:	61bb      	str	r3, [r7, #24]
	int rc = -1;
 800597e:	2301      	movs	r3, #1
 8005980:	425b      	negs	r3, r3
 8005982:	61fb      	str	r3, [r7, #28]
	unsigned char *ptr = buf;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	617b      	str	r3, [r7, #20]

	FUNC_ENTRY;
	if (buflen < 2)
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	2b01      	cmp	r3, #1
 800598c:	dc03      	bgt.n	8005996 <MQTTSerialize_zero+0x2a>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 800598e:	2302      	movs	r3, #2
 8005990:	425b      	negs	r3, r3
 8005992:	61fb      	str	r3, [r7, #28]
		goto exit;
 8005994:	e026      	b.n	80059e4 <MQTTSerialize_zero+0x78>
	}
	header.byte = 0;
 8005996:	2418      	movs	r4, #24
 8005998:	193b      	adds	r3, r7, r4
 800599a:	2200      	movs	r2, #0
 800599c:	701a      	strb	r2, [r3, #0]
	header.bits.type = packettype;
 800599e:	1dfb      	adds	r3, r7, #7
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	220f      	movs	r2, #15
 80059a4:	4013      	ands	r3, r2
 80059a6:	b2da      	uxtb	r2, r3
 80059a8:	193b      	adds	r3, r7, r4
 80059aa:	0110      	lsls	r0, r2, #4
 80059ac:	781a      	ldrb	r2, [r3, #0]
 80059ae:	210f      	movs	r1, #15
 80059b0:	400a      	ands	r2, r1
 80059b2:	1c11      	adds	r1, r2, #0
 80059b4:	1c02      	adds	r2, r0, #0
 80059b6:	430a      	orrs	r2, r1
 80059b8:	701a      	strb	r2, [r3, #0]
	writeChar(&ptr, header.byte); /* write header */
 80059ba:	193b      	adds	r3, r7, r4
 80059bc:	781a      	ldrb	r2, [r3, #0]
 80059be:	2314      	movs	r3, #20
 80059c0:	18fb      	adds	r3, r7, r3
 80059c2:	0011      	movs	r1, r2
 80059c4:	0018      	movs	r0, r3
 80059c6:	f000 f887 	bl	8005ad8 <writeChar>

	ptr += MQTTPacket_encode(ptr, 0); /* write remaining length */
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	2100      	movs	r1, #0
 80059ce:	0018      	movs	r0, r3
 80059d0:	f000 f81e 	bl	8005a10 <MQTTPacket_encode>
 80059d4:	0002      	movs	r2, r0
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	189b      	adds	r3, r3, r2
 80059da:	617b      	str	r3, [r7, #20]
	rc = ptr - buf;
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	61fb      	str	r3, [r7, #28]
exit:
	FUNC_EXIT_RC(rc);
	return rc;
 80059e4:	69fb      	ldr	r3, [r7, #28]
}
 80059e6:	0018      	movs	r0, r3
 80059e8:	46bd      	mov	sp, r7
 80059ea:	b009      	add	sp, #36	; 0x24
 80059ec:	bd90      	pop	{r4, r7, pc}

080059ee <MQTTSerialize_pingreq>:
  * @param buf the buffer into which the packet will be serialized
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @return serialized length, or error if 0
  */
int MQTTSerialize_pingreq(unsigned char* buf, int buflen)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b082      	sub	sp, #8
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
 80059f6:	6039      	str	r1, [r7, #0]
	return MQTTSerialize_zero(buf, buflen, PINGREQ);
 80059f8:	6839      	ldr	r1, [r7, #0]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	220c      	movs	r2, #12
 80059fe:	0018      	movs	r0, r3
 8005a00:	f7ff ffb4 	bl	800596c <MQTTSerialize_zero>
 8005a04:	0003      	movs	r3, r0
}
 8005a06:	0018      	movs	r0, r3
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	b002      	add	sp, #8
 8005a0c:	bd80      	pop	{r7, pc}
	...

08005a10 <MQTTPacket_encode>:
 * @param buf the buffer into which the encoded data is written
 * @param length the length to be encoded
 * @return the number of bytes written to buffer
 */
int MQTTPacket_encode(unsigned char* buf, int length)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;
	do
	{
		char d = length % 128;//nghi van 256
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	4a17      	ldr	r2, [pc, #92]	; (8005a80 <MQTTPacket_encode+0x70>)
 8005a22:	4013      	ands	r3, r2
 8005a24:	d504      	bpl.n	8005a30 <MQTTPacket_encode+0x20>
 8005a26:	3b01      	subs	r3, #1
 8005a28:	2280      	movs	r2, #128	; 0x80
 8005a2a:	4252      	negs	r2, r2
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	3301      	adds	r3, #1
 8005a30:	001a      	movs	r2, r3
 8005a32:	230b      	movs	r3, #11
 8005a34:	18fb      	adds	r3, r7, r3
 8005a36:	701a      	strb	r2, [r3, #0]
		length /= 128;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	da00      	bge.n	8005a40 <MQTTPacket_encode+0x30>
 8005a3e:	337f      	adds	r3, #127	; 0x7f
 8005a40:	11db      	asrs	r3, r3, #7
 8005a42:	603b      	str	r3, [r7, #0]
		/* if there are more digits to encode, set the top bit of this digit */
		if (length > 0)
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	dd07      	ble.n	8005a5a <MQTTPacket_encode+0x4a>
			d |= 0x80;
 8005a4a:	220b      	movs	r2, #11
 8005a4c:	18bb      	adds	r3, r7, r2
 8005a4e:	18ba      	adds	r2, r7, r2
 8005a50:	7812      	ldrb	r2, [r2, #0]
 8005a52:	2180      	movs	r1, #128	; 0x80
 8005a54:	4249      	negs	r1, r1
 8005a56:	430a      	orrs	r2, r1
 8005a58:	701a      	strb	r2, [r3, #0]
		buf[rc++] = d;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	1c5a      	adds	r2, r3, #1
 8005a5e:	60fa      	str	r2, [r7, #12]
 8005a60:	001a      	movs	r2, r3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	189b      	adds	r3, r3, r2
 8005a66:	220b      	movs	r2, #11
 8005a68:	18ba      	adds	r2, r7, r2
 8005a6a:	7812      	ldrb	r2, [r2, #0]
 8005a6c:	701a      	strb	r2, [r3, #0]
//        *(buf+rc) = d;
//        rc++;
	} while (length > 0);
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	dcd4      	bgt.n	8005a1e <MQTTPacket_encode+0xe>
	FUNC_EXIT_RC(rc);
	return rc;
 8005a74:	68fb      	ldr	r3, [r7, #12]
}
 8005a76:	0018      	movs	r0, r3
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	b004      	add	sp, #16
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	46c0      	nop			; (mov r8, r8)
 8005a80:	8000007f 	.word	0x8000007f

08005a84 <MQTTPacket_len>:
	return len;
}


int MQTTPacket_len(int rem_len)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b082      	sub	sp, #8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
	rem_len += 1; /* header byte */
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	3301      	adds	r3, #1
 8005a90:	607b      	str	r3, [r7, #4]

	/* now remaining_length field */
	if (rem_len < 128)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2b7f      	cmp	r3, #127	; 0x7f
 8005a96:	dc03      	bgt.n	8005aa0 <MQTTPacket_len+0x1c>
		rem_len += 1;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	607b      	str	r3, [r7, #4]
 8005a9e:	e013      	b.n	8005ac8 <MQTTPacket_len+0x44>
	else if (rem_len < 16384)
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	2380      	movs	r3, #128	; 0x80
 8005aa4:	01db      	lsls	r3, r3, #7
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	da03      	bge.n	8005ab2 <MQTTPacket_len+0x2e>
		rem_len += 2;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	3302      	adds	r3, #2
 8005aae:	607b      	str	r3, [r7, #4]
 8005ab0:	e00a      	b.n	8005ac8 <MQTTPacket_len+0x44>
	else if (rem_len < 2097151)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a07      	ldr	r2, [pc, #28]	; (8005ad4 <MQTTPacket_len+0x50>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	dc03      	bgt.n	8005ac2 <MQTTPacket_len+0x3e>
		rem_len += 3;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3303      	adds	r3, #3
 8005abe:	607b      	str	r3, [r7, #4]
 8005ac0:	e002      	b.n	8005ac8 <MQTTPacket_len+0x44>
	else
		rem_len += 4;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	3304      	adds	r3, #4
 8005ac6:	607b      	str	r3, [r7, #4]
	return rem_len;
 8005ac8:	687b      	ldr	r3, [r7, #4]
}
 8005aca:	0018      	movs	r0, r3
 8005acc:	46bd      	mov	sp, r7
 8005ace:	b002      	add	sp, #8
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	46c0      	nop			; (mov r8, r8)
 8005ad4:	001ffffe 	.word	0x001ffffe

08005ad8 <writeChar>:
 * Writes one character to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param c the character to write
 */
void writeChar(unsigned char** pptr, char c)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	000a      	movs	r2, r1
 8005ae2:	1cfb      	adds	r3, r7, #3
 8005ae4:	701a      	strb	r2, [r3, #0]
	**pptr = c;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	1cfa      	adds	r2, r7, #3
 8005aec:	7812      	ldrb	r2, [r2, #0]
 8005aee:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	1c5a      	adds	r2, r3, #1
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	601a      	str	r2, [r3, #0]
}
 8005afa:	46c0      	nop			; (mov r8, r8)
 8005afc:	46bd      	mov	sp, r7
 8005afe:	b002      	add	sp, #8
 8005b00:	bd80      	pop	{r7, pc}
	...

08005b04 <writeInt>:
 * Writes an integer as 2 bytes to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param anInt the integer to write
 */
void writeInt(unsigned char** pptr, int anInt)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b082      	sub	sp, #8
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
	**pptr = (unsigned char)(anInt / 256);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	da00      	bge.n	8005b16 <writeInt+0x12>
 8005b14:	33ff      	adds	r3, #255	; 0xff
 8005b16:	121b      	asrs	r3, r3, #8
 8005b18:	001a      	movs	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	b2d2      	uxtb	r2, r2
 8005b20:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	1c5a      	adds	r2, r3, #1
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	601a      	str	r2, [r3, #0]
	**pptr = (unsigned char)(anInt % 256);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	4a0a      	ldr	r2, [pc, #40]	; (8005b58 <writeInt+0x54>)
 8005b30:	4013      	ands	r3, r2
 8005b32:	d503      	bpl.n	8005b3c <writeInt+0x38>
 8005b34:	3b01      	subs	r3, #1
 8005b36:	4a09      	ldr	r2, [pc, #36]	; (8005b5c <writeInt+0x58>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	001a      	movs	r2, r3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	b2d2      	uxtb	r2, r2
 8005b44:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	1c5a      	adds	r2, r3, #1
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	601a      	str	r2, [r3, #0]
}
 8005b50:	46c0      	nop			; (mov r8, r8)
 8005b52:	46bd      	mov	sp, r7
 8005b54:	b002      	add	sp, #8
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	800000ff 	.word	0x800000ff
 8005b5c:	ffffff00 	.word	0xffffff00

08005b60 <writeCString>:
 * Writes a "UTF" string to an output buffer.  Converts C string to length-delimited.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param string the C string to write
 */
void writeCString(unsigned char** pptr, const char* string)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
	int len = strlen(string);
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	0018      	movs	r0, r3
 8005b6e:	f7fa facb 	bl	8000108 <strlen>
 8005b72:	0003      	movs	r3, r0
 8005b74:	60fb      	str	r3, [r7, #12]
	writeInt(pptr, len);
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	0011      	movs	r1, r2
 8005b7c:	0018      	movs	r0, r3
 8005b7e:	f7ff ffc1 	bl	8005b04 <writeInt>
	memcpy(*pptr, string, len);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68fa      	ldr	r2, [r7, #12]
 8005b88:	6839      	ldr	r1, [r7, #0]
 8005b8a:	0018      	movs	r0, r3
 8005b8c:	f002 f92c 	bl	8007de8 <memcpy>
	*pptr += len;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	18d2      	adds	r2, r2, r3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	601a      	str	r2, [r3, #0]
}
 8005b9c:	46c0      	nop			; (mov r8, r8)
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	b004      	add	sp, #16
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <writeMQTTString>:
	return len;
}


void writeMQTTString(unsigned char** pptr, MQTTString mqttstring)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	0038      	movs	r0, r7
 8005bae:	6001      	str	r1, [r0, #0]
 8005bb0:	6042      	str	r2, [r0, #4]
 8005bb2:	6083      	str	r3, [r0, #8]
	if (mqttstring.lenstring.len > 0)
 8005bb4:	003b      	movs	r3, r7
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	dd17      	ble.n	8005bec <writeMQTTString+0x48>
	{
		writeInt(pptr, mqttstring.lenstring.len);
 8005bbc:	003b      	movs	r3, r7
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	0011      	movs	r1, r2
 8005bc4:	0018      	movs	r0, r3
 8005bc6:	f7ff ff9d 	bl	8005b04 <writeInt>
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6818      	ldr	r0, [r3, #0]
 8005bce:	003b      	movs	r3, r7
 8005bd0:	6899      	ldr	r1, [r3, #8]
 8005bd2:	003b      	movs	r3, r7
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	001a      	movs	r2, r3
 8005bd8:	f002 f906 	bl	8007de8 <memcpy>
		*pptr += mqttstring.lenstring.len;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	003b      	movs	r3, r7
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	18d2      	adds	r2, r2, r3
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	601a      	str	r2, [r3, #0]
	else if (mqttstring.cstring)
        //chay vao day
		writeCString(pptr, mqttstring.cstring);
	else
		writeInt(pptr, 0);
}
 8005bea:	e010      	b.n	8005c0e <writeMQTTString+0x6a>
	else if (mqttstring.cstring)
 8005bec:	003b      	movs	r3, r7
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d007      	beq.n	8005c04 <writeMQTTString+0x60>
		writeCString(pptr, mqttstring.cstring);
 8005bf4:	003b      	movs	r3, r7
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	0011      	movs	r1, r2
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	f7ff ffaf 	bl	8005b60 <writeCString>
}
 8005c02:	e004      	b.n	8005c0e <writeMQTTString+0x6a>
		writeInt(pptr, 0);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2100      	movs	r1, #0
 8005c08:	0018      	movs	r0, r3
 8005c0a:	f7ff ff7b 	bl	8005b04 <writeInt>
}
 8005c0e:	46c0      	nop			; (mov r8, r8)
 8005c10:	46bd      	mov	sp, r7
 8005c12:	b004      	add	sp, #16
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <MQTTstrlen>:
 * Return the length of the MQTTstring - C string if there is one, otherwise the length delimited string
 * @param mqttstring the string to return the length of
 * @return the length of the string
 */
int MQTTstrlen(MQTTString mqttstring)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b086      	sub	sp, #24
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	1d3b      	adds	r3, r7, #4
 8005c1e:	6018      	str	r0, [r3, #0]
 8005c20:	6059      	str	r1, [r3, #4]
 8005c22:	609a      	str	r2, [r3, #8]
	int rc = 0;
 8005c24:	2300      	movs	r3, #0
 8005c26:	617b      	str	r3, [r7, #20]

	if (mqttstring.cstring)
 8005c28:	1d3b      	adds	r3, r7, #4
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d007      	beq.n	8005c40 <MQTTstrlen+0x2a>
		rc = strlen(mqttstring.cstring);
 8005c30:	1d3b      	adds	r3, r7, #4
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	0018      	movs	r0, r3
 8005c36:	f7fa fa67 	bl	8000108 <strlen>
 8005c3a:	0003      	movs	r3, r0
 8005c3c:	617b      	str	r3, [r7, #20]
 8005c3e:	e002      	b.n	8005c46 <MQTTstrlen+0x30>
	else
		rc = mqttstring.lenstring.len;
 8005c40:	1d3b      	adds	r3, r7, #4
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	617b      	str	r3, [r7, #20]
	return rc;
 8005c46:	697b      	ldr	r3, [r7, #20]
}
 8005c48:	0018      	movs	r0, r3
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	b006      	add	sp, #24
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <MQTTSerialize_publishLength>:
  * @param topicName the topic name to be used in the publish  
  * @param payloadlen the length of the payload to be sent
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b086      	sub	sp, #24
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	0038      	movs	r0, r7
 8005c5a:	6001      	str	r1, [r0, #0]
 8005c5c:	6042      	str	r2, [r0, #4]
 8005c5e:	6083      	str	r3, [r0, #8]
	int len = 0;
 8005c60:	2300      	movs	r3, #0
 8005c62:	617b      	str	r3, [r7, #20]

	len += 2 + MQTTstrlen(topicName) + payloadlen;
 8005c64:	003b      	movs	r3, r7
 8005c66:	6818      	ldr	r0, [r3, #0]
 8005c68:	6859      	ldr	r1, [r3, #4]
 8005c6a:	689a      	ldr	r2, [r3, #8]
 8005c6c:	f7ff ffd3 	bl	8005c16 <MQTTstrlen>
 8005c70:	0003      	movs	r3, r0
 8005c72:	1c9a      	adds	r2, r3, #2
 8005c74:	6a3b      	ldr	r3, [r7, #32]
 8005c76:	18d3      	adds	r3, r2, r3
 8005c78:	697a      	ldr	r2, [r7, #20]
 8005c7a:	18d3      	adds	r3, r2, r3
 8005c7c:	617b      	str	r3, [r7, #20]
	if (qos > 0)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	dd02      	ble.n	8005c8a <MQTTSerialize_publishLength+0x3a>
		len += 2; /* packetid */
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	3302      	adds	r3, #2
 8005c88:	617b      	str	r3, [r7, #20]
	return len;
 8005c8a:	697b      	ldr	r3, [r7, #20]
}
 8005c8c:	0018      	movs	r0, r3
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	b006      	add	sp, #24
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <MQTTSerialize_publish>:
  * @param payloadlen integer - the length of the MQTT payload
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
{
 8005c94:	b590      	push	{r4, r7, lr}
 8005c96:	46c6      	mov	lr, r8
 8005c98:	b500      	push	{lr}
 8005c9a:	b08a      	sub	sp, #40	; 0x28
 8005c9c:	af02      	add	r7, sp, #8
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	603b      	str	r3, [r7, #0]
 8005ca4:	1dfb      	adds	r3, r7, #7
 8005ca6:	701a      	strb	r2, [r3, #0]
	unsigned char *ptr = buf;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	617b      	str	r3, [r7, #20]
	MQTTHeader header = {0};
 8005cac:	2300      	movs	r3, #0
 8005cae:	613b      	str	r3, [r7, #16]
	int rem_len = 0;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	61bb      	str	r3, [r7, #24]
	int rc = 0;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	61fb      	str	r3, [r7, #28]

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
 8005cb8:	2308      	movs	r3, #8
 8005cba:	2228      	movs	r2, #40	; 0x28
 8005cbc:	4694      	mov	ip, r2
 8005cbe:	2208      	movs	r2, #8
 8005cc0:	4690      	mov	r8, r2
 8005cc2:	44b8      	add	r8, r7
 8005cc4:	44c4      	add	ip, r8
 8005cc6:	4463      	add	r3, ip
 8005cc8:	6838      	ldr	r0, [r7, #0]
 8005cca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ccc:	9200      	str	r2, [sp, #0]
 8005cce:	6819      	ldr	r1, [r3, #0]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f7ff ffbc 	bl	8005c50 <MQTTSerialize_publishLength>
 8005cd8:	0003      	movs	r3, r0
 8005cda:	61bb      	str	r3, [r7, #24]
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	0018      	movs	r0, r3
 8005ce0:	f7ff fed0 	bl	8005a84 <MQTTPacket_len>
 8005ce4:	0002      	movs	r2, r0
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	da03      	bge.n	8005cf4 <MQTTSerialize_publish+0x60>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8005cec:	2302      	movs	r3, #2
 8005cee:	425b      	negs	r3, r3
 8005cf0:	61fb      	str	r3, [r7, #28]
		goto exit;
 8005cf2:	e078      	b.n	8005de6 <MQTTSerialize_publish+0x152>
	}

	header.bits.type = PUBLISH;
 8005cf4:	2410      	movs	r4, #16
 8005cf6:	193b      	adds	r3, r7, r4
 8005cf8:	781a      	ldrb	r2, [r3, #0]
 8005cfa:	210f      	movs	r1, #15
 8005cfc:	400a      	ands	r2, r1
 8005cfe:	1c11      	adds	r1, r2, #0
 8005d00:	2230      	movs	r2, #48	; 0x30
 8005d02:	430a      	orrs	r2, r1
 8005d04:	701a      	strb	r2, [r3, #0]
	header.bits.dup = dup;
 8005d06:	1dfb      	adds	r3, r7, #7
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	193b      	adds	r3, r7, r4
 8005d12:	2101      	movs	r1, #1
 8005d14:	400a      	ands	r2, r1
 8005d16:	00d0      	lsls	r0, r2, #3
 8005d18:	781a      	ldrb	r2, [r3, #0]
 8005d1a:	2108      	movs	r1, #8
 8005d1c:	438a      	bics	r2, r1
 8005d1e:	1c11      	adds	r1, r2, #0
 8005d20:	1c02      	adds	r2, r0, #0
 8005d22:	430a      	orrs	r2, r1
 8005d24:	701a      	strb	r2, [r3, #0]
	header.bits.qos = qos;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	1c1a      	adds	r2, r3, #0
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	193b      	adds	r3, r7, r4
 8005d32:	2103      	movs	r1, #3
 8005d34:	400a      	ands	r2, r1
 8005d36:	1890      	adds	r0, r2, r2
 8005d38:	781a      	ldrb	r2, [r3, #0]
 8005d3a:	2106      	movs	r1, #6
 8005d3c:	438a      	bics	r2, r1
 8005d3e:	1c11      	adds	r1, r2, #0
 8005d40:	1c02      	adds	r2, r0, #0
 8005d42:	430a      	orrs	r2, r1
 8005d44:	701a      	strb	r2, [r3, #0]
	header.bits.retain = retained;
 8005d46:	2328      	movs	r3, #40	; 0x28
 8005d48:	2208      	movs	r2, #8
 8005d4a:	4694      	mov	ip, r2
 8005d4c:	44bc      	add	ip, r7
 8005d4e:	4463      	add	r3, ip
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	2201      	movs	r2, #1
 8005d54:	4013      	ands	r3, r2
 8005d56:	b2da      	uxtb	r2, r3
 8005d58:	193b      	adds	r3, r7, r4
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	400a      	ands	r2, r1
 8005d5e:	0010      	movs	r0, r2
 8005d60:	781a      	ldrb	r2, [r3, #0]
 8005d62:	2101      	movs	r1, #1
 8005d64:	438a      	bics	r2, r1
 8005d66:	1c11      	adds	r1, r2, #0
 8005d68:	1c02      	adds	r2, r0, #0
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	701a      	strb	r2, [r3, #0]
	writeChar(&ptr, header.byte); /* write header */
 8005d6e:	193b      	adds	r3, r7, r4
 8005d70:	781a      	ldrb	r2, [r3, #0]
 8005d72:	2414      	movs	r4, #20
 8005d74:	193b      	adds	r3, r7, r4
 8005d76:	0011      	movs	r1, r2
 8005d78:	0018      	movs	r0, r3
 8005d7a:	f7ff fead 	bl	8005ad8 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	69ba      	ldr	r2, [r7, #24]
 8005d82:	0011      	movs	r1, r2
 8005d84:	0018      	movs	r0, r3
 8005d86:	f7ff fe43 	bl	8005a10 <MQTTPacket_encode>
 8005d8a:	0002      	movs	r2, r0
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	189b      	adds	r3, r3, r2
 8005d90:	617b      	str	r3, [r7, #20]

	writeMQTTString(&ptr, topicName);
 8005d92:	2308      	movs	r3, #8
 8005d94:	2228      	movs	r2, #40	; 0x28
 8005d96:	4694      	mov	ip, r2
 8005d98:	2208      	movs	r2, #8
 8005d9a:	4690      	mov	r8, r2
 8005d9c:	44b8      	add	r8, r7
 8005d9e:	44c4      	add	ip, r8
 8005da0:	4463      	add	r3, ip
 8005da2:	1938      	adds	r0, r7, r4
 8005da4:	6819      	ldr	r1, [r3, #0]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f7ff fefb 	bl	8005ba4 <writeMQTTString>

	if (qos > 0)
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	dd0a      	ble.n	8005dca <MQTTSerialize_publish+0x136>
		writeInt(&ptr, packetid);
 8005db4:	232c      	movs	r3, #44	; 0x2c
 8005db6:	2208      	movs	r2, #8
 8005db8:	4694      	mov	ip, r2
 8005dba:	44bc      	add	ip, r7
 8005dbc:	4463      	add	r3, ip
 8005dbe:	881a      	ldrh	r2, [r3, #0]
 8005dc0:	193b      	adds	r3, r7, r4
 8005dc2:	0011      	movs	r1, r2
 8005dc4:	0018      	movs	r0, r3
 8005dc6:	f7ff fe9d 	bl	8005b04 <writeInt>

	memcpy(ptr, payload, payloadlen);
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005dce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005dd0:	0018      	movs	r0, r3
 8005dd2:	f002 f809 	bl	8007de8 <memcpy>
	ptr += payloadlen;
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dda:	18d3      	adds	r3, r2, r3
 8005ddc:	617b      	str	r3, [r7, #20]

	rc = ptr - buf;
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	61fb      	str	r3, [r7, #28]

exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8005de6:	69fb      	ldr	r3, [r7, #28]
}
 8005de8:	0018      	movs	r0, r3
 8005dea:	46bd      	mov	sp, r7
 8005dec:	b008      	add	sp, #32
 8005dee:	bc80      	pop	{r7}
 8005df0:	46b8      	mov	r8, r7
 8005df2:	bd90      	pop	{r4, r7, pc}

08005df4 <MQTTSerialize_subscribeLength>:
  * @param count the number of topic filter strings in topicFilters
  * @param topicFilters the array of topic filter strings to be used in the publish
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_subscribeLength(int count, MQTTString topicFilters[])
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
	int i;
	int len = 2; /* packetid */
 8005dfe:	2302      	movs	r3, #2
 8005e00:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < count; ++i)
 8005e02:	2300      	movs	r3, #0
 8005e04:	60fb      	str	r3, [r7, #12]
 8005e06:	e014      	b.n	8005e32 <MQTTSerialize_subscribeLength+0x3e>
		len += 2 + MQTTstrlen(topicFilters[i]) + 1; /* length + topic + req_qos */
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	0013      	movs	r3, r2
 8005e0c:	005b      	lsls	r3, r3, #1
 8005e0e:	189b      	adds	r3, r3, r2
 8005e10:	009b      	lsls	r3, r3, #2
 8005e12:	001a      	movs	r2, r3
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	189b      	adds	r3, r3, r2
 8005e18:	6818      	ldr	r0, [r3, #0]
 8005e1a:	6859      	ldr	r1, [r3, #4]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	f7ff fefa 	bl	8005c16 <MQTTstrlen>
 8005e22:	0003      	movs	r3, r0
 8005e24:	3303      	adds	r3, #3
 8005e26:	68ba      	ldr	r2, [r7, #8]
 8005e28:	18d3      	adds	r3, r2, r3
 8005e2a:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < count; ++i)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	3301      	adds	r3, #1
 8005e30:	60fb      	str	r3, [r7, #12]
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	dbe6      	blt.n	8005e08 <MQTTSerialize_subscribeLength+0x14>
	return len;
 8005e3a:	68bb      	ldr	r3, [r7, #8]
}
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b004      	add	sp, #16
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <MQTTSerialize_subscribe>:
  * @param requestedQoSs - array of requested QoS
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_subscribe(unsigned char* buf, int buflen, unsigned char dup, unsigned short packetid, int count,
		MQTTString topicFilters[], int requestedQoSs[])
{
 8005e44:	b590      	push	{r4, r7, lr}
 8005e46:	b08b      	sub	sp, #44	; 0x2c
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	0019      	movs	r1, r3
 8005e50:	1dfb      	adds	r3, r7, #7
 8005e52:	701a      	strb	r2, [r3, #0]
 8005e54:	1d3b      	adds	r3, r7, #4
 8005e56:	1c0a      	adds	r2, r1, #0
 8005e58:	801a      	strh	r2, [r3, #0]
	unsigned char *ptr = buf;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	61bb      	str	r3, [r7, #24]
	MQTTHeader header = {0};
 8005e5e:	2300      	movs	r3, #0
 8005e60:	617b      	str	r3, [r7, #20]
	int rem_len = 0;
 8005e62:	2300      	movs	r3, #0
 8005e64:	61fb      	str	r3, [r7, #28]
	int rc = 0;
 8005e66:	2300      	movs	r3, #0
 8005e68:	627b      	str	r3, [r7, #36]	; 0x24
	int i = 0;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	623b      	str	r3, [r7, #32]

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_subscribeLength(count, topicFilters)) > buflen)
 8005e6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e72:	0011      	movs	r1, r2
 8005e74:	0018      	movs	r0, r3
 8005e76:	f7ff ffbd 	bl	8005df4 <MQTTSerialize_subscribeLength>
 8005e7a:	0003      	movs	r3, r0
 8005e7c:	61fb      	str	r3, [r7, #28]
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	0018      	movs	r0, r3
 8005e82:	f7ff fdff 	bl	8005a84 <MQTTPacket_len>
 8005e86:	0002      	movs	r2, r0
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	da03      	bge.n	8005e96 <MQTTSerialize_subscribe+0x52>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8005e8e:	2302      	movs	r3, #2
 8005e90:	425b      	negs	r3, r3
 8005e92:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 8005e94:	e066      	b.n	8005f64 <MQTTSerialize_subscribe+0x120>
	}

	header.byte = 0;
 8005e96:	2014      	movs	r0, #20
 8005e98:	183b      	adds	r3, r7, r0
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	701a      	strb	r2, [r3, #0]
	header.bits.type = SUBSCRIBE;
 8005e9e:	183b      	adds	r3, r7, r0
 8005ea0:	781a      	ldrb	r2, [r3, #0]
 8005ea2:	210f      	movs	r1, #15
 8005ea4:	400a      	ands	r2, r1
 8005ea6:	1c11      	adds	r1, r2, #0
 8005ea8:	2280      	movs	r2, #128	; 0x80
 8005eaa:	4252      	negs	r2, r2
 8005eac:	430a      	orrs	r2, r1
 8005eae:	701a      	strb	r2, [r3, #0]
	header.bits.dup = dup;
 8005eb0:	1dfb      	adds	r3, r7, #7
 8005eb2:	781b      	ldrb	r3, [r3, #0]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	0004      	movs	r4, r0
 8005ebc:	183b      	adds	r3, r7, r0
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	400a      	ands	r2, r1
 8005ec2:	00d0      	lsls	r0, r2, #3
 8005ec4:	781a      	ldrb	r2, [r3, #0]
 8005ec6:	2108      	movs	r1, #8
 8005ec8:	438a      	bics	r2, r1
 8005eca:	1c11      	adds	r1, r2, #0
 8005ecc:	1c02      	adds	r2, r0, #0
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	701a      	strb	r2, [r3, #0]
	header.bits.qos = 1;
 8005ed2:	193b      	adds	r3, r7, r4
 8005ed4:	781a      	ldrb	r2, [r3, #0]
 8005ed6:	2106      	movs	r1, #6
 8005ed8:	438a      	bics	r2, r1
 8005eda:	1c11      	adds	r1, r2, #0
 8005edc:	2202      	movs	r2, #2
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	701a      	strb	r2, [r3, #0]
	writeChar(&ptr, header.byte); /* write header */
 8005ee2:	193b      	adds	r3, r7, r4
 8005ee4:	781a      	ldrb	r2, [r3, #0]
 8005ee6:	2418      	movs	r4, #24
 8005ee8:	193b      	adds	r3, r7, r4
 8005eea:	0011      	movs	r1, r2
 8005eec:	0018      	movs	r0, r3
 8005eee:	f7ff fdf3 	bl	8005ad8 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	69fa      	ldr	r2, [r7, #28]
 8005ef6:	0011      	movs	r1, r2
 8005ef8:	0018      	movs	r0, r3
 8005efa:	f7ff fd89 	bl	8005a10 <MQTTPacket_encode>
 8005efe:	0002      	movs	r2, r0
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	189b      	adds	r3, r3, r2
 8005f04:	61bb      	str	r3, [r7, #24]

	writeInt(&ptr, packetid);
 8005f06:	1d3b      	adds	r3, r7, #4
 8005f08:	881a      	ldrh	r2, [r3, #0]
 8005f0a:	193b      	adds	r3, r7, r4
 8005f0c:	0011      	movs	r1, r2
 8005f0e:	0018      	movs	r0, r3
 8005f10:	f7ff fdf8 	bl	8005b04 <writeInt>

	for (i = 0; i < count; ++i)
 8005f14:	2300      	movs	r3, #0
 8005f16:	623b      	str	r3, [r7, #32]
 8005f18:	e01c      	b.n	8005f54 <MQTTSerialize_subscribe+0x110>
	{
		writeMQTTString(&ptr, topicFilters[i]);
 8005f1a:	6a3a      	ldr	r2, [r7, #32]
 8005f1c:	0013      	movs	r3, r2
 8005f1e:	005b      	lsls	r3, r3, #1
 8005f20:	189b      	adds	r3, r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	001a      	movs	r2, r3
 8005f26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f28:	189b      	adds	r3, r3, r2
 8005f2a:	2418      	movs	r4, #24
 8005f2c:	1938      	adds	r0, r7, r4
 8005f2e:	6819      	ldr	r1, [r3, #0]
 8005f30:	685a      	ldr	r2, [r3, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	f7ff fe36 	bl	8005ba4 <writeMQTTString>
		writeChar(&ptr, requestedQoSs[i]);
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f3e:	18d3      	adds	r3, r2, r3
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	193b      	adds	r3, r7, r4
 8005f46:	0011      	movs	r1, r2
 8005f48:	0018      	movs	r0, r3
 8005f4a:	f7ff fdc5 	bl	8005ad8 <writeChar>
	for (i = 0; i < count; ++i)
 8005f4e:	6a3b      	ldr	r3, [r7, #32]
 8005f50:	3301      	adds	r3, #1
 8005f52:	623b      	str	r3, [r7, #32]
 8005f54:	6a3a      	ldr	r2, [r7, #32]
 8005f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	dbde      	blt.n	8005f1a <MQTTSerialize_subscribe+0xd6>
	}

	rc = ptr - buf;
 8005f5c:	69ba      	ldr	r2, [r7, #24]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	627b      	str	r3, [r7, #36]	; 0x24
exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8005f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f66:	0018      	movs	r0, r3
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	b00b      	add	sp, #44	; 0x2c
 8005f6c:	bd90      	pop	{r4, r7, pc}

08005f6e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b084      	sub	sp, #16
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	0002      	movs	r2, r0
 8005f76:	1dbb      	adds	r3, r7, #6
 8005f78:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005f7e:	1dbb      	adds	r3, r7, #6
 8005f80:	2200      	movs	r2, #0
 8005f82:	5e9b      	ldrsh	r3, [r3, r2]
 8005f84:	2b84      	cmp	r3, #132	; 0x84
 8005f86:	d006      	beq.n	8005f96 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8005f88:	1dbb      	adds	r3, r7, #6
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	5e9a      	ldrsh	r2, [r3, r2]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	18d3      	adds	r3, r2, r3
 8005f92:	3303      	adds	r3, #3
 8005f94:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005f96:	68fb      	ldr	r3, [r7, #12]
}
 8005f98:	0018      	movs	r0, r3
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	b004      	add	sp, #16
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005fa4:	f000 fdee 	bl	8006b84 <vTaskStartScheduler>
  
  return osOK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	0018      	movs	r0, r3
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fb2:	b089      	sub	sp, #36	; 0x24
 8005fb4:	af04      	add	r7, sp, #16
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d020      	beq.n	8006004 <osThreadCreate+0x54>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d01c      	beq.n	8006004 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685c      	ldr	r4, [r3, #4]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681d      	ldr	r5, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	691e      	ldr	r6, [r3, #16]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2208      	movs	r2, #8
 8005fda:	5e9b      	ldrsh	r3, [r3, r2]
 8005fdc:	0018      	movs	r0, r3
 8005fde:	f7ff ffc6 	bl	8005f6e <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	695a      	ldr	r2, [r3, #20]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005fea:	6839      	ldr	r1, [r7, #0]
 8005fec:	9302      	str	r3, [sp, #8]
 8005fee:	9201      	str	r2, [sp, #4]
 8005ff0:	9000      	str	r0, [sp, #0]
 8005ff2:	000b      	movs	r3, r1
 8005ff4:	0032      	movs	r2, r6
 8005ff6:	0029      	movs	r1, r5
 8005ff8:	0020      	movs	r0, r4
 8005ffa:	f000 fc27 	bl	800684c <xTaskCreateStatic>
 8005ffe:	0003      	movs	r3, r0
 8006000:	60fb      	str	r3, [r7, #12]
 8006002:	e01d      	b.n	8006040 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	685c      	ldr	r4, [r3, #4]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006010:	b29e      	uxth	r6, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2208      	movs	r2, #8
 8006016:	5e9b      	ldrsh	r3, [r3, r2]
 8006018:	0018      	movs	r0, r3
 800601a:	f7ff ffa8 	bl	8005f6e <makeFreeRtosPriority>
 800601e:	0001      	movs	r1, r0
 8006020:	683a      	ldr	r2, [r7, #0]
 8006022:	230c      	movs	r3, #12
 8006024:	18fb      	adds	r3, r7, r3
 8006026:	9301      	str	r3, [sp, #4]
 8006028:	9100      	str	r1, [sp, #0]
 800602a:	0013      	movs	r3, r2
 800602c:	0032      	movs	r2, r6
 800602e:	0029      	movs	r1, r5
 8006030:	0020      	movs	r0, r4
 8006032:	f000 fc4f 	bl	80068d4 <xTaskCreate>
 8006036:	0003      	movs	r3, r0
 8006038:	2b01      	cmp	r3, #1
 800603a:	d001      	beq.n	8006040 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 800603c:	2300      	movs	r3, #0
 800603e:	e000      	b.n	8006042 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006040:	68fb      	ldr	r3, [r7, #12]
}
 8006042:	0018      	movs	r0, r3
 8006044:	46bd      	mov	sp, r7
 8006046:	b005      	add	sp, #20
 8006048:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800604a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b084      	sub	sp, #16
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d001      	beq.n	8006060 <osDelay+0x16>
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	e000      	b.n	8006062 <osDelay+0x18>
 8006060:	2301      	movs	r3, #1
 8006062:	0018      	movs	r0, r3
 8006064:	f000 fd68 	bl	8006b38 <vTaskDelay>
  
  return osOK;
 8006068:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800606a:	0018      	movs	r0, r3
 800606c:	46bd      	mov	sp, r7
 800606e:	b004      	add	sp, #16
 8006070:	bd80      	pop	{r7, pc}

08006072 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b082      	sub	sp, #8
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	3308      	adds	r3, #8
 800607e:	001a      	movs	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	4252      	negs	r2, r2
 800608a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	3308      	adds	r3, #8
 8006090:	001a      	movs	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	3308      	adds	r3, #8
 800609a:	001a      	movs	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80060a6:	46c0      	nop			; (mov r8, r8)
 80060a8:	46bd      	mov	sp, r7
 80060aa:	b002      	add	sp, #8
 80060ac:	bd80      	pop	{r7, pc}

080060ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b082      	sub	sp, #8
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80060bc:	46c0      	nop			; (mov r8, r8)
 80060be:	46bd      	mov	sp, r7
 80060c0:	b002      	add	sp, #8
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	689a      	ldr	r2, [r3, #8]
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	683a      	ldr	r2, [r7, #0]
 80060ee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	1c5a      	adds	r2, r3, #1
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	601a      	str	r2, [r3, #0]
}
 8006100:	46c0      	nop			; (mov r8, r8)
 8006102:	46bd      	mov	sp, r7
 8006104:	b004      	add	sp, #16
 8006106:	bd80      	pop	{r7, pc}

08006108 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	3301      	adds	r3, #1
 800611c:	d103      	bne.n	8006126 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	60fb      	str	r3, [r7, #12]
 8006124:	e00c      	b.n	8006140 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	3308      	adds	r3, #8
 800612a:	60fb      	str	r3, [r7, #12]
 800612c:	e002      	b.n	8006134 <vListInsert+0x2c>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	60fb      	str	r3, [r7, #12]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68ba      	ldr	r2, [r7, #8]
 800613c:	429a      	cmp	r2, r3
 800613e:	d2f6      	bcs.n	800612e <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	1c5a      	adds	r2, r3, #1
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	601a      	str	r2, [r3, #0]
}
 800616c:	46c0      	nop			; (mov r8, r8)
 800616e:	46bd      	mov	sp, r7
 8006170:	b004      	add	sp, #16
 8006172:	bd80      	pop	{r7, pc}

08006174 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	6892      	ldr	r2, [r2, #8]
 800618a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	687a      	ldr	r2, [r7, #4]
 8006192:	6852      	ldr	r2, [r2, #4]
 8006194:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	429a      	cmp	r2, r3
 800619e:	d103      	bne.n	80061a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689a      	ldr	r2, [r3, #8]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	1e5a      	subs	r2, r3, #1
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
}
 80061bc:	0018      	movs	r0, r3
 80061be:	46bd      	mov	sp, r7
 80061c0:	b004      	add	sp, #16
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d101      	bne.n	80061dc <xQueueGenericReset+0x18>
 80061d8:	b672      	cpsid	i
 80061da:	e7fe      	b.n	80061da <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80061dc:	f001 f9d0 	bl	8007580 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ec:	434b      	muls	r3, r1
 80061ee:	18d2      	adds	r2, r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800620a:	1e59      	subs	r1, r3, #1
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006210:	434b      	muls	r3, r1
 8006212:	18d2      	adds	r2, r2, r3
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2244      	movs	r2, #68	; 0x44
 800621c:	21ff      	movs	r1, #255	; 0xff
 800621e:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2245      	movs	r2, #69	; 0x45
 8006224:	21ff      	movs	r1, #255	; 0xff
 8006226:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10d      	bne.n	800624a <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d013      	beq.n	800625e <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	3310      	adds	r3, #16
 800623a:	0018      	movs	r0, r3
 800623c:	f000 fea8 	bl	8006f90 <xTaskRemoveFromEventList>
 8006240:	1e03      	subs	r3, r0, #0
 8006242:	d00c      	beq.n	800625e <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006244:	f001 f98c 	bl	8007560 <vPortYield>
 8006248:	e009      	b.n	800625e <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	3310      	adds	r3, #16
 800624e:	0018      	movs	r0, r3
 8006250:	f7ff ff0f 	bl	8006072 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	3324      	adds	r3, #36	; 0x24
 8006258:	0018      	movs	r0, r3
 800625a:	f7ff ff0a 	bl	8006072 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800625e:	f001 f9a1 	bl	80075a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006262:	2301      	movs	r3, #1
}
 8006264:	0018      	movs	r0, r3
 8006266:	46bd      	mov	sp, r7
 8006268:	b004      	add	sp, #16
 800626a:	bd80      	pop	{r7, pc}

0800626c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800626c:	b590      	push	{r4, r7, lr}
 800626e:	b08b      	sub	sp, #44	; 0x2c
 8006270:	af02      	add	r7, sp, #8
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	1dfb      	adds	r3, r7, #7
 8006278:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d101      	bne.n	8006284 <xQueueGenericCreate+0x18>
 8006280:	b672      	cpsid	i
 8006282:	e7fe      	b.n	8006282 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d102      	bne.n	8006290 <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800628a:	2300      	movs	r3, #0
 800628c:	61fb      	str	r3, [r7, #28]
 800628e:	e003      	b.n	8006298 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	68ba      	ldr	r2, [r7, #8]
 8006294:	4353      	muls	r3, r2
 8006296:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	3348      	adds	r3, #72	; 0x48
 800629c:	0018      	movs	r0, r3
 800629e:	f001 fa07 	bl	80076b0 <pvPortMalloc>
 80062a2:	0003      	movs	r3, r0
 80062a4:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d012      	beq.n	80062d2 <xQueueGenericCreate+0x66>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	3348      	adds	r3, #72	; 0x48
 80062b4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	2246      	movs	r2, #70	; 0x46
 80062ba:	2100      	movs	r1, #0
 80062bc:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80062be:	1dfb      	adds	r3, r7, #7
 80062c0:	781c      	ldrb	r4, [r3, #0]
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	68b9      	ldr	r1, [r7, #8]
 80062c6:	68f8      	ldr	r0, [r7, #12]
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	9300      	str	r3, [sp, #0]
 80062cc:	0023      	movs	r3, r4
 80062ce:	f000 f805 	bl	80062dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80062d2:	69bb      	ldr	r3, [r7, #24]
	}
 80062d4:	0018      	movs	r0, r3
 80062d6:	46bd      	mov	sp, r7
 80062d8:	b009      	add	sp, #36	; 0x24
 80062da:	bd90      	pop	{r4, r7, pc}

080062dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
 80062e8:	001a      	movs	r2, r3
 80062ea:	1cfb      	adds	r3, r7, #3
 80062ec:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d103      	bne.n	80062fc <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	69ba      	ldr	r2, [r7, #24]
 80062f8:	601a      	str	r2, [r3, #0]
 80062fa:	e002      	b.n	8006302 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	2101      	movs	r1, #1
 8006312:	0018      	movs	r0, r3
 8006314:	f7ff ff56 	bl	80061c4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006318:	46c0      	nop			; (mov r8, r8)
 800631a:	46bd      	mov	sp, r7
 800631c:	b004      	add	sp, #16
 800631e:	bd80      	pop	{r7, pc}

08006320 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b08a      	sub	sp, #40	; 0x28
 8006324:	af00      	add	r7, sp, #0
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	607a      	str	r2, [r7, #4]
 800632c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800632e:	2300      	movs	r3, #0
 8006330:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8006336:	6a3b      	ldr	r3, [r7, #32]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <xQueueGenericSend+0x20>
 800633c:	b672      	cpsid	i
 800633e:	e7fe      	b.n	800633e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d103      	bne.n	800634e <xQueueGenericSend+0x2e>
 8006346:	6a3b      	ldr	r3, [r7, #32]
 8006348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634a:	2b00      	cmp	r3, #0
 800634c:	d101      	bne.n	8006352 <xQueueGenericSend+0x32>
 800634e:	2301      	movs	r3, #1
 8006350:	e000      	b.n	8006354 <xQueueGenericSend+0x34>
 8006352:	2300      	movs	r3, #0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d101      	bne.n	800635c <xQueueGenericSend+0x3c>
 8006358:	b672      	cpsid	i
 800635a:	e7fe      	b.n	800635a <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	2b02      	cmp	r3, #2
 8006360:	d103      	bne.n	800636a <xQueueGenericSend+0x4a>
 8006362:	6a3b      	ldr	r3, [r7, #32]
 8006364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006366:	2b01      	cmp	r3, #1
 8006368:	d101      	bne.n	800636e <xQueueGenericSend+0x4e>
 800636a:	2301      	movs	r3, #1
 800636c:	e000      	b.n	8006370 <xQueueGenericSend+0x50>
 800636e:	2300      	movs	r3, #0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d101      	bne.n	8006378 <xQueueGenericSend+0x58>
 8006374:	b672      	cpsid	i
 8006376:	e7fe      	b.n	8006376 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006378:	f000 ff9c 	bl	80072b4 <xTaskGetSchedulerState>
 800637c:	1e03      	subs	r3, r0, #0
 800637e:	d102      	bne.n	8006386 <xQueueGenericSend+0x66>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d101      	bne.n	800638a <xQueueGenericSend+0x6a>
 8006386:	2301      	movs	r3, #1
 8006388:	e000      	b.n	800638c <xQueueGenericSend+0x6c>
 800638a:	2300      	movs	r3, #0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d101      	bne.n	8006394 <xQueueGenericSend+0x74>
 8006390:	b672      	cpsid	i
 8006392:	e7fe      	b.n	8006392 <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006394:	f001 f8f4 	bl	8007580 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006398:	6a3b      	ldr	r3, [r7, #32]
 800639a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800639c:	6a3b      	ldr	r3, [r7, #32]
 800639e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d302      	bcc.n	80063aa <xQueueGenericSend+0x8a>
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d11e      	bne.n	80063e8 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	68b9      	ldr	r1, [r7, #8]
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	0018      	movs	r0, r3
 80063b2:	f000 f92e 	bl	8006612 <prvCopyDataToQueue>
 80063b6:	0003      	movs	r3, r0
 80063b8:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063ba:	6a3b      	ldr	r3, [r7, #32]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d009      	beq.n	80063d6 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063c2:	6a3b      	ldr	r3, [r7, #32]
 80063c4:	3324      	adds	r3, #36	; 0x24
 80063c6:	0018      	movs	r0, r3
 80063c8:	f000 fde2 	bl	8006f90 <xTaskRemoveFromEventList>
 80063cc:	1e03      	subs	r3, r0, #0
 80063ce:	d007      	beq.n	80063e0 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80063d0:	f001 f8c6 	bl	8007560 <vPortYield>
 80063d4:	e004      	b.n	80063e0 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d001      	beq.n	80063e0 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80063dc:	f001 f8c0 	bl	8007560 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80063e0:	f001 f8e0 	bl	80075a4 <vPortExitCritical>
				return pdPASS;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e05b      	b.n	80064a0 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d103      	bne.n	80063f6 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80063ee:	f001 f8d9 	bl	80075a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80063f2:	2300      	movs	r3, #0
 80063f4:	e054      	b.n	80064a0 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d106      	bne.n	800640a <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063fc:	2314      	movs	r3, #20
 80063fe:	18fb      	adds	r3, r7, r3
 8006400:	0018      	movs	r0, r3
 8006402:	f000 fe21 	bl	8007048 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006406:	2301      	movs	r3, #1
 8006408:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800640a:	f001 f8cb 	bl	80075a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800640e:	f000 fc07 	bl	8006c20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006412:	f001 f8b5 	bl	8007580 <vPortEnterCritical>
 8006416:	6a3b      	ldr	r3, [r7, #32]
 8006418:	2244      	movs	r2, #68	; 0x44
 800641a:	5c9b      	ldrb	r3, [r3, r2]
 800641c:	b25b      	sxtb	r3, r3
 800641e:	3301      	adds	r3, #1
 8006420:	d103      	bne.n	800642a <xQueueGenericSend+0x10a>
 8006422:	6a3b      	ldr	r3, [r7, #32]
 8006424:	2244      	movs	r2, #68	; 0x44
 8006426:	2100      	movs	r1, #0
 8006428:	5499      	strb	r1, [r3, r2]
 800642a:	6a3b      	ldr	r3, [r7, #32]
 800642c:	2245      	movs	r2, #69	; 0x45
 800642e:	5c9b      	ldrb	r3, [r3, r2]
 8006430:	b25b      	sxtb	r3, r3
 8006432:	3301      	adds	r3, #1
 8006434:	d103      	bne.n	800643e <xQueueGenericSend+0x11e>
 8006436:	6a3b      	ldr	r3, [r7, #32]
 8006438:	2245      	movs	r2, #69	; 0x45
 800643a:	2100      	movs	r1, #0
 800643c:	5499      	strb	r1, [r3, r2]
 800643e:	f001 f8b1 	bl	80075a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006442:	1d3a      	adds	r2, r7, #4
 8006444:	2314      	movs	r3, #20
 8006446:	18fb      	adds	r3, r7, r3
 8006448:	0011      	movs	r1, r2
 800644a:	0018      	movs	r0, r3
 800644c:	f000 fe10 	bl	8007070 <xTaskCheckForTimeOut>
 8006450:	1e03      	subs	r3, r0, #0
 8006452:	d11e      	bne.n	8006492 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006454:	6a3b      	ldr	r3, [r7, #32]
 8006456:	0018      	movs	r0, r3
 8006458:	f000 f9e0 	bl	800681c <prvIsQueueFull>
 800645c:	1e03      	subs	r3, r0, #0
 800645e:	d011      	beq.n	8006484 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006460:	6a3b      	ldr	r3, [r7, #32]
 8006462:	3310      	adds	r3, #16
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	0011      	movs	r1, r2
 8006468:	0018      	movs	r0, r3
 800646a:	f000 fd73 	bl	8006f54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800646e:	6a3b      	ldr	r3, [r7, #32]
 8006470:	0018      	movs	r0, r3
 8006472:	f000 f95f 	bl	8006734 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006476:	f000 fbdf 	bl	8006c38 <xTaskResumeAll>
 800647a:	1e03      	subs	r3, r0, #0
 800647c:	d18a      	bne.n	8006394 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800647e:	f001 f86f 	bl	8007560 <vPortYield>
 8006482:	e787      	b.n	8006394 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006484:	6a3b      	ldr	r3, [r7, #32]
 8006486:	0018      	movs	r0, r3
 8006488:	f000 f954 	bl	8006734 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800648c:	f000 fbd4 	bl	8006c38 <xTaskResumeAll>
 8006490:	e780      	b.n	8006394 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006492:	6a3b      	ldr	r3, [r7, #32]
 8006494:	0018      	movs	r0, r3
 8006496:	f000 f94d 	bl	8006734 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800649a:	f000 fbcd 	bl	8006c38 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800649e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80064a0:	0018      	movs	r0, r3
 80064a2:	46bd      	mov	sp, r7
 80064a4:	b00a      	add	sp, #40	; 0x28
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b08a      	sub	sp, #40	; 0x28
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80064b4:	2300      	movs	r3, #0
 80064b6:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064bc:	6a3b      	ldr	r3, [r7, #32]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d101      	bne.n	80064c6 <xQueueReceive+0x1e>
 80064c2:	b672      	cpsid	i
 80064c4:	e7fe      	b.n	80064c4 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d103      	bne.n	80064d4 <xQueueReceive+0x2c>
 80064cc:	6a3b      	ldr	r3, [r7, #32]
 80064ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d101      	bne.n	80064d8 <xQueueReceive+0x30>
 80064d4:	2301      	movs	r3, #1
 80064d6:	e000      	b.n	80064da <xQueueReceive+0x32>
 80064d8:	2300      	movs	r3, #0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <xQueueReceive+0x3a>
 80064de:	b672      	cpsid	i
 80064e0:	e7fe      	b.n	80064e0 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80064e2:	f000 fee7 	bl	80072b4 <xTaskGetSchedulerState>
 80064e6:	1e03      	subs	r3, r0, #0
 80064e8:	d102      	bne.n	80064f0 <xQueueReceive+0x48>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d101      	bne.n	80064f4 <xQueueReceive+0x4c>
 80064f0:	2301      	movs	r3, #1
 80064f2:	e000      	b.n	80064f6 <xQueueReceive+0x4e>
 80064f4:	2300      	movs	r3, #0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d101      	bne.n	80064fe <xQueueReceive+0x56>
 80064fa:	b672      	cpsid	i
 80064fc:	e7fe      	b.n	80064fc <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80064fe:	f001 f83f 	bl	8007580 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006502:	6a3b      	ldr	r3, [r7, #32]
 8006504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006506:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d01a      	beq.n	8006544 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800650e:	68ba      	ldr	r2, [r7, #8]
 8006510:	6a3b      	ldr	r3, [r7, #32]
 8006512:	0011      	movs	r1, r2
 8006514:	0018      	movs	r0, r3
 8006516:	f000 f8e7 	bl	80066e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	1e5a      	subs	r2, r3, #1
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006522:	6a3b      	ldr	r3, [r7, #32]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d008      	beq.n	800653c <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	3310      	adds	r3, #16
 800652e:	0018      	movs	r0, r3
 8006530:	f000 fd2e 	bl	8006f90 <xTaskRemoveFromEventList>
 8006534:	1e03      	subs	r3, r0, #0
 8006536:	d001      	beq.n	800653c <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006538:	f001 f812 	bl	8007560 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800653c:	f001 f832 	bl	80075a4 <vPortExitCritical>
				return pdPASS;
 8006540:	2301      	movs	r3, #1
 8006542:	e062      	b.n	800660a <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d103      	bne.n	8006552 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800654a:	f001 f82b 	bl	80075a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800654e:	2300      	movs	r3, #0
 8006550:	e05b      	b.n	800660a <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006554:	2b00      	cmp	r3, #0
 8006556:	d106      	bne.n	8006566 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006558:	2314      	movs	r3, #20
 800655a:	18fb      	adds	r3, r7, r3
 800655c:	0018      	movs	r0, r3
 800655e:	f000 fd73 	bl	8007048 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006562:	2301      	movs	r3, #1
 8006564:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006566:	f001 f81d 	bl	80075a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800656a:	f000 fb59 	bl	8006c20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800656e:	f001 f807 	bl	8007580 <vPortEnterCritical>
 8006572:	6a3b      	ldr	r3, [r7, #32]
 8006574:	2244      	movs	r2, #68	; 0x44
 8006576:	5c9b      	ldrb	r3, [r3, r2]
 8006578:	b25b      	sxtb	r3, r3
 800657a:	3301      	adds	r3, #1
 800657c:	d103      	bne.n	8006586 <xQueueReceive+0xde>
 800657e:	6a3b      	ldr	r3, [r7, #32]
 8006580:	2244      	movs	r2, #68	; 0x44
 8006582:	2100      	movs	r1, #0
 8006584:	5499      	strb	r1, [r3, r2]
 8006586:	6a3b      	ldr	r3, [r7, #32]
 8006588:	2245      	movs	r2, #69	; 0x45
 800658a:	5c9b      	ldrb	r3, [r3, r2]
 800658c:	b25b      	sxtb	r3, r3
 800658e:	3301      	adds	r3, #1
 8006590:	d103      	bne.n	800659a <xQueueReceive+0xf2>
 8006592:	6a3b      	ldr	r3, [r7, #32]
 8006594:	2245      	movs	r2, #69	; 0x45
 8006596:	2100      	movs	r1, #0
 8006598:	5499      	strb	r1, [r3, r2]
 800659a:	f001 f803 	bl	80075a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800659e:	1d3a      	adds	r2, r7, #4
 80065a0:	2314      	movs	r3, #20
 80065a2:	18fb      	adds	r3, r7, r3
 80065a4:	0011      	movs	r1, r2
 80065a6:	0018      	movs	r0, r3
 80065a8:	f000 fd62 	bl	8007070 <xTaskCheckForTimeOut>
 80065ac:	1e03      	subs	r3, r0, #0
 80065ae:	d11e      	bne.n	80065ee <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065b0:	6a3b      	ldr	r3, [r7, #32]
 80065b2:	0018      	movs	r0, r3
 80065b4:	f000 f91c 	bl	80067f0 <prvIsQueueEmpty>
 80065b8:	1e03      	subs	r3, r0, #0
 80065ba:	d011      	beq.n	80065e0 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80065bc:	6a3b      	ldr	r3, [r7, #32]
 80065be:	3324      	adds	r3, #36	; 0x24
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	0011      	movs	r1, r2
 80065c4:	0018      	movs	r0, r3
 80065c6:	f000 fcc5 	bl	8006f54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	0018      	movs	r0, r3
 80065ce:	f000 f8b1 	bl	8006734 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80065d2:	f000 fb31 	bl	8006c38 <xTaskResumeAll>
 80065d6:	1e03      	subs	r3, r0, #0
 80065d8:	d191      	bne.n	80064fe <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 80065da:	f000 ffc1 	bl	8007560 <vPortYield>
 80065de:	e78e      	b.n	80064fe <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80065e0:	6a3b      	ldr	r3, [r7, #32]
 80065e2:	0018      	movs	r0, r3
 80065e4:	f000 f8a6 	bl	8006734 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065e8:	f000 fb26 	bl	8006c38 <xTaskResumeAll>
 80065ec:	e787      	b.n	80064fe <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80065ee:	6a3b      	ldr	r3, [r7, #32]
 80065f0:	0018      	movs	r0, r3
 80065f2:	f000 f89f 	bl	8006734 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065f6:	f000 fb1f 	bl	8006c38 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065fa:	6a3b      	ldr	r3, [r7, #32]
 80065fc:	0018      	movs	r0, r3
 80065fe:	f000 f8f7 	bl	80067f0 <prvIsQueueEmpty>
 8006602:	1e03      	subs	r3, r0, #0
 8006604:	d100      	bne.n	8006608 <xQueueReceive+0x160>
 8006606:	e77a      	b.n	80064fe <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006608:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800660a:	0018      	movs	r0, r3
 800660c:	46bd      	mov	sp, r7
 800660e:	b00a      	add	sp, #40	; 0x28
 8006610:	bd80      	pop	{r7, pc}

08006612 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b086      	sub	sp, #24
 8006616:	af00      	add	r7, sp, #0
 8006618:	60f8      	str	r0, [r7, #12]
 800661a:	60b9      	str	r1, [r7, #8]
 800661c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800661e:	2300      	movs	r3, #0
 8006620:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006626:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662c:	2b00      	cmp	r3, #0
 800662e:	d10e      	bne.n	800664e <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d14e      	bne.n	80066d6 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	0018      	movs	r0, r3
 800663e:	f000 fe55 	bl	80072ec <xTaskPriorityDisinherit>
 8006642:	0003      	movs	r3, r0
 8006644:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	609a      	str	r2, [r3, #8]
 800664c:	e043      	b.n	80066d6 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d119      	bne.n	8006688 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6858      	ldr	r0, [r3, #4]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	0019      	movs	r1, r3
 8006660:	f001 fbc2 	bl	8007de8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	685a      	ldr	r2, [r3, #4]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666c:	18d2      	adds	r2, r2, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	429a      	cmp	r2, r3
 800667c:	d32b      	bcc.n	80066d6 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	605a      	str	r2, [r3, #4]
 8006686:	e026      	b.n	80066d6 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	68d8      	ldr	r0, [r3, #12]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	0019      	movs	r1, r3
 8006694:	f001 fba8 	bl	8007de8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	68da      	ldr	r2, [r3, #12]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a0:	425b      	negs	r3, r3
 80066a2:	18d2      	adds	r2, r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d207      	bcs.n	80066c4 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	689a      	ldr	r2, [r3, #8]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066bc:	425b      	negs	r3, r3
 80066be:	18d2      	adds	r2, r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d105      	bne.n	80066d6 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d002      	beq.n	80066d6 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	3b01      	subs	r3, #1
 80066d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80066de:	697b      	ldr	r3, [r7, #20]
}
 80066e0:	0018      	movs	r0, r3
 80066e2:	46bd      	mov	sp, r7
 80066e4:	b006      	add	sp, #24
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d018      	beq.n	800672c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68da      	ldr	r2, [r3, #12]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006702:	18d2      	adds	r2, r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	68da      	ldr	r2, [r3, #12]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	429a      	cmp	r2, r3
 8006712:	d303      	bcc.n	800671c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	68d9      	ldr	r1, [r3, #12]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	0018      	movs	r0, r3
 8006728:	f001 fb5e 	bl	8007de8 <memcpy>
	}
}
 800672c:	46c0      	nop			; (mov r8, r8)
 800672e:	46bd      	mov	sp, r7
 8006730:	b002      	add	sp, #8
 8006732:	bd80      	pop	{r7, pc}

08006734 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800673c:	f000 ff20 	bl	8007580 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006740:	230f      	movs	r3, #15
 8006742:	18fb      	adds	r3, r7, r3
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	2145      	movs	r1, #69	; 0x45
 8006748:	5c52      	ldrb	r2, [r2, r1]
 800674a:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800674c:	e013      	b.n	8006776 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006752:	2b00      	cmp	r3, #0
 8006754:	d016      	beq.n	8006784 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	3324      	adds	r3, #36	; 0x24
 800675a:	0018      	movs	r0, r3
 800675c:	f000 fc18 	bl	8006f90 <xTaskRemoveFromEventList>
 8006760:	1e03      	subs	r3, r0, #0
 8006762:	d001      	beq.n	8006768 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006764:	f000 fcd4 	bl	8007110 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006768:	210f      	movs	r1, #15
 800676a:	187b      	adds	r3, r7, r1
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	3b01      	subs	r3, #1
 8006770:	b2da      	uxtb	r2, r3
 8006772:	187b      	adds	r3, r7, r1
 8006774:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006776:	230f      	movs	r3, #15
 8006778:	18fb      	adds	r3, r7, r3
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	b25b      	sxtb	r3, r3
 800677e:	2b00      	cmp	r3, #0
 8006780:	dce5      	bgt.n	800674e <prvUnlockQueue+0x1a>
 8006782:	e000      	b.n	8006786 <prvUnlockQueue+0x52>
					break;
 8006784:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2245      	movs	r2, #69	; 0x45
 800678a:	21ff      	movs	r1, #255	; 0xff
 800678c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800678e:	f000 ff09 	bl	80075a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006792:	f000 fef5 	bl	8007580 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006796:	230e      	movs	r3, #14
 8006798:	18fb      	adds	r3, r7, r3
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	2144      	movs	r1, #68	; 0x44
 800679e:	5c52      	ldrb	r2, [r2, r1]
 80067a0:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067a2:	e013      	b.n	80067cc <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d016      	beq.n	80067da <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	3310      	adds	r3, #16
 80067b0:	0018      	movs	r0, r3
 80067b2:	f000 fbed 	bl	8006f90 <xTaskRemoveFromEventList>
 80067b6:	1e03      	subs	r3, r0, #0
 80067b8:	d001      	beq.n	80067be <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 80067ba:	f000 fca9 	bl	8007110 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80067be:	210e      	movs	r1, #14
 80067c0:	187b      	adds	r3, r7, r1
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	3b01      	subs	r3, #1
 80067c6:	b2da      	uxtb	r2, r3
 80067c8:	187b      	adds	r3, r7, r1
 80067ca:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067cc:	230e      	movs	r3, #14
 80067ce:	18fb      	adds	r3, r7, r3
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	b25b      	sxtb	r3, r3
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	dce5      	bgt.n	80067a4 <prvUnlockQueue+0x70>
 80067d8:	e000      	b.n	80067dc <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 80067da:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2244      	movs	r2, #68	; 0x44
 80067e0:	21ff      	movs	r1, #255	; 0xff
 80067e2:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80067e4:	f000 fede 	bl	80075a4 <vPortExitCritical>
}
 80067e8:	46c0      	nop			; (mov r8, r8)
 80067ea:	46bd      	mov	sp, r7
 80067ec:	b004      	add	sp, #16
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067f8:	f000 fec2 	bl	8007580 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006800:	2b00      	cmp	r3, #0
 8006802:	d102      	bne.n	800680a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006804:	2301      	movs	r3, #1
 8006806:	60fb      	str	r3, [r7, #12]
 8006808:	e001      	b.n	800680e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800680a:	2300      	movs	r3, #0
 800680c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800680e:	f000 fec9 	bl	80075a4 <vPortExitCritical>

	return xReturn;
 8006812:	68fb      	ldr	r3, [r7, #12]
}
 8006814:	0018      	movs	r0, r3
 8006816:	46bd      	mov	sp, r7
 8006818:	b004      	add	sp, #16
 800681a:	bd80      	pop	{r7, pc}

0800681c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b084      	sub	sp, #16
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006824:	f000 feac 	bl	8007580 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006830:	429a      	cmp	r2, r3
 8006832:	d102      	bne.n	800683a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006834:	2301      	movs	r3, #1
 8006836:	60fb      	str	r3, [r7, #12]
 8006838:	e001      	b.n	800683e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800683a:	2300      	movs	r3, #0
 800683c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800683e:	f000 feb1 	bl	80075a4 <vPortExitCritical>

	return xReturn;
 8006842:	68fb      	ldr	r3, [r7, #12]
}
 8006844:	0018      	movs	r0, r3
 8006846:	46bd      	mov	sp, r7
 8006848:	b004      	add	sp, #16
 800684a:	bd80      	pop	{r7, pc}

0800684c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800684c:	b590      	push	{r4, r7, lr}
 800684e:	b08d      	sub	sp, #52	; 0x34
 8006850:	af04      	add	r7, sp, #16
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	607a      	str	r2, [r7, #4]
 8006858:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800685a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800685c:	2b00      	cmp	r3, #0
 800685e:	d101      	bne.n	8006864 <xTaskCreateStatic+0x18>
 8006860:	b672      	cpsid	i
 8006862:	e7fe      	b.n	8006862 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8006864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006866:	2b00      	cmp	r3, #0
 8006868:	d101      	bne.n	800686e <xTaskCreateStatic+0x22>
 800686a:	b672      	cpsid	i
 800686c:	e7fe      	b.n	800686c <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800686e:	2354      	movs	r3, #84	; 0x54
 8006870:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	2b54      	cmp	r3, #84	; 0x54
 8006876:	d001      	beq.n	800687c <xTaskCreateStatic+0x30>
 8006878:	b672      	cpsid	i
 800687a:	e7fe      	b.n	800687a <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800687c:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800687e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006880:	2b00      	cmp	r3, #0
 8006882:	d020      	beq.n	80068c6 <xTaskCreateStatic+0x7a>
 8006884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006886:	2b00      	cmp	r3, #0
 8006888:	d01d      	beq.n	80068c6 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800688a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800688c:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006892:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	2251      	movs	r2, #81	; 0x51
 8006898:	2102      	movs	r1, #2
 800689a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800689c:	683c      	ldr	r4, [r7, #0]
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	68b9      	ldr	r1, [r7, #8]
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	2300      	movs	r3, #0
 80068a6:	9303      	str	r3, [sp, #12]
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	9302      	str	r3, [sp, #8]
 80068ac:	2318      	movs	r3, #24
 80068ae:	18fb      	adds	r3, r7, r3
 80068b0:	9301      	str	r3, [sp, #4]
 80068b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b4:	9300      	str	r3, [sp, #0]
 80068b6:	0023      	movs	r3, r4
 80068b8:	f000 f858 	bl	800696c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	0018      	movs	r0, r3
 80068c0:	f000 f8d6 	bl	8006a70 <prvAddNewTaskToReadyList>
 80068c4:	e001      	b.n	80068ca <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 80068c6:	2300      	movs	r3, #0
 80068c8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80068ca:	69bb      	ldr	r3, [r7, #24]
	}
 80068cc:	0018      	movs	r0, r3
 80068ce:	46bd      	mov	sp, r7
 80068d0:	b009      	add	sp, #36	; 0x24
 80068d2:	bd90      	pop	{r4, r7, pc}

080068d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80068d4:	b590      	push	{r4, r7, lr}
 80068d6:	b08d      	sub	sp, #52	; 0x34
 80068d8:	af04      	add	r7, sp, #16
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	603b      	str	r3, [r7, #0]
 80068e0:	1dbb      	adds	r3, r7, #6
 80068e2:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80068e4:	1dbb      	adds	r3, r7, #6
 80068e6:	881b      	ldrh	r3, [r3, #0]
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	0018      	movs	r0, r3
 80068ec:	f000 fee0 	bl	80076b0 <pvPortMalloc>
 80068f0:	0003      	movs	r3, r0
 80068f2:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d010      	beq.n	800691c <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80068fa:	2054      	movs	r0, #84	; 0x54
 80068fc:	f000 fed8 	bl	80076b0 <pvPortMalloc>
 8006900:	0003      	movs	r3, r0
 8006902:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	697a      	ldr	r2, [r7, #20]
 800690e:	631a      	str	r2, [r3, #48]	; 0x30
 8006910:	e006      	b.n	8006920 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	0018      	movs	r0, r3
 8006916:	f000 ff71 	bl	80077fc <vPortFree>
 800691a:	e001      	b.n	8006920 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800691c:	2300      	movs	r3, #0
 800691e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d01a      	beq.n	800695c <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	2251      	movs	r2, #81	; 0x51
 800692a:	2100      	movs	r1, #0
 800692c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800692e:	1dbb      	adds	r3, r7, #6
 8006930:	881a      	ldrh	r2, [r3, #0]
 8006932:	683c      	ldr	r4, [r7, #0]
 8006934:	68b9      	ldr	r1, [r7, #8]
 8006936:	68f8      	ldr	r0, [r7, #12]
 8006938:	2300      	movs	r3, #0
 800693a:	9303      	str	r3, [sp, #12]
 800693c:	69fb      	ldr	r3, [r7, #28]
 800693e:	9302      	str	r3, [sp, #8]
 8006940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006942:	9301      	str	r3, [sp, #4]
 8006944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006946:	9300      	str	r3, [sp, #0]
 8006948:	0023      	movs	r3, r4
 800694a:	f000 f80f 	bl	800696c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	0018      	movs	r0, r3
 8006952:	f000 f88d 	bl	8006a70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006956:	2301      	movs	r3, #1
 8006958:	61bb      	str	r3, [r7, #24]
 800695a:	e002      	b.n	8006962 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800695c:	2301      	movs	r3, #1
 800695e:	425b      	negs	r3, r3
 8006960:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006962:	69bb      	ldr	r3, [r7, #24]
	}
 8006964:	0018      	movs	r0, r3
 8006966:	46bd      	mov	sp, r7
 8006968:	b009      	add	sp, #36	; 0x24
 800696a:	bd90      	pop	{r4, r7, pc}

0800696c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b086      	sub	sp, #24
 8006970:	af00      	add	r7, sp, #0
 8006972:	60f8      	str	r0, [r7, #12]
 8006974:	60b9      	str	r1, [r7, #8]
 8006976:	607a      	str	r2, [r7, #4]
 8006978:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800697a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800697c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	493a      	ldr	r1, [pc, #232]	; (8006a6c <prvInitialiseNewTask+0x100>)
 8006982:	468c      	mov	ip, r1
 8006984:	4463      	add	r3, ip
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	18d3      	adds	r3, r2, r3
 800698a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	2207      	movs	r2, #7
 8006990:	4393      	bics	r3, r2
 8006992:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	2207      	movs	r2, #7
 8006998:	4013      	ands	r3, r2
 800699a:	d001      	beq.n	80069a0 <prvInitialiseNewTask+0x34>
 800699c:	b672      	cpsid	i
 800699e:	e7fe      	b.n	800699e <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d020      	beq.n	80069e8 <prvInitialiseNewTask+0x7c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069a6:	2300      	movs	r3, #0
 80069a8:	617b      	str	r3, [r7, #20]
 80069aa:	e013      	b.n	80069d4 <prvInitialiseNewTask+0x68>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80069ac:	68ba      	ldr	r2, [r7, #8]
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	18d3      	adds	r3, r2, r3
 80069b2:	7818      	ldrb	r0, [r3, #0]
 80069b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069b6:	2134      	movs	r1, #52	; 0x34
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	18d3      	adds	r3, r2, r3
 80069bc:	185b      	adds	r3, r3, r1
 80069be:	1c02      	adds	r2, r0, #0
 80069c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	18d3      	adds	r3, r2, r3
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d006      	beq.n	80069dc <prvInitialiseNewTask+0x70>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	3301      	adds	r3, #1
 80069d2:	617b      	str	r3, [r7, #20]
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	2b0f      	cmp	r3, #15
 80069d8:	d9e8      	bls.n	80069ac <prvInitialiseNewTask+0x40>
 80069da:	e000      	b.n	80069de <prvInitialiseNewTask+0x72>
			{
				break;
 80069dc:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80069de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e0:	2243      	movs	r2, #67	; 0x43
 80069e2:	2100      	movs	r1, #0
 80069e4:	5499      	strb	r1, [r3, r2]
 80069e6:	e003      	b.n	80069f0 <prvInitialiseNewTask+0x84>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80069e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ea:	2234      	movs	r2, #52	; 0x34
 80069ec:	2100      	movs	r1, #0
 80069ee:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80069f0:	6a3b      	ldr	r3, [r7, #32]
 80069f2:	2b06      	cmp	r3, #6
 80069f4:	d901      	bls.n	80069fa <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80069f6:	2306      	movs	r3, #6
 80069f8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80069fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069fc:	6a3a      	ldr	r2, [r7, #32]
 80069fe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a02:	6a3a      	ldr	r2, [r7, #32]
 8006a04:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a08:	2200      	movs	r2, #0
 8006a0a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a0e:	3304      	adds	r3, #4
 8006a10:	0018      	movs	r0, r3
 8006a12:	f7ff fb4c 	bl	80060ae <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a18:	3318      	adds	r3, #24
 8006a1a:	0018      	movs	r0, r3
 8006a1c:	f7ff fb47 	bl	80060ae <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a24:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a26:	6a3b      	ldr	r3, [r7, #32]
 8006a28:	2207      	movs	r2, #7
 8006a2a:	1ad2      	subs	r2, r2, r3
 8006a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a34:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a38:	2200      	movs	r2, #0
 8006a3a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a3e:	2250      	movs	r2, #80	; 0x50
 8006a40:	2100      	movs	r1, #0
 8006a42:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a44:	683a      	ldr	r2, [r7, #0]
 8006a46:	68f9      	ldr	r1, [r7, #12]
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	0018      	movs	r0, r3
 8006a4c:	f000 fcfe 	bl	800744c <pxPortInitialiseStack>
 8006a50:	0002      	movs	r2, r0
 8006a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d002      	beq.n	8006a62 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a62:	46c0      	nop			; (mov r8, r8)
 8006a64:	46bd      	mov	sp, r7
 8006a66:	b006      	add	sp, #24
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	46c0      	nop			; (mov r8, r8)
 8006a6c:	3fffffff 	.word	0x3fffffff

08006a70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a78:	f000 fd82 	bl	8007580 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a7c:	4b28      	ldr	r3, [pc, #160]	; (8006b20 <prvAddNewTaskToReadyList+0xb0>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	1c5a      	adds	r2, r3, #1
 8006a82:	4b27      	ldr	r3, [pc, #156]	; (8006b20 <prvAddNewTaskToReadyList+0xb0>)
 8006a84:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8006a86:	4b27      	ldr	r3, [pc, #156]	; (8006b24 <prvAddNewTaskToReadyList+0xb4>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d109      	bne.n	8006aa2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006a8e:	4b25      	ldr	r3, [pc, #148]	; (8006b24 <prvAddNewTaskToReadyList+0xb4>)
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006a94:	4b22      	ldr	r3, [pc, #136]	; (8006b20 <prvAddNewTaskToReadyList+0xb0>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d110      	bne.n	8006abe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006a9c:	f000 fb52 	bl	8007144 <prvInitialiseTaskLists>
 8006aa0:	e00d      	b.n	8006abe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006aa2:	4b21      	ldr	r3, [pc, #132]	; (8006b28 <prvAddNewTaskToReadyList+0xb8>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d109      	bne.n	8006abe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006aaa:	4b1e      	ldr	r3, [pc, #120]	; (8006b24 <prvAddNewTaskToReadyList+0xb4>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d802      	bhi.n	8006abe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006ab8:	4b1a      	ldr	r3, [pc, #104]	; (8006b24 <prvAddNewTaskToReadyList+0xb4>)
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006abe:	4b1b      	ldr	r3, [pc, #108]	; (8006b2c <prvAddNewTaskToReadyList+0xbc>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	1c5a      	adds	r2, r3, #1
 8006ac4:	4b19      	ldr	r3, [pc, #100]	; (8006b2c <prvAddNewTaskToReadyList+0xbc>)
 8006ac6:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006acc:	4b18      	ldr	r3, [pc, #96]	; (8006b30 <prvAddNewTaskToReadyList+0xc0>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d903      	bls.n	8006adc <prvAddNewTaskToReadyList+0x6c>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ad8:	4b15      	ldr	r3, [pc, #84]	; (8006b30 <prvAddNewTaskToReadyList+0xc0>)
 8006ada:	601a      	str	r2, [r3, #0]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae0:	0013      	movs	r3, r2
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	189b      	adds	r3, r3, r2
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	4a12      	ldr	r2, [pc, #72]	; (8006b34 <prvAddNewTaskToReadyList+0xc4>)
 8006aea:	189a      	adds	r2, r3, r2
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	3304      	adds	r3, #4
 8006af0:	0019      	movs	r1, r3
 8006af2:	0010      	movs	r0, r2
 8006af4:	f7ff fae6 	bl	80060c4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006af8:	f000 fd54 	bl	80075a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006afc:	4b0a      	ldr	r3, [pc, #40]	; (8006b28 <prvAddNewTaskToReadyList+0xb8>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d008      	beq.n	8006b16 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b04:	4b07      	ldr	r3, [pc, #28]	; (8006b24 <prvAddNewTaskToReadyList+0xb4>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d201      	bcs.n	8006b16 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b12:	f000 fd25 	bl	8007560 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b16:	46c0      	nop			; (mov r8, r8)
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	b002      	add	sp, #8
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	46c0      	nop			; (mov r8, r8)
 8006b20:	20000708 	.word	0x20000708
 8006b24:	20000608 	.word	0x20000608
 8006b28:	20000714 	.word	0x20000714
 8006b2c:	20000724 	.word	0x20000724
 8006b30:	20000710 	.word	0x20000710
 8006b34:	2000060c 	.word	0x2000060c

08006b38 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b40:	2300      	movs	r3, #0
 8006b42:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d010      	beq.n	8006b6c <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b4a:	4b0d      	ldr	r3, [pc, #52]	; (8006b80 <vTaskDelay+0x48>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d001      	beq.n	8006b56 <vTaskDelay+0x1e>
 8006b52:	b672      	cpsid	i
 8006b54:	e7fe      	b.n	8006b54 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8006b56:	f000 f863 	bl	8006c20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2100      	movs	r1, #0
 8006b5e:	0018      	movs	r0, r3
 8006b60:	f000 fc20 	bl	80073a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b64:	f000 f868 	bl	8006c38 <xTaskResumeAll>
 8006b68:	0003      	movs	r3, r0
 8006b6a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8006b72:	f000 fcf5 	bl	8007560 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b76:	46c0      	nop			; (mov r8, r8)
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	b004      	add	sp, #16
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	46c0      	nop			; (mov r8, r8)
 8006b80:	20000730 	.word	0x20000730

08006b84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b84:	b590      	push	{r4, r7, lr}
 8006b86:	b089      	sub	sp, #36	; 0x24
 8006b88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b92:	003a      	movs	r2, r7
 8006b94:	1d39      	adds	r1, r7, #4
 8006b96:	2308      	movs	r3, #8
 8006b98:	18fb      	adds	r3, r7, r3
 8006b9a:	0018      	movs	r0, r3
 8006b9c:	f7fa fbc0 	bl	8001320 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ba0:	683c      	ldr	r4, [r7, #0]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68ba      	ldr	r2, [r7, #8]
 8006ba6:	4918      	ldr	r1, [pc, #96]	; (8006c08 <vTaskStartScheduler+0x84>)
 8006ba8:	4818      	ldr	r0, [pc, #96]	; (8006c0c <vTaskStartScheduler+0x88>)
 8006baa:	9202      	str	r2, [sp, #8]
 8006bac:	9301      	str	r3, [sp, #4]
 8006bae:	2300      	movs	r3, #0
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	0022      	movs	r2, r4
 8006bb6:	f7ff fe49 	bl	800684c <xTaskCreateStatic>
 8006bba:	0002      	movs	r2, r0
 8006bbc:	4b14      	ldr	r3, [pc, #80]	; (8006c10 <vTaskStartScheduler+0x8c>)
 8006bbe:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006bc0:	4b13      	ldr	r3, [pc, #76]	; (8006c10 <vTaskStartScheduler+0x8c>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d002      	beq.n	8006bce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	60fb      	str	r3, [r7, #12]
 8006bcc:	e001      	b.n	8006bd2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d10d      	bne.n	8006bf4 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8006bd8:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006bda:	4b0e      	ldr	r3, [pc, #56]	; (8006c14 <vTaskStartScheduler+0x90>)
 8006bdc:	2201      	movs	r2, #1
 8006bde:	4252      	negs	r2, r2
 8006be0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006be2:	4b0d      	ldr	r3, [pc, #52]	; (8006c18 <vTaskStartScheduler+0x94>)
 8006be4:	2201      	movs	r2, #1
 8006be6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006be8:	4b0c      	ldr	r3, [pc, #48]	; (8006c1c <vTaskStartScheduler+0x98>)
 8006bea:	2200      	movs	r2, #0
 8006bec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006bee:	f000 fc93 	bl	8007518 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006bf2:	e004      	b.n	8006bfe <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	d101      	bne.n	8006bfe <vTaskStartScheduler+0x7a>
 8006bfa:	b672      	cpsid	i
 8006bfc:	e7fe      	b.n	8006bfc <vTaskStartScheduler+0x78>
}
 8006bfe:	46c0      	nop			; (mov r8, r8)
 8006c00:	46bd      	mov	sp, r7
 8006c02:	b005      	add	sp, #20
 8006c04:	bd90      	pop	{r4, r7, pc}
 8006c06:	46c0      	nop			; (mov r8, r8)
 8006c08:	080083f0 	.word	0x080083f0
 8006c0c:	08007125 	.word	0x08007125
 8006c10:	2000072c 	.word	0x2000072c
 8006c14:	20000728 	.word	0x20000728
 8006c18:	20000714 	.word	0x20000714
 8006c1c:	2000070c 	.word	0x2000070c

08006c20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006c24:	4b03      	ldr	r3, [pc, #12]	; (8006c34 <vTaskSuspendAll+0x14>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	1c5a      	adds	r2, r3, #1
 8006c2a:	4b02      	ldr	r3, [pc, #8]	; (8006c34 <vTaskSuspendAll+0x14>)
 8006c2c:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 8006c2e:	46c0      	nop			; (mov r8, r8)
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	20000730 	.word	0x20000730

08006c38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006c42:	2300      	movs	r3, #0
 8006c44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006c46:	4b3a      	ldr	r3, [pc, #232]	; (8006d30 <xTaskResumeAll+0xf8>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <xTaskResumeAll+0x1a>
 8006c4e:	b672      	cpsid	i
 8006c50:	e7fe      	b.n	8006c50 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006c52:	f000 fc95 	bl	8007580 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006c56:	4b36      	ldr	r3, [pc, #216]	; (8006d30 <xTaskResumeAll+0xf8>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	1e5a      	subs	r2, r3, #1
 8006c5c:	4b34      	ldr	r3, [pc, #208]	; (8006d30 <xTaskResumeAll+0xf8>)
 8006c5e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c60:	4b33      	ldr	r3, [pc, #204]	; (8006d30 <xTaskResumeAll+0xf8>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d15b      	bne.n	8006d20 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006c68:	4b32      	ldr	r3, [pc, #200]	; (8006d34 <xTaskResumeAll+0xfc>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d057      	beq.n	8006d20 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c70:	e02f      	b.n	8006cd2 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c72:	4b31      	ldr	r3, [pc, #196]	; (8006d38 <xTaskResumeAll+0x100>)
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	3318      	adds	r3, #24
 8006c7e:	0018      	movs	r0, r3
 8006c80:	f7ff fa78 	bl	8006174 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	3304      	adds	r3, #4
 8006c88:	0018      	movs	r0, r3
 8006c8a:	f7ff fa73 	bl	8006174 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c92:	4b2a      	ldr	r3, [pc, #168]	; (8006d3c <xTaskResumeAll+0x104>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d903      	bls.n	8006ca2 <xTaskResumeAll+0x6a>
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c9e:	4b27      	ldr	r3, [pc, #156]	; (8006d3c <xTaskResumeAll+0x104>)
 8006ca0:	601a      	str	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ca6:	0013      	movs	r3, r2
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	189b      	adds	r3, r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	4a24      	ldr	r2, [pc, #144]	; (8006d40 <xTaskResumeAll+0x108>)
 8006cb0:	189a      	adds	r2, r3, r2
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	3304      	adds	r3, #4
 8006cb6:	0019      	movs	r1, r3
 8006cb8:	0010      	movs	r0, r2
 8006cba:	f7ff fa03 	bl	80060c4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cc2:	4b20      	ldr	r3, [pc, #128]	; (8006d44 <xTaskResumeAll+0x10c>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d302      	bcc.n	8006cd2 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8006ccc:	4b1e      	ldr	r3, [pc, #120]	; (8006d48 <xTaskResumeAll+0x110>)
 8006cce:	2201      	movs	r2, #1
 8006cd0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cd2:	4b19      	ldr	r3, [pc, #100]	; (8006d38 <xTaskResumeAll+0x100>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1cb      	bne.n	8006c72 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d001      	beq.n	8006ce4 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006ce0:	f000 faca 	bl	8007278 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006ce4:	4b19      	ldr	r3, [pc, #100]	; (8006d4c <xTaskResumeAll+0x114>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00f      	beq.n	8006d10 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006cf0:	f000 f82e 	bl	8006d50 <xTaskIncrementTick>
 8006cf4:	1e03      	subs	r3, r0, #0
 8006cf6:	d002      	beq.n	8006cfe <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8006cf8:	4b13      	ldr	r3, [pc, #76]	; (8006d48 <xTaskResumeAll+0x110>)
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	3b01      	subs	r3, #1
 8006d02:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d1f2      	bne.n	8006cf0 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8006d0a:	4b10      	ldr	r3, [pc, #64]	; (8006d4c <xTaskResumeAll+0x114>)
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d10:	4b0d      	ldr	r3, [pc, #52]	; (8006d48 <xTaskResumeAll+0x110>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d003      	beq.n	8006d20 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d1c:	f000 fc20 	bl	8007560 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d20:	f000 fc40 	bl	80075a4 <vPortExitCritical>

	return xAlreadyYielded;
 8006d24:	68bb      	ldr	r3, [r7, #8]
}
 8006d26:	0018      	movs	r0, r3
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	b004      	add	sp, #16
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	46c0      	nop			; (mov r8, r8)
 8006d30:	20000730 	.word	0x20000730
 8006d34:	20000708 	.word	0x20000708
 8006d38:	200006c8 	.word	0x200006c8
 8006d3c:	20000710 	.word	0x20000710
 8006d40:	2000060c 	.word	0x2000060c
 8006d44:	20000608 	.word	0x20000608
 8006d48:	2000071c 	.word	0x2000071c
 8006d4c:	20000718 	.word	0x20000718

08006d50 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b086      	sub	sp, #24
 8006d54:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006d56:	2300      	movs	r3, #0
 8006d58:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d5a:	4b4a      	ldr	r3, [pc, #296]	; (8006e84 <xTaskIncrementTick+0x134>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d000      	beq.n	8006d64 <xTaskIncrementTick+0x14>
 8006d62:	e07e      	b.n	8006e62 <xTaskIncrementTick+0x112>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006d64:	4b48      	ldr	r3, [pc, #288]	; (8006e88 <xTaskIncrementTick+0x138>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006d6c:	4b46      	ldr	r3, [pc, #280]	; (8006e88 <xTaskIncrementTick+0x138>)
 8006d6e:	693a      	ldr	r2, [r7, #16]
 8006d70:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d117      	bne.n	8006da8 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8006d78:	4b44      	ldr	r3, [pc, #272]	; (8006e8c <xTaskIncrementTick+0x13c>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d001      	beq.n	8006d86 <xTaskIncrementTick+0x36>
 8006d82:	b672      	cpsid	i
 8006d84:	e7fe      	b.n	8006d84 <xTaskIncrementTick+0x34>
 8006d86:	4b41      	ldr	r3, [pc, #260]	; (8006e8c <xTaskIncrementTick+0x13c>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	60fb      	str	r3, [r7, #12]
 8006d8c:	4b40      	ldr	r3, [pc, #256]	; (8006e90 <xTaskIncrementTick+0x140>)
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	4b3e      	ldr	r3, [pc, #248]	; (8006e8c <xTaskIncrementTick+0x13c>)
 8006d92:	601a      	str	r2, [r3, #0]
 8006d94:	4b3e      	ldr	r3, [pc, #248]	; (8006e90 <xTaskIncrementTick+0x140>)
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	601a      	str	r2, [r3, #0]
 8006d9a:	4b3e      	ldr	r3, [pc, #248]	; (8006e94 <xTaskIncrementTick+0x144>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	1c5a      	adds	r2, r3, #1
 8006da0:	4b3c      	ldr	r3, [pc, #240]	; (8006e94 <xTaskIncrementTick+0x144>)
 8006da2:	601a      	str	r2, [r3, #0]
 8006da4:	f000 fa68 	bl	8007278 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006da8:	4b3b      	ldr	r3, [pc, #236]	; (8006e98 <xTaskIncrementTick+0x148>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	693a      	ldr	r2, [r7, #16]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d349      	bcc.n	8006e46 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006db2:	4b36      	ldr	r3, [pc, #216]	; (8006e8c <xTaskIncrementTick+0x13c>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d104      	bne.n	8006dc6 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dbc:	4b36      	ldr	r3, [pc, #216]	; (8006e98 <xTaskIncrementTick+0x148>)
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	4252      	negs	r2, r2
 8006dc2:	601a      	str	r2, [r3, #0]
					break;
 8006dc4:	e03f      	b.n	8006e46 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dc6:	4b31      	ldr	r3, [pc, #196]	; (8006e8c <xTaskIncrementTick+0x13c>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d203      	bcs.n	8006de6 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006dde:	4b2e      	ldr	r3, [pc, #184]	; (8006e98 <xTaskIncrementTick+0x148>)
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006de4:	e02f      	b.n	8006e46 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	3304      	adds	r3, #4
 8006dea:	0018      	movs	r0, r3
 8006dec:	f7ff f9c2 	bl	8006174 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d004      	beq.n	8006e02 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	3318      	adds	r3, #24
 8006dfc:	0018      	movs	r0, r3
 8006dfe:	f7ff f9b9 	bl	8006174 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e06:	4b25      	ldr	r3, [pc, #148]	; (8006e9c <xTaskIncrementTick+0x14c>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d903      	bls.n	8006e16 <xTaskIncrementTick+0xc6>
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e12:	4b22      	ldr	r3, [pc, #136]	; (8006e9c <xTaskIncrementTick+0x14c>)
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e1a:	0013      	movs	r3, r2
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	189b      	adds	r3, r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4a1f      	ldr	r2, [pc, #124]	; (8006ea0 <xTaskIncrementTick+0x150>)
 8006e24:	189a      	adds	r2, r3, r2
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	3304      	adds	r3, #4
 8006e2a:	0019      	movs	r1, r3
 8006e2c:	0010      	movs	r0, r2
 8006e2e:	f7ff f949 	bl	80060c4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e36:	4b1b      	ldr	r3, [pc, #108]	; (8006ea4 <xTaskIncrementTick+0x154>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d3b8      	bcc.n	8006db2 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8006e40:	2301      	movs	r3, #1
 8006e42:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e44:	e7b5      	b.n	8006db2 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006e46:	4b17      	ldr	r3, [pc, #92]	; (8006ea4 <xTaskIncrementTick+0x154>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e4c:	4914      	ldr	r1, [pc, #80]	; (8006ea0 <xTaskIncrementTick+0x150>)
 8006e4e:	0013      	movs	r3, r2
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	189b      	adds	r3, r3, r2
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	585b      	ldr	r3, [r3, r1]
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d907      	bls.n	8006e6c <xTaskIncrementTick+0x11c>
			{
				xSwitchRequired = pdTRUE;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	617b      	str	r3, [r7, #20]
 8006e60:	e004      	b.n	8006e6c <xTaskIncrementTick+0x11c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006e62:	4b11      	ldr	r3, [pc, #68]	; (8006ea8 <xTaskIncrementTick+0x158>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	1c5a      	adds	r2, r3, #1
 8006e68:	4b0f      	ldr	r3, [pc, #60]	; (8006ea8 <xTaskIncrementTick+0x158>)
 8006e6a:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006e6c:	4b0f      	ldr	r3, [pc, #60]	; (8006eac <xTaskIncrementTick+0x15c>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d001      	beq.n	8006e78 <xTaskIncrementTick+0x128>
		{
			xSwitchRequired = pdTRUE;
 8006e74:	2301      	movs	r3, #1
 8006e76:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006e78:	697b      	ldr	r3, [r7, #20]
}
 8006e7a:	0018      	movs	r0, r3
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	b006      	add	sp, #24
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	46c0      	nop			; (mov r8, r8)
 8006e84:	20000730 	.word	0x20000730
 8006e88:	2000070c 	.word	0x2000070c
 8006e8c:	200006c0 	.word	0x200006c0
 8006e90:	200006c4 	.word	0x200006c4
 8006e94:	20000720 	.word	0x20000720
 8006e98:	20000728 	.word	0x20000728
 8006e9c:	20000710 	.word	0x20000710
 8006ea0:	2000060c 	.word	0x2000060c
 8006ea4:	20000608 	.word	0x20000608
 8006ea8:	20000718 	.word	0x20000718
 8006eac:	2000071c 	.word	0x2000071c

08006eb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b082      	sub	sp, #8
 8006eb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006eb6:	4b22      	ldr	r3, [pc, #136]	; (8006f40 <vTaskSwitchContext+0x90>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d003      	beq.n	8006ec6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006ebe:	4b21      	ldr	r3, [pc, #132]	; (8006f44 <vTaskSwitchContext+0x94>)
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ec4:	e037      	b.n	8006f36 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8006ec6:	4b1f      	ldr	r3, [pc, #124]	; (8006f44 <vTaskSwitchContext+0x94>)
 8006ec8:	2200      	movs	r2, #0
 8006eca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ecc:	4b1e      	ldr	r3, [pc, #120]	; (8006f48 <vTaskSwitchContext+0x98>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	607b      	str	r3, [r7, #4]
 8006ed2:	e007      	b.n	8006ee4 <vTaskSwitchContext+0x34>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d101      	bne.n	8006ede <vTaskSwitchContext+0x2e>
 8006eda:	b672      	cpsid	i
 8006edc:	e7fe      	b.n	8006edc <vTaskSwitchContext+0x2c>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	607b      	str	r3, [r7, #4]
 8006ee4:	4919      	ldr	r1, [pc, #100]	; (8006f4c <vTaskSwitchContext+0x9c>)
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	0013      	movs	r3, r2
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	189b      	adds	r3, r3, r2
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	585b      	ldr	r3, [r3, r1]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d0ee      	beq.n	8006ed4 <vTaskSwitchContext+0x24>
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	0013      	movs	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	189b      	adds	r3, r3, r2
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	4a12      	ldr	r2, [pc, #72]	; (8006f4c <vTaskSwitchContext+0x9c>)
 8006f02:	189b      	adds	r3, r3, r2
 8006f04:	603b      	str	r3, [r7, #0]
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	605a      	str	r2, [r3, #4]
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	685a      	ldr	r2, [r3, #4]
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	3308      	adds	r3, #8
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d104      	bne.n	8006f26 <vTaskSwitchContext+0x76>
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	605a      	str	r2, [r3, #4]
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	68da      	ldr	r2, [r3, #12]
 8006f2c:	4b08      	ldr	r3, [pc, #32]	; (8006f50 <vTaskSwitchContext+0xa0>)
 8006f2e:	601a      	str	r2, [r3, #0]
 8006f30:	4b05      	ldr	r3, [pc, #20]	; (8006f48 <vTaskSwitchContext+0x98>)
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	601a      	str	r2, [r3, #0]
}
 8006f36:	46c0      	nop			; (mov r8, r8)
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	b002      	add	sp, #8
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	46c0      	nop			; (mov r8, r8)
 8006f40:	20000730 	.word	0x20000730
 8006f44:	2000071c 	.word	0x2000071c
 8006f48:	20000710 	.word	0x20000710
 8006f4c:	2000060c 	.word	0x2000060c
 8006f50:	20000608 	.word	0x20000608

08006f54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d101      	bne.n	8006f68 <vTaskPlaceOnEventList+0x14>
 8006f64:	b672      	cpsid	i
 8006f66:	e7fe      	b.n	8006f66 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f68:	4b08      	ldr	r3, [pc, #32]	; (8006f8c <vTaskPlaceOnEventList+0x38>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	3318      	adds	r3, #24
 8006f6e:	001a      	movs	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	0011      	movs	r1, r2
 8006f74:	0018      	movs	r0, r3
 8006f76:	f7ff f8c7 	bl	8006108 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	2101      	movs	r1, #1
 8006f7e:	0018      	movs	r0, r3
 8006f80:	f000 fa10 	bl	80073a4 <prvAddCurrentTaskToDelayedList>
}
 8006f84:	46c0      	nop			; (mov r8, r8)
 8006f86:	46bd      	mov	sp, r7
 8006f88:	b002      	add	sp, #8
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	20000608 	.word	0x20000608

08006f90 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d101      	bne.n	8006faa <xTaskRemoveFromEventList+0x1a>
 8006fa6:	b672      	cpsid	i
 8006fa8:	e7fe      	b.n	8006fa8 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	3318      	adds	r3, #24
 8006fae:	0018      	movs	r0, r3
 8006fb0:	f7ff f8e0 	bl	8006174 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fb4:	4b1e      	ldr	r3, [pc, #120]	; (8007030 <xTaskRemoveFromEventList+0xa0>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d11d      	bne.n	8006ff8 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	3304      	adds	r3, #4
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	f7ff f8d7 	bl	8006174 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fca:	4b1a      	ldr	r3, [pc, #104]	; (8007034 <xTaskRemoveFromEventList+0xa4>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d903      	bls.n	8006fda <xTaskRemoveFromEventList+0x4a>
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd6:	4b17      	ldr	r3, [pc, #92]	; (8007034 <xTaskRemoveFromEventList+0xa4>)
 8006fd8:	601a      	str	r2, [r3, #0]
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fde:	0013      	movs	r3, r2
 8006fe0:	009b      	lsls	r3, r3, #2
 8006fe2:	189b      	adds	r3, r3, r2
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	4a14      	ldr	r2, [pc, #80]	; (8007038 <xTaskRemoveFromEventList+0xa8>)
 8006fe8:	189a      	adds	r2, r3, r2
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	3304      	adds	r3, #4
 8006fee:	0019      	movs	r1, r3
 8006ff0:	0010      	movs	r0, r2
 8006ff2:	f7ff f867 	bl	80060c4 <vListInsertEnd>
 8006ff6:	e007      	b.n	8007008 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	3318      	adds	r3, #24
 8006ffc:	001a      	movs	r2, r3
 8006ffe:	4b0f      	ldr	r3, [pc, #60]	; (800703c <xTaskRemoveFromEventList+0xac>)
 8007000:	0011      	movs	r1, r2
 8007002:	0018      	movs	r0, r3
 8007004:	f7ff f85e 	bl	80060c4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800700c:	4b0c      	ldr	r3, [pc, #48]	; (8007040 <xTaskRemoveFromEventList+0xb0>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007012:	429a      	cmp	r2, r3
 8007014:	d905      	bls.n	8007022 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007016:	2301      	movs	r3, #1
 8007018:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800701a:	4b0a      	ldr	r3, [pc, #40]	; (8007044 <xTaskRemoveFromEventList+0xb4>)
 800701c:	2201      	movs	r2, #1
 800701e:	601a      	str	r2, [r3, #0]
 8007020:	e001      	b.n	8007026 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8007022:	2300      	movs	r3, #0
 8007024:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8007026:	68fb      	ldr	r3, [r7, #12]
}
 8007028:	0018      	movs	r0, r3
 800702a:	46bd      	mov	sp, r7
 800702c:	b004      	add	sp, #16
 800702e:	bd80      	pop	{r7, pc}
 8007030:	20000730 	.word	0x20000730
 8007034:	20000710 	.word	0x20000710
 8007038:	2000060c 	.word	0x2000060c
 800703c:	200006c8 	.word	0x200006c8
 8007040:	20000608 	.word	0x20000608
 8007044:	2000071c 	.word	0x2000071c

08007048 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007050:	4b05      	ldr	r3, [pc, #20]	; (8007068 <vTaskInternalSetTimeOutState+0x20>)
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007058:	4b04      	ldr	r3, [pc, #16]	; (800706c <vTaskInternalSetTimeOutState+0x24>)
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	605a      	str	r2, [r3, #4]
}
 8007060:	46c0      	nop			; (mov r8, r8)
 8007062:	46bd      	mov	sp, r7
 8007064:	b002      	add	sp, #8
 8007066:	bd80      	pop	{r7, pc}
 8007068:	20000720 	.word	0x20000720
 800706c:	2000070c 	.word	0x2000070c

08007070 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b086      	sub	sp, #24
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
 8007078:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d101      	bne.n	8007084 <xTaskCheckForTimeOut+0x14>
 8007080:	b672      	cpsid	i
 8007082:	e7fe      	b.n	8007082 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d101      	bne.n	800708e <xTaskCheckForTimeOut+0x1e>
 800708a:	b672      	cpsid	i
 800708c:	e7fe      	b.n	800708c <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800708e:	f000 fa77 	bl	8007580 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007092:	4b1d      	ldr	r3, [pc, #116]	; (8007108 <xTaskCheckForTimeOut+0x98>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	3301      	adds	r3, #1
 80070a8:	d102      	bne.n	80070b0 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80070aa:	2300      	movs	r3, #0
 80070ac:	617b      	str	r3, [r7, #20]
 80070ae:	e024      	b.n	80070fa <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	4b15      	ldr	r3, [pc, #84]	; (800710c <xTaskCheckForTimeOut+0x9c>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d007      	beq.n	80070cc <xTaskCheckForTimeOut+0x5c>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d302      	bcc.n	80070cc <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80070c6:	2301      	movs	r3, #1
 80070c8:	617b      	str	r3, [r7, #20]
 80070ca:	e016      	b.n	80070fa <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	68fa      	ldr	r2, [r7, #12]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d20c      	bcs.n	80070f0 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	1ad2      	subs	r2, r2, r3
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	0018      	movs	r0, r3
 80070e6:	f7ff ffaf 	bl	8007048 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80070ea:	2300      	movs	r3, #0
 80070ec:	617b      	str	r3, [r7, #20]
 80070ee:	e004      	b.n	80070fa <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	2200      	movs	r2, #0
 80070f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80070f6:	2301      	movs	r3, #1
 80070f8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80070fa:	f000 fa53 	bl	80075a4 <vPortExitCritical>

	return xReturn;
 80070fe:	697b      	ldr	r3, [r7, #20]
}
 8007100:	0018      	movs	r0, r3
 8007102:	46bd      	mov	sp, r7
 8007104:	b006      	add	sp, #24
 8007106:	bd80      	pop	{r7, pc}
 8007108:	2000070c 	.word	0x2000070c
 800710c:	20000720 	.word	0x20000720

08007110 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007110:	b580      	push	{r7, lr}
 8007112:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007114:	4b02      	ldr	r3, [pc, #8]	; (8007120 <vTaskMissedYield+0x10>)
 8007116:	2201      	movs	r2, #1
 8007118:	601a      	str	r2, [r3, #0]
}
 800711a:	46c0      	nop			; (mov r8, r8)
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	2000071c 	.word	0x2000071c

08007124 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b082      	sub	sp, #8
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800712c:	f000 f84e 	bl	80071cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007130:	4b03      	ldr	r3, [pc, #12]	; (8007140 <prvIdleTask+0x1c>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d9f9      	bls.n	800712c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007138:	f000 fa12 	bl	8007560 <vPortYield>
		prvCheckTasksWaitingTermination();
 800713c:	e7f6      	b.n	800712c <prvIdleTask+0x8>
 800713e:	46c0      	nop			; (mov r8, r8)
 8007140:	2000060c 	.word	0x2000060c

08007144 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b082      	sub	sp, #8
 8007148:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800714a:	2300      	movs	r3, #0
 800714c:	607b      	str	r3, [r7, #4]
 800714e:	e00c      	b.n	800716a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007150:	687a      	ldr	r2, [r7, #4]
 8007152:	0013      	movs	r3, r2
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	189b      	adds	r3, r3, r2
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	4a14      	ldr	r2, [pc, #80]	; (80071ac <prvInitialiseTaskLists+0x68>)
 800715c:	189b      	adds	r3, r3, r2
 800715e:	0018      	movs	r0, r3
 8007160:	f7fe ff87 	bl	8006072 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	3301      	adds	r3, #1
 8007168:	607b      	str	r3, [r7, #4]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2b06      	cmp	r3, #6
 800716e:	d9ef      	bls.n	8007150 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007170:	4b0f      	ldr	r3, [pc, #60]	; (80071b0 <prvInitialiseTaskLists+0x6c>)
 8007172:	0018      	movs	r0, r3
 8007174:	f7fe ff7d 	bl	8006072 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007178:	4b0e      	ldr	r3, [pc, #56]	; (80071b4 <prvInitialiseTaskLists+0x70>)
 800717a:	0018      	movs	r0, r3
 800717c:	f7fe ff79 	bl	8006072 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007180:	4b0d      	ldr	r3, [pc, #52]	; (80071b8 <prvInitialiseTaskLists+0x74>)
 8007182:	0018      	movs	r0, r3
 8007184:	f7fe ff75 	bl	8006072 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007188:	4b0c      	ldr	r3, [pc, #48]	; (80071bc <prvInitialiseTaskLists+0x78>)
 800718a:	0018      	movs	r0, r3
 800718c:	f7fe ff71 	bl	8006072 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007190:	4b0b      	ldr	r3, [pc, #44]	; (80071c0 <prvInitialiseTaskLists+0x7c>)
 8007192:	0018      	movs	r0, r3
 8007194:	f7fe ff6d 	bl	8006072 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007198:	4b0a      	ldr	r3, [pc, #40]	; (80071c4 <prvInitialiseTaskLists+0x80>)
 800719a:	4a05      	ldr	r2, [pc, #20]	; (80071b0 <prvInitialiseTaskLists+0x6c>)
 800719c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800719e:	4b0a      	ldr	r3, [pc, #40]	; (80071c8 <prvInitialiseTaskLists+0x84>)
 80071a0:	4a04      	ldr	r2, [pc, #16]	; (80071b4 <prvInitialiseTaskLists+0x70>)
 80071a2:	601a      	str	r2, [r3, #0]
}
 80071a4:	46c0      	nop			; (mov r8, r8)
 80071a6:	46bd      	mov	sp, r7
 80071a8:	b002      	add	sp, #8
 80071aa:	bd80      	pop	{r7, pc}
 80071ac:	2000060c 	.word	0x2000060c
 80071b0:	20000698 	.word	0x20000698
 80071b4:	200006ac 	.word	0x200006ac
 80071b8:	200006c8 	.word	0x200006c8
 80071bc:	200006dc 	.word	0x200006dc
 80071c0:	200006f4 	.word	0x200006f4
 80071c4:	200006c0 	.word	0x200006c0
 80071c8:	200006c4 	.word	0x200006c4

080071cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b082      	sub	sp, #8
 80071d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80071d2:	e01a      	b.n	800720a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80071d4:	f000 f9d4 	bl	8007580 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071d8:	4b10      	ldr	r3, [pc, #64]	; (800721c <prvCheckTasksWaitingTermination+0x50>)
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	3304      	adds	r3, #4
 80071e4:	0018      	movs	r0, r3
 80071e6:	f7fe ffc5 	bl	8006174 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80071ea:	4b0d      	ldr	r3, [pc, #52]	; (8007220 <prvCheckTasksWaitingTermination+0x54>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	1e5a      	subs	r2, r3, #1
 80071f0:	4b0b      	ldr	r3, [pc, #44]	; (8007220 <prvCheckTasksWaitingTermination+0x54>)
 80071f2:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80071f4:	4b0b      	ldr	r3, [pc, #44]	; (8007224 <prvCheckTasksWaitingTermination+0x58>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	1e5a      	subs	r2, r3, #1
 80071fa:	4b0a      	ldr	r3, [pc, #40]	; (8007224 <prvCheckTasksWaitingTermination+0x58>)
 80071fc:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80071fe:	f000 f9d1 	bl	80075a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	0018      	movs	r0, r3
 8007206:	f000 f80f 	bl	8007228 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800720a:	4b06      	ldr	r3, [pc, #24]	; (8007224 <prvCheckTasksWaitingTermination+0x58>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1e0      	bne.n	80071d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007212:	46c0      	nop			; (mov r8, r8)
 8007214:	46c0      	nop			; (mov r8, r8)
 8007216:	46bd      	mov	sp, r7
 8007218:	b002      	add	sp, #8
 800721a:	bd80      	pop	{r7, pc}
 800721c:	200006dc 	.word	0x200006dc
 8007220:	20000708 	.word	0x20000708
 8007224:	200006f0 	.word	0x200006f0

08007228 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007228:	b580      	push	{r7, lr}
 800722a:	b082      	sub	sp, #8
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2251      	movs	r2, #81	; 0x51
 8007234:	5c9b      	ldrb	r3, [r3, r2]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d109      	bne.n	800724e <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800723e:	0018      	movs	r0, r3
 8007240:	f000 fadc 	bl	80077fc <vPortFree>
				vPortFree( pxTCB );
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	0018      	movs	r0, r3
 8007248:	f000 fad8 	bl	80077fc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800724c:	e010      	b.n	8007270 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2251      	movs	r2, #81	; 0x51
 8007252:	5c9b      	ldrb	r3, [r3, r2]
 8007254:	2b01      	cmp	r3, #1
 8007256:	d104      	bne.n	8007262 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	0018      	movs	r0, r3
 800725c:	f000 face 	bl	80077fc <vPortFree>
	}
 8007260:	e006      	b.n	8007270 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2251      	movs	r2, #81	; 0x51
 8007266:	5c9b      	ldrb	r3, [r3, r2]
 8007268:	2b02      	cmp	r3, #2
 800726a:	d001      	beq.n	8007270 <prvDeleteTCB+0x48>
 800726c:	b672      	cpsid	i
 800726e:	e7fe      	b.n	800726e <prvDeleteTCB+0x46>
	}
 8007270:	46c0      	nop			; (mov r8, r8)
 8007272:	46bd      	mov	sp, r7
 8007274:	b002      	add	sp, #8
 8007276:	bd80      	pop	{r7, pc}

08007278 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800727e:	4b0b      	ldr	r3, [pc, #44]	; (80072ac <prvResetNextTaskUnblockTime+0x34>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d104      	bne.n	8007292 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007288:	4b09      	ldr	r3, [pc, #36]	; (80072b0 <prvResetNextTaskUnblockTime+0x38>)
 800728a:	2201      	movs	r2, #1
 800728c:	4252      	negs	r2, r2
 800728e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007290:	e008      	b.n	80072a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007292:	4b06      	ldr	r3, [pc, #24]	; (80072ac <prvResetNextTaskUnblockTime+0x34>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685a      	ldr	r2, [r3, #4]
 80072a0:	4b03      	ldr	r3, [pc, #12]	; (80072b0 <prvResetNextTaskUnblockTime+0x38>)
 80072a2:	601a      	str	r2, [r3, #0]
}
 80072a4:	46c0      	nop			; (mov r8, r8)
 80072a6:	46bd      	mov	sp, r7
 80072a8:	b002      	add	sp, #8
 80072aa:	bd80      	pop	{r7, pc}
 80072ac:	200006c0 	.word	0x200006c0
 80072b0:	20000728 	.word	0x20000728

080072b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80072ba:	4b0a      	ldr	r3, [pc, #40]	; (80072e4 <xTaskGetSchedulerState+0x30>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d102      	bne.n	80072c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80072c2:	2301      	movs	r3, #1
 80072c4:	607b      	str	r3, [r7, #4]
 80072c6:	e008      	b.n	80072da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072c8:	4b07      	ldr	r3, [pc, #28]	; (80072e8 <xTaskGetSchedulerState+0x34>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d102      	bne.n	80072d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80072d0:	2302      	movs	r3, #2
 80072d2:	607b      	str	r3, [r7, #4]
 80072d4:	e001      	b.n	80072da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80072d6:	2300      	movs	r3, #0
 80072d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80072da:	687b      	ldr	r3, [r7, #4]
	}
 80072dc:	0018      	movs	r0, r3
 80072de:	46bd      	mov	sp, r7
 80072e0:	b002      	add	sp, #8
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	20000714 	.word	0x20000714
 80072e8:	20000730 	.word	0x20000730

080072ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80072f8:	2300      	movs	r3, #0
 80072fa:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d044      	beq.n	800738c <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007302:	4b25      	ldr	r3, [pc, #148]	; (8007398 <xTaskPriorityDisinherit+0xac>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68ba      	ldr	r2, [r7, #8]
 8007308:	429a      	cmp	r2, r3
 800730a:	d001      	beq.n	8007310 <xTaskPriorityDisinherit+0x24>
 800730c:	b672      	cpsid	i
 800730e:	e7fe      	b.n	800730e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007314:	2b00      	cmp	r3, #0
 8007316:	d101      	bne.n	800731c <xTaskPriorityDisinherit+0x30>
 8007318:	b672      	cpsid	i
 800731a:	e7fe      	b.n	800731a <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007320:	1e5a      	subs	r2, r3, #1
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800732e:	429a      	cmp	r2, r3
 8007330:	d02c      	beq.n	800738c <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007336:	2b00      	cmp	r3, #0
 8007338:	d128      	bne.n	800738c <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	3304      	adds	r3, #4
 800733e:	0018      	movs	r0, r3
 8007340:	f7fe ff18 	bl	8006174 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007350:	2207      	movs	r2, #7
 8007352:	1ad2      	subs	r2, r2, r3
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800735c:	4b0f      	ldr	r3, [pc, #60]	; (800739c <xTaskPriorityDisinherit+0xb0>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	429a      	cmp	r2, r3
 8007362:	d903      	bls.n	800736c <xTaskPriorityDisinherit+0x80>
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007368:	4b0c      	ldr	r3, [pc, #48]	; (800739c <xTaskPriorityDisinherit+0xb0>)
 800736a:	601a      	str	r2, [r3, #0]
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007370:	0013      	movs	r3, r2
 8007372:	009b      	lsls	r3, r3, #2
 8007374:	189b      	adds	r3, r3, r2
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	4a09      	ldr	r2, [pc, #36]	; (80073a0 <xTaskPriorityDisinherit+0xb4>)
 800737a:	189a      	adds	r2, r3, r2
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	3304      	adds	r3, #4
 8007380:	0019      	movs	r1, r3
 8007382:	0010      	movs	r0, r2
 8007384:	f7fe fe9e 	bl	80060c4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007388:	2301      	movs	r3, #1
 800738a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800738c:	68fb      	ldr	r3, [r7, #12]
	}
 800738e:	0018      	movs	r0, r3
 8007390:	46bd      	mov	sp, r7
 8007392:	b004      	add	sp, #16
 8007394:	bd80      	pop	{r7, pc}
 8007396:	46c0      	nop			; (mov r8, r8)
 8007398:	20000608 	.word	0x20000608
 800739c:	20000710 	.word	0x20000710
 80073a0:	2000060c 	.word	0x2000060c

080073a4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80073ae:	4b21      	ldr	r3, [pc, #132]	; (8007434 <prvAddCurrentTaskToDelayedList+0x90>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073b4:	4b20      	ldr	r3, [pc, #128]	; (8007438 <prvAddCurrentTaskToDelayedList+0x94>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	3304      	adds	r3, #4
 80073ba:	0018      	movs	r0, r3
 80073bc:	f7fe feda 	bl	8006174 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	3301      	adds	r3, #1
 80073c4:	d10b      	bne.n	80073de <prvAddCurrentTaskToDelayedList+0x3a>
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d008      	beq.n	80073de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073cc:	4b1a      	ldr	r3, [pc, #104]	; (8007438 <prvAddCurrentTaskToDelayedList+0x94>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	1d1a      	adds	r2, r3, #4
 80073d2:	4b1a      	ldr	r3, [pc, #104]	; (800743c <prvAddCurrentTaskToDelayedList+0x98>)
 80073d4:	0011      	movs	r1, r2
 80073d6:	0018      	movs	r0, r3
 80073d8:	f7fe fe74 	bl	80060c4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80073dc:	e026      	b.n	800742c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	18d3      	adds	r3, r2, r3
 80073e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80073e6:	4b14      	ldr	r3, [pc, #80]	; (8007438 <prvAddCurrentTaskToDelayedList+0x94>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68ba      	ldr	r2, [r7, #8]
 80073ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d209      	bcs.n	800740a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073f6:	4b12      	ldr	r3, [pc, #72]	; (8007440 <prvAddCurrentTaskToDelayedList+0x9c>)
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	4b0f      	ldr	r3, [pc, #60]	; (8007438 <prvAddCurrentTaskToDelayedList+0x94>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	3304      	adds	r3, #4
 8007400:	0019      	movs	r1, r3
 8007402:	0010      	movs	r0, r2
 8007404:	f7fe fe80 	bl	8006108 <vListInsert>
}
 8007408:	e010      	b.n	800742c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800740a:	4b0e      	ldr	r3, [pc, #56]	; (8007444 <prvAddCurrentTaskToDelayedList+0xa0>)
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	4b0a      	ldr	r3, [pc, #40]	; (8007438 <prvAddCurrentTaskToDelayedList+0x94>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	3304      	adds	r3, #4
 8007414:	0019      	movs	r1, r3
 8007416:	0010      	movs	r0, r2
 8007418:	f7fe fe76 	bl	8006108 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800741c:	4b0a      	ldr	r3, [pc, #40]	; (8007448 <prvAddCurrentTaskToDelayedList+0xa4>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68ba      	ldr	r2, [r7, #8]
 8007422:	429a      	cmp	r2, r3
 8007424:	d202      	bcs.n	800742c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007426:	4b08      	ldr	r3, [pc, #32]	; (8007448 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	601a      	str	r2, [r3, #0]
}
 800742c:	46c0      	nop			; (mov r8, r8)
 800742e:	46bd      	mov	sp, r7
 8007430:	b004      	add	sp, #16
 8007432:	bd80      	pop	{r7, pc}
 8007434:	2000070c 	.word	0x2000070c
 8007438:	20000608 	.word	0x20000608
 800743c:	200006f4 	.word	0x200006f4
 8007440:	200006c4 	.word	0x200006c4
 8007444:	200006c0 	.word	0x200006c0
 8007448:	20000728 	.word	0x20000728

0800744c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b084      	sub	sp, #16
 8007450:	af00      	add	r7, sp, #0
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	3b04      	subs	r3, #4
 800745c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2280      	movs	r2, #128	; 0x80
 8007462:	0452      	lsls	r2, r2, #17
 8007464:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	3b04      	subs	r3, #4
 800746a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	3b04      	subs	r3, #4
 8007476:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007478:	4a08      	ldr	r2, [pc, #32]	; (800749c <pxPortInitialiseStack+0x50>)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	3b14      	subs	r3, #20
 8007482:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	3b20      	subs	r3, #32
 800748e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007490:	68fb      	ldr	r3, [r7, #12]
}
 8007492:	0018      	movs	r0, r3
 8007494:	46bd      	mov	sp, r7
 8007496:	b004      	add	sp, #16
 8007498:	bd80      	pop	{r7, pc}
 800749a:	46c0      	nop			; (mov r8, r8)
 800749c:	080074a1 	.word	0x080074a1

080074a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80074a6:	2300      	movs	r3, #0
 80074a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80074aa:	4b08      	ldr	r3, [pc, #32]	; (80074cc <prvTaskExitError+0x2c>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	3301      	adds	r3, #1
 80074b0:	d001      	beq.n	80074b6 <prvTaskExitError+0x16>
 80074b2:	b672      	cpsid	i
 80074b4:	e7fe      	b.n	80074b4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 80074b6:	b672      	cpsid	i
	while( ulDummy == 0 )
 80074b8:	46c0      	nop			; (mov r8, r8)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d0fc      	beq.n	80074ba <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80074c0:	46c0      	nop			; (mov r8, r8)
 80074c2:	46c0      	nop			; (mov r8, r8)
 80074c4:	46bd      	mov	sp, r7
 80074c6:	b002      	add	sp, #8
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	46c0      	nop			; (mov r8, r8)
 80074cc:	20000250 	.word	0x20000250

080074d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 80074d4:	46c0      	nop			; (mov r8, r8)
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	0000      	movs	r0, r0
 80074dc:	0000      	movs	r0, r0
	...

080074e0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80074e0:	4a0b      	ldr	r2, [pc, #44]	; (8007510 <pxCurrentTCBConst2>)
 80074e2:	6813      	ldr	r3, [r2, #0]
 80074e4:	6818      	ldr	r0, [r3, #0]
 80074e6:	3020      	adds	r0, #32
 80074e8:	f380 8809 	msr	PSP, r0
 80074ec:	2002      	movs	r0, #2
 80074ee:	f380 8814 	msr	CONTROL, r0
 80074f2:	f3bf 8f6f 	isb	sy
 80074f6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80074f8:	46ae      	mov	lr, r5
 80074fa:	bc08      	pop	{r3}
 80074fc:	bc04      	pop	{r2}
 80074fe:	b662      	cpsie	i
 8007500:	4718      	bx	r3
 8007502:	46c0      	nop			; (mov r8, r8)
 8007504:	46c0      	nop			; (mov r8, r8)
 8007506:	46c0      	nop			; (mov r8, r8)
 8007508:	46c0      	nop			; (mov r8, r8)
 800750a:	46c0      	nop			; (mov r8, r8)
 800750c:	46c0      	nop			; (mov r8, r8)
 800750e:	46c0      	nop			; (mov r8, r8)

08007510 <pxCurrentTCBConst2>:
 8007510:	20000608 	.word	0x20000608
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8007514:	46c0      	nop			; (mov r8, r8)
 8007516:	46c0      	nop			; (mov r8, r8)

08007518 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007518:	b580      	push	{r7, lr}
 800751a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800751c:	4b0e      	ldr	r3, [pc, #56]	; (8007558 <xPortStartScheduler+0x40>)
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	4b0d      	ldr	r3, [pc, #52]	; (8007558 <xPortStartScheduler+0x40>)
 8007522:	21ff      	movs	r1, #255	; 0xff
 8007524:	0409      	lsls	r1, r1, #16
 8007526:	430a      	orrs	r2, r1
 8007528:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800752a:	4b0b      	ldr	r3, [pc, #44]	; (8007558 <xPortStartScheduler+0x40>)
 800752c:	681a      	ldr	r2, [r3, #0]
 800752e:	4b0a      	ldr	r3, [pc, #40]	; (8007558 <xPortStartScheduler+0x40>)
 8007530:	21ff      	movs	r1, #255	; 0xff
 8007532:	0609      	lsls	r1, r1, #24
 8007534:	430a      	orrs	r2, r1
 8007536:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8007538:	f000 f898 	bl	800766c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800753c:	4b07      	ldr	r3, [pc, #28]	; (800755c <xPortStartScheduler+0x44>)
 800753e:	2200      	movs	r2, #0
 8007540:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8007542:	f7ff ffcd 	bl	80074e0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007546:	f7ff fcb3 	bl	8006eb0 <vTaskSwitchContext>
	prvTaskExitError();
 800754a:	f7ff ffa9 	bl	80074a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800754e:	2300      	movs	r3, #0
}
 8007550:	0018      	movs	r0, r3
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	46c0      	nop			; (mov r8, r8)
 8007558:	e000ed20 	.word	0xe000ed20
 800755c:	20000250 	.word	0x20000250

08007560 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8007560:	b580      	push	{r7, lr}
 8007562:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8007564:	4b05      	ldr	r3, [pc, #20]	; (800757c <vPortYield+0x1c>)
 8007566:	2280      	movs	r2, #128	; 0x80
 8007568:	0552      	lsls	r2, r2, #21
 800756a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800756c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007570:	f3bf 8f6f 	isb	sy
}
 8007574:	46c0      	nop			; (mov r8, r8)
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	46c0      	nop			; (mov r8, r8)
 800757c:	e000ed04 	.word	0xe000ed04

08007580 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8007584:	b672      	cpsid	i
    uxCriticalNesting++;
 8007586:	4b06      	ldr	r3, [pc, #24]	; (80075a0 <vPortEnterCritical+0x20>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	1c5a      	adds	r2, r3, #1
 800758c:	4b04      	ldr	r3, [pc, #16]	; (80075a0 <vPortEnterCritical+0x20>)
 800758e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8007590:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007594:	f3bf 8f6f 	isb	sy
}
 8007598:	46c0      	nop			; (mov r8, r8)
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	46c0      	nop			; (mov r8, r8)
 80075a0:	20000250 	.word	0x20000250

080075a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80075a8:	4b09      	ldr	r3, [pc, #36]	; (80075d0 <vPortExitCritical+0x2c>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d101      	bne.n	80075b4 <vPortExitCritical+0x10>
 80075b0:	b672      	cpsid	i
 80075b2:	e7fe      	b.n	80075b2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 80075b4:	4b06      	ldr	r3, [pc, #24]	; (80075d0 <vPortExitCritical+0x2c>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	1e5a      	subs	r2, r3, #1
 80075ba:	4b05      	ldr	r3, [pc, #20]	; (80075d0 <vPortExitCritical+0x2c>)
 80075bc:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 80075be:	4b04      	ldr	r3, [pc, #16]	; (80075d0 <vPortExitCritical+0x2c>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d100      	bne.n	80075c8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 80075c6:	b662      	cpsie	i
    }
}
 80075c8:	46c0      	nop			; (mov r8, r8)
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	46c0      	nop			; (mov r8, r8)
 80075d0:	20000250 	.word	0x20000250

080075d4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80075d4:	f3ef 8010 	mrs	r0, PRIMASK
 80075d8:	b672      	cpsid	i
 80075da:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 80075dc:	46c0      	nop			; (mov r8, r8)
 80075de:	0018      	movs	r0, r3

080075e0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80075e0:	f380 8810 	msr	PRIMASK, r0
 80075e4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 80075e6:	46c0      	nop			; (mov r8, r8)
	...

080075f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80075f0:	f3ef 8009 	mrs	r0, PSP
 80075f4:	4b0e      	ldr	r3, [pc, #56]	; (8007630 <pxCurrentTCBConst>)
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	3820      	subs	r0, #32
 80075fa:	6010      	str	r0, [r2, #0]
 80075fc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80075fe:	4644      	mov	r4, r8
 8007600:	464d      	mov	r5, r9
 8007602:	4656      	mov	r6, sl
 8007604:	465f      	mov	r7, fp
 8007606:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8007608:	b508      	push	{r3, lr}
 800760a:	b672      	cpsid	i
 800760c:	f7ff fc50 	bl	8006eb0 <vTaskSwitchContext>
 8007610:	b662      	cpsie	i
 8007612:	bc0c      	pop	{r2, r3}
 8007614:	6811      	ldr	r1, [r2, #0]
 8007616:	6808      	ldr	r0, [r1, #0]
 8007618:	3010      	adds	r0, #16
 800761a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800761c:	46a0      	mov	r8, r4
 800761e:	46a9      	mov	r9, r5
 8007620:	46b2      	mov	sl, r6
 8007622:	46bb      	mov	fp, r7
 8007624:	f380 8809 	msr	PSP, r0
 8007628:	3820      	subs	r0, #32
 800762a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800762c:	4718      	bx	r3
 800762e:	46c0      	nop			; (mov r8, r8)

08007630 <pxCurrentTCBConst>:
 8007630:	20000608 	.word	0x20000608
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8007634:	46c0      	nop			; (mov r8, r8)
 8007636:	46c0      	nop			; (mov r8, r8)

08007638 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800763e:	f7ff ffc9 	bl	80075d4 <ulSetInterruptMaskFromISR>
 8007642:	0003      	movs	r3, r0
 8007644:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007646:	f7ff fb83 	bl	8006d50 <xTaskIncrementTick>
 800764a:	1e03      	subs	r3, r0, #0
 800764c:	d003      	beq.n	8007656 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800764e:	4b06      	ldr	r3, [pc, #24]	; (8007668 <SysTick_Handler+0x30>)
 8007650:	2280      	movs	r2, #128	; 0x80
 8007652:	0552      	lsls	r2, r2, #21
 8007654:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	0018      	movs	r0, r3
 800765a:	f7ff ffc1 	bl	80075e0 <vClearInterruptMaskFromISR>
}
 800765e:	46c0      	nop			; (mov r8, r8)
 8007660:	46bd      	mov	sp, r7
 8007662:	b002      	add	sp, #8
 8007664:	bd80      	pop	{r7, pc}
 8007666:	46c0      	nop			; (mov r8, r8)
 8007668:	e000ed04 	.word	0xe000ed04

0800766c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800766c:	b580      	push	{r7, lr}
 800766e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8007670:	4b0b      	ldr	r3, [pc, #44]	; (80076a0 <prvSetupTimerInterrupt+0x34>)
 8007672:	2200      	movs	r2, #0
 8007674:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8007676:	4b0b      	ldr	r3, [pc, #44]	; (80076a4 <prvSetupTimerInterrupt+0x38>)
 8007678:	2200      	movs	r2, #0
 800767a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800767c:	4b0a      	ldr	r3, [pc, #40]	; (80076a8 <prvSetupTimerInterrupt+0x3c>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	22fa      	movs	r2, #250	; 0xfa
 8007682:	0091      	lsls	r1, r2, #2
 8007684:	0018      	movs	r0, r3
 8007686:	f7f8 fd47 	bl	8000118 <__udivsi3>
 800768a:	0003      	movs	r3, r0
 800768c:	001a      	movs	r2, r3
 800768e:	4b07      	ldr	r3, [pc, #28]	; (80076ac <prvSetupTimerInterrupt+0x40>)
 8007690:	3a01      	subs	r2, #1
 8007692:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8007694:	4b02      	ldr	r3, [pc, #8]	; (80076a0 <prvSetupTimerInterrupt+0x34>)
 8007696:	2207      	movs	r2, #7
 8007698:	601a      	str	r2, [r3, #0]
}
 800769a:	46c0      	nop			; (mov r8, r8)
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	e000e010 	.word	0xe000e010
 80076a4:	e000e018 	.word	0xe000e018
 80076a8:	20000244 	.word	0x20000244
 80076ac:	e000e014 	.word	0xe000e014

080076b0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b086      	sub	sp, #24
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80076b8:	2300      	movs	r3, #0
 80076ba:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80076bc:	f7ff fab0 	bl	8006c20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80076c0:	4b49      	ldr	r3, [pc, #292]	; (80077e8 <pvPortMalloc+0x138>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d101      	bne.n	80076cc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80076c8:	f000 f8e0 	bl	800788c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80076cc:	4b47      	ldr	r3, [pc, #284]	; (80077ec <pvPortMalloc+0x13c>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	4013      	ands	r3, r2
 80076d4:	d000      	beq.n	80076d8 <pvPortMalloc+0x28>
 80076d6:	e079      	b.n	80077cc <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d012      	beq.n	8007704 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 80076de:	2208      	movs	r2, #8
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	189b      	adds	r3, r3, r2
 80076e4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2207      	movs	r2, #7
 80076ea:	4013      	ands	r3, r2
 80076ec:	d00a      	beq.n	8007704 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2207      	movs	r2, #7
 80076f2:	4393      	bics	r3, r2
 80076f4:	3308      	adds	r3, #8
 80076f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2207      	movs	r2, #7
 80076fc:	4013      	ands	r3, r2
 80076fe:	d001      	beq.n	8007704 <pvPortMalloc+0x54>
 8007700:	b672      	cpsid	i
 8007702:	e7fe      	b.n	8007702 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d060      	beq.n	80077cc <pvPortMalloc+0x11c>
 800770a:	4b39      	ldr	r3, [pc, #228]	; (80077f0 <pvPortMalloc+0x140>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	429a      	cmp	r2, r3
 8007712:	d85b      	bhi.n	80077cc <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007714:	4b37      	ldr	r3, [pc, #220]	; (80077f4 <pvPortMalloc+0x144>)
 8007716:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8007718:	4b36      	ldr	r3, [pc, #216]	; (80077f4 <pvPortMalloc+0x144>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800771e:	e004      	b.n	800772a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	429a      	cmp	r2, r3
 8007732:	d903      	bls.n	800773c <pvPortMalloc+0x8c>
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d1f1      	bne.n	8007720 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800773c:	4b2a      	ldr	r3, [pc, #168]	; (80077e8 <pvPortMalloc+0x138>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	429a      	cmp	r2, r3
 8007744:	d042      	beq.n	80077cc <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	2208      	movs	r2, #8
 800774c:	189b      	adds	r3, r3, r2
 800774e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	685a      	ldr	r2, [r3, #4]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	1ad2      	subs	r2, r2, r3
 8007760:	2308      	movs	r3, #8
 8007762:	005b      	lsls	r3, r3, #1
 8007764:	429a      	cmp	r2, r3
 8007766:	d916      	bls.n	8007796 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007768:	697a      	ldr	r2, [r7, #20]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	18d3      	adds	r3, r2, r3
 800776e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	2207      	movs	r2, #7
 8007774:	4013      	ands	r3, r2
 8007776:	d001      	beq.n	800777c <pvPortMalloc+0xcc>
 8007778:	b672      	cpsid	i
 800777a:	e7fe      	b.n	800777a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	1ad2      	subs	r2, r2, r3
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	0018      	movs	r0, r3
 8007792:	f000 f8db 	bl	800794c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007796:	4b16      	ldr	r3, [pc, #88]	; (80077f0 <pvPortMalloc+0x140>)
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	1ad2      	subs	r2, r2, r3
 80077a0:	4b13      	ldr	r3, [pc, #76]	; (80077f0 <pvPortMalloc+0x140>)
 80077a2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80077a4:	4b12      	ldr	r3, [pc, #72]	; (80077f0 <pvPortMalloc+0x140>)
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	4b13      	ldr	r3, [pc, #76]	; (80077f8 <pvPortMalloc+0x148>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d203      	bcs.n	80077b8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80077b0:	4b0f      	ldr	r3, [pc, #60]	; (80077f0 <pvPortMalloc+0x140>)
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	4b10      	ldr	r3, [pc, #64]	; (80077f8 <pvPortMalloc+0x148>)
 80077b6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	685a      	ldr	r2, [r3, #4]
 80077bc:	4b0b      	ldr	r3, [pc, #44]	; (80077ec <pvPortMalloc+0x13c>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	431a      	orrs	r2, r3
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	2200      	movs	r2, #0
 80077ca:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80077cc:	f7ff fa34 	bl	8006c38 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2207      	movs	r2, #7
 80077d4:	4013      	ands	r3, r2
 80077d6:	d001      	beq.n	80077dc <pvPortMalloc+0x12c>
 80077d8:	b672      	cpsid	i
 80077da:	e7fe      	b.n	80077da <pvPortMalloc+0x12a>
	return pvReturn;
 80077dc:	68fb      	ldr	r3, [r7, #12]
}
 80077de:	0018      	movs	r0, r3
 80077e0:	46bd      	mov	sp, r7
 80077e2:	b006      	add	sp, #24
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	46c0      	nop			; (mov r8, r8)
 80077e8:	2000133c 	.word	0x2000133c
 80077ec:	20001348 	.word	0x20001348
 80077f0:	20001340 	.word	0x20001340
 80077f4:	20001334 	.word	0x20001334
 80077f8:	20001344 	.word	0x20001344

080077fc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d035      	beq.n	800787a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800780e:	2308      	movs	r3, #8
 8007810:	425b      	negs	r3, r3
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	18d3      	adds	r3, r2, r3
 8007816:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	685a      	ldr	r2, [r3, #4]
 8007820:	4b18      	ldr	r3, [pc, #96]	; (8007884 <vPortFree+0x88>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4013      	ands	r3, r2
 8007826:	d101      	bne.n	800782c <vPortFree+0x30>
 8007828:	b672      	cpsid	i
 800782a:	e7fe      	b.n	800782a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <vPortFree+0x3c>
 8007834:	b672      	cpsid	i
 8007836:	e7fe      	b.n	8007836 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	685a      	ldr	r2, [r3, #4]
 800783c:	4b11      	ldr	r3, [pc, #68]	; (8007884 <vPortFree+0x88>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4013      	ands	r3, r2
 8007842:	d01a      	beq.n	800787a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d116      	bne.n	800787a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	685a      	ldr	r2, [r3, #4]
 8007850:	4b0c      	ldr	r3, [pc, #48]	; (8007884 <vPortFree+0x88>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	43db      	mvns	r3, r3
 8007856:	401a      	ands	r2, r3
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800785c:	f7ff f9e0 	bl	8006c20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	685a      	ldr	r2, [r3, #4]
 8007864:	4b08      	ldr	r3, [pc, #32]	; (8007888 <vPortFree+0x8c>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	18d2      	adds	r2, r2, r3
 800786a:	4b07      	ldr	r3, [pc, #28]	; (8007888 <vPortFree+0x8c>)
 800786c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	0018      	movs	r0, r3
 8007872:	f000 f86b 	bl	800794c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007876:	f7ff f9df 	bl	8006c38 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800787a:	46c0      	nop			; (mov r8, r8)
 800787c:	46bd      	mov	sp, r7
 800787e:	b004      	add	sp, #16
 8007880:	bd80      	pop	{r7, pc}
 8007882:	46c0      	nop			; (mov r8, r8)
 8007884:	20001348 	.word	0x20001348
 8007888:	20001340 	.word	0x20001340

0800788c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007892:	23c0      	movs	r3, #192	; 0xc0
 8007894:	011b      	lsls	r3, r3, #4
 8007896:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007898:	4b26      	ldr	r3, [pc, #152]	; (8007934 <prvHeapInit+0xa8>)
 800789a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2207      	movs	r2, #7
 80078a0:	4013      	ands	r3, r2
 80078a2:	d00c      	beq.n	80078be <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	3307      	adds	r3, #7
 80078a8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2207      	movs	r2, #7
 80078ae:	4393      	bics	r3, r2
 80078b0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80078b2:	68ba      	ldr	r2, [r7, #8]
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	1ad2      	subs	r2, r2, r3
 80078b8:	4b1e      	ldr	r3, [pc, #120]	; (8007934 <prvHeapInit+0xa8>)
 80078ba:	18d3      	adds	r3, r2, r3
 80078bc:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80078c2:	4b1d      	ldr	r3, [pc, #116]	; (8007938 <prvHeapInit+0xac>)
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80078c8:	4b1b      	ldr	r3, [pc, #108]	; (8007938 <prvHeapInit+0xac>)
 80078ca:	2200      	movs	r2, #0
 80078cc:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	68ba      	ldr	r2, [r7, #8]
 80078d2:	18d3      	adds	r3, r2, r3
 80078d4:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80078d6:	2208      	movs	r2, #8
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	1a9b      	subs	r3, r3, r2
 80078dc:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2207      	movs	r2, #7
 80078e2:	4393      	bics	r3, r2
 80078e4:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	4b14      	ldr	r3, [pc, #80]	; (800793c <prvHeapInit+0xb0>)
 80078ea:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80078ec:	4b13      	ldr	r3, [pc, #76]	; (800793c <prvHeapInit+0xb0>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	2200      	movs	r2, #0
 80078f2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80078f4:	4b11      	ldr	r3, [pc, #68]	; (800793c <prvHeapInit+0xb0>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2200      	movs	r2, #0
 80078fa:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	1ad2      	subs	r2, r2, r3
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800790a:	4b0c      	ldr	r3, [pc, #48]	; (800793c <prvHeapInit+0xb0>)
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	685a      	ldr	r2, [r3, #4]
 8007916:	4b0a      	ldr	r3, [pc, #40]	; (8007940 <prvHeapInit+0xb4>)
 8007918:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	685a      	ldr	r2, [r3, #4]
 800791e:	4b09      	ldr	r3, [pc, #36]	; (8007944 <prvHeapInit+0xb8>)
 8007920:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007922:	4b09      	ldr	r3, [pc, #36]	; (8007948 <prvHeapInit+0xbc>)
 8007924:	2280      	movs	r2, #128	; 0x80
 8007926:	0612      	lsls	r2, r2, #24
 8007928:	601a      	str	r2, [r3, #0]
}
 800792a:	46c0      	nop			; (mov r8, r8)
 800792c:	46bd      	mov	sp, r7
 800792e:	b004      	add	sp, #16
 8007930:	bd80      	pop	{r7, pc}
 8007932:	46c0      	nop			; (mov r8, r8)
 8007934:	20000734 	.word	0x20000734
 8007938:	20001334 	.word	0x20001334
 800793c:	2000133c 	.word	0x2000133c
 8007940:	20001344 	.word	0x20001344
 8007944:	20001340 	.word	0x20001340
 8007948:	20001348 	.word	0x20001348

0800794c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007954:	4b27      	ldr	r3, [pc, #156]	; (80079f4 <prvInsertBlockIntoFreeList+0xa8>)
 8007956:	60fb      	str	r3, [r7, #12]
 8007958:	e002      	b.n	8007960 <prvInsertBlockIntoFreeList+0x14>
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	60fb      	str	r3, [r7, #12]
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	429a      	cmp	r2, r3
 8007968:	d8f7      	bhi.n	800795a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	68ba      	ldr	r2, [r7, #8]
 8007974:	18d3      	adds	r3, r2, r3
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	429a      	cmp	r2, r3
 800797a:	d108      	bne.n	800798e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	685a      	ldr	r2, [r3, #4]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	18d2      	adds	r2, r2, r3
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	68ba      	ldr	r2, [r7, #8]
 8007998:	18d2      	adds	r2, r2, r3
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d118      	bne.n	80079d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	4b14      	ldr	r3, [pc, #80]	; (80079f8 <prvInsertBlockIntoFreeList+0xac>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d00d      	beq.n	80079ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685a      	ldr	r2, [r3, #4]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	18d2      	adds	r2, r2, r3
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	601a      	str	r2, [r3, #0]
 80079c8:	e008      	b.n	80079dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80079ca:	4b0b      	ldr	r3, [pc, #44]	; (80079f8 <prvInsertBlockIntoFreeList+0xac>)
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	601a      	str	r2, [r3, #0]
 80079d2:	e003      	b.n	80079dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d002      	beq.n	80079ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079ea:	46c0      	nop			; (mov r8, r8)
 80079ec:	46bd      	mov	sp, r7
 80079ee:	b004      	add	sp, #16
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	46c0      	nop			; (mov r8, r8)
 80079f4:	20001334 	.word	0x20001334
 80079f8:	2000133c 	.word	0x2000133c

080079fc <MQTT_Init_Connect>:
	* @brief   Initialize components of test connect object
	* @param   NULL
	* @retval  NULL
*/																			
void MQTT_Init_Connect ( void )
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	af00      	add	r7, sp, #0
	test_conect.clientID.cstring = "VNMILK";
 8007a00:	4b08      	ldr	r3, [pc, #32]	; (8007a24 <MQTT_Init_Connect+0x28>)
 8007a02:	4a09      	ldr	r2, [pc, #36]	; (8007a28 <MQTT_Init_Connect+0x2c>)
 8007a04:	60da      	str	r2, [r3, #12]
	test_conect.keepAliveInterval = 60;
 8007a06:	4b07      	ldr	r3, [pc, #28]	; (8007a24 <MQTT_Init_Connect+0x28>)
 8007a08:	223c      	movs	r2, #60	; 0x3c
 8007a0a:	831a      	strh	r2, [r3, #24]
	test_conect.cleansession = 1;
 8007a0c:	4b05      	ldr	r3, [pc, #20]	; (8007a24 <MQTT_Init_Connect+0x28>)
 8007a0e:	2201      	movs	r2, #1
 8007a10:	769a      	strb	r2, [r3, #26]
	test_conect.username.cstring = "admin";
 8007a12:	4b04      	ldr	r3, [pc, #16]	; (8007a24 <MQTT_Init_Connect+0x28>)
 8007a14:	4a05      	ldr	r2, [pc, #20]	; (8007a2c <MQTT_Init_Connect+0x30>)
 8007a16:	641a      	str	r2, [r3, #64]	; 0x40
	test_conect.password.cstring = "admin";
 8007a18:	4b02      	ldr	r3, [pc, #8]	; (8007a24 <MQTT_Init_Connect+0x28>)
 8007a1a:	4a04      	ldr	r2, [pc, #16]	; (8007a2c <MQTT_Init_Connect+0x30>)
 8007a1c:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8007a1e:	46c0      	nop			; (mov r8, r8)
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	200002cc 	.word	0x200002cc
 8007a28:	08008428 	.word	0x08008428
 8007a2c:	08008430 	.word	0x08008430

08007a30 <MQTT_Init_Pub_Opts>:
  * @brief   Initialize components of test publish object
  * @param   NULL
  * @retval  NULL
*/
void MQTT_Init_Pub_Opts (void)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	af00      	add	r7, sp, #0
	test_pub_mes.buf = test_pub_array;
 8007a34:	4b0f      	ldr	r3, [pc, #60]	; (8007a74 <MQTT_Init_Pub_Opts+0x44>)
 8007a36:	4a10      	ldr	r2, [pc, #64]	; (8007a78 <MQTT_Init_Pub_Opts+0x48>)
 8007a38:	601a      	str	r2, [r3, #0]
	test_pub_mes.buflen = 200;
 8007a3a:	4b0e      	ldr	r3, [pc, #56]	; (8007a74 <MQTT_Init_Pub_Opts+0x44>)
 8007a3c:	22c8      	movs	r2, #200	; 0xc8
 8007a3e:	605a      	str	r2, [r3, #4]
	test_pub_mes.dup = 0;
 8007a40:	4b0c      	ldr	r3, [pc, #48]	; (8007a74 <MQTT_Init_Pub_Opts+0x44>)
 8007a42:	2200      	movs	r2, #0
 8007a44:	721a      	strb	r2, [r3, #8]
	test_pub_mes.qos = 1;
 8007a46:	4b0b      	ldr	r3, [pc, #44]	; (8007a74 <MQTT_Init_Pub_Opts+0x44>)
 8007a48:	2201      	movs	r2, #1
 8007a4a:	60da      	str	r2, [r3, #12]
	test_pub_mes.retained = 0;
 8007a4c:	4b09      	ldr	r3, [pc, #36]	; (8007a74 <MQTT_Init_Pub_Opts+0x44>)
 8007a4e:	2200      	movs	r2, #0
 8007a50:	741a      	strb	r2, [r3, #16]
	test_pub_mes.packetid = 39;
 8007a52:	4b08      	ldr	r3, [pc, #32]	; (8007a74 <MQTT_Init_Pub_Opts+0x44>)
 8007a54:	2227      	movs	r2, #39	; 0x27
 8007a56:	825a      	strh	r2, [r3, #18]
	test_pub_mes.topicName.cstring = (char*)test_pub_topic;
 8007a58:	4b06      	ldr	r3, [pc, #24]	; (8007a74 <MQTT_Init_Pub_Opts+0x44>)
 8007a5a:	4a08      	ldr	r2, [pc, #32]	; (8007a7c <MQTT_Init_Pub_Opts+0x4c>)
 8007a5c:	615a      	str	r2, [r3, #20]
	test_pub_mes.payload = (unsigned char*)test_pub_payload;
 8007a5e:	4b05      	ldr	r3, [pc, #20]	; (8007a74 <MQTT_Init_Pub_Opts+0x44>)
 8007a60:	4a07      	ldr	r2, [pc, #28]	; (8007a80 <MQTT_Init_Pub_Opts+0x50>)
 8007a62:	621a      	str	r2, [r3, #32]
	test_pub_mes.payloadlen = test_pub_len_payload;
 8007a64:	4b07      	ldr	r3, [pc, #28]	; (8007a84 <MQTT_Init_Pub_Opts+0x54>)
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	001a      	movs	r2, r3
 8007a6a:	4b02      	ldr	r3, [pc, #8]	; (8007a74 <MQTT_Init_Pub_Opts+0x44>)
 8007a6c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}
 8007a74:	200017a4 	.word	0x200017a4
 8007a78:	2000134c 	.word	0x2000134c
 8007a7c:	0800897c 	.word	0x0800897c
 8007a80:	20000254 	.word	0x20000254
 8007a84:	200002b8 	.word	0x200002b8

08007a88 <MQTT_Init_Sub_Opts>:
	* @brief   Initialize components of test subscribe object
	* @param   NULL
	* @retval  NULL
*/
void MQTT_Init_Sub_Opts (void)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	af00      	add	r7, sp, #0
	test_MQTT_sub.buf = test_sub_array;
 8007a8c:	4b0b      	ldr	r3, [pc, #44]	; (8007abc <MQTT_Init_Sub_Opts+0x34>)
 8007a8e:	4a0c      	ldr	r2, [pc, #48]	; (8007ac0 <MQTT_Init_Sub_Opts+0x38>)
 8007a90:	601a      	str	r2, [r3, #0]
	test_MQTT_sub.buflen = 200;
 8007a92:	4b0a      	ldr	r3, [pc, #40]	; (8007abc <MQTT_Init_Sub_Opts+0x34>)
 8007a94:	22c8      	movs	r2, #200	; 0xc8
 8007a96:	605a      	str	r2, [r3, #4]
	test_MQTT_sub.dup = 0;
 8007a98:	4b08      	ldr	r3, [pc, #32]	; (8007abc <MQTT_Init_Sub_Opts+0x34>)
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	721a      	strb	r2, [r3, #8]
	test_MQTT_sub.packetid = 20;
 8007a9e:	4b07      	ldr	r3, [pc, #28]	; (8007abc <MQTT_Init_Sub_Opts+0x34>)
 8007aa0:	2214      	movs	r2, #20
 8007aa2:	815a      	strh	r2, [r3, #10]
	test_MQTT_sub.count = 3;
 8007aa4:	4b05      	ldr	r3, [pc, #20]	; (8007abc <MQTT_Init_Sub_Opts+0x34>)
 8007aa6:	2203      	movs	r2, #3
 8007aa8:	60da      	str	r2, [r3, #12]
	test_MQTT_sub.topicFilters = test_TopicFiltes;
 8007aaa:	4b04      	ldr	r3, [pc, #16]	; (8007abc <MQTT_Init_Sub_Opts+0x34>)
 8007aac:	4a05      	ldr	r2, [pc, #20]	; (8007ac4 <MQTT_Init_Sub_Opts+0x3c>)
 8007aae:	611a      	str	r2, [r3, #16]
	test_MQTT_sub.requestedQoS = test_requestedQoS;
 8007ab0:	4b02      	ldr	r3, [pc, #8]	; (8007abc <MQTT_Init_Sub_Opts+0x34>)
 8007ab2:	4a05      	ldr	r2, [pc, #20]	; (8007ac8 <MQTT_Init_Sub_Opts+0x40>)
 8007ab4:	615a      	str	r2, [r3, #20]
}
 8007ab6:	46c0      	nop			; (mov r8, r8)
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	200017cc 	.word	0x200017cc
 8007ac0:	20001414 	.word	0x20001414
 8007ac4:	200002c0 	.word	0x200002c0
 8007ac8:	200002bc 	.word	0x200002bc

08007acc <MQTT_Check_Keepalive_Time>:
  * @brief   Check keep alive time out when flag check time out ON
  * @param   NULL
  * @retval  NULL
*/
void MQTT_Check_Keepalive_Time ( void )
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	af00      	add	r7, sp, #0
	if ( dType_MQTT_watermetter.ui8_start_keepalive == ON )
 8007ad0:	4b0f      	ldr	r3, [pc, #60]	; (8007b10 <MQTT_Check_Keepalive_Time+0x44>)
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d118      	bne.n	8007b0a <MQTT_Check_Keepalive_Time+0x3e>
	{
	  if ( BC66_Check_Time_Out (dType_MQTT_watermetter.ui32_keep_alive_mark_time , dType_MQTT_watermetter.ui32_keep_alive_time) == TRUE ) 
 8007ad8:	4b0d      	ldr	r3, [pc, #52]	; (8007b10 <MQTT_Check_Keepalive_Time+0x44>)
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	4b0c      	ldr	r3, [pc, #48]	; (8007b10 <MQTT_Check_Keepalive_Time+0x44>)
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	0019      	movs	r1, r3
 8007ae2:	0010      	movs	r0, r2
 8007ae4:	f7f8 fd72 	bl	80005cc <BC66_Check_Time_Out>
 8007ae8:	0003      	movs	r3, r0
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d10d      	bne.n	8007b0a <MQTT_Check_Keepalive_Time+0x3e>
	  {
		  //dType_water_NB_IoT.dType_AT.ui8_pointer = _MQTT_PINGREQ_1_;
		  if (ping_flag == OFF)
 8007aee:	4b09      	ldr	r3, [pc, #36]	; (8007b14 <MQTT_Check_Keepalive_Time+0x48>)
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d109      	bne.n	8007b0a <MQTT_Check_Keepalive_Time+0x3e>
		  {
		      event = _MQTT_PINGREQ_1_;
 8007af6:	4b08      	ldr	r3, [pc, #32]	; (8007b18 <MQTT_Check_Keepalive_Time+0x4c>)
 8007af8:	2217      	movs	r2, #23
 8007afa:	701a      	strb	r2, [r3, #0]
		      xQueueSendToBack( qBC66step, &event, 0 );
 8007afc:	4b07      	ldr	r3, [pc, #28]	; (8007b1c <MQTT_Check_Keepalive_Time+0x50>)
 8007afe:	6818      	ldr	r0, [r3, #0]
 8007b00:	4905      	ldr	r1, [pc, #20]	; (8007b18 <MQTT_Check_Keepalive_Time+0x4c>)
 8007b02:	2300      	movs	r3, #0
 8007b04:	2200      	movs	r2, #0
 8007b06:	f7fe fc0b 	bl	8006320 <xQueueGenericSend>
		  }
	  }
  }
}
 8007b0a:	46c0      	nop			; (mov r8, r8)
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	200014dc 	.word	0x200014dc
 8007b14:	200003b0 	.word	0x200003b0
 8007b18:	20001624 	.word	0x20001624
 8007b1c:	20001630 	.word	0x20001630

08007b20 <Search_String_In_Buffer>:
  * @retval  TRUE success finding
             FALSE fail finding
*/

uint8_t Search_String_In_Buffer ( uint8_t *src , uint16_t src_len , uint8_t *string , uint16_t string_len )
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b088      	sub	sp, #32
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	0008      	movs	r0, r1
 8007b2a:	607a      	str	r2, [r7, #4]
 8007b2c:	0019      	movs	r1, r3
 8007b2e:	230a      	movs	r3, #10
 8007b30:	18fb      	adds	r3, r7, r3
 8007b32:	1c02      	adds	r2, r0, #0
 8007b34:	801a      	strh	r2, [r3, #0]
 8007b36:	2308      	movs	r3, #8
 8007b38:	18fb      	adds	r3, r7, r3
 8007b3a:	1c0a      	adds	r2, r1, #0
 8007b3c:	801a      	strh	r2, [r3, #0]
	uint8_t *pointer1;
	uint8_t *pointer2;
	uint16_t k = 0;
 8007b3e:	231a      	movs	r3, #26
 8007b40:	18fb      	adds	r3, r7, r3
 8007b42:	2200      	movs	r2, #0
 8007b44:	801a      	strh	r2, [r3, #0]
	
    pointer1 = src;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	61fb      	str	r3, [r7, #28]
	pointer2 = string;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	613b      	str	r3, [r7, #16]
	uint16_t j = 0;
 8007b4e:	2318      	movs	r3, #24
 8007b50:	18fb      	adds	r3, r7, r3
 8007b52:	2200      	movs	r2, #0
 8007b54:	801a      	strh	r2, [r3, #0]
	for ( uint16_t m = 0 ; m < src_len ; m++ )
 8007b56:	2316      	movs	r3, #22
 8007b58:	18fb      	adds	r3, r7, r3
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	801a      	strh	r2, [r3, #0]
 8007b5e:	e043      	b.n	8007be8 <Search_String_In_Buffer+0xc8>
	{
		if ( *pointer1 == *pointer2 )
 8007b60:	69fb      	ldr	r3, [r7, #28]
 8007b62:	781a      	ldrb	r2, [r3, #0]
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d132      	bne.n	8007bd2 <Search_String_In_Buffer+0xb2>
		{
			j = 0;
 8007b6c:	2118      	movs	r1, #24
 8007b6e:	187b      	adds	r3, r7, r1
 8007b70:	2200      	movs	r2, #0
 8007b72:	801a      	strh	r2, [r3, #0]
			k = 0;
 8007b74:	231a      	movs	r3, #26
 8007b76:	18fb      	adds	r3, r7, r3
 8007b78:	2200      	movs	r2, #0
 8007b7a:	801a      	strh	r2, [r3, #0]
			for ( j = 0 ; j < string_len ; j++ )
 8007b7c:	187b      	adds	r3, r7, r1
 8007b7e:	2200      	movs	r2, #0
 8007b80:	801a      	strh	r2, [r3, #0]
 8007b82:	e01d      	b.n	8007bc0 <Search_String_In_Buffer+0xa0>
			{
				if ( *(pointer1) != *(pointer2+j) )
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	781a      	ldrb	r2, [r3, #0]
 8007b88:	2018      	movs	r0, #24
 8007b8a:	183b      	adds	r3, r7, r0
 8007b8c:	881b      	ldrh	r3, [r3, #0]
 8007b8e:	6939      	ldr	r1, [r7, #16]
 8007b90:	18cb      	adds	r3, r1, r3
 8007b92:	781b      	ldrb	r3, [r3, #0]
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d120      	bne.n	8007bda <Search_String_In_Buffer+0xba>
					break;
				else 
				{
					k++;
 8007b98:	211a      	movs	r1, #26
 8007b9a:	187b      	adds	r3, r7, r1
 8007b9c:	881a      	ldrh	r2, [r3, #0]
 8007b9e:	187b      	adds	r3, r7, r1
 8007ba0:	3201      	adds	r2, #1
 8007ba2:	801a      	strh	r2, [r3, #0]
				}
					m++;
 8007ba4:	2116      	movs	r1, #22
 8007ba6:	187b      	adds	r3, r7, r1
 8007ba8:	881a      	ldrh	r2, [r3, #0]
 8007baa:	187b      	adds	r3, r7, r1
 8007bac:	3201      	adds	r2, #1
 8007bae:	801a      	strh	r2, [r3, #0]
				  pointer1++;
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	61fb      	str	r3, [r7, #28]
			for ( j = 0 ; j < string_len ; j++ )
 8007bb6:	183b      	adds	r3, r7, r0
 8007bb8:	881a      	ldrh	r2, [r3, #0]
 8007bba:	183b      	adds	r3, r7, r0
 8007bbc:	3201      	adds	r2, #1
 8007bbe:	801a      	strh	r2, [r3, #0]
 8007bc0:	2318      	movs	r3, #24
 8007bc2:	18fa      	adds	r2, r7, r3
 8007bc4:	2308      	movs	r3, #8
 8007bc6:	18fb      	adds	r3, r7, r3
 8007bc8:	8812      	ldrh	r2, [r2, #0]
 8007bca:	881b      	ldrh	r3, [r3, #0]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d3d9      	bcc.n	8007b84 <Search_String_In_Buffer+0x64>
 8007bd0:	e004      	b.n	8007bdc <Search_String_In_Buffer+0xbc>
			}
		}
		else
		pointer1++;
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	61fb      	str	r3, [r7, #28]
 8007bd8:	e000      	b.n	8007bdc <Search_String_In_Buffer+0xbc>
					break;
 8007bda:	46c0      	nop			; (mov r8, r8)
	for ( uint16_t m = 0 ; m < src_len ; m++ )
 8007bdc:	2116      	movs	r1, #22
 8007bde:	187b      	adds	r3, r7, r1
 8007be0:	881a      	ldrh	r2, [r3, #0]
 8007be2:	187b      	adds	r3, r7, r1
 8007be4:	3201      	adds	r2, #1
 8007be6:	801a      	strh	r2, [r3, #0]
 8007be8:	2316      	movs	r3, #22
 8007bea:	18fa      	adds	r2, r7, r3
 8007bec:	230a      	movs	r3, #10
 8007bee:	18fb      	adds	r3, r7, r3
 8007bf0:	8812      	ldrh	r2, [r2, #0]
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d3b3      	bcc.n	8007b60 <Search_String_In_Buffer+0x40>
	}
	if ( k == (string_len) )
 8007bf8:	231a      	movs	r3, #26
 8007bfa:	18fa      	adds	r2, r7, r3
 8007bfc:	2308      	movs	r3, #8
 8007bfe:	18fb      	adds	r3, r7, r3
 8007c00:	8812      	ldrh	r2, [r2, #0]
 8007c02:	881b      	ldrh	r3, [r3, #0]
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d101      	bne.n	8007c0c <Search_String_In_Buffer+0xec>
		return TRUE;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	e000      	b.n	8007c0e <Search_String_In_Buffer+0xee>
	else
		return FALSE;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	0018      	movs	r0, r3
 8007c10:	46bd      	mov	sp, r7
 8007c12:	b008      	add	sp, #32
 8007c14:	bd80      	pop	{r7, pc}
	...

08007c18 <Search_String_Location_In_Buffer>:
/**
  * @brief Search and return begin location start of string need to find in a source array
*/
//uint8_t *pointer_result = NULL;
uint8_t *Search_String_Location_In_Buffer ( uint8_t *src , uint16_t src_len , uint8_t *string , uint16_t string_len )
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b088      	sub	sp, #32
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	0008      	movs	r0, r1
 8007c22:	607a      	str	r2, [r7, #4]
 8007c24:	0019      	movs	r1, r3
 8007c26:	230a      	movs	r3, #10
 8007c28:	18fb      	adds	r3, r7, r3
 8007c2a:	1c02      	adds	r2, r0, #0
 8007c2c:	801a      	strh	r2, [r3, #0]
 8007c2e:	2308      	movs	r3, #8
 8007c30:	18fb      	adds	r3, r7, r3
 8007c32:	1c0a      	adds	r2, r1, #0
 8007c34:	801a      	strh	r2, [r3, #0]
//	pointer_result = NULL;
	static uint8_t *pointer_result = NULL;
	
	uint8_t *pointer1 = NULL;
 8007c36:	2300      	movs	r3, #0
 8007c38:	61fb      	str	r3, [r7, #28]
	uint8_t *pointer2 = NULL;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	61bb      	str	r3, [r7, #24]
	uint8_t m = 0;
 8007c3e:	2317      	movs	r3, #23
 8007c40:	18fb      	adds	r3, r7, r3
 8007c42:	2200      	movs	r2, #0
 8007c44:	701a      	strb	r2, [r3, #0]
	pointer1 = src;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	61fb      	str	r3, [r7, #28]
	pointer2 = string;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	61bb      	str	r3, [r7, #24]
	for ( uint16_t i=0 ; i < src_len ; ++i )
 8007c4e:	2314      	movs	r3, #20
 8007c50:	18fb      	adds	r3, r7, r3
 8007c52:	2200      	movs	r2, #0
 8007c54:	801a      	strh	r2, [r3, #0]
 8007c56:	e030      	b.n	8007cba <Search_String_Location_In_Buffer+0xa2>
	{
		if ( *pointer1 == *pointer2 )
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	781a      	ldrb	r2, [r3, #0]
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	781b      	ldrb	r3, [r3, #0]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d11d      	bne.n	8007ca0 <Search_String_Location_In_Buffer+0x88>
		{
			m++;
 8007c64:	2117      	movs	r1, #23
 8007c66:	187b      	adds	r3, r7, r1
 8007c68:	781a      	ldrb	r2, [r3, #0]
 8007c6a:	187b      	adds	r3, r7, r1
 8007c6c:	3201      	adds	r2, #1
 8007c6e:	701a      	strb	r2, [r3, #0]
			pointer2 = string + m; 
 8007c70:	187b      	adds	r3, r7, r1
 8007c72:	781b      	ldrb	r3, [r3, #0]
 8007c74:	687a      	ldr	r2, [r7, #4]
 8007c76:	18d3      	adds	r3, r2, r3
 8007c78:	61bb      	str	r3, [r7, #24]
			if ( m == string_len )
 8007c7a:	187b      	adds	r3, r7, r1
 8007c7c:	781b      	ldrb	r3, [r3, #0]
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	2208      	movs	r2, #8
 8007c82:	18ba      	adds	r2, r7, r2
 8007c84:	8812      	ldrh	r2, [r2, #0]
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d10e      	bne.n	8007ca8 <Search_String_Location_In_Buffer+0x90>
			{
			  pointer_result = src + i + 3;
 8007c8a:	2314      	movs	r3, #20
 8007c8c:	18fb      	adds	r3, r7, r3
 8007c8e:	881b      	ldrh	r3, [r3, #0]
 8007c90:	3303      	adds	r3, #3
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	18d2      	adds	r2, r2, r3
 8007c96:	4b0f      	ldr	r3, [pc, #60]	; (8007cd4 <Search_String_Location_In_Buffer+0xbc>)
 8007c98:	601a      	str	r2, [r3, #0]
			  return pointer_result;
 8007c9a:	4b0e      	ldr	r3, [pc, #56]	; (8007cd4 <Search_String_Location_In_Buffer+0xbc>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	e015      	b.n	8007ccc <Search_String_Location_In_Buffer+0xb4>
		  }	
		}
		else
		{
			m = 0;
 8007ca0:	2317      	movs	r3, #23
 8007ca2:	18fb      	adds	r3, r7, r3
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	701a      	strb	r2, [r3, #0]
		}
		pointer1++;
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	3301      	adds	r3, #1
 8007cac:	61fb      	str	r3, [r7, #28]
	for ( uint16_t i=0 ; i < src_len ; ++i )
 8007cae:	2214      	movs	r2, #20
 8007cb0:	18bb      	adds	r3, r7, r2
 8007cb2:	18ba      	adds	r2, r7, r2
 8007cb4:	8812      	ldrh	r2, [r2, #0]
 8007cb6:	3201      	adds	r2, #1
 8007cb8:	801a      	strh	r2, [r3, #0]
 8007cba:	2314      	movs	r3, #20
 8007cbc:	18fa      	adds	r2, r7, r3
 8007cbe:	230a      	movs	r3, #10
 8007cc0:	18fb      	adds	r3, r7, r3
 8007cc2:	8812      	ldrh	r2, [r2, #0]
 8007cc4:	881b      	ldrh	r3, [r3, #0]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d3c6      	bcc.n	8007c58 <Search_String_Location_In_Buffer+0x40>
 	}
	return NULL;
 8007cca:	2300      	movs	r3, #0
}
 8007ccc:	0018      	movs	r0, r3
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	b008      	add	sp, #32
 8007cd2:	bd80      	pop	{r7, pc}
 8007cd4:	200014ec 	.word	0x200014ec

08007cd8 <Reset_Buffer>:
  * @brief   Reset buffer that was pointed to
  * @param   uint8_t *buffer: Pointer point to buffer that need to reset
  * @retval  NULL
*/
void Reset_Buffer ( uint8_t *buffer , uint16_t length_buf )
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	000a      	movs	r2, r1
 8007ce2:	1cbb      	adds	r3, r7, #2
 8007ce4:	801a      	strh	r2, [r3, #0]
	for ( uint16_t i = 0 ; i < length_buf ; i++ )
 8007ce6:	230e      	movs	r3, #14
 8007ce8:	18fb      	adds	r3, r7, r3
 8007cea:	2200      	movs	r2, #0
 8007cec:	801a      	strh	r2, [r3, #0]
 8007cee:	e00b      	b.n	8007d08 <Reset_Buffer+0x30>
	{
		*(buffer+i) = 0x00;
 8007cf0:	210e      	movs	r1, #14
 8007cf2:	187b      	adds	r3, r7, r1
 8007cf4:	881b      	ldrh	r3, [r3, #0]
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	18d3      	adds	r3, r2, r3
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	701a      	strb	r2, [r3, #0]
	for ( uint16_t i = 0 ; i < length_buf ; i++ )
 8007cfe:	187b      	adds	r3, r7, r1
 8007d00:	881a      	ldrh	r2, [r3, #0]
 8007d02:	187b      	adds	r3, r7, r1
 8007d04:	3201      	adds	r2, #1
 8007d06:	801a      	strh	r2, [r3, #0]
 8007d08:	230e      	movs	r3, #14
 8007d0a:	18fa      	adds	r2, r7, r3
 8007d0c:	1cbb      	adds	r3, r7, #2
 8007d0e:	8812      	ldrh	r2, [r2, #0]
 8007d10:	881b      	ldrh	r3, [r3, #0]
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d3ec      	bcc.n	8007cf0 <Reset_Buffer+0x18>
	}
}
 8007d16:	46c0      	nop			; (mov r8, r8)
 8007d18:	46c0      	nop			; (mov r8, r8)
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	b004      	add	sp, #16
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <Interger_To_Char>:
  * @param   numb the number need to convert
  * @param   length_buf the max elements of arrays
  * @retval  NULL
*/
void Interger_To_Char ( uint32_t numb , uint8_t *buffer , uint16_t length_buf  )
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	60f8      	str	r0, [r7, #12]
 8007d28:	60b9      	str	r1, [r7, #8]
 8007d2a:	1dbb      	adds	r3, r7, #6
 8007d2c:	801a      	strh	r2, [r3, #0]
	Reset_Buffer ( buffer , length_buf );
 8007d2e:	1dbb      	adds	r3, r7, #6
 8007d30:	881a      	ldrh	r2, [r3, #0]
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	0011      	movs	r1, r2
 8007d36:	0018      	movs	r0, r3
 8007d38:	f7ff ffce 	bl	8007cd8 <Reset_Buffer>
  itoa ( numb , (char*)buffer , 10 );
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	68b9      	ldr	r1, [r7, #8]
 8007d40:	220a      	movs	r2, #10
 8007d42:	0018      	movs	r0, r3
 8007d44:	f000 f84c 	bl	8007de0 <itoa>
}
 8007d48:	46c0      	nop			; (mov r8, r8)
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	b004      	add	sp, #16
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <atoi>:
 8007d50:	b510      	push	{r4, lr}
 8007d52:	220a      	movs	r2, #10
 8007d54:	2100      	movs	r1, #0
 8007d56:	f000 f909 	bl	8007f6c <strtol>
 8007d5a:	bd10      	pop	{r4, pc}

08007d5c <__errno>:
 8007d5c:	4b01      	ldr	r3, [pc, #4]	; (8007d64 <__errno+0x8>)
 8007d5e:	6818      	ldr	r0, [r3, #0]
 8007d60:	4770      	bx	lr
 8007d62:	46c0      	nop			; (mov r8, r8)
 8007d64:	20000324 	.word	0x20000324

08007d68 <__libc_init_array>:
 8007d68:	b570      	push	{r4, r5, r6, lr}
 8007d6a:	2600      	movs	r6, #0
 8007d6c:	4d0c      	ldr	r5, [pc, #48]	; (8007da0 <__libc_init_array+0x38>)
 8007d6e:	4c0d      	ldr	r4, [pc, #52]	; (8007da4 <__libc_init_array+0x3c>)
 8007d70:	1b64      	subs	r4, r4, r5
 8007d72:	10a4      	asrs	r4, r4, #2
 8007d74:	42a6      	cmp	r6, r4
 8007d76:	d109      	bne.n	8007d8c <__libc_init_array+0x24>
 8007d78:	2600      	movs	r6, #0
 8007d7a:	f000 f939 	bl	8007ff0 <_init>
 8007d7e:	4d0a      	ldr	r5, [pc, #40]	; (8007da8 <__libc_init_array+0x40>)
 8007d80:	4c0a      	ldr	r4, [pc, #40]	; (8007dac <__libc_init_array+0x44>)
 8007d82:	1b64      	subs	r4, r4, r5
 8007d84:	10a4      	asrs	r4, r4, #2
 8007d86:	42a6      	cmp	r6, r4
 8007d88:	d105      	bne.n	8007d96 <__libc_init_array+0x2e>
 8007d8a:	bd70      	pop	{r4, r5, r6, pc}
 8007d8c:	00b3      	lsls	r3, r6, #2
 8007d8e:	58eb      	ldr	r3, [r5, r3]
 8007d90:	4798      	blx	r3
 8007d92:	3601      	adds	r6, #1
 8007d94:	e7ee      	b.n	8007d74 <__libc_init_array+0xc>
 8007d96:	00b3      	lsls	r3, r6, #2
 8007d98:	58eb      	ldr	r3, [r5, r3]
 8007d9a:	4798      	blx	r3
 8007d9c:	3601      	adds	r6, #1
 8007d9e:	e7f2      	b.n	8007d86 <__libc_init_array+0x1e>
 8007da0:	08008ac0 	.word	0x08008ac0
 8007da4:	08008ac0 	.word	0x08008ac0
 8007da8:	08008ac0 	.word	0x08008ac0
 8007dac:	08008ac4 	.word	0x08008ac4

08007db0 <__itoa>:
 8007db0:	1e93      	subs	r3, r2, #2
 8007db2:	b510      	push	{r4, lr}
 8007db4:	000c      	movs	r4, r1
 8007db6:	2b22      	cmp	r3, #34	; 0x22
 8007db8:	d904      	bls.n	8007dc4 <__itoa+0x14>
 8007dba:	2300      	movs	r3, #0
 8007dbc:	001c      	movs	r4, r3
 8007dbe:	700b      	strb	r3, [r1, #0]
 8007dc0:	0020      	movs	r0, r4
 8007dc2:	bd10      	pop	{r4, pc}
 8007dc4:	2a0a      	cmp	r2, #10
 8007dc6:	d109      	bne.n	8007ddc <__itoa+0x2c>
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	da07      	bge.n	8007ddc <__itoa+0x2c>
 8007dcc:	232d      	movs	r3, #45	; 0x2d
 8007dce:	700b      	strb	r3, [r1, #0]
 8007dd0:	2101      	movs	r1, #1
 8007dd2:	4240      	negs	r0, r0
 8007dd4:	1861      	adds	r1, r4, r1
 8007dd6:	f000 f8d5 	bl	8007f84 <__utoa>
 8007dda:	e7f1      	b.n	8007dc0 <__itoa+0x10>
 8007ddc:	2100      	movs	r1, #0
 8007dde:	e7f9      	b.n	8007dd4 <__itoa+0x24>

08007de0 <itoa>:
 8007de0:	b510      	push	{r4, lr}
 8007de2:	f7ff ffe5 	bl	8007db0 <__itoa>
 8007de6:	bd10      	pop	{r4, pc}

08007de8 <memcpy>:
 8007de8:	2300      	movs	r3, #0
 8007dea:	b510      	push	{r4, lr}
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d100      	bne.n	8007df2 <memcpy+0xa>
 8007df0:	bd10      	pop	{r4, pc}
 8007df2:	5ccc      	ldrb	r4, [r1, r3]
 8007df4:	54c4      	strb	r4, [r0, r3]
 8007df6:	3301      	adds	r3, #1
 8007df8:	e7f8      	b.n	8007dec <memcpy+0x4>

08007dfa <memset>:
 8007dfa:	0003      	movs	r3, r0
 8007dfc:	1882      	adds	r2, r0, r2
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d100      	bne.n	8007e04 <memset+0xa>
 8007e02:	4770      	bx	lr
 8007e04:	7019      	strb	r1, [r3, #0]
 8007e06:	3301      	adds	r3, #1
 8007e08:	e7f9      	b.n	8007dfe <memset+0x4>

08007e0a <strcat>:
 8007e0a:	0002      	movs	r2, r0
 8007e0c:	b510      	push	{r4, lr}
 8007e0e:	7813      	ldrb	r3, [r2, #0]
 8007e10:	0014      	movs	r4, r2
 8007e12:	3201      	adds	r2, #1
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1fa      	bne.n	8007e0e <strcat+0x4>
 8007e18:	5cca      	ldrb	r2, [r1, r3]
 8007e1a:	54e2      	strb	r2, [r4, r3]
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	2a00      	cmp	r2, #0
 8007e20:	d1fa      	bne.n	8007e18 <strcat+0xe>
 8007e22:	bd10      	pop	{r4, pc}

08007e24 <strstr>:
 8007e24:	780a      	ldrb	r2, [r1, #0]
 8007e26:	b530      	push	{r4, r5, lr}
 8007e28:	2a00      	cmp	r2, #0
 8007e2a:	d10c      	bne.n	8007e46 <strstr+0x22>
 8007e2c:	bd30      	pop	{r4, r5, pc}
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d108      	bne.n	8007e44 <strstr+0x20>
 8007e32:	2301      	movs	r3, #1
 8007e34:	5ccc      	ldrb	r4, [r1, r3]
 8007e36:	2c00      	cmp	r4, #0
 8007e38:	d0f8      	beq.n	8007e2c <strstr+0x8>
 8007e3a:	5cc5      	ldrb	r5, [r0, r3]
 8007e3c:	42a5      	cmp	r5, r4
 8007e3e:	d101      	bne.n	8007e44 <strstr+0x20>
 8007e40:	3301      	adds	r3, #1
 8007e42:	e7f7      	b.n	8007e34 <strstr+0x10>
 8007e44:	3001      	adds	r0, #1
 8007e46:	7803      	ldrb	r3, [r0, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1f0      	bne.n	8007e2e <strstr+0xa>
 8007e4c:	0018      	movs	r0, r3
 8007e4e:	e7ed      	b.n	8007e2c <strstr+0x8>

08007e50 <_strtol_l.isra.0>:
 8007e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e52:	b087      	sub	sp, #28
 8007e54:	001e      	movs	r6, r3
 8007e56:	9005      	str	r0, [sp, #20]
 8007e58:	9101      	str	r1, [sp, #4]
 8007e5a:	9202      	str	r2, [sp, #8]
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d045      	beq.n	8007eec <_strtol_l.isra.0+0x9c>
 8007e60:	0008      	movs	r0, r1
 8007e62:	2b24      	cmp	r3, #36	; 0x24
 8007e64:	d842      	bhi.n	8007eec <_strtol_l.isra.0+0x9c>
 8007e66:	4b3f      	ldr	r3, [pc, #252]	; (8007f64 <_strtol_l.isra.0+0x114>)
 8007e68:	2208      	movs	r2, #8
 8007e6a:	469c      	mov	ip, r3
 8007e6c:	0003      	movs	r3, r0
 8007e6e:	4661      	mov	r1, ip
 8007e70:	781c      	ldrb	r4, [r3, #0]
 8007e72:	1c45      	adds	r5, r0, #1
 8007e74:	5d09      	ldrb	r1, [r1, r4]
 8007e76:	0028      	movs	r0, r5
 8007e78:	000f      	movs	r7, r1
 8007e7a:	4017      	ands	r7, r2
 8007e7c:	4211      	tst	r1, r2
 8007e7e:	d1f5      	bne.n	8007e6c <_strtol_l.isra.0+0x1c>
 8007e80:	2c2d      	cmp	r4, #45	; 0x2d
 8007e82:	d13a      	bne.n	8007efa <_strtol_l.isra.0+0xaa>
 8007e84:	2701      	movs	r7, #1
 8007e86:	782c      	ldrb	r4, [r5, #0]
 8007e88:	1c9d      	adds	r5, r3, #2
 8007e8a:	2e00      	cmp	r6, #0
 8007e8c:	d065      	beq.n	8007f5a <_strtol_l.isra.0+0x10a>
 8007e8e:	2e10      	cmp	r6, #16
 8007e90:	d109      	bne.n	8007ea6 <_strtol_l.isra.0+0x56>
 8007e92:	2c30      	cmp	r4, #48	; 0x30
 8007e94:	d107      	bne.n	8007ea6 <_strtol_l.isra.0+0x56>
 8007e96:	2220      	movs	r2, #32
 8007e98:	782b      	ldrb	r3, [r5, #0]
 8007e9a:	4393      	bics	r3, r2
 8007e9c:	2b58      	cmp	r3, #88	; 0x58
 8007e9e:	d157      	bne.n	8007f50 <_strtol_l.isra.0+0x100>
 8007ea0:	2610      	movs	r6, #16
 8007ea2:	786c      	ldrb	r4, [r5, #1]
 8007ea4:	3502      	adds	r5, #2
 8007ea6:	4b30      	ldr	r3, [pc, #192]	; (8007f68 <_strtol_l.isra.0+0x118>)
 8007ea8:	0031      	movs	r1, r6
 8007eaa:	18fb      	adds	r3, r7, r3
 8007eac:	0018      	movs	r0, r3
 8007eae:	9303      	str	r3, [sp, #12]
 8007eb0:	f7f8 f9b8 	bl	8000224 <__aeabi_uidivmod>
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	4684      	mov	ip, r0
 8007eba:	0018      	movs	r0, r3
 8007ebc:	9104      	str	r1, [sp, #16]
 8007ebe:	4252      	negs	r2, r2
 8007ec0:	0021      	movs	r1, r4
 8007ec2:	3930      	subs	r1, #48	; 0x30
 8007ec4:	2909      	cmp	r1, #9
 8007ec6:	d81d      	bhi.n	8007f04 <_strtol_l.isra.0+0xb4>
 8007ec8:	000c      	movs	r4, r1
 8007eca:	42a6      	cmp	r6, r4
 8007ecc:	dd28      	ble.n	8007f20 <_strtol_l.isra.0+0xd0>
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	db24      	blt.n	8007f1c <_strtol_l.isra.0+0xcc>
 8007ed2:	0013      	movs	r3, r2
 8007ed4:	4584      	cmp	ip, r0
 8007ed6:	d306      	bcc.n	8007ee6 <_strtol_l.isra.0+0x96>
 8007ed8:	d102      	bne.n	8007ee0 <_strtol_l.isra.0+0x90>
 8007eda:	9904      	ldr	r1, [sp, #16]
 8007edc:	42a1      	cmp	r1, r4
 8007ede:	db02      	blt.n	8007ee6 <_strtol_l.isra.0+0x96>
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	4370      	muls	r0, r6
 8007ee4:	1820      	adds	r0, r4, r0
 8007ee6:	782c      	ldrb	r4, [r5, #0]
 8007ee8:	3501      	adds	r5, #1
 8007eea:	e7e9      	b.n	8007ec0 <_strtol_l.isra.0+0x70>
 8007eec:	f7ff ff36 	bl	8007d5c <__errno>
 8007ef0:	2316      	movs	r3, #22
 8007ef2:	6003      	str	r3, [r0, #0]
 8007ef4:	2000      	movs	r0, #0
 8007ef6:	b007      	add	sp, #28
 8007ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007efa:	2c2b      	cmp	r4, #43	; 0x2b
 8007efc:	d1c5      	bne.n	8007e8a <_strtol_l.isra.0+0x3a>
 8007efe:	782c      	ldrb	r4, [r5, #0]
 8007f00:	1c9d      	adds	r5, r3, #2
 8007f02:	e7c2      	b.n	8007e8a <_strtol_l.isra.0+0x3a>
 8007f04:	0021      	movs	r1, r4
 8007f06:	3941      	subs	r1, #65	; 0x41
 8007f08:	2919      	cmp	r1, #25
 8007f0a:	d801      	bhi.n	8007f10 <_strtol_l.isra.0+0xc0>
 8007f0c:	3c37      	subs	r4, #55	; 0x37
 8007f0e:	e7dc      	b.n	8007eca <_strtol_l.isra.0+0x7a>
 8007f10:	0021      	movs	r1, r4
 8007f12:	3961      	subs	r1, #97	; 0x61
 8007f14:	2919      	cmp	r1, #25
 8007f16:	d803      	bhi.n	8007f20 <_strtol_l.isra.0+0xd0>
 8007f18:	3c57      	subs	r4, #87	; 0x57
 8007f1a:	e7d6      	b.n	8007eca <_strtol_l.isra.0+0x7a>
 8007f1c:	0013      	movs	r3, r2
 8007f1e:	e7e2      	b.n	8007ee6 <_strtol_l.isra.0+0x96>
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	da09      	bge.n	8007f38 <_strtol_l.isra.0+0xe8>
 8007f24:	2322      	movs	r3, #34	; 0x22
 8007f26:	9a05      	ldr	r2, [sp, #20]
 8007f28:	9803      	ldr	r0, [sp, #12]
 8007f2a:	6013      	str	r3, [r2, #0]
 8007f2c:	9b02      	ldr	r3, [sp, #8]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d0e1      	beq.n	8007ef6 <_strtol_l.isra.0+0xa6>
 8007f32:	1e6b      	subs	r3, r5, #1
 8007f34:	9301      	str	r3, [sp, #4]
 8007f36:	e007      	b.n	8007f48 <_strtol_l.isra.0+0xf8>
 8007f38:	2f00      	cmp	r7, #0
 8007f3a:	d000      	beq.n	8007f3e <_strtol_l.isra.0+0xee>
 8007f3c:	4240      	negs	r0, r0
 8007f3e:	9a02      	ldr	r2, [sp, #8]
 8007f40:	2a00      	cmp	r2, #0
 8007f42:	d0d8      	beq.n	8007ef6 <_strtol_l.isra.0+0xa6>
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1f4      	bne.n	8007f32 <_strtol_l.isra.0+0xe2>
 8007f48:	9b02      	ldr	r3, [sp, #8]
 8007f4a:	9a01      	ldr	r2, [sp, #4]
 8007f4c:	601a      	str	r2, [r3, #0]
 8007f4e:	e7d2      	b.n	8007ef6 <_strtol_l.isra.0+0xa6>
 8007f50:	2430      	movs	r4, #48	; 0x30
 8007f52:	2e00      	cmp	r6, #0
 8007f54:	d1a7      	bne.n	8007ea6 <_strtol_l.isra.0+0x56>
 8007f56:	3608      	adds	r6, #8
 8007f58:	e7a5      	b.n	8007ea6 <_strtol_l.isra.0+0x56>
 8007f5a:	2c30      	cmp	r4, #48	; 0x30
 8007f5c:	d09b      	beq.n	8007e96 <_strtol_l.isra.0+0x46>
 8007f5e:	260a      	movs	r6, #10
 8007f60:	e7a1      	b.n	8007ea6 <_strtol_l.isra.0+0x56>
 8007f62:	46c0      	nop			; (mov r8, r8)
 8007f64:	080089b6 	.word	0x080089b6
 8007f68:	7fffffff 	.word	0x7fffffff

08007f6c <strtol>:
 8007f6c:	b510      	push	{r4, lr}
 8007f6e:	0013      	movs	r3, r2
 8007f70:	000a      	movs	r2, r1
 8007f72:	0001      	movs	r1, r0
 8007f74:	4802      	ldr	r0, [pc, #8]	; (8007f80 <strtol+0x14>)
 8007f76:	6800      	ldr	r0, [r0, #0]
 8007f78:	f7ff ff6a 	bl	8007e50 <_strtol_l.isra.0>
 8007f7c:	bd10      	pop	{r4, pc}
 8007f7e:	46c0      	nop			; (mov r8, r8)
 8007f80:	20000324 	.word	0x20000324

08007f84 <__utoa>:
 8007f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f86:	0016      	movs	r6, r2
 8007f88:	b08d      	sub	sp, #52	; 0x34
 8007f8a:	0007      	movs	r7, r0
 8007f8c:	000c      	movs	r4, r1
 8007f8e:	2225      	movs	r2, #37	; 0x25
 8007f90:	4916      	ldr	r1, [pc, #88]	; (8007fec <__utoa+0x68>)
 8007f92:	a802      	add	r0, sp, #8
 8007f94:	f7ff ff28 	bl	8007de8 <memcpy>
 8007f98:	1eb3      	subs	r3, r6, #2
 8007f9a:	2500      	movs	r5, #0
 8007f9c:	2b22      	cmp	r3, #34	; 0x22
 8007f9e:	d820      	bhi.n	8007fe2 <__utoa+0x5e>
 8007fa0:	1e63      	subs	r3, r4, #1
 8007fa2:	9300      	str	r3, [sp, #0]
 8007fa4:	ab02      	add	r3, sp, #8
 8007fa6:	9301      	str	r3, [sp, #4]
 8007fa8:	0038      	movs	r0, r7
 8007faa:	0031      	movs	r1, r6
 8007fac:	f7f8 f93a 	bl	8000224 <__aeabi_uidivmod>
 8007fb0:	000b      	movs	r3, r1
 8007fb2:	9a01      	ldr	r2, [sp, #4]
 8007fb4:	0029      	movs	r1, r5
 8007fb6:	5cd3      	ldrb	r3, [r2, r3]
 8007fb8:	9a00      	ldr	r2, [sp, #0]
 8007fba:	3501      	adds	r5, #1
 8007fbc:	5553      	strb	r3, [r2, r5]
 8007fbe:	003b      	movs	r3, r7
 8007fc0:	0007      	movs	r7, r0
 8007fc2:	429e      	cmp	r6, r3
 8007fc4:	d9f0      	bls.n	8007fa8 <__utoa+0x24>
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	0022      	movs	r2, r4
 8007fca:	5563      	strb	r3, [r4, r5]
 8007fcc:	000b      	movs	r3, r1
 8007fce:	1ac8      	subs	r0, r1, r3
 8007fd0:	4283      	cmp	r3, r0
 8007fd2:	dd08      	ble.n	8007fe6 <__utoa+0x62>
 8007fd4:	7810      	ldrb	r0, [r2, #0]
 8007fd6:	5ce5      	ldrb	r5, [r4, r3]
 8007fd8:	7015      	strb	r5, [r2, #0]
 8007fda:	54e0      	strb	r0, [r4, r3]
 8007fdc:	3201      	adds	r2, #1
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	e7f5      	b.n	8007fce <__utoa+0x4a>
 8007fe2:	7025      	strb	r5, [r4, #0]
 8007fe4:	002c      	movs	r4, r5
 8007fe6:	0020      	movs	r0, r4
 8007fe8:	b00d      	add	sp, #52	; 0x34
 8007fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fec:	08008990 	.word	0x08008990

08007ff0 <_init>:
 8007ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ff2:	46c0      	nop			; (mov r8, r8)
 8007ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ff6:	bc08      	pop	{r3}
 8007ff8:	469e      	mov	lr, r3
 8007ffa:	4770      	bx	lr

08007ffc <_fini>:
 8007ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ffe:	46c0      	nop			; (mov r8, r8)
 8008000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008002:	bc08      	pop	{r3}
 8008004:	469e      	mov	lr, r3
 8008006:	4770      	bx	lr
